
---------- Begin Simulation Statistics ----------
final_tick                               2153794037000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59481                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702128                       # Number of bytes of host memory used
host_op_rate                                    59673                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39592.99                       # Real time elapsed on the host
host_tick_rate                               54398368                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355028503                       # Number of instructions simulated
sim_ops                                    2362637426                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.153794                       # Number of seconds simulated
sim_ticks                                2153794037000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.631760                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              294499713                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           343914121                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         22023011                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468882937                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          44849110                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       45173960                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          324850                       # Number of indirect misses.
system.cpu0.branchPred.lookups              599610794                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962896                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14987393                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555062971                       # Number of branches committed
system.cpu0.commit.bw_lim_events             74195232                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419542                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      193195984                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224952687                       # Number of instructions committed
system.cpu0.commit.committedOps            2228759856                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3893047998                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.395003                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2861794350     73.51%     73.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    609447639     15.65%     89.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    143190487      3.68%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    136041372      3.49%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40701382      1.05%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9202573      0.24%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6897863      0.18%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11577100      0.30%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     74195232      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3893047998                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44166437                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151054693                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691573822                       # Number of loads committed
system.cpu0.commit.membars                    7608908                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608917      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238867328     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695375679     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264789603     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228759856                       # Class of committed instruction
system.cpu0.commit.refs                     960165317                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224952687                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228759856                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.932618                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.932618                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            694292754                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7053518                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           292528364                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2444424135                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1488327208                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1715480028                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              15014060                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19209487                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13837524                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  599610794                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435413844                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2424548773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9540878                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2473629870                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          204                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               44099418                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139445                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1480352699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339348823                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575265                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3926951574                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630881                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870934                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2136839149     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1341590615     34.16%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               276170568      7.03%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               132990446      3.39%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20866223      0.53%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13717340      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  961414      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809354      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3926951574                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      373032370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15192862                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579300710                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.560691                       # Inst execution rate
system.cpu0.iew.exec_refs                  1073359987                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 295742463                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              577136457                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            772822892                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811918                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5813430                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298047528                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2421921446                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777617524                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6597062                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2410962689                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3972631                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10423559                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              15014060                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18927383                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       218043                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45069903                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        69432                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26636                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15309778                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81249070                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29456033                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26636                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1964877                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      13227985                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1014731511                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2388559040                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.855311                       # average fanout of values written-back
system.cpu0.iew.wb_producers                867911386                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.555481                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2388811520                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2939847094                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1530553803                       # number of integer regfile writes
system.cpu0.ipc                              0.517433                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517433                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611843      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1312784025     54.30%     54.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18331921      0.76%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802509      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           782602467     32.37%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292426916     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2417559752                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     75                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                146                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                85                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4723976                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001954                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 845344     17.89%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3365053     71.23%     89.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               513575     10.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2414671810                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8767111428                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2388558971                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2615108014                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2410500182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2417559752                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421264                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      193161586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           316521                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1722                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33990373                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3926951574                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.615633                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817447                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2174082672     55.36%     55.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1220277304     31.07%     86.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          434324236     11.06%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76434303      1.95%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13277074      0.34%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6193071      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1555707      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             534482      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             272725      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3926951574                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562225                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33660200                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5721624                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           772822892                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298047528                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2914                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4299983944                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7605806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              621790897                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421422012                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24624180                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1502493112                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20727945                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                63549                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2974103192                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2435297432                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1566000097                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1713284437                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27581212                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              15014060                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73764648                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               144578080                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2974103135                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        604420                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53054347                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8904                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6240771400                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4877871911                       # The number of ROB writes
system.cpu0.timesIdled                       45121018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2870                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.577171                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17975715                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19209509                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1765704                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32554469                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            911802                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         921399                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9597                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35712956                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46525                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1367758                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518879                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3425692                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405411                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14622386                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130075816                       # Number of instructions committed
system.cpu1.commit.committedOps             133877570                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    676240431                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.197973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.889117                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    622405030     92.04%     92.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26389330      3.90%     95.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8100355      1.20%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8723552      1.29%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2488337      0.37%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       809659      0.12%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3579637      0.53%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318839      0.05%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3425692      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    676240431                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457321                       # Number of function calls committed.
system.cpu1.commit.int_insts                125281726                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891572                       # Number of loads committed
system.cpu1.commit.membars                    7603270                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603270      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457186     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693148     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123822      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133877570                       # Class of committed instruction
system.cpu1.commit.refs                      48816982                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130075816                       # Number of Instructions Simulated
system.cpu1.committedOps                    133877570                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.228238                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.228238                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            599964724                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               413235                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17239826                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154270878                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18944396                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49993376                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1369544                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1064745                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8723186                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35712956                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19240713                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    656442285                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               209054                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155342895                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3534980                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052514                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20785450                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18887517                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.228423                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         678995226                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.234383                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.682571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               582993819     85.86%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56201798      8.28%     94.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24046066      3.54%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10481265      1.54%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3807979      0.56%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  610840      0.09%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853164      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     155      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           678995226                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1072054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1496635                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31552888                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211798                       # Inst execution rate
system.cpu1.iew.exec_refs                    51914818                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12307384                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              514117318                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40121420                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802258                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1262216                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12614454                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148487126                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39607434                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1417676                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144036945                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3148765                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4166776                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1369544                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11716186                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        55276                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1141464                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33446                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2176                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4485                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3229848                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       689044                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2176                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       514787                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        981848                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84981662                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143042432                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846518                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71938536                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.210336                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143089194                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179127127                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96201178                       # number of integer regfile writes
system.cpu1.ipc                              0.191269                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.191269                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603384      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85514921     58.79%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43783553     30.10%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8552613      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145454621                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4223423                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029036                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 808515     19.14%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3062214     72.51%     91.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               352691      8.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142074645                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         974415587                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143042420                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163098440                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137081446                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145454621                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405680                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14609555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           287723                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           269                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6048107                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    678995226                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214220                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.692689                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          592591190     87.27%     87.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53830856      7.93%     95.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18596011      2.74%     97.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6152228      0.91%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5358649      0.79%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             929344      0.14%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1029772      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             342297      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             164879      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      678995226                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213883                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23779104                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2173941                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40121420                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12614454                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    114                       # number of misc regfile reads
system.cpu1.numCycles                       680067280                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3627511873                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              552343227                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331037                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24845240                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22178123                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4613000                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                49781                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190106420                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152298039                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102278869                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52876929                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19527859                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1369544                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50205107                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12947832                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190106408                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22296                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52151122                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           617                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   821314370                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299763222                       # The number of ROB writes
system.cpu1.timesIdled                          29032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6401051                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                28166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6924470                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20321046                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12660214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25230684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       304991                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        93973                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134121742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8975378                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268231705                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9069351                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7734943                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5613761                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6956603                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              400                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4924142                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4924131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7734943                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37889758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37889758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1169461440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1169461440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              578                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12660320                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12660320    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12660320                       # Request fanout histogram
system.membus.respLayer1.occupancy        66634623440                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         51069136507                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    422545277.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   681004209.746446                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1665841500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2149991129500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3802907500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    374323802                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       374323802                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    374323802                       # number of overall hits
system.cpu0.icache.overall_hits::total      374323802                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     61090042                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      61090042                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     61090042                       # number of overall misses
system.cpu0.icache.overall_misses::total     61090042                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 834786387995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 834786387995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 834786387995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 834786387995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435413844                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435413844                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435413844                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435413844                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140303                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13664.852088                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13664.852088                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13664.852088                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13664.852088                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4001                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.813559                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55387126                       # number of writebacks
system.cpu0.icache.writebacks::total         55387126                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5702882                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5702882                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5702882                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5702882                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55387160                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55387160                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55387160                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55387160                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 730169343497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 730169343497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 730169343497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 730169343497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127206                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127206                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127206                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127206                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13183.007461                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13183.007461                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13183.007461                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13183.007461                       # average overall mshr miss latency
system.cpu0.icache.replacements              55387126                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    374323802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      374323802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     61090042                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     61090042                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 834786387995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 834786387995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435413844                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435413844                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13664.852088                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13664.852088                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5702882                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5702882                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55387160                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55387160                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 730169343497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 730169343497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127206                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127206                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13183.007461                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13183.007461                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          429710658                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55387126                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.758313                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        926214846                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       926214846                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    876264458                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       876264458                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    876264458                       # number of overall hits
system.cpu0.dcache.overall_hits::total      876264458                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104937061                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104937061                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104937061                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104937061                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2574316598579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2574316598579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2574316598579                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2574316598579                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    981201519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    981201519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    981201519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    981201519                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106948                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106948                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106948                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106948                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24532.005890                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24532.005890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24532.005890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24532.005890                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14134753                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1199412                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           272136                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13990                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.940034                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.733524                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74980835                       # number of writebacks
system.cpu0.dcache.writebacks::total         74980835                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31415385                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31415385                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31415385                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31415385                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73521676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73521676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73521676                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73521676                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1292626238918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1292626238918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1292626238918                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1292626238918                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074930                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074930                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074930                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074930                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17581.566543                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17581.566543                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17581.566543                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17581.566543                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74980835                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    633546461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      633546461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82871318                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82871318                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1679001847000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1679001847000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716417779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716417779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115675                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115675                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20260.349268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20260.349268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19123893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19123893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63747425                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63747425                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 967263608000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 967263608000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15173.375364                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15173.375364                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242717997                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242717997                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22065743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22065743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 895314751579                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 895314751579                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264783740                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264783740                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083335                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083335                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40574.874437                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40574.874437                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12291492                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12291492                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9774251                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9774251                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 325362630918                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 325362630918                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036914                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036914                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33287.730274                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33287.730274                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    208351500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    208351500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470232                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470232                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 74517.703863                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 74517.703863                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002691                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002691                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57062.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57062.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       582500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       582500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023615                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023615                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4190.647482                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4190.647482                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       444500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       444500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023445                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023445                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3221.014493                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3221.014493                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336127                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336127                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465742                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465742                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129457774999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129457774999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385532                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385532                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88322.347998                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88322.347998                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465742                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465742                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 127992032999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 127992032999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385532                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385532                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87322.347998                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87322.347998                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995967                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          953596363                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74987101                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.716805                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995967                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2045017573                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2045017573                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54870735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70548317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              767078                       # number of demand (read+write) hits
system.l2.demand_hits::total                126213506                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54870735                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70548317                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27376                       # number of overall hits
system.l2.overall_hits::.cpu1.data             767078                       # number of overall hits
system.l2.overall_hits::total               126213506                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            516423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4431337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2938977                       # number of demand (read+write) misses
system.l2.demand_misses::total                7894328                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           516423                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4431337                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7591                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2938977                       # number of overall misses
system.l2.overall_misses::total               7894328                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  42849594500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 431032145495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    693665500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 300986191997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     775561597492                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  42849594500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 431032145495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    693665500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 300986191997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    775561597492                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55387158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74979654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3706055                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134107834                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55387158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74979654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3706055                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134107834                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.217090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.793020                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058866                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.217090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.793020                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058866                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82973.830561                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97269.096324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91379.989461                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102411.890939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98242.890021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82973.830561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97269.096324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91379.989461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102411.890939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98242.890021                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5302                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        83                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      63.879518                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4044724                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5613761                       # number of writebacks
system.l2.writebacks::total                   5613761                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         164232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          71603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              235900                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        164232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         71603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             235900                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       516382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4267105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2867374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7658428                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       516382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4267105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2867374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5038842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12697270                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  37683943501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 375042039996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    616821500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 265087143499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 678429948496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  37683943501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 375042039996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    616821500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 265087143499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 424147071591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1102577020087                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.056910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.216404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.773700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.056910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.216404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.773700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094680                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72976.872743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87891.448651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81514.668957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92449.447996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88586.058196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72976.872743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87891.448651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81514.668957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92449.447996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84175.505323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86835.754464                       # average overall mshr miss latency
system.l2.replacements                       21559237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18111047                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18111047                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18111047                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18111047                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115698900                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115698900                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115698900                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115698900                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5038842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5038842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 424147071591                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 424147071591                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84175.505323                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84175.505323                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       322500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       322500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.826923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.824074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3623.595506                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1755000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1815500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.817308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20647.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20630.681818                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.967742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       587500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       607000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.966667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20258.620690                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20233.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8301403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           331575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8632978                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2931291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2170926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5102217                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 285242866998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 221988767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  507231633998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11232694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13735195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.260961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.867503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97309.638312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102255.335742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99413.967300                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       120469                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        60908                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           181377                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2810822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2110018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4920840                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 246453440998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 194296966500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 440750407498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.250236                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.843164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87680.202090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92083.084836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89568.124039                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54870735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54898111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       516423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           524014                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  42849594500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    693665500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  43543260000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55387158                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55422125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.217090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82973.830561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91379.989461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83095.604316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       516382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       523949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  37683943501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    616821500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  38300765001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.216404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72976.872743                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81514.668957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73100.177691                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62246914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       435503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62682417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1500046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       768051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2268097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 145789278497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78997424997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 224786703494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63746960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1203554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64950514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.638153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97189.871842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102854.400290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99108.064379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43763                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10695                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54458                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1456283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       757356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2213639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 128588598998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70790176999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 199378775997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.629266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88299.182918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93470.147459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90068.333634                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          120                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               126                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          759                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             799                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17462500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       526500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     17989000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          879                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           46                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.863481                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.869565                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.863784                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23007.246377                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13162.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22514.392991                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          242                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          252                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          547                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10074998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       579500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10654498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.588168                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.652174                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.591351                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19487.423598                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19316.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19478.058501                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999944                       # Cycle average of tags in use
system.l2.tags.total_refs                   272680780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21559613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.647759                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.182850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.295199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.624219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.508988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.378174                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.487232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.197253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.255909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2164910437                       # Number of tag accesses
system.l2.tags.data_accesses               2164910437                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      33048384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     273238272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        484288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     183583744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    319826048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          810180736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     33048384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       484288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33532672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    359280704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       359280704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         516381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4269348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2868496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4997282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12659074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5613761                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5613761                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15344264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        126863696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           224853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85237372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    148494258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             376164444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15344264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       224853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15569117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166812935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166812935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166812935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15344264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       126863696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          224853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85237372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    148494258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            542977378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5423642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    516380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4058788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2797177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4989981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014330261250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       332438                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       332438                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26914889                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5104292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12659074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5613761                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12659074                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5613761                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 289181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                190119                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            614824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            617585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            747987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1609203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            876141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1040222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            761398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            753398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            797754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            703420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           687884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           630602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           655197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           611914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           624942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            288103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            288303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            339257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            338514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            385346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            408578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            384728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            396713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            387236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            365178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           339023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           313880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           284263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293497                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 397680631184                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61849465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            629616124934                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32149.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50899.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7732835                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2885153                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12659074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5613761                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4628732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2698801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1340294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1084457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  932167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  470102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  346748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  275123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  199582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  92059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  49850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 269258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 316459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 337655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 348447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 352429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 356524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 361531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 362866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 360645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 351432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 341745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 339946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 342955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7175524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.703914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.998177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.538152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4560211     63.55%     63.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1250959     17.43%     80.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       594628      8.29%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       338933      4.72%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120063      1.67%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        59724      0.83%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33542      0.47%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27140      0.38%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       190324      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7175524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       332438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.209621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.270757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    506.952400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       332437    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        332438                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       332438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.314693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.293750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           287735     86.55%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5035      1.51%     88.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25829      7.77%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9331      2.81%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3146      0.95%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              952      0.29%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              310      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               79      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        332438                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              791673152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18507584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               347111936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               810180736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            359280704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       367.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    376.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2153793901500                       # Total gap between requests
system.mem_ctrls.avgGap                     117868.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     33048320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    259762432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       484288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    179019328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    319358784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    347111936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15344234.143220447004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 120606904.623907640576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 224853.440802798548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83118127.789672210813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 148277309.024790465832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161163012.821545869112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       516381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4269348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2868496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4997282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5613761                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  16401080406                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 199995003208                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    299445346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 146609722238                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 266310873736                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51245185721875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31761.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46844.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39572.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51110.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53291.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9128494.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23740842720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12618549570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38192823900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13541108040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170018643600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     379299077460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     507647160960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1145058206250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.647032                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1315304304355                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71919900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 766569832645                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27492434340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14612564010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50128212120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14770209240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170018643600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     698704431930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     238674230880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1214400726120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.842552                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 612712257854                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71919900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1469161879146                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20374965084.269665                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99330343489.541489                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        85000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 782609740500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   340422144500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1813371892500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19200048                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19200048                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19200048                       # number of overall hits
system.cpu1.icache.overall_hits::total       19200048                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40665                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40665                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40665                       # number of overall misses
system.cpu1.icache.overall_misses::total        40665                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1184494000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1184494000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1184494000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1184494000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19240713                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19240713                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19240713                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19240713                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002113                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002113                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002113                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002113                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29128.095414                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29128.095414                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29128.095414                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29128.095414                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          293                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    97.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34935                       # number of writebacks
system.cpu1.icache.writebacks::total            34935                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5698                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5698                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5698                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5698                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34967                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34967                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34967                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34967                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1052714000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1052714000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1052714000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1052714000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001817                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001817                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001817                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001817                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30105.928447                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30105.928447                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30105.928447                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30105.928447                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34935                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19200048                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19200048                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40665                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40665                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1184494000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1184494000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19240713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19240713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29128.095414                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29128.095414                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5698                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5698                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34967                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34967                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1052714000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1052714000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001817                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001817                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30105.928447                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30105.928447                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.385090                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18188760                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34935                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           520.645771                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        388623500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.385090                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38516393                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38516393                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37654685                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37654685                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37654685                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37654685                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8730323                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8730323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8730323                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8730323                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 784051252582                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 784051252582                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 784051252582                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 784051252582                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46385008                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46385008                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46385008                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46385008                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.188214                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.188214                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.188214                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.188214                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89807.817257                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89807.817257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89807.817257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89807.817257                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3715007                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       770776                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            55173                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9756                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.333786                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.005330                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3706072                       # number of writebacks
system.cpu1.dcache.writebacks::total          3706072                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6368963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6368963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6368963                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6368963                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2361360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2361360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2361360                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2361360                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 199556513497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 199556513497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 199556513497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 199556513497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050908                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050908                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050908                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050908                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84509.144517                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84509.144517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84509.144517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84509.144517                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3706072                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33018398                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33018398                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5243227                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5243227                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 403166282000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 403166282000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38261625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38261625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76892.776529                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76892.776529                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4038999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4038999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1204228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1204228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86614045500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86614045500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031474                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031474                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71924.955656                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71924.955656                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4636287                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4636287                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3487096                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3487096                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 380884970582                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 380884970582                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.429266                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.429266                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109226.981586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109226.981586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2329964                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2329964                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 112942467997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 112942467997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142445                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142445                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97605.517778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97605.517778                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          338                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4223000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4223000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.297297                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.297297                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29531.468531                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29531.468531                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        52500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        52500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010395                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010395                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1441500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1441500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.332589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.332589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9674.496644                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9674.496644                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1292500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1292500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.332589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.332589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8674.496644                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8674.496644                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450062                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450062                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351514                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351514                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118953440000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118953440000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355514                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355514                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88014.952120                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88014.952120                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351514                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351514                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117601926000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117601926000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355514                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355514                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87014.952120                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87014.952120                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.915739                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43816779                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3712733                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.801759                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        388635000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.915739                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.966117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.966117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104087787                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104087787                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2153794037000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120373741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23724808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    115997912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15945476                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8593918                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             419                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13747353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13747353                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55422126                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64951616                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          925                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          925                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166161442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224949040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11125231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402340582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7089554112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9597470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4473728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474375872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17165874688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30166983                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360129408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        164275893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.235644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              154888843     94.29%     94.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9293052      5.66%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  93990      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          164275893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268224822977                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112484798464                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83103612653                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5570414626                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52493413                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9065723359500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48704                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703984                       # Number of bytes of host memory used
host_op_rate                                    48754                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                174178.71                       # Real time elapsed on the host
host_tick_rate                               39682975                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483236492                       # Number of instructions simulated
sim_ops                                    8491844306                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.911929                       # Number of seconds simulated
sim_ticks                                6911929322500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.992632                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              529358001                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           557262167                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36852971                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        606469203                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            623583                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         632407                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8824                       # Number of indirect misses.
system.cpu0.branchPred.lookups              608374635                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7319                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        499947                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36836967                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404159538                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105727299                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1507478                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      583291055                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3063413545                       # Number of instructions committed
system.cpu0.commit.committedOps            3063913715                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13695697726                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.223714                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.137363                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  12941372786     94.49%     94.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    274606768      2.01%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68476983      0.50%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21470147      0.16%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22500472      0.16%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20520144      0.15%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    137640349      1.00%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    103382778      0.75%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105727299      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13695697726                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1018505387                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1579484                       # Number of function calls committed.
system.cpu0.commit.int_insts               2538623866                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834239496                       # Number of loads committed
system.cpu0.commit.membars                     996649                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       997660      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575075155     51.41%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398290975     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94473147      3.08%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31507874      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31508261      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468007104     15.27%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1313876      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366732339     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64537028      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3063913715                       # Class of committed instruction
system.cpu0.commit.refs                     900590347                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3063413545                       # Number of Instructions Simulated
system.cpu0.committedOps                   3063913715                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.507875                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.507875                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12504050110                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16032                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447449948                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3970703832                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               223956697                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                786599671                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38891836                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25319                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            238327227                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  608374635                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114440901                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13631463754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               734298                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4632255537                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               77815684                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.044055                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121453836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         529981584                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.335440                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13791825541                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.335913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869187                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             10902541804     79.05%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2186031417     15.85%     94.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97515607      0.71%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               449105754      3.26%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29184965      0.21%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1490868      0.01%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101423897      0.74%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24517870      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13359      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13791825541                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1094906717                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               974065949                       # number of floating regfile writes
system.cpu0.idleCycles                       17658564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38577101                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445830229                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.364583                       # Inst execution rate
system.cpu0.iew.exec_refs                  2721927216                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67277325                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5705115148                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            992691563                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            582409                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33653772                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76348737                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3637496109                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2654649891                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33698269                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5034708698                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              51244076                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3680624099                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38891836                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3780135439                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    192354514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          992683                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2334818                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    158452067                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9997886                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2334818                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9930067                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28647034                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2839716031                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3244172802                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812498                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2307262723                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.234924                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3249411519                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5290652796                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1762957689                       # number of integer regfile writes
system.cpu0.ipc                              0.221834                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.221834                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1000648      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1731690315     34.17%     34.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13166      0.00%     34.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2001      0.00%     34.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402550489      7.94%     42.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                996      0.00%     42.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103231604      2.04%     44.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32384329      0.64%     44.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32289319      0.64%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1609202405     31.75%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1327869      0.03%     77.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1057735463     20.87%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65523593      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5068406966                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1995454876                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3722626998                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1039064618                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1410209115                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  613774511                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121098                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               27753214      4.52%      4.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2959      0.00%      4.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               124034      0.02%      4.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               62690      0.01%      4.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            152623650     24.87%     29.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               68444      0.01%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             315727104     51.44%     80.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9879      0.00%     80.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        117402531     19.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3685725953                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20838403787                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205108184                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2803203217                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3635775554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5068406966                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1720555                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      573582397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18616800                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        213077                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    542864814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13791825541                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.367494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.122175                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        11895482760     86.25%     86.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          703277611      5.10%     91.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          334978265      2.43%     93.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          221724247      1.61%     95.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          352747049      2.56%     97.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          173480353      1.26%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           52042360      0.38%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           25387205      0.18%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           32705691      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13791825541                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.367024                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39452612                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25242426                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           992691563                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76348737                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1098364725                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587236020                       # number of misc regfile writes
system.cpu0.numCycles                     13809484105                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14374643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10012788517                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2593951093                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             578409843                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               339409615                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2187727676                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             17373175                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5387223817                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3786510914                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3217957224                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                851832661                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6795456                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38891836                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2548433942                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               624006136                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1377993544                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4009230273                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        468970                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11539                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1492304222                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11555                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 17237066517                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7390630078                       # The number of ROB writes
system.cpu0.timesIdled                         165417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2984                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.482101                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              529551747                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           566473949                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36729539                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        606085717                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            591212                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         595724                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4512                       # Number of indirect misses.
system.cpu1.branchPred.lookups              607900387                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3710                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        496078                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36721493                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404322308                       # Number of branches committed
system.cpu1.commit.bw_lim_events            105284437                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1498947                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      580209863                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3064794444                       # Number of instructions committed
system.cpu1.commit.committedOps            3065293165                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13707640195                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.223619                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.137418                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  12954072357     94.50%     94.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    273799295      2.00%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     68203020      0.50%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21243999      0.15%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     22644296      0.17%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20473827      0.15%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    137298730      1.00%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    104620234      0.76%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    105284437      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13707640195                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1018889916                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1512711                       # Number of function calls committed.
system.cpu1.commit.int_insts               2539986315                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834840861                       # Number of loads committed
system.cpu1.commit.membars                     993186                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       993186      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1576311910     51.42%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398646321     13.01%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94257852      3.08%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31401246      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31401246      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      468037414     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1059091      0.03%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367299525     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64429326      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3065293165                       # Class of committed instruction
system.cpu1.commit.refs                     900825356                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3064794444                       # Number of Instructions Simulated
system.cpu1.committedOps                   3065293165                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.504919                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.504919                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12519524446                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8048                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           447725514                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3968188393                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               220397648                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                786418756                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38758718                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14609                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            238186971                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  607900387                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113609906                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13646700780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               708756                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4628480271                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77533528                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044030                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         117818995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         530142959                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.335236                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13803286539                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.335360                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.867757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             10914065502     79.07%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2186485564     15.84%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97432151      0.71%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               449578926      3.26%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29088661      0.21%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1471950      0.01%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100877252      0.73%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24282922      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3611      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13803286539                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1094778632                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               974327280                       # number of floating regfile writes
system.cpu1.idleCycles                        3363627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38452979                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445697802                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.364373                       # Inst execution rate
system.cpu1.iew.exec_refs                  2717952577                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66887598                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5735786839                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            992501603                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            577016                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33534647                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75882058                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3635806187                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2651064979                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33551953                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5030769870                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              51549494                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3661734282                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38758718                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3761998809                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    191775606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          981798                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2317247                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    157660742                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9897563                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2317247                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9865917                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28587062                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2841188355                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3244059224                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812826                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2309390382                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.234964                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3249258218                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5287121856                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1763031139                       # number of integer regfile writes
system.cpu1.ipc                              0.221980                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.221980                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           995505      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1731902719     34.20%     34.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          402849257      7.95%     42.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102922828      2.03%     44.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32264535      0.64%     44.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32167442      0.64%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1606582515     31.72%     77.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1064944      0.02%     77.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1056717284     20.87%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65398744      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5064321823                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1994107629                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3719877133                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1039200651                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1408191174                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  613422249                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121126                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27921386      4.55%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3012      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                97821      0.02%      4.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               64186      0.01%      4.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            152706498     24.89%     29.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               68796      0.01%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             315167630     51.38%     80.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   94      0.00%     80.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        117392818     19.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3682640938                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20844055621                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2204858573                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2800444313                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3634095510                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5064321823                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1710677                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      570513022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18580320                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        211730                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    540575757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13803286539                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.366892                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.121478                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        11908063125     86.27%     86.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          703449930      5.10%     91.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335227769      2.43%     93.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          220799230      1.60%     95.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          351910404      2.55%     97.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          173586093      1.26%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           52080920      0.38%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           25391480      0.18%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           32777588      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13803286539                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.366803                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39268263                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25117058                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           992501603                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75882058                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1098306181                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             587161065                       # number of misc regfile writes
system.cpu1.numCycles                     13806650166                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17087063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10021012444                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2595499367                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             578271472                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               335747100                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2195938294                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             17334658                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5384157152                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3784294140                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3216480531                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                851482606                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5786285                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38758718                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2555829354                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               620981164                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1376200498                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4007956654                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        456317                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11272                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1491460164                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11270                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17247761494                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7386744018                       # The number of ROB writes
system.cpu1.timesIdled                          34126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        323282879                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4542809                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           352294617                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage            1321318335                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    679571218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1349695921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25338495                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8706889                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    495884182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    409982213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    991616504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      418689102                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          673529595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12216767                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5869                       # Transaction distribution
system.membus.trans_dist::CleanEvict        657915680                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           554217                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5468531                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5458516                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     673529596                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2028684032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2028684032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  44237487808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             44237487808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           423942                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         679557605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               679557605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           679557605                       # Request fanout histogram
system.membus.respLayer1.occupancy       3524565745708                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1574802959536                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1626                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          813                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8840993.849938                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10484698.246353                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          813    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     25864500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            813                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6904741594500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7187728000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114277084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114277084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114277084                       # number of overall hits
system.cpu0.icache.overall_hits::total      114277084                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       163816                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        163816                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       163816                       # number of overall misses
system.cpu0.icache.overall_misses::total       163816                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12801397500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12801397500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12801397500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12801397500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114440900                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114440900                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114440900                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114440900                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001431                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001431                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001431                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001431                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 78144.976681                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 78144.976681                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 78144.976681                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 78144.976681                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2641                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.880952                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       149443                       # number of writebacks
system.cpu0.icache.writebacks::total           149443                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14373                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14373                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14373                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14373                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       149443                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       149443                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       149443                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       149443                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11749995000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11749995000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11749995000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11749995000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001306                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001306                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001306                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001306                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 78625.261806                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 78625.261806                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 78625.261806                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 78625.261806                       # average overall mshr miss latency
system.cpu0.icache.replacements                149443                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114277084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114277084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       163816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       163816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12801397500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12801397500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114440900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114440900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001431                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001431                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 78144.976681                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 78144.976681                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14373                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14373                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       149443                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       149443                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11749995000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11749995000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 78625.261806                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 78625.261806                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114426829                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           149475                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           765.524864                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229031243                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229031243                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    444417341                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       444417341                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    444417341                       # number of overall hits
system.cpu0.dcache.overall_hits::total      444417341                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    518513915                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     518513915                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    518513915                       # number of overall misses
system.cpu0.dcache.overall_misses::total    518513915                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 42407068201892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 42407068201892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 42407068201892                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 42407068201892                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    962931256                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    962931256                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    962931256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    962931256                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.538474                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.538474                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.538474                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.538474                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81785.786215                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81785.786215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81785.786215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81785.786215                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9668455062                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2834447                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        195394763                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          50324                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.481649                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.323961                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247734079                       # number of writebacks
system.cpu0.dcache.writebacks::total        247734079                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    270551824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    270551824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    270551824                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    270551824                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    247962091                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    247962091                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    247962091                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    247962091                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 23761014674348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 23761014674348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 23761014674348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 23761014674348                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257508                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257508                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257508                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257508                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95825.190772                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95825.190772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95825.190772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95825.190772                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247733729                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    404071387                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      404071387                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    493015852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    493015852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 40539665266000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 40539665266000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897087239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897087239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.549574                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.549574                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82227.914380                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82227.914380                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    249235252                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    249235252                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243780600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243780600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 23465147165500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23465147165500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96255.186695                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96255.186695                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     40345954                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40345954                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25498063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25498063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1867402935892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1867402935892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65844017                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65844017                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.387250                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.387250                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73237.050826                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73237.050826                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21316572                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21316572                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4181491                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4181491                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 295867508848                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 295867508848                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063506                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063506                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70756.461953                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70756.461953                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5473                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5473                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1922                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1922                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     72127500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     72127500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.259905                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.259905                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37527.315297                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37527.315297                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1847                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1847                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           75                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       887000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       887000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010142                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010142                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11826.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11826.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4647                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4647                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2208                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2208                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9158000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9158000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.322101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.322101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4147.644928                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4147.644928                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2208                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2208                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6950000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6950000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.322101                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.322101                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3147.644928                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3147.644928                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5356                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5356                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       494591                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       494591                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17457511000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17457511000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       499947                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       499947                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989287                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989287                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35296.863469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35296.863469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       494591                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       494591                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16962920000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16962920000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989287                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989287                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34296.863469                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34296.863469                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981103                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          693036621                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248208311                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.792157                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981103                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999409                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175099185                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175099185                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36967130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            36835106                       # number of demand (read+write) hits
system.l2.demand_hits::total                 73818658                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10972                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36967130                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5450                       # number of overall hits
system.l2.overall_hits::.cpu1.data           36835106                       # number of overall hits
system.l2.overall_hits::total                73818658                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            138472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         210754175                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         210217038                       # number of demand (read+write) misses
system.l2.demand_misses::total              421139814                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           138472                       # number of overall misses
system.l2.overall_misses::.cpu0.data        210754175                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30129                       # number of overall misses
system.l2.overall_misses::.cpu1.data        210217038                       # number of overall misses
system.l2.overall_misses::total             421139814                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11383569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 22852936593077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2524689499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 22831691450225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     45698536301801                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11383569000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 22852936593077                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2524689499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 22831691450225                       # number of overall miss cycles
system.l2.overall_miss_latency::total    45698536301801                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          149444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247721305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       247052144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494958472                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         149444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247721305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      247052144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494958472                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.926581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.850771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.846820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.850859                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.926581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.850771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.846820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.850859                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82208.453695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108434.087216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83795.993860                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108610.090159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108511.555504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82208.453695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108434.087216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83795.993860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108610.090159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108511.555504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           14516865                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    518231                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.012344                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 259340130                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12216735                       # number of writebacks
system.l2.writebacks::total                  12216735                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        6431873                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        6177857                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            12610231                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       6431873                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       6177857                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           12610231                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       138238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    204322302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    204039181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         408529583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       138238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    204322302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    204039181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    277770152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        686299735                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9987270500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20434397667803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2213967502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20430272440843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 40876871346648                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9987270500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20434397667803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2213967502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20430272440843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 24261859467953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 65138730814601                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.925015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.824807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.839315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.825895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.925015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.824807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.839315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.825895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.386580                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72246.925592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100010.608082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74139.960552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100129.163138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100058.534431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72246.925592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100010.608082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74139.960552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100129.163138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87345.091952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94912.947642                       # average overall mshr miss latency
system.l2.replacements                     1081349256                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17165164                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17165164                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           32                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             32                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17165196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17165196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           32                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           32                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453238596                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453238596                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         5869                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           5869                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453244465                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453244465                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         5869                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         5869                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    277770152                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      277770152                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 24261859467953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 24261859467953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87345.091952                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87345.091952                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           24667                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           24608                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                49275                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         71849                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         73009                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             144858                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    574159500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    604621000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1178780500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        96516                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        97617                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           194133                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.744426                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.747913                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.746179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7991.196816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8281.458450                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8137.489818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5505                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         5900                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           11405                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        66344                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        67109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        133453                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1588145032                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1619115462                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3207260494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.687389                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.687472                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.687431                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23938.035572                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24126.651597                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24032.884191                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           67                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        69000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        69000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.957143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.962500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1029.850746                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   896.103896                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       202000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1313000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1515000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.942857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19893.939394                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19934.210526                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1419530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1466503                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2886033                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2823563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2747857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5571420                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 280121757463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 285046126985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  565167884448                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4243093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4214360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8457453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.665449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.652022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.658759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99208.608932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103733.974142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101440.545579                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58146                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        54802                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           112948                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2765417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2693055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5458472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 248938772967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 254983481994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 503922254961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.651746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.639019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.645404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90018.529924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94681.869473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92319.289164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16422                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       138472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           168601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11383569000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2524689499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13908258499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       149444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.926581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.846820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82208.453695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83795.993860                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82492.147134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          234                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           501                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       138238                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29862                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       168100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9987270500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2213967502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12201238002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.925015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.839315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.908536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72246.925592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74139.960552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72583.212385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     35547600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     35368603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          70916203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    207930612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    207469181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       415399793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22572814835614                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22546645323240                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 45119460158854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243478212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242837784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486315996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.854001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.854353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.854177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108559.363234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108674.672617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108616.953882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      6373727                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      6123055                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     12496782                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    201556885                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    201346126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    402903011                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20185458894836                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20175288958849                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 40360747853685                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.827823                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.829138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.828480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100147.702198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100202.022059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100174.847921                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1223276472                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1081349320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.131250                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.436853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.010898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.583800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.530001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.434970                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.428701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.148906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.272421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8805916304                       # Number of tag accesses
system.l2.tags.data_accesses               8805916304                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8847168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   13081111232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1911168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   13062215808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  17301153728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        43455239104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8847168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1911168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10758336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    781873088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       781873088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         138237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      204392363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      204097122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    270330527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           678988111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12216767                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12216767                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1279985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1892541231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           276503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1889807491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2503086030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6286991240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1279985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       276503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1556488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113119370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113119370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113119370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1279985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1892541231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          276503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1889807491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2503086030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6400110610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8416470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    138238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 202396014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 202138174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 265617052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003201237250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       525300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       525300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           958559069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7940111                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   678988112                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12222636                       # Number of write requests accepted
system.mem_ctrls.readBursts                 678988112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12222636                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                8668772                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3806166                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          33991801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          32650145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          75364230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          62727978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          68377585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          60001563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          45341273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          39169901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          34766515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          28462138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         29753652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         28624700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         34473656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         40553911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         30338909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         25721383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            507295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            463626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            560929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            541749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            550097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            506999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            507338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            617673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            508695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           611245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           510221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           506917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           506885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           506643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           506556                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 27002977648297                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               3351596700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            39571465273297                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40283.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59033.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                468840434                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7622933                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             678988112                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12222636                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19306901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                41632580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                64507133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                78732059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                81426643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                76689353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                68201828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                58411793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                47723394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                37858144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               30963451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               27541694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               15543226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                9389131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                6012399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3641968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1982218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 690186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  57345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 302220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 410672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 470437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 505912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 528370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 540046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 545199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 547779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 551358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 558411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 550214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 548812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 548196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 545986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 546216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 547577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  73665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  35320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    202272431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.755371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.461007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.819180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    105956582     52.38%     52.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     41671100     20.60%     72.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     18306877      9.05%     82.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     11286242      5.58%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      5995484      2.96%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      3906076      1.93%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2643801      1.31%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1952681      0.97%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     10553588      5.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    202272431                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       525300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1276.069499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    345.572401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2978.643650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       439893     83.74%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        51268      9.76%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        15431      2.94%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         6517      1.24%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3120      0.59%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1694      0.32%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1121      0.21%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          689      0.13%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          977      0.19%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1088      0.21%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          892      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          670      0.13%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          511      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          443      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          268      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          170      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          148      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          121      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          102      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           83      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           45      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           42      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        525300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       525300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.022204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.234568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           519235     98.85%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2352      0.45%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2609      0.50%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              647      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              255      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              112      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               58      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        525300                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            42900437760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               554801408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               538653696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             43455239168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            782248704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6206.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6286.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6911929434500                       # Total gap between requests
system.mem_ctrls.avgGap                       9999.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8847232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12953344896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1911168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12936843136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  16999491328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    538653696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1279994.569851882290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1874056329.516237020493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 276502.827333417081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1871668897.696544647217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2459442296.764023303986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77931019.092824354768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       138238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    204392363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    204097122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    270330527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12222636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4271329682                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 11931279801549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    974491041                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 11939140536671                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 15695799114354                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 171886553158455                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30898.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58374.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32633.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58497.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58061.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14062969.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         626562103440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         333025644435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1804241328960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22314638700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     545621459760.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3098844499860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44627596800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6475237271955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        936.820527                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88506260415                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 230804340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6592618722085                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         817663089600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         434598231210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2981838751500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21619303380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     545621459760.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3118521165480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28057773120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7947919774050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1149.884410                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42216479604                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 230804340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6638908502896                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2060                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1031                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8346027.643065                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10004173.852635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1031    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     65169500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1031                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6903324568000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8604754500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113570826                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113570826                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113570826                       # number of overall hits
system.cpu1.icache.overall_hits::total      113570826                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39080                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39080                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39080                       # number of overall misses
system.cpu1.icache.overall_misses::total        39080                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2901546500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2901546500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2901546500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2901546500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113609906                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113609906                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113609906                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113609906                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000344                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000344                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74246.328045                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74246.328045                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74246.328045                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74246.328045                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35579                       # number of writebacks
system.cpu1.icache.writebacks::total            35579                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3501                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3501                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3501                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3501                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35579                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35579                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35579                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35579                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2642468500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2642468500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2642468500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2642468500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000313                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000313                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000313                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000313                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74270.454482                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74270.454482                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74270.454482                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74270.454482                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35579                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113570826                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113570826                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39080                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39080                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2901546500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2901546500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113609906                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113609906                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74246.328045                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74246.328045                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3501                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3501                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35579                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35579                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2642468500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2642468500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74270.454482                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74270.454482                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114652660                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35611                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3219.585521                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        227255391                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       227255391                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    441978474                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       441978474                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    441978474                       # number of overall hits
system.cpu1.dcache.overall_hits::total      441978474                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    520674508                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     520674508                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    520674508                       # number of overall misses
system.cpu1.dcache.overall_misses::total    520674508                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 42580151451190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 42580151451190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 42580151451190                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 42580151451190                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    962652982                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    962652982                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    962652982                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    962652982                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.540875                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.540875                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.540875                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.540875                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81778.828802                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81778.828802                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81778.828802                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81778.828802                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9642876415                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2802512                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        194794544                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          50116                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.502805                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.920504                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    247042062                       # number of writebacks
system.cpu1.dcache.writebacks::total        247042062                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    273391369                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    273391369                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    273391369                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    273391369                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247283139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247283139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247283139                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247283139                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 23736562790517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 23736562790517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 23736562790517                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 23736562790517                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256877                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256877                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256877                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256877                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95989.410708                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95989.410708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95989.410708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95989.410708                       # average overall mshr miss latency
system.cpu1.dcache.replacements             247041807                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    402569546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      402569546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    494602383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    494602383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 40680328913500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 40680328913500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    897171929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    897171929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.551291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.551291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82248.550172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82248.550172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    251466382                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    251466382                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243136001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243136001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 23435653267000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 23435653267000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96389.071016                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96389.071016                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     39408928                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      39408928                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26072125                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26072125                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1899822537690                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1899822537690                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65481053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65481053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398163                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398163                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72867.959082                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72867.959082                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     21924987                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     21924987                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4147138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4147138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 300909523517                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 300909523517                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72558.357961                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72558.357961                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6678                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6678                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1449                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1449                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     54496000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     54496000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.178295                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.178295                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37609.385783                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37609.385783                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1320                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1320                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8108.527132                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8108.527132                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3057                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3057                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14269500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14269500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7311                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7311                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.418137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.418137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4667.811580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4667.811580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3057                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3057                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11212500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11212500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.418137                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.418137                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3667.811580                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3667.811580                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3648                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3648                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       492430                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       492430                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  17507394998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  17507394998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       496078                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       496078                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992646                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992646                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 35553.063376                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 35553.063376                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       492430                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       492430                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  17014964998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  17014964998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992646                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992646                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 34553.063376                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 34553.063376                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.973932                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          689920100                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247528793                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.787232                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.973932                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2173857761                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2173857761                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6911929322500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487088494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29381931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477795073                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1069133301                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        469449594                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             494                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          602875                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         608140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8834177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8834177                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486903472                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       448330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744065729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    742023463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486644259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19128704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31709128704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4554112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31622019456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63354830976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1552178251                       # Total snoops (count)
system.tol2bus.snoopTraffic                 843611456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       2047358040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.221518                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.425386                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1602538393     78.27%     78.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1              436112758     21.30%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8706889      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         2047358040                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       990844242868                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      372976714349                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         224320687                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371958622300                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53521693                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           741405                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
