#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdd3d5ae0 .scope module, "tb" "tb" 2 7;
 .timescale -4 -4;
L_0x7fffdd3f93b0 .functor NOT 1, v0x7fffdd3f9170_0, C4<0>, C4<0>, C4<0>;
L_0x7fffdd3f9420 .functor NOT 1, v0x7fffdd3f90d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffdd3f94f0 .functor AND 1, L_0x7fffdd3f93b0, L_0x7fffdd3f9420, C4<1>, C4<1>;
L_0x7fffdd409d40 .functor NOT 1, v0x7fffdd3f6fc0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdd3f8410_0 .net "Clk", 0 0, v0x7fffdd3f76b0_0;  1 drivers
v0x7fffdd3f84d0_0 .net "Q", 0 0, v0x7fffdd3f6fc0_0;  1 drivers
v0x7fffdd3f85e0_0 .net "Y_0", 0 0, L_0x7fffdd3f93b0;  1 drivers
v0x7fffdd3f8680_0 .net "Y_1", 0 0, L_0x7fffdd3f94f0;  1 drivers
L_0x7f1d573d0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdd3f8750_0 .net/2u *"_s3", 1 0, L_0x7f1d573d0018;  1 drivers
v0x7fffdd3f8840_0 .net "ambas", 0 0, L_0x7fffdd40a040;  1 drivers
v0x7fffdd3f8930_0 .net "b1", 0 0, L_0x7fffdd409ae0;  1 drivers
v0x7fffdd3f89d0_0 .net "b2", 0 0, L_0x7fffdd409bd0;  1 drivers
v0x7fffdd3f8a70_0 .net "dec_out", 15 0, L_0x7fffdd409900;  1 drivers
v0x7fffdd3f8b40_0 .var "dumpfile_path", 512 0;
v0x7fffdd3f8be0_0 .var "enable", 0 0;
v0x7fffdd3f8cb0_0 .var "enable_T", 0 0;
v0x7fffdd3f8d80_0 .net "net0", 0 0, L_0x7fffdd3f9420;  1 drivers
v0x7fffdd3f8e20_0 .net "ninguna", 0 0, L_0x7fffdd409e70;  1 drivers
v0x7fffdd3f8ec0_0 .var "reset", 0 0;
v0x7fffdd3f8f60_0 .net "state", 3 0, L_0x7fffdd3f9600;  1 drivers
v0x7fffdd3f9030_0 .net "una_sola", 0 0, L_0x7fffdd409f10;  1 drivers
v0x7fffdd3f90d0_0 .var "w0", 0 0;
v0x7fffdd3f9170_0 .var "w1", 0 0;
v0x7fffdd3f9210_0 .net "y0", 0 0, v0x7fffdd3f7bc0_0;  1 drivers
v0x7fffdd3f92e0_0 .net "y1", 0 0, v0x7fffdd3f8200_0;  1 drivers
L_0x7fffdd3f9600 .concat [ 1 1 2 0], v0x7fffdd3f7bc0_0, v0x7fffdd3f8200_0, L_0x7f1d573d0018;
L_0x7fffdd409e70 .part L_0x7fffdd409900, 0, 1;
L_0x7fffdd409f10 .part L_0x7fffdd409900, 1, 1;
L_0x7fffdd40a040 .part L_0x7fffdd409900, 3, 1;
S_0x7fffdd3d6a30 .scope module, "mux_b1" "mux" 2 31, 3 1 0, S_0x7fffdd3d5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "din_0"
    .port_info 1 /INPUT 1 "din_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "mux_out"
v0x7fffdd3cf790_0 .net "din_0", 0 0, L_0x7fffdd40a040;  alias, 1 drivers
v0x7fffdd3cf890_0 .net "din_1", 0 0, v0x7fffdd3f6fc0_0;  alias, 1 drivers
v0x7fffdd3f5bd0_0 .net "mux_out", 0 0, L_0x7fffdd409ae0;  alias, 1 drivers
v0x7fffdd3f5c70_0 .net "sel", 0 0, L_0x7fffdd409f10;  alias, 1 drivers
L_0x7fffdd409ae0 .functor MUXZ 1, L_0x7fffdd40a040, v0x7fffdd3f6fc0_0, L_0x7fffdd409f10, C4<>;
S_0x7fffdd3f5db0 .scope module, "mux_b2" "mux" 2 32, 3 1 0, S_0x7fffdd3d5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "din_0"
    .port_info 1 /INPUT 1 "din_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "mux_out"
v0x7fffdd3f6010_0 .net "din_0", 0 0, L_0x7fffdd40a040;  alias, 1 drivers
v0x7fffdd3f60b0_0 .net "din_1", 0 0, L_0x7fffdd409d40;  1 drivers
v0x7fffdd3f6150_0 .net "mux_out", 0 0, L_0x7fffdd409bd0;  alias, 1 drivers
v0x7fffdd3f61f0_0 .net "sel", 0 0, L_0x7fffdd409f10;  alias, 1 drivers
L_0x7fffdd409bd0 .functor MUXZ 1, L_0x7fffdd40a040, L_0x7fffdd409d40, L_0x7fffdd409f10, C4<>;
S_0x7fffdd3f6350 .scope module, "my_decoder" "decoder" 2 26, 4 1 0, S_0x7fffdd3d5ae0;
 .timescale -4 -4;
    .port_info 0 /INPUT 4 "binary_in"
    .port_info 1 /OUTPUT 16 "decoder_out"
    .port_info 2 /INPUT 1 "enable"
L_0x7f1d573d0060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffdd3f6570_0 .net/2u *"_s0", 15 0, L_0x7f1d573d0060;  1 drivers
v0x7fffdd3f6670_0 .net *"_s2", 15 0, L_0x7fffdd409810;  1 drivers
L_0x7f1d573d00a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffdd3f6750_0 .net/2u *"_s4", 15 0, L_0x7f1d573d00a8;  1 drivers
v0x7fffdd3f6840_0 .net "binary_in", 3 0, L_0x7fffdd3f9600;  alias, 1 drivers
v0x7fffdd3f6920_0 .net "decoder_out", 15 0, L_0x7fffdd409900;  alias, 1 drivers
v0x7fffdd3f6a50_0 .net "enable", 0 0, v0x7fffdd3f8be0_0;  1 drivers
L_0x7fffdd409810 .shift/l 16, L_0x7f1d573d0060, L_0x7fffdd3f9600;
L_0x7fffdd409900 .functor MUXZ 16, L_0x7f1d573d00a8, L_0x7fffdd409810, v0x7fffdd3f8be0_0, C4<>;
S_0x7fffdd3f6b90 .scope module, "my_ttf" "tff" 2 29, 5 1 0, S_0x7fffdd3d5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7fffdd3f6df0_0 .net "clk", 0 0, L_0x7fffdd409f10;  alias, 1 drivers
v0x7fffdd3f6f00_0 .net "data", 0 0, v0x7fffdd3f8cb0_0;  1 drivers
v0x7fffdd3f6fc0_0 .var "q", 0 0;
v0x7fffdd3f7090_0 .net "reset", 0 0, v0x7fffdd3f8ec0_0;  1 drivers
E_0x7fffdd3bd280/0 .event negedge, v0x7fffdd3f7090_0;
E_0x7fffdd3bd280/1 .event posedge, v0x7fffdd3f5c70_0;
E_0x7fffdd3bd280 .event/or E_0x7fffdd3bd280/0, E_0x7fffdd3bd280/1;
S_0x7fffdd3f71c0 .scope module, "myclock" "clock_gen" 2 16, 6 2 0, S_0x7fffdd3d5ae0;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x7fffdd3f73e0 .param/l "PERIOD" 0 6 4, +C4<00000000000000000000000000000111>;
v0x7fffdd3f76b0_0 .var "clk", 0 0;
S_0x7fffdd3f74c0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 6 9, 6 9 0, S_0x7fffdd3f71c0;
 .timescale -4 -4;
S_0x7fffdd3f77d0 .scope module, "state_y0" "dff" 2 23, 7 1 0, S_0x7fffdd3d5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7fffdd3f7a30_0 .net "clk", 0 0, v0x7fffdd3f76b0_0;  alias, 1 drivers
v0x7fffdd3f7b20_0 .net "data", 0 0, L_0x7fffdd3f93b0;  alias, 1 drivers
v0x7fffdd3f7bc0_0 .var "q", 0 0;
v0x7fffdd3f7c90_0 .net "reset", 0 0, v0x7fffdd3f8ec0_0;  alias, 1 drivers
E_0x7fffdd3bfb10/0 .event negedge, v0x7fffdd3f7090_0;
E_0x7fffdd3bfb10/1 .event posedge, v0x7fffdd3f76b0_0;
E_0x7fffdd3bfb10 .event/or E_0x7fffdd3bfb10/0, E_0x7fffdd3bfb10/1;
S_0x7fffdd3f7df0 .scope module, "state_y1" "dff" 2 22, 7 1 0, S_0x7fffdd3d5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7fffdd3f8030_0 .net "clk", 0 0, v0x7fffdd3f76b0_0;  alias, 1 drivers
v0x7fffdd3f8140_0 .net "data", 0 0, L_0x7fffdd3f94f0;  alias, 1 drivers
v0x7fffdd3f8200_0 .var "q", 0 0;
v0x7fffdd3f82a0_0 .net "reset", 0 0, v0x7fffdd3f8ec0_0;  alias, 1 drivers
    .scope S_0x7fffdd3f71c0;
T_0 ;
    %fork t_1, S_0x7fffdd3f74c0;
    %jmp t_0;
    .scope S_0x7fffdd3f74c0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd3f76b0_0, 0;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd3f76b0_0, 0;
    %delay 3, 0;
    %end;
    .scope S_0x7fffdd3f71c0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdd3f7df0;
T_1 ;
    %wait E_0x7fffdd3bfb10;
    %load/vec4 v0x7fffdd3f82a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd3f8200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffdd3f8140_0;
    %assign/vec4 v0x7fffdd3f8200_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffdd3f77d0;
T_2 ;
    %wait E_0x7fffdd3bfb10;
    %load/vec4 v0x7fffdd3f7c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd3f7bc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffdd3f7b20_0;
    %assign/vec4 v0x7fffdd3f7bc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdd3f6b90;
T_3 ;
    %wait E_0x7fffdd3bd280;
    %load/vec4 v0x7fffdd3f7090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd3f6fc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffdd3f6f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffdd3f6fc0_0;
    %nor/r;
    %assign/vec4 v0x7fffdd3f6fc0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdd3d5ae0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f9170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f90d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f8ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd3f8be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd3f8cb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd3f8ec0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f9170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd3f90d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd3f9170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd3f90d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f9170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f90d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f9170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd3f90d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f9170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f90d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd3f9170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd3f90d0_0, 0, 1;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fffdd3d5ae0;
T_5 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x7fffdd3f8b40_0, 0, 513;
    %end;
    .thread T_5;
    .scope S_0x7fffdd3d5ae0;
T_6 ;
    %vpi_call 2 72 "$dumpfile", v0x7fffdd3f8b40_0 {0 0 0};
    %vpi_call 2 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdd3d5ae0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "src/tb1.v";
    "./src/mux.v";
    "./src/decoder.v";
    "./src/tff.v";
    "./src/clock.v";
    "./src/dff.v";
