$version Generated by VerilatedVcd $end
$date Mon Feb 25 16:14:20 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 & clk $end
  $var wire  1 % clr $end
  $var wire  1 $ in $end
  $var wire  8 # out [7:0] $end
  $scope module left $end
   $var wire  1 & clk $end
   $var wire  1 % clr $end
   $var wire  1 $ in $end
   $var wire  8 # out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
1%
0&
#10
0%
#20
1$
1&
#30
b00000001 #
0&
#40
0$
1&
#50
b00000010 #
0&
#60
1&
#70
b00000100 #
0&
#80
1$
1&
#90
b00001001 #
0&
#100
1&
#110
b00010011 #
0&
#120
1&
#130
b00100111 #
0&
#140
1&
#150
b01001111 #
0&
#160
0$
1&
#170
b10011110 #
0&
