
LaserTurret.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023dc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  0800257c  0800257c  0001257c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080026d8  080026d8  000126d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080026e0  080026e0  000126e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080026e4  080026e4  000126e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  080026e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000144  200001dc  080028c4  000201dc  2**2
                  ALLOC
  8 ._user_heap_stack 00001000  20000320  080028c4  00020320  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f0db  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001d5a  00000000  00000000  0002f2e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000051f5  00000000  00000000  00031041  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000740  00000000  00000000  00036238  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000a08  00000000  00000000  00036978  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00003e23  00000000  00000000  00037380  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000030c7  00000000  00000000  0003b1a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003e26a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000019d8  00000000  00000000  0003e2e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002564 	.word	0x08002564

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08002564 	.word	0x08002564

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000592:	4a0e      	ldr	r2, [pc, #56]	; (80005cc <HAL_InitTick+0x3c>)
 8000594:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <HAL_InitTick+0x40>)
{
 8000596:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000598:	7818      	ldrb	r0, [r3, #0]
 800059a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059e:	fbb3 f3f0 	udiv	r3, r3, r0
 80005a2:	6810      	ldr	r0, [r2, #0]
 80005a4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a8:	f000 f89c 	bl	80006e4 <HAL_SYSTICK_Config>
 80005ac:	4604      	mov	r4, r0
 80005ae:	b958      	cbnz	r0, 80005c8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005b0:	2d0f      	cmp	r5, #15
 80005b2:	d809      	bhi.n	80005c8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005b4:	4602      	mov	r2, r0
 80005b6:	4629      	mov	r1, r5
 80005b8:	f04f 30ff 	mov.w	r0, #4294967295
 80005bc:	f000 f85e 	bl	800067c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005c0:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <HAL_InitTick+0x44>)
 80005c2:	4620      	mov	r0, r4
 80005c4:	601d      	str	r5, [r3, #0]
 80005c6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005c8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005ca:	bd38      	pop	{r3, r4, r5, pc}
 80005cc:	20000008 	.word	0x20000008
 80005d0:	20000000 	.word	0x20000000
 80005d4:	20000004 	.word	0x20000004

080005d8 <HAL_Init>:
{
 80005d8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <HAL_Init+0x30>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005e2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005ea:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005f2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f4:	2003      	movs	r0, #3
 80005f6:	f000 f82f 	bl	8000658 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005fa:	2000      	movs	r0, #0
 80005fc:	f7ff ffc8 	bl	8000590 <HAL_InitTick>
  HAL_MspInit();
 8000600:	f001 f968 	bl	80018d4 <HAL_MspInit>
}
 8000604:	2000      	movs	r0, #0
 8000606:	bd08      	pop	{r3, pc}
 8000608:	40023c00 	.word	0x40023c00

0800060c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800060c:	4a03      	ldr	r2, [pc, #12]	; (800061c <HAL_IncTick+0x10>)
 800060e:	4b04      	ldr	r3, [pc, #16]	; (8000620 <HAL_IncTick+0x14>)
 8000610:	6811      	ldr	r1, [r2, #0]
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	440b      	add	r3, r1
 8000616:	6013      	str	r3, [r2, #0]
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	20000204 	.word	0x20000204
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000624:	4b01      	ldr	r3, [pc, #4]	; (800062c <HAL_GetTick+0x8>)
 8000626:	6818      	ldr	r0, [r3, #0]
}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	20000204 	.word	0x20000204

08000630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000630:	b538      	push	{r3, r4, r5, lr}
 8000632:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000634:	f7ff fff6 	bl	8000624 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000638:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800063a:	bf1c      	itt	ne
 800063c:	4b05      	ldrne	r3, [pc, #20]	; (8000654 <HAL_Delay+0x24>)
 800063e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000640:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000642:	bf18      	it	ne
 8000644:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000646:	f7ff ffed 	bl	8000624 <HAL_GetTick>
 800064a:	1b40      	subs	r0, r0, r5
 800064c:	4284      	cmp	r4, r0
 800064e:	d8fa      	bhi.n	8000646 <HAL_Delay+0x16>
  {
  }
}
 8000650:	bd38      	pop	{r3, r4, r5, pc}
 8000652:	bf00      	nop
 8000654:	20000000 	.word	0x20000000

08000658 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000658:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800065a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800065c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000660:	041b      	lsls	r3, r3, #16
 8000662:	0c1b      	lsrs	r3, r3, #16
 8000664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000668:	0200      	lsls	r0, r0, #8
 800066a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800066e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000672:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000674:	60d3      	str	r3, [r2, #12]
 8000676:	4770      	bx	lr
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800067e:	b530      	push	{r4, r5, lr}
 8000680:	68dc      	ldr	r4, [r3, #12]
 8000682:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000686:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800068a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800068c:	2b04      	cmp	r3, #4
 800068e:	bf28      	it	cs
 8000690:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000692:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	f04f 0501 	mov.w	r5, #1
 8000698:	fa05 f303 	lsl.w	r3, r5, r3
 800069c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a0:	bf8c      	ite	hi
 80006a2:	3c03      	subhi	r4, #3
 80006a4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a6:	4019      	ands	r1, r3
 80006a8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006aa:	fa05 f404 	lsl.w	r4, r5, r4
 80006ae:	3c01      	subs	r4, #1
 80006b0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80006b2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	ea42 0201 	orr.w	r2, r2, r1
 80006b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	bfaf      	iteee	ge
 80006be:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c2:	f000 000f 	andlt.w	r0, r0, #15
 80006c6:	4b06      	ldrlt	r3, [pc, #24]	; (80006e0 <HAL_NVIC_SetPriority+0x64>)
 80006c8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ca:	bfa5      	ittet	ge
 80006cc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80006d0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	bf00      	nop
 80006dc:	e000ed00 	.word	0xe000ed00
 80006e0:	e000ed14 	.word	0xe000ed14

080006e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e4:	3801      	subs	r0, #1
 80006e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ea:	d20a      	bcs.n	8000702 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ee:	4a07      	ldr	r2, [pc, #28]	; (800070c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f2:	21f0      	movs	r1, #240	; 0xf0
 80006f4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006fc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000702:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000e010 	.word	0xe000e010
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000712:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000714:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000716:	bf0c      	ite	eq
 8000718:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800071c:	f022 0204 	bicne.w	r2, r2, #4
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	4770      	bx	lr
 8000724:	e000e010 	.word	0xe000e010

08000728 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000728:	4770      	bx	lr

0800072a <HAL_SYSTICK_IRQHandler>:
{
 800072a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800072c:	f7ff fffc 	bl	8000728 <HAL_SYSTICK_Callback>
 8000730:	bd08      	pop	{r3, pc}
	...

08000734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000738:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800073a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073c:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80008dc <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000740:	4a64      	ldr	r2, [pc, #400]	; (80008d4 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000742:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000744:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000748:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800074a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800074c:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000750:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 8000754:	42b7      	cmp	r7, r6
 8000756:	f040 80ad 	bne.w	80008b4 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800075a:	684c      	ldr	r4, [r1, #4]
 800075c:	f024 0a10 	bic.w	sl, r4, #16
 8000760:	f1ba 0f02 	cmp.w	sl, #2
 8000764:	d116      	bne.n	8000794 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 8000766:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 800076a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800076e:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000772:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000776:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800077a:	f04f 0e0f 	mov.w	lr, #15
 800077e:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000782:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000786:	690d      	ldr	r5, [r1, #16]
 8000788:	fa05 f50b 	lsl.w	r5, r5, fp
 800078c:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000790:	f8cc 5020 	str.w	r5, [ip, #32]
 8000794:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000798:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800079a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800079e:	fa05 f50c 	lsl.w	r5, r5, ip
 80007a2:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007a4:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007a8:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ac:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007b0:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007b4:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007b8:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007bc:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 80007be:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007c2:	d815      	bhi.n	80007f0 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 80007c4:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80007c8:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007cc:	68cd      	ldr	r5, [r1, #12]
 80007ce:	fa05 fa0c 	lsl.w	sl, r5, ip
 80007d2:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 80007d6:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 80007da:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007de:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007e2:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 80007e6:	fa0e fe03 	lsl.w	lr, lr, r3
 80007ea:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 80007ee:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80007f0:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007f2:	9d00      	ldr	r5, [sp, #0]
 80007f4:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007f6:	688f      	ldr	r7, [r1, #8]
 80007f8:	fa07 f70c 	lsl.w	r7, r7, ip
 80007fc:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80007fe:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000800:	00e5      	lsls	r5, r4, #3
 8000802:	d557      	bpl.n	80008b4 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000804:	f04f 0b00 	mov.w	fp, #0
 8000808:	f8cd b00c 	str.w	fp, [sp, #12]
 800080c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000810:	4d31      	ldr	r5, [pc, #196]	; (80008d8 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000812:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000816:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800081a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800081e:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000822:	9703      	str	r7, [sp, #12]
 8000824:	9f03      	ldr	r7, [sp, #12]
 8000826:	f023 0703 	bic.w	r7, r3, #3
 800082a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800082e:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000832:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000836:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800083a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800083e:	f04f 0e0f 	mov.w	lr, #15
 8000842:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000846:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000848:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800084c:	d039      	beq.n	80008c2 <HAL_GPIO_Init+0x18e>
 800084e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000852:	42a8      	cmp	r0, r5
 8000854:	d037      	beq.n	80008c6 <HAL_GPIO_Init+0x192>
 8000856:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800085a:	42a8      	cmp	r0, r5
 800085c:	d035      	beq.n	80008ca <HAL_GPIO_Init+0x196>
 800085e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000862:	42a8      	cmp	r0, r5
 8000864:	d033      	beq.n	80008ce <HAL_GPIO_Init+0x19a>
 8000866:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800086a:	42a8      	cmp	r0, r5
 800086c:	bf14      	ite	ne
 800086e:	2507      	movne	r5, #7
 8000870:	2504      	moveq	r5, #4
 8000872:	fa05 f50c 	lsl.w	r5, r5, ip
 8000876:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800087a:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800087c:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800087e:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000880:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000884:	bf0c      	ite	eq
 8000886:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000888:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 800088a:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800088c:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800088e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000892:	bf0c      	ite	eq
 8000894:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000896:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000898:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800089a:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800089c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80008a0:	bf0c      	ite	eq
 80008a2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008a4:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80008a6:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80008a8:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008aa:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80008ac:	bf54      	ite	pl
 80008ae:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80008b0:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80008b2:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008b4:	3301      	adds	r3, #1
 80008b6:	2b10      	cmp	r3, #16
 80008b8:	f47f af47 	bne.w	800074a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80008bc:	b005      	add	sp, #20
 80008be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008c2:	465d      	mov	r5, fp
 80008c4:	e7d5      	b.n	8000872 <HAL_GPIO_Init+0x13e>
 80008c6:	2501      	movs	r5, #1
 80008c8:	e7d3      	b.n	8000872 <HAL_GPIO_Init+0x13e>
 80008ca:	2502      	movs	r5, #2
 80008cc:	e7d1      	b.n	8000872 <HAL_GPIO_Init+0x13e>
 80008ce:	2503      	movs	r5, #3
 80008d0:	e7cf      	b.n	8000872 <HAL_GPIO_Init+0x13e>
 80008d2:	bf00      	nop
 80008d4:	40013c00 	.word	0x40013c00
 80008d8:	40020000 	.word	0x40020000
 80008dc:	40023800 	.word	0x40023800

080008e0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008e0:	b10a      	cbz	r2, 80008e6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008e2:	6181      	str	r1, [r0, #24]
 80008e4:	4770      	bx	lr
 80008e6:	0409      	lsls	r1, r1, #16
 80008e8:	e7fb      	b.n	80008e2 <HAL_GPIO_WritePin+0x2>
	...

080008ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008f0:	4604      	mov	r4, r0
 80008f2:	b918      	cbnz	r0, 80008fc <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80008f4:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80008f6:	b002      	add	sp, #8
 80008f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008fc:	6803      	ldr	r3, [r0, #0]
 80008fe:	07dd      	lsls	r5, r3, #31
 8000900:	d410      	bmi.n	8000924 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000902:	6823      	ldr	r3, [r4, #0]
 8000904:	0798      	lsls	r0, r3, #30
 8000906:	d458      	bmi.n	80009ba <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000908:	6823      	ldr	r3, [r4, #0]
 800090a:	071a      	lsls	r2, r3, #28
 800090c:	f100 809a 	bmi.w	8000a44 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000910:	6823      	ldr	r3, [r4, #0]
 8000912:	075b      	lsls	r3, r3, #29
 8000914:	f100 80b8 	bmi.w	8000a88 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000918:	69a2      	ldr	r2, [r4, #24]
 800091a:	2a00      	cmp	r2, #0
 800091c:	f040 8119 	bne.w	8000b52 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000920:	2000      	movs	r0, #0
 8000922:	e7e8      	b.n	80008f6 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000924:	4ba6      	ldr	r3, [pc, #664]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 8000926:	689a      	ldr	r2, [r3, #8]
 8000928:	f002 020c 	and.w	r2, r2, #12
 800092c:	2a04      	cmp	r2, #4
 800092e:	d007      	beq.n	8000940 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000930:	689a      	ldr	r2, [r3, #8]
 8000932:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000936:	2a08      	cmp	r2, #8
 8000938:	d10a      	bne.n	8000950 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	0259      	lsls	r1, r3, #9
 800093e:	d507      	bpl.n	8000950 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000940:	4b9f      	ldr	r3, [pc, #636]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	039a      	lsls	r2, r3, #14
 8000946:	d5dc      	bpl.n	8000902 <HAL_RCC_OscConfig+0x16>
 8000948:	6863      	ldr	r3, [r4, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d1d9      	bne.n	8000902 <HAL_RCC_OscConfig+0x16>
 800094e:	e7d1      	b.n	80008f4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000950:	6863      	ldr	r3, [r4, #4]
 8000952:	4d9b      	ldr	r5, [pc, #620]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 8000954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000958:	d111      	bne.n	800097e <HAL_RCC_OscConfig+0x92>
 800095a:	682b      	ldr	r3, [r5, #0]
 800095c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000960:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000962:	f7ff fe5f 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000966:	4d96      	ldr	r5, [pc, #600]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000968:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800096a:	682b      	ldr	r3, [r5, #0]
 800096c:	039b      	lsls	r3, r3, #14
 800096e:	d4c8      	bmi.n	8000902 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000970:	f7ff fe58 	bl	8000624 <HAL_GetTick>
 8000974:	1b80      	subs	r0, r0, r6
 8000976:	2864      	cmp	r0, #100	; 0x64
 8000978:	d9f7      	bls.n	800096a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 800097a:	2003      	movs	r0, #3
 800097c:	e7bb      	b.n	80008f6 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800097e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000982:	d104      	bne.n	800098e <HAL_RCC_OscConfig+0xa2>
 8000984:	682b      	ldr	r3, [r5, #0]
 8000986:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800098a:	602b      	str	r3, [r5, #0]
 800098c:	e7e5      	b.n	800095a <HAL_RCC_OscConfig+0x6e>
 800098e:	682a      	ldr	r2, [r5, #0]
 8000990:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000994:	602a      	str	r2, [r5, #0]
 8000996:	682a      	ldr	r2, [r5, #0]
 8000998:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800099c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d1df      	bne.n	8000962 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80009a2:	f7ff fe3f 	bl	8000624 <HAL_GetTick>
 80009a6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009a8:	682b      	ldr	r3, [r5, #0]
 80009aa:	039f      	lsls	r7, r3, #14
 80009ac:	d5a9      	bpl.n	8000902 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009ae:	f7ff fe39 	bl	8000624 <HAL_GetTick>
 80009b2:	1b80      	subs	r0, r0, r6
 80009b4:	2864      	cmp	r0, #100	; 0x64
 80009b6:	d9f7      	bls.n	80009a8 <HAL_RCC_OscConfig+0xbc>
 80009b8:	e7df      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009ba:	4b81      	ldr	r3, [pc, #516]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 80009bc:	689a      	ldr	r2, [r3, #8]
 80009be:	f012 0f0c 	tst.w	r2, #12
 80009c2:	d007      	beq.n	80009d4 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009c4:	689a      	ldr	r2, [r3, #8]
 80009c6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009ca:	2a08      	cmp	r2, #8
 80009cc:	d111      	bne.n	80009f2 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	025e      	lsls	r6, r3, #9
 80009d2:	d40e      	bmi.n	80009f2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009d4:	4b7a      	ldr	r3, [pc, #488]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	0795      	lsls	r5, r2, #30
 80009da:	d502      	bpl.n	80009e2 <HAL_RCC_OscConfig+0xf6>
 80009dc:	68e2      	ldr	r2, [r4, #12]
 80009de:	2a01      	cmp	r2, #1
 80009e0:	d188      	bne.n	80008f4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	6921      	ldr	r1, [r4, #16]
 80009e6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80009ea:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80009ee:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009f0:	e78a      	b.n	8000908 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009f2:	68e2      	ldr	r2, [r4, #12]
 80009f4:	4b73      	ldr	r3, [pc, #460]	; (8000bc4 <HAL_RCC_OscConfig+0x2d8>)
 80009f6:	b1b2      	cbz	r2, 8000a26 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80009f8:	2201      	movs	r2, #1
 80009fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009fc:	f7ff fe12 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a00:	4d6f      	ldr	r5, [pc, #444]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a02:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a04:	682b      	ldr	r3, [r5, #0]
 8000a06:	0798      	lsls	r0, r3, #30
 8000a08:	d507      	bpl.n	8000a1a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a0a:	682b      	ldr	r3, [r5, #0]
 8000a0c:	6922      	ldr	r2, [r4, #16]
 8000a0e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a12:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a16:	602b      	str	r3, [r5, #0]
 8000a18:	e776      	b.n	8000908 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a1a:	f7ff fe03 	bl	8000624 <HAL_GetTick>
 8000a1e:	1b80      	subs	r0, r0, r6
 8000a20:	2802      	cmp	r0, #2
 8000a22:	d9ef      	bls.n	8000a04 <HAL_RCC_OscConfig+0x118>
 8000a24:	e7a9      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000a26:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a28:	f7ff fdfc 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a2c:	4d64      	ldr	r5, [pc, #400]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a2e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a30:	682b      	ldr	r3, [r5, #0]
 8000a32:	0799      	lsls	r1, r3, #30
 8000a34:	f57f af68 	bpl.w	8000908 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a38:	f7ff fdf4 	bl	8000624 <HAL_GetTick>
 8000a3c:	1b80      	subs	r0, r0, r6
 8000a3e:	2802      	cmp	r0, #2
 8000a40:	d9f6      	bls.n	8000a30 <HAL_RCC_OscConfig+0x144>
 8000a42:	e79a      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a44:	6962      	ldr	r2, [r4, #20]
 8000a46:	4b60      	ldr	r3, [pc, #384]	; (8000bc8 <HAL_RCC_OscConfig+0x2dc>)
 8000a48:	b17a      	cbz	r2, 8000a6a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a4e:	f7ff fde9 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a52:	4d5b      	ldr	r5, [pc, #364]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a54:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a56:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a58:	079f      	lsls	r7, r3, #30
 8000a5a:	f53f af59 	bmi.w	8000910 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a5e:	f7ff fde1 	bl	8000624 <HAL_GetTick>
 8000a62:	1b80      	subs	r0, r0, r6
 8000a64:	2802      	cmp	r0, #2
 8000a66:	d9f6      	bls.n	8000a56 <HAL_RCC_OscConfig+0x16a>
 8000a68:	e787      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000a6a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a6c:	f7ff fdda 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a70:	4d53      	ldr	r5, [pc, #332]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a72:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a74:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a76:	0798      	lsls	r0, r3, #30
 8000a78:	f57f af4a 	bpl.w	8000910 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a7c:	f7ff fdd2 	bl	8000624 <HAL_GetTick>
 8000a80:	1b80      	subs	r0, r0, r6
 8000a82:	2802      	cmp	r0, #2
 8000a84:	d9f6      	bls.n	8000a74 <HAL_RCC_OscConfig+0x188>
 8000a86:	e778      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a88:	4b4d      	ldr	r3, [pc, #308]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 8000a8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a8c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000a90:	d128      	bne.n	8000ae4 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a92:	9201      	str	r2, [sp, #4]
 8000a94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a96:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a9a:	641a      	str	r2, [r3, #64]	; 0x40
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa2:	9301      	str	r3, [sp, #4]
 8000aa4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000aa6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aa8:	4d48      	ldr	r5, [pc, #288]	; (8000bcc <HAL_RCC_OscConfig+0x2e0>)
 8000aaa:	682b      	ldr	r3, [r5, #0]
 8000aac:	05d9      	lsls	r1, r3, #23
 8000aae:	d51b      	bpl.n	8000ae8 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ab0:	68a3      	ldr	r3, [r4, #8]
 8000ab2:	4d43      	ldr	r5, [pc, #268]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d127      	bne.n	8000b08 <HAL_RCC_OscConfig+0x21c>
 8000ab8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000aba:	f043 0301 	orr.w	r3, r3, #1
 8000abe:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000ac0:	f7ff fdb0 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ac4:	4d3e      	ldr	r5, [pc, #248]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000ac6:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ac8:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000acc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ace:	079b      	lsls	r3, r3, #30
 8000ad0:	d539      	bpl.n	8000b46 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000ad2:	2e00      	cmp	r6, #0
 8000ad4:	f43f af20 	beq.w	8000918 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ad8:	4a39      	ldr	r2, [pc, #228]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 8000ada:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000adc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ae2:	e719      	b.n	8000918 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000ae4:	2600      	movs	r6, #0
 8000ae6:	e7df      	b.n	8000aa8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ae8:	682b      	ldr	r3, [r5, #0]
 8000aea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aee:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000af0:	f7ff fd98 	bl	8000624 <HAL_GetTick>
 8000af4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000af6:	682b      	ldr	r3, [r5, #0]
 8000af8:	05da      	lsls	r2, r3, #23
 8000afa:	d4d9      	bmi.n	8000ab0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000afc:	f7ff fd92 	bl	8000624 <HAL_GetTick>
 8000b00:	1bc0      	subs	r0, r0, r7
 8000b02:	2802      	cmp	r0, #2
 8000b04:	d9f7      	bls.n	8000af6 <HAL_RCC_OscConfig+0x20a>
 8000b06:	e738      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b08:	2b05      	cmp	r3, #5
 8000b0a:	d104      	bne.n	8000b16 <HAL_RCC_OscConfig+0x22a>
 8000b0c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b0e:	f043 0304 	orr.w	r3, r3, #4
 8000b12:	672b      	str	r3, [r5, #112]	; 0x70
 8000b14:	e7d0      	b.n	8000ab8 <HAL_RCC_OscConfig+0x1cc>
 8000b16:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b18:	f022 0201 	bic.w	r2, r2, #1
 8000b1c:	672a      	str	r2, [r5, #112]	; 0x70
 8000b1e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b20:	f022 0204 	bic.w	r2, r2, #4
 8000b24:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d1ca      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000b2a:	f7ff fd7b 	bl	8000624 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b2e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b32:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b34:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b36:	0798      	lsls	r0, r3, #30
 8000b38:	d5cb      	bpl.n	8000ad2 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b3a:	f7ff fd73 	bl	8000624 <HAL_GetTick>
 8000b3e:	1bc0      	subs	r0, r0, r7
 8000b40:	4540      	cmp	r0, r8
 8000b42:	d9f7      	bls.n	8000b34 <HAL_RCC_OscConfig+0x248>
 8000b44:	e719      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b46:	f7ff fd6d 	bl	8000624 <HAL_GetTick>
 8000b4a:	1bc0      	subs	r0, r0, r7
 8000b4c:	4540      	cmp	r0, r8
 8000b4e:	d9bd      	bls.n	8000acc <HAL_RCC_OscConfig+0x1e0>
 8000b50:	e713      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b52:	4d1b      	ldr	r5, [pc, #108]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
 8000b54:	68ab      	ldr	r3, [r5, #8]
 8000b56:	f003 030c 	and.w	r3, r3, #12
 8000b5a:	2b08      	cmp	r3, #8
 8000b5c:	f43f aeca 	beq.w	80008f4 <HAL_RCC_OscConfig+0x8>
 8000b60:	4e1b      	ldr	r6, [pc, #108]	; (8000bd0 <HAL_RCC_OscConfig+0x2e4>)
 8000b62:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b64:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b66:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b68:	d134      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b6a:	f7ff fd5b 	bl	8000624 <HAL_GetTick>
 8000b6e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b70:	682b      	ldr	r3, [r5, #0]
 8000b72:	0199      	lsls	r1, r3, #6
 8000b74:	d41e      	bmi.n	8000bb4 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b76:	6a22      	ldr	r2, [r4, #32]
 8000b78:	69e3      	ldr	r3, [r4, #28]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b7e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b82:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b84:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b88:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b8a:	4c0d      	ldr	r4, [pc, #52]	; (8000bc0 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b8c:	0852      	lsrs	r2, r2, #1
 8000b8e:	3a01      	subs	r2, #1
 8000b90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b94:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b96:	2301      	movs	r3, #1
 8000b98:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b9a:	f7ff fd43 	bl	8000624 <HAL_GetTick>
 8000b9e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ba0:	6823      	ldr	r3, [r4, #0]
 8000ba2:	019a      	lsls	r2, r3, #6
 8000ba4:	f53f aebc 	bmi.w	8000920 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ba8:	f7ff fd3c 	bl	8000624 <HAL_GetTick>
 8000bac:	1b40      	subs	r0, r0, r5
 8000bae:	2802      	cmp	r0, #2
 8000bb0:	d9f6      	bls.n	8000ba0 <HAL_RCC_OscConfig+0x2b4>
 8000bb2:	e6e2      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bb4:	f7ff fd36 	bl	8000624 <HAL_GetTick>
 8000bb8:	1bc0      	subs	r0, r0, r7
 8000bba:	2802      	cmp	r0, #2
 8000bbc:	d9d8      	bls.n	8000b70 <HAL_RCC_OscConfig+0x284>
 8000bbe:	e6dc      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	42470000 	.word	0x42470000
 8000bc8:	42470e80 	.word	0x42470e80
 8000bcc:	40007000 	.word	0x40007000
 8000bd0:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000bd4:	f7ff fd26 	bl	8000624 <HAL_GetTick>
 8000bd8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000bda:	682b      	ldr	r3, [r5, #0]
 8000bdc:	019b      	lsls	r3, r3, #6
 8000bde:	f57f ae9f 	bpl.w	8000920 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000be2:	f7ff fd1f 	bl	8000624 <HAL_GetTick>
 8000be6:	1b00      	subs	r0, r0, r4
 8000be8:	2802      	cmp	r0, #2
 8000bea:	d9f6      	bls.n	8000bda <HAL_RCC_OscConfig+0x2ee>
 8000bec:	e6c5      	b.n	800097a <HAL_RCC_OscConfig+0x8e>
 8000bee:	bf00      	nop

08000bf0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bf0:	4913      	ldr	r1, [pc, #76]	; (8000c40 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000bf2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bf4:	688b      	ldr	r3, [r1, #8]
 8000bf6:	f003 030c 	and.w	r3, r3, #12
 8000bfa:	2b04      	cmp	r3, #4
 8000bfc:	d003      	beq.n	8000c06 <HAL_RCC_GetSysClockFreq+0x16>
 8000bfe:	2b08      	cmp	r3, #8
 8000c00:	d003      	beq.n	8000c0a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000c02:	4810      	ldr	r0, [pc, #64]	; (8000c44 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c04:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000c06:	4810      	ldr	r0, [pc, #64]	; (8000c48 <HAL_RCC_GetSysClockFreq+0x58>)
 8000c08:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c0a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c0c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c0e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c10:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c14:	bf14      	ite	ne
 8000c16:	480c      	ldrne	r0, [pc, #48]	; (8000c48 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c18:	480a      	ldreq	r0, [pc, #40]	; (8000c44 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c1a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000c1e:	bf18      	it	ne
 8000c20:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c22:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c26:	fba1 0100 	umull	r0, r1, r1, r0
 8000c2a:	f7ff fb29 	bl	8000280 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000c2e:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <HAL_RCC_GetSysClockFreq+0x50>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000c36:	3301      	adds	r3, #1
 8000c38:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000c3a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c3e:	bd08      	pop	{r3, pc}
 8000c40:	40023800 	.word	0x40023800
 8000c44:	00f42400 	.word	0x00f42400
 8000c48:	017d7840 	.word	0x017d7840

08000c4c <HAL_RCC_ClockConfig>:
{
 8000c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c50:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c52:	4604      	mov	r4, r0
 8000c54:	b910      	cbnz	r0, 8000c5c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c56:	2001      	movs	r0, #1
 8000c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c5c:	4b44      	ldr	r3, [pc, #272]	; (8000d70 <HAL_RCC_ClockConfig+0x124>)
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	f002 020f 	and.w	r2, r2, #15
 8000c64:	428a      	cmp	r2, r1
 8000c66:	d328      	bcc.n	8000cba <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c68:	6821      	ldr	r1, [r4, #0]
 8000c6a:	078f      	lsls	r7, r1, #30
 8000c6c:	d42d      	bmi.n	8000cca <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c6e:	07c8      	lsls	r0, r1, #31
 8000c70:	d440      	bmi.n	8000cf4 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c72:	4b3f      	ldr	r3, [pc, #252]	; (8000d70 <HAL_RCC_ClockConfig+0x124>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	f002 020f 	and.w	r2, r2, #15
 8000c7a:	4295      	cmp	r5, r2
 8000c7c:	d366      	bcc.n	8000d4c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c7e:	6822      	ldr	r2, [r4, #0]
 8000c80:	0751      	lsls	r1, r2, #29
 8000c82:	d46c      	bmi.n	8000d5e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c84:	0713      	lsls	r3, r2, #28
 8000c86:	d507      	bpl.n	8000c98 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c88:	4a3a      	ldr	r2, [pc, #232]	; (8000d74 <HAL_RCC_ClockConfig+0x128>)
 8000c8a:	6921      	ldr	r1, [r4, #16]
 8000c8c:	6893      	ldr	r3, [r2, #8]
 8000c8e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c92:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c96:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c98:	f7ff ffaa 	bl	8000bf0 <HAL_RCC_GetSysClockFreq>
 8000c9c:	4b35      	ldr	r3, [pc, #212]	; (8000d74 <HAL_RCC_ClockConfig+0x128>)
 8000c9e:	4a36      	ldr	r2, [pc, #216]	; (8000d78 <HAL_RCC_ClockConfig+0x12c>)
 8000ca0:	689b      	ldr	r3, [r3, #8]
 8000ca2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000ca6:	5cd3      	ldrb	r3, [r2, r3]
 8000ca8:	40d8      	lsrs	r0, r3
 8000caa:	4b34      	ldr	r3, [pc, #208]	; (8000d7c <HAL_RCC_ClockConfig+0x130>)
 8000cac:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f7ff fc6e 	bl	8000590 <HAL_InitTick>
  return HAL_OK;
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cba:	b2ca      	uxtb	r2, r1
 8000cbc:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 030f 	and.w	r3, r3, #15
 8000cc4:	4299      	cmp	r1, r3
 8000cc6:	d1c6      	bne.n	8000c56 <HAL_RCC_ClockConfig+0xa>
 8000cc8:	e7ce      	b.n	8000c68 <HAL_RCC_ClockConfig+0x1c>
 8000cca:	4b2a      	ldr	r3, [pc, #168]	; (8000d74 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ccc:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cd0:	bf1e      	ittt	ne
 8000cd2:	689a      	ldrne	r2, [r3, #8]
 8000cd4:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000cd8:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cda:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cdc:	bf42      	ittt	mi
 8000cde:	689a      	ldrmi	r2, [r3, #8]
 8000ce0:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000ce4:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ce6:	689a      	ldr	r2, [r3, #8]
 8000ce8:	68a0      	ldr	r0, [r4, #8]
 8000cea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000cee:	4302      	orrs	r2, r0
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	e7bc      	b.n	8000c6e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cf4:	6862      	ldr	r2, [r4, #4]
 8000cf6:	4b1f      	ldr	r3, [pc, #124]	; (8000d74 <HAL_RCC_ClockConfig+0x128>)
 8000cf8:	2a01      	cmp	r2, #1
 8000cfa:	d11d      	bne.n	8000d38 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d02:	d0a8      	beq.n	8000c56 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d04:	4e1b      	ldr	r6, [pc, #108]	; (8000d74 <HAL_RCC_ClockConfig+0x128>)
 8000d06:	68b3      	ldr	r3, [r6, #8]
 8000d08:	f023 0303 	bic.w	r3, r3, #3
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000d10:	f7ff fc88 	bl	8000624 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d14:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000d18:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d1a:	68b3      	ldr	r3, [r6, #8]
 8000d1c:	6862      	ldr	r2, [r4, #4]
 8000d1e:	f003 030c 	and.w	r3, r3, #12
 8000d22:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d26:	d0a4      	beq.n	8000c72 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d28:	f7ff fc7c 	bl	8000624 <HAL_GetTick>
 8000d2c:	1bc0      	subs	r0, r0, r7
 8000d2e:	4540      	cmp	r0, r8
 8000d30:	d9f3      	bls.n	8000d1a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000d32:	2003      	movs	r0, #3
}
 8000d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d38:	1e91      	subs	r1, r2, #2
 8000d3a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d3c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d3e:	d802      	bhi.n	8000d46 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d40:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d44:	e7dd      	b.n	8000d02 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d46:	f013 0f02 	tst.w	r3, #2
 8000d4a:	e7da      	b.n	8000d02 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d4c:	b2ea      	uxtb	r2, r5
 8000d4e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 030f 	and.w	r3, r3, #15
 8000d56:	429d      	cmp	r5, r3
 8000d58:	f47f af7d 	bne.w	8000c56 <HAL_RCC_ClockConfig+0xa>
 8000d5c:	e78f      	b.n	8000c7e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d5e:	4905      	ldr	r1, [pc, #20]	; (8000d74 <HAL_RCC_ClockConfig+0x128>)
 8000d60:	68e0      	ldr	r0, [r4, #12]
 8000d62:	688b      	ldr	r3, [r1, #8]
 8000d64:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d68:	4303      	orrs	r3, r0
 8000d6a:	608b      	str	r3, [r1, #8]
 8000d6c:	e78a      	b.n	8000c84 <HAL_RCC_ClockConfig+0x38>
 8000d6e:	bf00      	nop
 8000d70:	40023c00 	.word	0x40023c00
 8000d74:	40023800 	.word	0x40023800
 8000d78:	08002581 	.word	0x08002581
 8000d7c:	20000008 	.word	0x20000008

08000d80 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000d80:	4b01      	ldr	r3, [pc, #4]	; (8000d88 <HAL_RCC_GetHCLKFreq+0x8>)
 8000d82:	6818      	ldr	r0, [r3, #0]
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	20000008 	.word	0x20000008

08000d8c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000d8c:	4b04      	ldr	r3, [pc, #16]	; (8000da0 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000d8e:	4a05      	ldr	r2, [pc, #20]	; (8000da4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000d96:	5cd3      	ldrb	r3, [r2, r3]
 8000d98:	4a03      	ldr	r2, [pc, #12]	; (8000da8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000d9a:	6810      	ldr	r0, [r2, #0]
}
 8000d9c:	40d8      	lsrs	r0, r3
 8000d9e:	4770      	bx	lr
 8000da0:	40023800 	.word	0x40023800
 8000da4:	08002591 	.word	0x08002591
 8000da8:	20000008 	.word	0x20000008

08000dac <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000dac:	4b04      	ldr	r3, [pc, #16]	; (8000dc0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000dae:	4a05      	ldr	r2, [pc, #20]	; (8000dc4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000db6:	5cd3      	ldrb	r3, [r2, r3]
 8000db8:	4a03      	ldr	r2, [pc, #12]	; (8000dc8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000dba:	6810      	ldr	r0, [r2, #0]
}
 8000dbc:	40d8      	lsrs	r0, r3
 8000dbe:	4770      	bx	lr
 8000dc0:	40023800 	.word	0x40023800
 8000dc4:	08002591 	.word	0x08002591
 8000dc8:	20000008 	.word	0x20000008

08000dcc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000dcc:	6a03      	ldr	r3, [r0, #32]
 8000dce:	f023 0301 	bic.w	r3, r3, #1
 8000dd2:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000dd4:	6a03      	ldr	r3, [r0, #32]
{
 8000dd6:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8000dd8:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000dda:	6982      	ldr	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000ddc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000dde:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000de2:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000de4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000de6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000dea:	432b      	orrs	r3, r5

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8000dec:	4d0a      	ldr	r5, [pc, #40]	; (8000e18 <TIM_OC1_SetConfig+0x4c>)
 8000dee:	42a8      	cmp	r0, r5
 8000df0:	d10b      	bne.n	8000e0a <TIM_OC1_SetConfig+0x3e>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000df2:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000df4:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000df6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000dfa:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8000dfc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000dfe:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8000e02:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8000e04:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000e08:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000e0a:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000e0c:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000e0e:	684a      	ldr	r2, [r1, #4]
 8000e10:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8000e12:	6203      	str	r3, [r0, #32]
 8000e14:	bd70      	pop	{r4, r5, r6, pc}
 8000e16:	bf00      	nop
 8000e18:	40010000 	.word	0x40010000

08000e1c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000e1c:	6a03      	ldr	r3, [r0, #32]
 8000e1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e22:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000e24:	6a03      	ldr	r3, [r0, #32]
{
 8000e26:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8000e28:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000e2a:	69c2      	ldr	r2, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000e2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8000e2e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000e32:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000e34:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8000e36:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000e3a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8000e3e:	4d0b      	ldr	r5, [pc, #44]	; (8000e6c <TIM_OC3_SetConfig+0x50>)
 8000e40:	42a8      	cmp	r0, r5
 8000e42:	d10d      	bne.n	8000e60 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000e44:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000e46:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8000e48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000e4c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000e50:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000e52:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000e56:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8000e58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000e5c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000e60:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000e62:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000e64:	684a      	ldr	r2, [r1, #4]
 8000e66:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000e68:	6203      	str	r3, [r0, #32]
 8000e6a:	bd70      	pop	{r4, r5, r6, pc}
 8000e6c:	40010000 	.word	0x40010000

08000e70 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000e70:	6a03      	ldr	r3, [r0, #32]
 8000e72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e76:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000e78:	6a03      	ldr	r3, [r0, #32]
{
 8000e7a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8000e7c:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000e7e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000e80:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000e82:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000e86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000e8a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000e8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000e90:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8000e94:	4d06      	ldr	r5, [pc, #24]	; (8000eb0 <TIM_OC4_SetConfig+0x40>)
 8000e96:	42a8      	cmp	r0, r5
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000e98:	bf02      	ittt	eq
 8000e9a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000e9c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000ea0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000ea4:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000ea6:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000ea8:	684a      	ldr	r2, [r1, #4]
 8000eaa:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000eac:	6203      	str	r3, [r0, #32]
 8000eae:	bd30      	pop	{r4, r5, pc}
 8000eb0:	40010000 	.word	0x40010000

08000eb4 <HAL_TIM_PWM_MspInit>:
 8000eb4:	4770      	bx	lr
	...

08000eb8 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000eb8:	4a22      	ldr	r2, [pc, #136]	; (8000f44 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8000eba:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000ebc:	4290      	cmp	r0, r2
 8000ebe:	d00e      	beq.n	8000ede <TIM_Base_SetConfig+0x26>
 8000ec0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000ec4:	d00b      	beq.n	8000ede <TIM_Base_SetConfig+0x26>
 8000ec6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000eca:	4290      	cmp	r0, r2
 8000ecc:	d007      	beq.n	8000ede <TIM_Base_SetConfig+0x26>
 8000ece:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ed2:	4290      	cmp	r0, r2
 8000ed4:	d003      	beq.n	8000ede <TIM_Base_SetConfig+0x26>
 8000ed6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000eda:	4290      	cmp	r0, r2
 8000edc:	d119      	bne.n	8000f12 <TIM_Base_SetConfig+0x5a>
    tmpcr1 |= Structure->CounterMode;
 8000ede:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000ee4:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000ee6:	4a17      	ldr	r2, [pc, #92]	; (8000f44 <TIM_Base_SetConfig+0x8c>)
 8000ee8:	4290      	cmp	r0, r2
 8000eea:	d104      	bne.n	8000ef6 <TIM_Base_SetConfig+0x3e>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000eec:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000eee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	e018      	b.n	8000f28 <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000ef6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000efa:	d0f7      	beq.n	8000eec <TIM_Base_SetConfig+0x34>
 8000efc:	4a12      	ldr	r2, [pc, #72]	; (8000f48 <TIM_Base_SetConfig+0x90>)
 8000efe:	4290      	cmp	r0, r2
 8000f00:	d0f4      	beq.n	8000eec <TIM_Base_SetConfig+0x34>
 8000f02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f06:	4290      	cmp	r0, r2
 8000f08:	d0f0      	beq.n	8000eec <TIM_Base_SetConfig+0x34>
 8000f0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f0e:	4290      	cmp	r0, r2
 8000f10:	d0ec      	beq.n	8000eec <TIM_Base_SetConfig+0x34>
 8000f12:	4a0e      	ldr	r2, [pc, #56]	; (8000f4c <TIM_Base_SetConfig+0x94>)
 8000f14:	4290      	cmp	r0, r2
 8000f16:	d0e9      	beq.n	8000eec <TIM_Base_SetConfig+0x34>
 8000f18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f1c:	4290      	cmp	r0, r2
 8000f1e:	d0e5      	beq.n	8000eec <TIM_Base_SetConfig+0x34>
 8000f20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f24:	4290      	cmp	r0, r2
 8000f26:	d0e1      	beq.n	8000eec <TIM_Base_SetConfig+0x34>
  TIMx->CR1 = tmpcr1;
 8000f28:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000f2a:	688b      	ldr	r3, [r1, #8]
 8000f2c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000f2e:	680b      	ldr	r3, [r1, #0]
 8000f30:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000f32:	4b04      	ldr	r3, [pc, #16]	; (8000f44 <TIM_Base_SetConfig+0x8c>)
 8000f34:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8000f36:	bf04      	itt	eq
 8000f38:	690b      	ldreq	r3, [r1, #16]
 8000f3a:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	6143      	str	r3, [r0, #20]
}
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	40010000 	.word	0x40010000
 8000f48:	40000400 	.word	0x40000400
 8000f4c:	40014000 	.word	0x40014000

08000f50 <HAL_TIM_Base_Init>:
{ 
 8000f50:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000f52:	4604      	mov	r4, r0
 8000f54:	b1a0      	cbz	r0, 8000f80 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000f56:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000f5a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f5e:	b91b      	cbnz	r3, 8000f68 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000f60:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8000f64:	f000 fcfe 	bl	8001964 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000f6e:	6820      	ldr	r0, [r4, #0]
 8000f70:	1d21      	adds	r1, r4, #4
 8000f72:	f7ff ffa1 	bl	8000eb8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000f76:	2301      	movs	r3, #1
 8000f78:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f80:	2001      	movs	r0, #1
}
 8000f82:	bd10      	pop	{r4, pc}

08000f84 <HAL_TIM_PWM_Init>:
{
 8000f84:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000f86:	4604      	mov	r4, r0
 8000f88:	b1a0      	cbz	r0, 8000fb4 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000f8a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000f8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f92:	b91b      	cbnz	r3, 8000f9c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000f94:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8000f98:	f7ff ff8c 	bl	8000eb4 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000fa2:	6820      	ldr	r0, [r4, #0]
 8000fa4:	1d21      	adds	r1, r4, #4
 8000fa6:	f7ff ff87 	bl	8000eb8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000faa:	2301      	movs	r3, #1
 8000fac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000fb4:	2001      	movs	r0, #1
}  
 8000fb6:	bd10      	pop	{r4, pc}

08000fb8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fb8:	6a03      	ldr	r3, [r0, #32]
 8000fba:	f023 0310 	bic.w	r3, r3, #16
 8000fbe:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000fc0:	6a03      	ldr	r3, [r0, #32]
{
 8000fc2:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 = TIMx->CR2;
 8000fc4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000fc6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000fc8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000fca:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000fce:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000fd2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8000fd4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000fd8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8000fdc:	4d0b      	ldr	r5, [pc, #44]	; (800100c <TIM_OC2_SetConfig+0x54>)
 8000fde:	42a8      	cmp	r0, r5
 8000fe0:	d10d      	bne.n	8000ffe <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000fe2:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000fe4:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8000fe6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000fea:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8000fee:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000ff0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000ff4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8000ff6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000ffa:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8000ffe:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001000:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001002:	684a      	ldr	r2, [r1, #4]
 8001004:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001006:	6203      	str	r3, [r0, #32]
 8001008:	bd70      	pop	{r4, r5, r6, pc}
 800100a:	bf00      	nop
 800100c:	40010000 	.word	0x40010000

08001010 <HAL_TIM_PWM_ConfigChannel>:
{
 8001010:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001012:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001016:	2b01      	cmp	r3, #1
{
 8001018:	4604      	mov	r4, r0
 800101a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800101e:	d025      	beq.n	800106c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001020:	2301      	movs	r3, #1
 8001022:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8001026:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 800102a:	2a0c      	cmp	r2, #12
 800102c:	d818      	bhi.n	8001060 <HAL_TIM_PWM_ConfigChannel+0x50>
 800102e:	e8df f002 	tbb	[pc, r2]
 8001032:	1707      	.short	0x1707
 8001034:	171e1717 	.word	0x171e1717
 8001038:	172f1717 	.word	0x172f1717
 800103c:	1717      	.short	0x1717
 800103e:	40          	.byte	0x40
 800103f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001040:	6820      	ldr	r0, [r4, #0]
 8001042:	f7ff fec3 	bl	8000dcc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001046:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001048:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800104a:	699a      	ldr	r2, [r3, #24]
 800104c:	f042 0208 	orr.w	r2, r2, #8
 8001050:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001052:	699a      	ldr	r2, [r3, #24]
 8001054:	f022 0204 	bic.w	r2, r2, #4
 8001058:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800105a:	699a      	ldr	r2, [r3, #24]
 800105c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800105e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001060:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001062:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001064:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8001068:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 800106c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800106e:	6820      	ldr	r0, [r4, #0]
 8001070:	f7ff ffa2 	bl	8000fb8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001074:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001076:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001078:	699a      	ldr	r2, [r3, #24]
 800107a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800107e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001080:	699a      	ldr	r2, [r3, #24]
 8001082:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001086:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001088:	699a      	ldr	r2, [r3, #24]
 800108a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800108e:	e7e6      	b.n	800105e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001090:	6820      	ldr	r0, [r4, #0]
 8001092:	f7ff fec3 	bl	8000e1c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001096:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8001098:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800109a:	69da      	ldr	r2, [r3, #28]
 800109c:	f042 0208 	orr.w	r2, r2, #8
 80010a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80010a2:	69da      	ldr	r2, [r3, #28]
 80010a4:	f022 0204 	bic.w	r2, r2, #4
 80010a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80010aa:	69da      	ldr	r2, [r3, #28]
 80010ac:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80010ae:	61da      	str	r2, [r3, #28]
    break;
 80010b0:	e7d6      	b.n	8001060 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80010b2:	6820      	ldr	r0, [r4, #0]
 80010b4:	f7ff fedc 	bl	8000e70 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80010b8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80010ba:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80010bc:	69da      	ldr	r2, [r3, #28]
 80010be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80010c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80010c4:	69da      	ldr	r2, [r3, #28]
 80010c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80010ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80010cc:	69da      	ldr	r2, [r3, #28]
 80010ce:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80010d2:	e7ec      	b.n	80010ae <HAL_TIM_PWM_ConfigChannel+0x9e>

080010d4 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80010d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80010d8:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80010da:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80010dc:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010de:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80010e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80010e4:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80010e6:	6133      	str	r3, [r6, #16]
{
 80010e8:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010ea:	6883      	ldr	r3, [r0, #8]
 80010ec:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 80010ee:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010f0:	4303      	orrs	r3, r0
 80010f2:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80010f4:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010f8:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80010fa:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010fe:	430b      	orrs	r3, r1
 8001100:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001102:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001104:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001106:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 800110c:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800110e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001112:	6173      	str	r3, [r6, #20]
 8001114:	4b7a      	ldr	r3, [pc, #488]	; (8001300 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001116:	d17c      	bne.n	8001212 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001118:	429e      	cmp	r6, r3
 800111a:	d003      	beq.n	8001124 <UART_SetConfig+0x50>
 800111c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001120:	429e      	cmp	r6, r3
 8001122:	d144      	bne.n	80011ae <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001124:	f7ff fe42 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
 8001128:	2519      	movs	r5, #25
 800112a:	fb05 f300 	mul.w	r3, r5, r0
 800112e:	6860      	ldr	r0, [r4, #4]
 8001130:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001134:	0040      	lsls	r0, r0, #1
 8001136:	fbb3 f3f0 	udiv	r3, r3, r0
 800113a:	fbb3 f3f9 	udiv	r3, r3, r9
 800113e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001142:	f7ff fe33 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
 8001146:	6863      	ldr	r3, [r4, #4]
 8001148:	4368      	muls	r0, r5
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	fbb0 f7f3 	udiv	r7, r0, r3
 8001150:	f7ff fe2c 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
 8001154:	6863      	ldr	r3, [r4, #4]
 8001156:	4368      	muls	r0, r5
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	fbb0 f3f3 	udiv	r3, r0, r3
 800115e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001162:	fb09 7313 	mls	r3, r9, r3, r7
 8001166:	00db      	lsls	r3, r3, #3
 8001168:	3332      	adds	r3, #50	; 0x32
 800116a:	fbb3 f3f9 	udiv	r3, r3, r9
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001174:	f7ff fe1a 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
 8001178:	6862      	ldr	r2, [r4, #4]
 800117a:	4368      	muls	r0, r5
 800117c:	0052      	lsls	r2, r2, #1
 800117e:	fbb0 faf2 	udiv	sl, r0, r2
 8001182:	f7ff fe13 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001186:	6863      	ldr	r3, [r4, #4]
 8001188:	4368      	muls	r0, r5
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001190:	fbb3 f3f9 	udiv	r3, r3, r9
 8001194:	fb09 a313 	mls	r3, r9, r3, sl
 8001198:	00db      	lsls	r3, r3, #3
 800119a:	3332      	adds	r3, #50	; 0x32
 800119c:	fbb3 f3f9 	udiv	r3, r3, r9
 80011a0:	f003 0307 	and.w	r3, r3, #7
 80011a4:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011a6:	443b      	add	r3, r7
 80011a8:	60b3      	str	r3, [r6, #8]
 80011aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011ae:	f7ff fded 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 80011b2:	2519      	movs	r5, #25
 80011b4:	fb05 f300 	mul.w	r3, r5, r0
 80011b8:	6860      	ldr	r0, [r4, #4]
 80011ba:	f04f 0964 	mov.w	r9, #100	; 0x64
 80011be:	0040      	lsls	r0, r0, #1
 80011c0:	fbb3 f3f0 	udiv	r3, r3, r0
 80011c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80011c8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80011cc:	f7ff fdde 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 80011d0:	6863      	ldr	r3, [r4, #4]
 80011d2:	4368      	muls	r0, r5
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	fbb0 f7f3 	udiv	r7, r0, r3
 80011da:	f7ff fdd7 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 80011de:	6863      	ldr	r3, [r4, #4]
 80011e0:	4368      	muls	r0, r5
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80011e8:	fbb3 f3f9 	udiv	r3, r3, r9
 80011ec:	fb09 7313 	mls	r3, r9, r3, r7
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	3332      	adds	r3, #50	; 0x32
 80011f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80011fe:	f7ff fdc5 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 8001202:	6862      	ldr	r2, [r4, #4]
 8001204:	4368      	muls	r0, r5
 8001206:	0052      	lsls	r2, r2, #1
 8001208:	fbb0 faf2 	udiv	sl, r0, r2
 800120c:	f7ff fdbe 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 8001210:	e7b9      	b.n	8001186 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001212:	429e      	cmp	r6, r3
 8001214:	d002      	beq.n	800121c <UART_SetConfig+0x148>
 8001216:	4b3b      	ldr	r3, [pc, #236]	; (8001304 <UART_SetConfig+0x230>)
 8001218:	429e      	cmp	r6, r3
 800121a:	d140      	bne.n	800129e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800121c:	f7ff fdc6 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
 8001220:	6867      	ldr	r7, [r4, #4]
 8001222:	2519      	movs	r5, #25
 8001224:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001228:	fb05 f300 	mul.w	r3, r5, r0
 800122c:	00bf      	lsls	r7, r7, #2
 800122e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001232:	fbb3 f3f9 	udiv	r3, r3, r9
 8001236:	011f      	lsls	r7, r3, #4
 8001238:	f7ff fdb8 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
 800123c:	6863      	ldr	r3, [r4, #4]
 800123e:	4368      	muls	r0, r5
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	fbb0 f8f3 	udiv	r8, r0, r3
 8001246:	f7ff fdb1 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
 800124a:	6863      	ldr	r3, [r4, #4]
 800124c:	4368      	muls	r0, r5
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	fbb0 f3f3 	udiv	r3, r0, r3
 8001254:	fbb3 f3f9 	udiv	r3, r3, r9
 8001258:	fb09 8313 	mls	r3, r9, r3, r8
 800125c:	011b      	lsls	r3, r3, #4
 800125e:	3332      	adds	r3, #50	; 0x32
 8001260:	fbb3 f3f9 	udiv	r3, r3, r9
 8001264:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001268:	f7ff fda0 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
 800126c:	6862      	ldr	r2, [r4, #4]
 800126e:	4368      	muls	r0, r5
 8001270:	0092      	lsls	r2, r2, #2
 8001272:	fbb0 faf2 	udiv	sl, r0, r2
 8001276:	f7ff fd99 	bl	8000dac <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800127a:	6863      	ldr	r3, [r4, #4]
 800127c:	4368      	muls	r0, r5
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	fbb0 f3f3 	udiv	r3, r0, r3
 8001284:	fbb3 f3f9 	udiv	r3, r3, r9
 8001288:	fb09 a313 	mls	r3, r9, r3, sl
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	3332      	adds	r3, #50	; 0x32
 8001290:	fbb3 f3f9 	udiv	r3, r3, r9
 8001294:	f003 030f 	and.w	r3, r3, #15
 8001298:	ea43 0308 	orr.w	r3, r3, r8
 800129c:	e783      	b.n	80011a6 <UART_SetConfig+0xd2>
 800129e:	f7ff fd75 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 80012a2:	6867      	ldr	r7, [r4, #4]
 80012a4:	2519      	movs	r5, #25
 80012a6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80012aa:	fb05 f300 	mul.w	r3, r5, r0
 80012ae:	00bf      	lsls	r7, r7, #2
 80012b0:	fbb3 f3f7 	udiv	r3, r3, r7
 80012b4:	fbb3 f3f9 	udiv	r3, r3, r9
 80012b8:	011f      	lsls	r7, r3, #4
 80012ba:	f7ff fd67 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 80012be:	6863      	ldr	r3, [r4, #4]
 80012c0:	4368      	muls	r0, r5
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	fbb0 f8f3 	udiv	r8, r0, r3
 80012c8:	f7ff fd60 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 80012cc:	6863      	ldr	r3, [r4, #4]
 80012ce:	4368      	muls	r0, r5
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80012d6:	fbb3 f3f9 	udiv	r3, r3, r9
 80012da:	fb09 8313 	mls	r3, r9, r3, r8
 80012de:	011b      	lsls	r3, r3, #4
 80012e0:	3332      	adds	r3, #50	; 0x32
 80012e2:	fbb3 f3f9 	udiv	r3, r3, r9
 80012e6:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80012ea:	f7ff fd4f 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 80012ee:	6862      	ldr	r2, [r4, #4]
 80012f0:	4368      	muls	r0, r5
 80012f2:	0092      	lsls	r2, r2, #2
 80012f4:	fbb0 faf2 	udiv	sl, r0, r2
 80012f8:	f7ff fd48 	bl	8000d8c <HAL_RCC_GetPCLK1Freq>
 80012fc:	e7bd      	b.n	800127a <UART_SetConfig+0x1a6>
 80012fe:	bf00      	nop
 8001300:	40011000 	.word	0x40011000
 8001304:	40011400 	.word	0x40011400

08001308 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800130a:	4604      	mov	r4, r0
 800130c:	460e      	mov	r6, r1
 800130e:	4617      	mov	r7, r2
 8001310:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001312:	6821      	ldr	r1, [r4, #0]
 8001314:	680b      	ldr	r3, [r1, #0]
 8001316:	ea36 0303 	bics.w	r3, r6, r3
 800131a:	d101      	bne.n	8001320 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800131c:	2000      	movs	r0, #0
}
 800131e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001320:	1c6b      	adds	r3, r5, #1
 8001322:	d0f7      	beq.n	8001314 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001324:	b995      	cbnz	r5, 800134c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001326:	6823      	ldr	r3, [r4, #0]
 8001328:	68da      	ldr	r2, [r3, #12]
 800132a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800132e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001330:	695a      	ldr	r2, [r3, #20]
 8001332:	f022 0201 	bic.w	r2, r2, #1
 8001336:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001338:	2320      	movs	r3, #32
 800133a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800133e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001342:	2300      	movs	r3, #0
 8001344:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001348:	2003      	movs	r0, #3
 800134a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800134c:	f7ff f96a 	bl	8000624 <HAL_GetTick>
 8001350:	1bc0      	subs	r0, r0, r7
 8001352:	4285      	cmp	r5, r0
 8001354:	d2dd      	bcs.n	8001312 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001356:	e7e6      	b.n	8001326 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001358 <HAL_UART_Init>:
{
 8001358:	b510      	push	{r4, lr}
  if(huart == NULL)
 800135a:	4604      	mov	r4, r0
 800135c:	b340      	cbz	r0, 80013b0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800135e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001362:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001366:	b91b      	cbnz	r3, 8001370 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001368:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800136c:	f000 fb46 	bl	80019fc <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001370:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001372:	2324      	movs	r3, #36	; 0x24
 8001374:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001378:	68d3      	ldr	r3, [r2, #12]
 800137a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800137e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001380:	4620      	mov	r0, r4
 8001382:	f7ff fea7 	bl	80010d4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001386:	6823      	ldr	r3, [r4, #0]
 8001388:	691a      	ldr	r2, [r3, #16]
 800138a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800138e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001390:	695a      	ldr	r2, [r3, #20]
 8001392:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001396:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001398:	68da      	ldr	r2, [r3, #12]
 800139a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800139e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013a0:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80013a2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013a4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80013a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80013aa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80013ae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013b0:	2001      	movs	r0, #1
}
 80013b2:	bd10      	pop	{r4, pc}

080013b4 <HAL_UART_Transmit>:
{
 80013b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013b8:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 80013ba:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80013be:	2b20      	cmp	r3, #32
{
 80013c0:	4604      	mov	r4, r0
 80013c2:	460d      	mov	r5, r1
 80013c4:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 80013c6:	d14f      	bne.n	8001468 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 80013c8:	2900      	cmp	r1, #0
 80013ca:	d04a      	beq.n	8001462 <HAL_UART_Transmit+0xae>
 80013cc:	2a00      	cmp	r2, #0
 80013ce:	d048      	beq.n	8001462 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80013d0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d047      	beq.n	8001468 <HAL_UART_Transmit+0xb4>
 80013d8:	2301      	movs	r3, #1
 80013da:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013de:	2300      	movs	r3, #0
 80013e0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013e2:	2321      	movs	r3, #33	; 0x21
 80013e4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80013e8:	f7ff f91c 	bl	8000624 <HAL_GetTick>
    huart->TxXferSize = Size;
 80013ec:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80013f0:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80013f2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80013f6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	b96b      	cbnz	r3, 8001418 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80013fc:	463b      	mov	r3, r7
 80013fe:	4632      	mov	r2, r6
 8001400:	2140      	movs	r1, #64	; 0x40
 8001402:	4620      	mov	r0, r4
 8001404:	f7ff ff80 	bl	8001308 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001408:	b9b0      	cbnz	r0, 8001438 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 800140a:	2320      	movs	r3, #32
 800140c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001410:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001418:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800141a:	3b01      	subs	r3, #1
 800141c:	b29b      	uxth	r3, r3
 800141e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001420:	68a3      	ldr	r3, [r4, #8]
 8001422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001426:	4632      	mov	r2, r6
 8001428:	463b      	mov	r3, r7
 800142a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800142e:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001430:	d10e      	bne.n	8001450 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001432:	f7ff ff69 	bl	8001308 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001436:	b110      	cbz	r0, 800143e <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001438:	2003      	movs	r0, #3
 800143a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800143e:	882b      	ldrh	r3, [r5, #0]
 8001440:	6822      	ldr	r2, [r4, #0]
 8001442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001446:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001448:	6923      	ldr	r3, [r4, #16]
 800144a:	b943      	cbnz	r3, 800145e <HAL_UART_Transmit+0xaa>
          pData +=2U;
 800144c:	3502      	adds	r5, #2
 800144e:	e7d2      	b.n	80013f6 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001450:	f7ff ff5a 	bl	8001308 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001454:	2800      	cmp	r0, #0
 8001456:	d1ef      	bne.n	8001438 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001458:	6823      	ldr	r3, [r4, #0]
 800145a:	782a      	ldrb	r2, [r5, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	3501      	adds	r5, #1
 8001460:	e7c9      	b.n	80013f6 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001462:	2001      	movs	r0, #1
 8001464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001468:	2002      	movs	r0, #2
}
 800146a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800146e <HAL_UART_Receive>:
{ 
 800146e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001472:	461f      	mov	r7, r3
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001474:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001478:	2b20      	cmp	r3, #32
{ 
 800147a:	4604      	mov	r4, r0
 800147c:	460d      	mov	r5, r1
 800147e:	4690      	mov	r8, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001480:	d152      	bne.n	8001528 <HAL_UART_Receive+0xba>
    if((pData == NULL ) || (Size == 0)) 
 8001482:	2900      	cmp	r1, #0
 8001484:	d04d      	beq.n	8001522 <HAL_UART_Receive+0xb4>
 8001486:	2a00      	cmp	r2, #0
 8001488:	d04b      	beq.n	8001522 <HAL_UART_Receive+0xb4>
    __HAL_LOCK(huart);
 800148a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800148e:	2b01      	cmp	r3, #1
 8001490:	d04a      	beq.n	8001528 <HAL_UART_Receive+0xba>
 8001492:	2301      	movs	r3, #1
 8001494:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001498:	2300      	movs	r3, #0
 800149a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800149c:	2322      	movs	r3, #34	; 0x22
 800149e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 80014a2:	f7ff f8bf 	bl	8000624 <HAL_GetTick>
    huart->RxXferSize = Size; 
 80014a6:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 80014aa:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 80014ac:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while(huart->RxXferCount > 0U)
 80014b0:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 80014b2:	b280      	uxth	r0, r0
 80014b4:	b930      	cbnz	r0, 80014c4 <HAL_UART_Receive+0x56>
    huart->RxState = HAL_UART_STATE_READY;
 80014b6:	2320      	movs	r3, #32
 80014b8:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 80014bc:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80014c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->RxXferCount--;
 80014c4:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80014c6:	3b01      	subs	r3, #1
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80014cc:	68a3      	ldr	r3, [r4, #8]
 80014ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80014d2:	4632      	mov	r2, r6
 80014d4:	463b      	mov	r3, r7
 80014d6:	f04f 0120 	mov.w	r1, #32
 80014da:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80014dc:	d112      	bne.n	8001504 <HAL_UART_Receive+0x96>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80014de:	f7ff ff13 	bl	8001308 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80014e2:	b110      	cbz	r0, 80014ea <HAL_UART_Receive+0x7c>
          return HAL_TIMEOUT;
 80014e4:	2003      	movs	r0, #3
 80014e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80014ea:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80014ec:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80014ee:	685b      	ldr	r3, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80014f0:	b922      	cbnz	r2, 80014fc <HAL_UART_Receive+0x8e>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80014f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014f6:	f825 3b02 	strh.w	r3, [r5], #2
 80014fa:	e7d9      	b.n	80014b0 <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	f825 3b01 	strh.w	r3, [r5], #1
 8001502:	e7d5      	b.n	80014b0 <HAL_UART_Receive+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001504:	f7ff ff00 	bl	8001308 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001508:	2800      	cmp	r0, #0
 800150a:	d1eb      	bne.n	80014e4 <HAL_UART_Receive+0x76>
 800150c:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800150e:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	1c6a      	adds	r2, r5, #1
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001514:	b911      	cbnz	r1, 800151c <HAL_UART_Receive+0xae>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001516:	702b      	strb	r3, [r5, #0]
 8001518:	4615      	mov	r5, r2
 800151a:	e7c9      	b.n	80014b0 <HAL_UART_Receive+0x42>
 800151c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001520:	e7f9      	b.n	8001516 <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 8001522:	2001      	movs	r0, #1
 8001524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;   
 8001528:	2002      	movs	r0, #2
}
 800152a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001530 <UART_Send_Int>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void UART_Send_Int(UART_HandleTypeDef huart, int intIn)
{
 8001530:	b084      	sub	sp, #16
 8001532:	b507      	push	{r0, r1, r2, lr}
 8001534:	f10d 0e10 	add.w	lr, sp, #16
 8001538:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	char intOut[sizeof(intIn)];
	sprintf(intOut, "%d", intIn);
 800153c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800153e:	4908      	ldr	r1, [pc, #32]	; (8001560 <UART_Send_Int+0x30>)
 8001540:	a801      	add	r0, sp, #4
 8001542:	f000 fb2d 	bl	8001ba0 <siprintf>
	HAL_UART_Transmit(&huart, intOut, sizeof(intOut), 0xFFF);
 8001546:	2204      	movs	r2, #4
 8001548:	f640 73ff 	movw	r3, #4095	; 0xfff
 800154c:	eb0d 0102 	add.w	r1, sp, r2
 8001550:	a804      	add	r0, sp, #16
 8001552:	f7ff ff2f 	bl	80013b4 <HAL_UART_Transmit>
}
 8001556:	b003      	add	sp, #12
 8001558:	f85d eb04 	ldr.w	lr, [sp], #4
 800155c:	b004      	add	sp, #16
 800155e:	4770      	bx	lr
 8001560:	0800257c 	.word	0x0800257c

08001564 <UART_Receive_Int>:

void UART_Receive_Int(UART_HandleTypeDef huart, char dataArr[])
{
 8001564:	b084      	sub	sp, #16
 8001566:	b510      	push	{r4, lr}
 8001568:	ac02      	add	r4, sp, #8
 800156a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800156e:	9c12      	ldr	r4, [sp, #72]	; 0x48
	  HAL_UART_Receive(&huart, dataArr, 8, 0xFFF);
 8001570:	2208      	movs	r2, #8
 8001572:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001576:	4621      	mov	r1, r4
 8001578:	eb0d 0002 	add.w	r0, sp, r2
 800157c:	f7ff ff77 	bl	800146e <HAL_UART_Receive>

	  if(dataArr[0] != '\0')
 8001580:	7823      	ldrb	r3, [r4, #0]
 8001582:	b17b      	cbz	r3, 80015a4 <UART_Receive_Int+0x40>
 8001584:	4a0f      	ldr	r2, [pc, #60]	; (80015c4 <UART_Receive_Int+0x60>)
 8001586:	2300      	movs	r3, #0
	  {
		  for(int i = 0; i <= 3; i++)
		  {
			  if(dataArr[i] == 'E')
 8001588:	5ce1      	ldrb	r1, [r4, r3]
 800158a:	2945      	cmp	r1, #69	; 0x45
 800158c:	d10e      	bne.n	80015ac <UART_Receive_Int+0x48>
			  {
				  Xdata[i] = '\0';
 800158e:	2100      	movs	r1, #0
 8001590:	54d1      	strb	r1, [r2, r3]
 8001592:	4a0d      	ldr	r2, [pc, #52]	; (80015c8 <UART_Receive_Int+0x64>)
 8001594:	2304      	movs	r3, #4
			  Xdata[i] = dataArr[i];
		  }

		  for(int j = 4; j <= 7; j++)
		  {
			  if(dataArr[j] == 'E')
 8001596:	5ce1      	ldrb	r1, [r4, r3]
 8001598:	2945      	cmp	r1, #69	; 0x45
 800159a:	d10c      	bne.n	80015b6 <UART_Receive_Int+0x52>
			  {
				  Ydata[j-4] = '\0';
 800159c:	4413      	add	r3, r2
 800159e:	2200      	movs	r2, #0
 80015a0:	f803 2c04 	strb.w	r2, [r3, #-4]
				  break;
			  }
			  Ydata[j-4] = dataArr[j];
		  }
	  }
}
 80015a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80015a8:	b004      	add	sp, #16
 80015aa:	4770      	bx	lr
			  Xdata[i] = dataArr[i];
 80015ac:	54d1      	strb	r1, [r2, r3]
		  for(int i = 0; i <= 3; i++)
 80015ae:	3301      	adds	r3, #1
 80015b0:	2b04      	cmp	r3, #4
 80015b2:	d1e9      	bne.n	8001588 <UART_Receive_Int+0x24>
 80015b4:	e7ed      	b.n	8001592 <UART_Receive_Int+0x2e>
			  Ydata[j-4] = dataArr[j];
 80015b6:	18d0      	adds	r0, r2, r3
		  for(int j = 4; j <= 7; j++)
 80015b8:	3301      	adds	r3, #1
 80015ba:	2b08      	cmp	r3, #8
			  Ydata[j-4] = dataArr[j];
 80015bc:	f800 1c04 	strb.w	r1, [r0, #-4]
		  for(int j = 4; j <= 7; j++)
 80015c0:	d1e9      	bne.n	8001596 <UART_Receive_Int+0x32>
 80015c2:	e7ef      	b.n	80015a4 <UART_Receive_Int+0x40>
 80015c4:	2000028c 	.word	0x2000028c
 80015c8:	200002d0 	.word	0x200002d0

080015cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015cc:	b510      	push	{r4, lr}
 80015ce:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d0:	2200      	movs	r2, #0
 80015d2:	4b27      	ldr	r3, [pc, #156]	; (8001670 <SystemClock_Config+0xa4>)
 80015d4:	9201      	str	r2, [sp, #4]
 80015d6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80015d8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80015dc:	6419      	str	r1, [r3, #64]	; 0x40
 80015de:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80015e0:	4924      	ldr	r1, [pc, #144]	; (8001674 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e6:	9301      	str	r3, [sp, #4]
 80015e8:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80015ea:	9202      	str	r2, [sp, #8]
 80015ec:	680b      	ldr	r3, [r1, #0]
 80015ee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015f6:	600b      	str	r3, [r1, #0]
 80015f8:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015fa:	920f      	str	r2, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80015fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001600:	9302      	str	r3, [sp, #8]
 8001602:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001604:	2301      	movs	r3, #1
 8001606:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001608:	2310      	movs	r3, #16
 800160a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 800160c:	2308      	movs	r3, #8
 800160e:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001610:	2354      	movs	r3, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001612:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001614:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 5;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001616:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001618:	2305      	movs	r3, #5
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800161a:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800161c:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800161e:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001620:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001622:	f7ff f963 	bl	80008ec <HAL_RCC_OscConfig>
 8001626:	b100      	cbz	r0, 800162a <SystemClock_Config+0x5e>
 8001628:	e7fe      	b.n	8001628 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800162a:	230f      	movs	r3, #15
 800162c:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162e:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001634:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001636:	4621      	mov	r1, r4
 8001638:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800163a:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800163c:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800163e:	f7ff fb05 	bl	8000c4c <HAL_RCC_ClockConfig>
 8001642:	4604      	mov	r4, r0
 8001644:	b100      	cbz	r0, 8001648 <SystemClock_Config+0x7c>
 8001646:	e7fe      	b.n	8001646 <SystemClock_Config+0x7a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001648:	f7ff fb9a 	bl	8000d80 <HAL_RCC_GetHCLKFreq>
 800164c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001650:	fbb0 f0f3 	udiv	r0, r0, r3
 8001654:	f7ff f846 	bl	80006e4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001658:	2004      	movs	r0, #4
 800165a:	f7ff f859 	bl	8000710 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800165e:	4622      	mov	r2, r4
 8001660:	4621      	mov	r1, r4
 8001662:	f04f 30ff 	mov.w	r0, #4294967295
 8001666:	f7ff f809 	bl	800067c <HAL_NVIC_SetPriority>
}
 800166a:	b014      	add	sp, #80	; 0x50
 800166c:	bd10      	pop	{r4, pc}
 800166e:	bf00      	nop
 8001670:	40023800 	.word	0x40023800
 8001674:	40007000 	.word	0x40007000

08001678 <main>:
{
 8001678:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
	UARTdata[0] = '\0';
 800167c:	4f83      	ldr	r7, [pc, #524]	; (800188c <main+0x214>)

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 800167e:	4d84      	ldr	r5, [pc, #528]	; (8001890 <main+0x218>)
{
 8001680:	b099      	sub	sp, #100	; 0x64
	UARTdata[0] = '\0';
 8001682:	2400      	movs	r4, #0
 8001684:	703c      	strb	r4, [r7, #0]
  HAL_Init();
 8001686:	f7fe ffa7 	bl	80005d8 <HAL_Init>
  SystemClock_Config();
 800168a:	f7ff ff9f 	bl	80015cc <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	4b81      	ldr	r3, [pc, #516]	; (8001894 <main+0x21c>)
 8001690:	940e      	str	r4, [sp, #56]	; 0x38
 8001692:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001694:	4880      	ldr	r0, [pc, #512]	; (8001898 <main+0x220>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	f042 0201 	orr.w	r2, r2, #1
 800169a:	631a      	str	r2, [r3, #48]	; 0x30
 800169c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800169e:	f002 0201 	and.w	r2, r2, #1
 80016a2:	920e      	str	r2, [sp, #56]	; 0x38
 80016a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	940f      	str	r4, [sp, #60]	; 0x3c
 80016a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016aa:	f042 0204 	orr.w	r2, r2, #4
 80016ae:	631a      	str	r2, [r3, #48]	; 0x30
 80016b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016b2:	f002 0204 	and.w	r2, r2, #4
 80016b6:	920f      	str	r2, [sp, #60]	; 0x3c
 80016b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ba:	9410      	str	r4, [sp, #64]	; 0x40
 80016bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016be:	f042 0202 	orr.w	r2, r2, #2
 80016c2:	631a      	str	r2, [r3, #48]	; 0x30
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80016ca:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016cc:	9310      	str	r3, [sp, #64]	; 0x40
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80016ce:	2102      	movs	r1, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d0:	9b10      	ldr	r3, [sp, #64]	; 0x40

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80016d2:	2602      	movs	r6, #2
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80016d4:	f7ff f904 	bl	80008e0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d8:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80016da:	a911      	add	r1, sp, #68	; 0x44
 80016dc:	486e      	ldr	r0, [pc, #440]	; (8001898 <main+0x220>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016de:	9312      	str	r3, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = LED_Pin;
 80016e0:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80016e6:	f7ff f825 	bl	8000734 <HAL_GPIO_Init>
  huart2.Init.BaudRate = 115200;
 80016ea:	4b6c      	ldr	r3, [pc, #432]	; (800189c <main+0x224>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016ec:	60ac      	str	r4, [r5, #8]
  huart2.Init.BaudRate = 115200;
 80016ee:	f44f 3ae1 	mov.w	sl, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016f2:	f04f 090c 	mov.w	r9, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016f6:	4628      	mov	r0, r5
  huart2.Init.BaudRate = 115200;
 80016f8:	e885 0408 	stmia.w	r5, {r3, sl}
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016fc:	60ec      	str	r4, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016fe:	612c      	str	r4, [r5, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001700:	f8c5 9014 	str.w	r9, [r5, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001704:	61ac      	str	r4, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001706:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001708:	f7ff fe26 	bl	8001358 <HAL_UART_Init>
 800170c:	46b8      	mov	r8, r7
 800170e:	b100      	cbz	r0, 8001712 <main+0x9a>
 8001710:	e7fe      	b.n	8001710 <main+0x98>
  htim10.Instance = TIM10;
 8001712:	4c63      	ldr	r4, [pc, #396]	; (80018a0 <main+0x228>)
 8001714:	4b63      	ldr	r3, [pc, #396]	; (80018a4 <main+0x22c>)
  htim10.Init.Prescaler = 0;
 8001716:	6060      	str	r0, [r4, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001718:	60a0      	str	r0, [r4, #8]
  htim10.Init.Period = 0;
 800171a:	60e0      	str	r0, [r4, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171c:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800171e:	4620      	mov	r0, r4
  htim10.Instance = TIM10;
 8001720:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001722:	f7ff fc15 	bl	8000f50 <HAL_TIM_Base_Init>
 8001726:	b100      	cbz	r0, 800172a <main+0xb2>
 8001728:	e7fe      	b.n	8001728 <main+0xb0>
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800172a:	4620      	mov	r0, r4
 800172c:	f7ff fc2a 	bl	8000f84 <HAL_TIM_PWM_Init>
 8001730:	4602      	mov	r2, r0
 8001732:	b100      	cbz	r0, 8001736 <main+0xbe>
 8001734:	e7fe      	b.n	8001734 <main+0xbc>
  sConfigOC.Pulse = 0;
 8001736:	9012      	str	r0, [sp, #72]	; 0x48
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001738:	9013      	str	r0, [sp, #76]	; 0x4c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800173a:	9015      	str	r0, [sp, #84]	; 0x54
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800173c:	2760      	movs	r7, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800173e:	a911      	add	r1, sp, #68	; 0x44
 8001740:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001742:	9711      	str	r7, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001744:	f7ff fc64 	bl	8001010 <HAL_TIM_PWM_ConfigChannel>
 8001748:	4683      	mov	fp, r0
 800174a:	b100      	cbz	r0, 800174e <main+0xd6>
 800174c:	e7fe      	b.n	800174c <main+0xd4>
  HAL_TIM_MspPostInit(&htim10);
 800174e:	4620      	mov	r0, r4
  htim11.Instance = TIM11;
 8001750:	4c55      	ldr	r4, [pc, #340]	; (80018a8 <main+0x230>)
  HAL_TIM_MspPostInit(&htim10);
 8001752:	f000 f931 	bl	80019b8 <HAL_TIM_MspPostInit>
  htim11.Instance = TIM11;
 8001756:	4b55      	ldr	r3, [pc, #340]	; (80018ac <main+0x234>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001758:	f8c4 b008 	str.w	fp, [r4, #8]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800175c:	4620      	mov	r0, r4
  htim11.Init.Prescaler = 0;
 800175e:	e884 0808 	stmia.w	r4, {r3, fp}
  htim11.Init.Period = 0;
 8001762:	f8c4 b00c 	str.w	fp, [r4, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001766:	f8c4 b010 	str.w	fp, [r4, #16]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800176a:	f7ff fbf1 	bl	8000f50 <HAL_TIM_Base_Init>
 800176e:	b100      	cbz	r0, 8001772 <main+0xfa>
 8001770:	e7fe      	b.n	8001770 <main+0xf8>
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8001772:	4620      	mov	r0, r4
 8001774:	f7ff fc06 	bl	8000f84 <HAL_TIM_PWM_Init>
 8001778:	4602      	mov	r2, r0
 800177a:	b100      	cbz	r0, 800177e <main+0x106>
 800177c:	e7fe      	b.n	800177c <main+0x104>
  sConfigOC.Pulse = 0;
 800177e:	9012      	str	r0, [sp, #72]	; 0x48
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001780:	9013      	str	r0, [sp, #76]	; 0x4c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001782:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001784:	a911      	add	r1, sp, #68	; 0x44
 8001786:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001788:	9711      	str	r7, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800178a:	f7ff fc41 	bl	8001010 <HAL_TIM_PWM_ConfigChannel>
 800178e:	4683      	mov	fp, r0
 8001790:	b100      	cbz	r0, 8001794 <main+0x11c>
 8001792:	e7fe      	b.n	8001792 <main+0x11a>
  huart6.Instance = USART6;
 8001794:	4f46      	ldr	r7, [pc, #280]	; (80018b0 <main+0x238>)
  HAL_TIM_MspPostInit(&htim11);
 8001796:	4620      	mov	r0, r4
 8001798:	f000 f90e 	bl	80019b8 <HAL_TIM_MspPostInit>
  huart6.Instance = USART6;
 800179c:	4b45      	ldr	r3, [pc, #276]	; (80018b4 <main+0x23c>)
  huart6.Init.StopBits = UART_STOPBITS_1;
 800179e:	f8c7 b00c 	str.w	fp, [r7, #12]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80017a2:	4638      	mov	r0, r7
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80017a4:	e887 0c08 	stmia.w	r7, {r3, sl, fp}
  huart6.Init.Parity = UART_PARITY_NONE;
 80017a8:	f8c7 b010 	str.w	fp, [r7, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80017ac:	f8c7 9014 	str.w	r9, [r7, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b0:	f8c7 b018 	str.w	fp, [r7, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	f8c7 b01c 	str.w	fp, [r7, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80017b8:	f7ff fdce 	bl	8001358 <HAL_UART_Init>
 80017bc:	4602      	mov	r2, r0
 80017be:	b100      	cbz	r0, 80017c2 <main+0x14a>
 80017c0:	e7fe      	b.n	80017c0 <main+0x148>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 80017c2:	4631      	mov	r1, r6
 80017c4:	4834      	ldr	r0, [pc, #208]	; (8001898 <main+0x220>)
	  X = atoi(Xdata);
 80017c6:	f8df a100 	ldr.w	sl, [pc, #256]	; 80018c8 <main+0x250>
 80017ca:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80018cc <main+0x254>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 80017ce:	f7ff f887 	bl	80008e0 <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 80017d2:	2001      	movs	r0, #1
	  UART_Receive_Int(huart6, UARTdata);
 80017d4:	4e38      	ldr	r6, [pc, #224]	; (80018b8 <main+0x240>)
	  Y = atoi(Ydata);
 80017d6:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 80018d0 <main+0x258>
	  HAL_Delay(1);
 80017da:	f7fe ff29 	bl	8000630 <HAL_Delay>
	  UART_Receive_Int(huart6, UARTdata);
 80017de:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80017e2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80017e4:	466c      	mov	r4, sp
 80017e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017e8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80017ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017ec:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80017f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80017f4:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 80017f8:	f7ff feb4 	bl	8001564 <UART_Receive_Int>
	  X = atoi(Xdata);
 80017fc:	4650      	mov	r0, sl
 80017fe:	f000 f9a6 	bl	8001b4e <atoi>
 8001802:	f8c9 0000 	str.w	r0, [r9]
	  Y = atoi(Ydata);
 8001806:	482d      	ldr	r0, [pc, #180]	; (80018bc <main+0x244>)
	  UART_Send_Int(huart2, X);
 8001808:	4c2d      	ldr	r4, [pc, #180]	; (80018c0 <main+0x248>)
	  Y = atoi(Ydata);
 800180a:	f000 f9a0 	bl	8001b4e <atoi>
	  UART_Send_Int(huart2, X);
 800180e:	f8d9 3000 	ldr.w	r3, [r9]
	  Y = atoi(Ydata);
 8001812:	f8cb 0000 	str.w	r0, [fp]
	  UART_Send_Int(huart2, X);
 8001816:	930c      	str	r3, [sp, #48]	; 0x30
 8001818:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800181a:	466e      	mov	r6, sp
 800181c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800181e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001820:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001822:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001826:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 800182a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800182e:	f7ff fe7f 	bl	8001530 <UART_Send_Int>
	  HAL_UART_Transmit(&huart2, ',', 1, 0xFFF);
 8001832:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001836:	2201      	movs	r2, #1
 8001838:	212c      	movs	r1, #44	; 0x2c
 800183a:	f1a4 0030 	sub.w	r0, r4, #48	; 0x30
 800183e:	f7ff fdb9 	bl	80013b4 <HAL_UART_Transmit>
	  UART_Send_Int(huart2, Y);
 8001842:	f8db 3000 	ldr.w	r3, [fp]
 8001846:	930c      	str	r3, [sp, #48]	; 0x30
 8001848:	f1a4 0e20 	sub.w	lr, r4, #32
 800184c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001850:	466e      	mov	r6, sp
 8001852:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001854:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001858:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800185a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800185e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8001862:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001866:	f7ff fe63 	bl	8001530 <UART_Send_Int>
	  if(X == 40)
 800186a:	f8d9 3000 	ldr.w	r3, [r9]
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 800186e:	480a      	ldr	r0, [pc, #40]	; (8001898 <main+0x220>)
	  if(X == 40)
 8001870:	2b28      	cmp	r3, #40	; 0x28
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 8001872:	bf0c      	ite	eq
 8001874:	2201      	moveq	r2, #1
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 8001876:	2200      	movne	r2, #0
 8001878:	2102      	movs	r1, #2
 800187a:	f7ff f831 	bl	80008e0 <HAL_GPIO_WritePin>
	  HAL_UART_Transmit(&huart2, "\n", 1, 10);
 800187e:	230a      	movs	r3, #10
 8001880:	2201      	movs	r2, #1
 8001882:	4910      	ldr	r1, [pc, #64]	; (80018c4 <main+0x24c>)
 8001884:	4802      	ldr	r0, [pc, #8]	; (8001890 <main+0x218>)
 8001886:	f7ff fd95 	bl	80013b4 <HAL_UART_Transmit>
	  HAL_Delay(1);
 800188a:	e7a2      	b.n	80017d2 <main+0x15a>
 800188c:	20000208 	.word	0x20000208
 8001890:	200002d4 	.word	0x200002d4
 8001894:	40023800 	.word	0x40023800
 8001898:	40020000 	.word	0x40020000
 800189c:	40004400 	.word	0x40004400
 80018a0:	20000210 	.word	0x20000210
 80018a4:	40014400 	.word	0x40014400
 80018a8:	20000250 	.word	0x20000250
 80018ac:	40014800 	.word	0x40014800
 80018b0:	20000290 	.word	0x20000290
 80018b4:	40011400 	.word	0x40011400
 80018b8:	200002a0 	.word	0x200002a0
 80018bc:	200002d0 	.word	0x200002d0
 80018c0:	200002e4 	.word	0x200002e4
 80018c4:	0800257f 	.word	0x0800257f
 80018c8:	2000028c 	.word	0x2000028c
 80018cc:	20000318 	.word	0x20000318
 80018d0:	2000024c 	.word	0x2000024c

080018d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018d4:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d6:	4b22      	ldr	r3, [pc, #136]	; (8001960 <HAL_MspInit+0x8c>)
 80018d8:	2400      	movs	r4, #0
 80018da:	9400      	str	r4, [sp, #0]
 80018dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80018e2:	645a      	str	r2, [r3, #68]	; 0x44
 80018e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018e6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80018ea:	9200      	str	r2, [sp, #0]
 80018ec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	9401      	str	r4, [sp, #4]
 80018f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80018f6:	641a      	str	r2, [r3, #64]	; 0x40
 80018f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fe:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001900:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8001902:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001904:	f7fe fea8 	bl	8000658 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001908:	4622      	mov	r2, r4
 800190a:	4621      	mov	r1, r4
 800190c:	f06f 000b 	mvn.w	r0, #11
 8001910:	f7fe feb4 	bl	800067c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001914:	4622      	mov	r2, r4
 8001916:	4621      	mov	r1, r4
 8001918:	f06f 000a 	mvn.w	r0, #10
 800191c:	f7fe feae 	bl	800067c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001920:	4622      	mov	r2, r4
 8001922:	4621      	mov	r1, r4
 8001924:	f06f 0009 	mvn.w	r0, #9
 8001928:	f7fe fea8 	bl	800067c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800192c:	4622      	mov	r2, r4
 800192e:	4621      	mov	r1, r4
 8001930:	f06f 0004 	mvn.w	r0, #4
 8001934:	f7fe fea2 	bl	800067c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001938:	4622      	mov	r2, r4
 800193a:	4621      	mov	r1, r4
 800193c:	f06f 0003 	mvn.w	r0, #3
 8001940:	f7fe fe9c 	bl	800067c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001944:	4622      	mov	r2, r4
 8001946:	4621      	mov	r1, r4
 8001948:	f06f 0001 	mvn.w	r0, #1
 800194c:	f7fe fe96 	bl	800067c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001950:	4622      	mov	r2, r4
 8001952:	4621      	mov	r1, r4
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f7fe fe90 	bl	800067c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195c:	b002      	add	sp, #8
 800195e:	bd10      	pop	{r4, pc}
 8001960:	40023800 	.word	0x40023800

08001964 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM10)
 8001964:	6803      	ldr	r3, [r0, #0]
 8001966:	4a11      	ldr	r2, [pc, #68]	; (80019ac <HAL_TIM_Base_MspInit+0x48>)
 8001968:	4293      	cmp	r3, r2
{
 800196a:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM10)
 800196c:	d10d      	bne.n	800198a <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <HAL_TIM_Base_MspInit+0x4c>)
 8001974:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001976:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800197a:	645a      	str	r2, [r3, #68]	; 0x44
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001986:	b002      	add	sp, #8
 8001988:	4770      	bx	lr
  else if(htim_base->Instance==TIM11)
 800198a:	4a0a      	ldr	r2, [pc, #40]	; (80019b4 <HAL_TIM_Base_MspInit+0x50>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d1fa      	bne.n	8001986 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001990:	2300      	movs	r3, #0
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_TIM_Base_MspInit+0x4c>)
 8001996:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001998:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800199c:	645a      	str	r2, [r3, #68]	; 0x44
 800199e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019a4:	9301      	str	r3, [sp, #4]
 80019a6:	9b01      	ldr	r3, [sp, #4]
}
 80019a8:	e7ed      	b.n	8001986 <HAL_TIM_Base_MspInit+0x22>
 80019aa:	bf00      	nop
 80019ac:	40014400 	.word	0x40014400
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40014800 	.word	0x40014800

080019b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM10)
 80019ba:	6803      	ldr	r3, [r0, #0]
 80019bc:	4a0c      	ldr	r2, [pc, #48]	; (80019f0 <HAL_TIM_MspPostInit+0x38>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d110      	bne.n	80019e4 <HAL_TIM_MspPostInit+0x2c>

  /* USER CODE END TIM10_MspPostInit 0 */
    /**TIM10 GPIO Configuration    
    PB8     ------> TIM10_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019c2:	f44f 7380 	mov.w	r3, #256	; 0x100
  /* USER CODE END TIM11_MspPostInit 0 */
  
    /**TIM11 GPIO Configuration    
    PB9     ------> TIM11_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019c6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c8:	2302      	movs	r3, #2
 80019ca:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d2:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80019d4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d6:	4807      	ldr	r0, [pc, #28]	; (80019f4 <HAL_TIM_MspPostInit+0x3c>)
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80019d8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019da:	f7fe feab 	bl	8000734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80019de:	b007      	add	sp, #28
 80019e0:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim->Instance==TIM11)
 80019e4:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <HAL_TIM_MspPostInit+0x40>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d1f9      	bne.n	80019de <HAL_TIM_MspPostInit+0x26>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019ee:	e7ea      	b.n	80019c6 <HAL_TIM_MspPostInit+0xe>
 80019f0:	40014400 	.word	0x40014400
 80019f4:	40020400 	.word	0x40020400
 80019f8:	40014800 	.word	0x40014800

080019fc <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019fc:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80019fe:	6803      	ldr	r3, [r0, #0]
 8001a00:	4a1e      	ldr	r2, [pc, #120]	; (8001a7c <HAL_UART_MspInit+0x80>)
 8001a02:	4293      	cmp	r3, r2
{
 8001a04:	b089      	sub	sp, #36	; 0x24
  if(huart->Instance==USART2)
 8001a06:	d11c      	bne.n	8001a42 <HAL_UART_MspInit+0x46>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a08:	2300      	movs	r3, #0
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	4b1c      	ldr	r3, [pc, #112]	; (8001a80 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0e:	481d      	ldr	r0, [pc, #116]	; (8001a84 <HAL_UART_MspInit+0x88>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a12:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001a16:	641a      	str	r2, [r3, #64]	; 0x40
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a22:	230c      	movs	r3, #12
 8001a24:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a26:	2302      	movs	r3, #2
 8001a28:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a32:	2307      	movs	r3, #7
 8001a34:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a36:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a38:	f7fe fe7c 	bl	8000734 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001a3c:	b009      	add	sp, #36	; 0x24
 8001a3e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(huart->Instance==USART6)
 8001a42:	4a11      	ldr	r2, [pc, #68]	; (8001a88 <HAL_UART_MspInit+0x8c>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d1f9      	bne.n	8001a3c <HAL_UART_MspInit+0x40>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a48:	2300      	movs	r3, #0
 8001a4a:	9302      	str	r3, [sp, #8]
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	; (8001a80 <HAL_UART_MspInit+0x84>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a4e:	480f      	ldr	r0, [pc, #60]	; (8001a8c <HAL_UART_MspInit+0x90>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a52:	f042 0220 	orr.w	r2, r2, #32
 8001a56:	645a      	str	r2, [r3, #68]	; 0x44
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	f003 0320 	and.w	r3, r3, #32
 8001a5e:	9302      	str	r3, [sp, #8]
 8001a60:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a62:	23c0      	movs	r3, #192	; 0xc0
 8001a64:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a66:	2302      	movs	r3, #2
 8001a68:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a72:	2308      	movs	r3, #8
 8001a74:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a76:	a903      	add	r1, sp, #12
 8001a78:	e7de      	b.n	8001a38 <HAL_UART_MspInit+0x3c>
 8001a7a:	bf00      	nop
 8001a7c:	40004400 	.word	0x40004400
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40020000 	.word	0x40020000
 8001a88:	40011400 	.word	0x40011400
 8001a8c:	40020800 	.word	0x40020800

08001a90 <NMI_Handler>:
 8001a90:	4770      	bx	lr

08001a92 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001a92:	e7fe      	b.n	8001a92 <HardFault_Handler>

08001a94 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001a94:	e7fe      	b.n	8001a94 <MemManage_Handler>

08001a96 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001a96:	e7fe      	b.n	8001a96 <BusFault_Handler>

08001a98 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001a98:	e7fe      	b.n	8001a98 <UsageFault_Handler>

08001a9a <SVC_Handler>:
 8001a9a:	4770      	bx	lr

08001a9c <DebugMon_Handler>:
 8001a9c:	4770      	bx	lr

08001a9e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001a9e:	4770      	bx	lr

08001aa0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001aa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa2:	f7fe fdb3 	bl	800060c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001aaa:	f7fe be3e 	b.w	800072a <HAL_SYSTICK_IRQHandler>
	...

08001ab0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ab0:	490f      	ldr	r1, [pc, #60]	; (8001af0 <SystemInit+0x40>)
 8001ab2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001ab6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001abe:	4b0d      	ldr	r3, [pc, #52]	; (8001af4 <SystemInit+0x44>)
 8001ac0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ac2:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001ac4:	f042 0201 	orr.w	r2, r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001aca:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001ad2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ad6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001ad8:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <SystemInit+0x48>)
 8001ada:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ae2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ae4:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ae6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001aea:	608b      	str	r3, [r1, #8]
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000ed00 	.word	0xe000ed00
 8001af4:	40023800 	.word	0x40023800
 8001af8:	24003010 	.word	0x24003010

08001afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001afc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b34 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b00:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b02:	e003      	b.n	8001b0c <LoopCopyDataInit>

08001b04 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b04:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b06:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b08:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b0a:	3104      	adds	r1, #4

08001b0c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b0c:	480b      	ldr	r0, [pc, #44]	; (8001b3c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b0e:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b10:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b12:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b14:	d3f6      	bcc.n	8001b04 <CopyDataInit>
  ldr  r2, =_sbss
 8001b16:	4a0b      	ldr	r2, [pc, #44]	; (8001b44 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b18:	e002      	b.n	8001b20 <LoopFillZerobss>

08001b1a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b1a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b1c:	f842 3b04 	str.w	r3, [r2], #4

08001b20 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b20:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b22:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b24:	d3f9      	bcc.n	8001b1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b26:	f7ff ffc3 	bl	8001ab0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b2a:	f000 f815 	bl	8001b58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b2e:	f7ff fda3 	bl	8001678 <main>
  bx  lr    
 8001b32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b34:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001b38:	080026e8 	.word	0x080026e8
  ldr  r0, =_sdata
 8001b3c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b40:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001b44:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001b48:	20000320 	.word	0x20000320

08001b4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b4c:	e7fe      	b.n	8001b4c <ADC_IRQHandler>

08001b4e <atoi>:
 8001b4e:	220a      	movs	r2, #10
 8001b50:	2100      	movs	r1, #0
 8001b52:	f000 b8c9 	b.w	8001ce8 <strtol>
	...

08001b58 <__libc_init_array>:
 8001b58:	b570      	push	{r4, r5, r6, lr}
 8001b5a:	4e0d      	ldr	r6, [pc, #52]	; (8001b90 <__libc_init_array+0x38>)
 8001b5c:	4c0d      	ldr	r4, [pc, #52]	; (8001b94 <__libc_init_array+0x3c>)
 8001b5e:	1ba4      	subs	r4, r4, r6
 8001b60:	10a4      	asrs	r4, r4, #2
 8001b62:	2500      	movs	r5, #0
 8001b64:	42a5      	cmp	r5, r4
 8001b66:	d109      	bne.n	8001b7c <__libc_init_array+0x24>
 8001b68:	4e0b      	ldr	r6, [pc, #44]	; (8001b98 <__libc_init_array+0x40>)
 8001b6a:	4c0c      	ldr	r4, [pc, #48]	; (8001b9c <__libc_init_array+0x44>)
 8001b6c:	f000 fcfa 	bl	8002564 <_init>
 8001b70:	1ba4      	subs	r4, r4, r6
 8001b72:	10a4      	asrs	r4, r4, #2
 8001b74:	2500      	movs	r5, #0
 8001b76:	42a5      	cmp	r5, r4
 8001b78:	d105      	bne.n	8001b86 <__libc_init_array+0x2e>
 8001b7a:	bd70      	pop	{r4, r5, r6, pc}
 8001b7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b80:	4798      	blx	r3
 8001b82:	3501      	adds	r5, #1
 8001b84:	e7ee      	b.n	8001b64 <__libc_init_array+0xc>
 8001b86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b8a:	4798      	blx	r3
 8001b8c:	3501      	adds	r5, #1
 8001b8e:	e7f2      	b.n	8001b76 <__libc_init_array+0x1e>
 8001b90:	080026e0 	.word	0x080026e0
 8001b94:	080026e0 	.word	0x080026e0
 8001b98:	080026e0 	.word	0x080026e0
 8001b9c:	080026e4 	.word	0x080026e4

08001ba0 <siprintf>:
 8001ba0:	b40e      	push	{r1, r2, r3}
 8001ba2:	b500      	push	{lr}
 8001ba4:	b09c      	sub	sp, #112	; 0x70
 8001ba6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001baa:	ab1d      	add	r3, sp, #116	; 0x74
 8001bac:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001bb0:	9002      	str	r0, [sp, #8]
 8001bb2:	9006      	str	r0, [sp, #24]
 8001bb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001bb8:	480a      	ldr	r0, [pc, #40]	; (8001be4 <siprintf+0x44>)
 8001bba:	9104      	str	r1, [sp, #16]
 8001bbc:	9107      	str	r1, [sp, #28]
 8001bbe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001bc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8001bc6:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001bca:	6800      	ldr	r0, [r0, #0]
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	a902      	add	r1, sp, #8
 8001bd0:	f000 f910 	bl	8001df4 <_svfiprintf_r>
 8001bd4:	9b02      	ldr	r3, [sp, #8]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
 8001bda:	b01c      	add	sp, #112	; 0x70
 8001bdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8001be0:	b003      	add	sp, #12
 8001be2:	4770      	bx	lr
 8001be4:	2000000c 	.word	0x2000000c

08001be8 <_strtol_l.isra.0>:
 8001be8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bec:	4680      	mov	r8, r0
 8001bee:	4689      	mov	r9, r1
 8001bf0:	4692      	mov	sl, r2
 8001bf2:	461f      	mov	r7, r3
 8001bf4:	468b      	mov	fp, r1
 8001bf6:	465d      	mov	r5, fp
 8001bf8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8001bfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001bfe:	f000 f889 	bl	8001d14 <__locale_ctype_ptr_l>
 8001c02:	4420      	add	r0, r4
 8001c04:	7846      	ldrb	r6, [r0, #1]
 8001c06:	f016 0608 	ands.w	r6, r6, #8
 8001c0a:	d10b      	bne.n	8001c24 <_strtol_l.isra.0+0x3c>
 8001c0c:	2c2d      	cmp	r4, #45	; 0x2d
 8001c0e:	d10b      	bne.n	8001c28 <_strtol_l.isra.0+0x40>
 8001c10:	782c      	ldrb	r4, [r5, #0]
 8001c12:	2601      	movs	r6, #1
 8001c14:	f10b 0502 	add.w	r5, fp, #2
 8001c18:	b167      	cbz	r7, 8001c34 <_strtol_l.isra.0+0x4c>
 8001c1a:	2f10      	cmp	r7, #16
 8001c1c:	d114      	bne.n	8001c48 <_strtol_l.isra.0+0x60>
 8001c1e:	2c30      	cmp	r4, #48	; 0x30
 8001c20:	d00a      	beq.n	8001c38 <_strtol_l.isra.0+0x50>
 8001c22:	e011      	b.n	8001c48 <_strtol_l.isra.0+0x60>
 8001c24:	46ab      	mov	fp, r5
 8001c26:	e7e6      	b.n	8001bf6 <_strtol_l.isra.0+0xe>
 8001c28:	2c2b      	cmp	r4, #43	; 0x2b
 8001c2a:	bf04      	itt	eq
 8001c2c:	782c      	ldrbeq	r4, [r5, #0]
 8001c2e:	f10b 0502 	addeq.w	r5, fp, #2
 8001c32:	e7f1      	b.n	8001c18 <_strtol_l.isra.0+0x30>
 8001c34:	2c30      	cmp	r4, #48	; 0x30
 8001c36:	d127      	bne.n	8001c88 <_strtol_l.isra.0+0xa0>
 8001c38:	782b      	ldrb	r3, [r5, #0]
 8001c3a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001c3e:	2b58      	cmp	r3, #88	; 0x58
 8001c40:	d14b      	bne.n	8001cda <_strtol_l.isra.0+0xf2>
 8001c42:	786c      	ldrb	r4, [r5, #1]
 8001c44:	2710      	movs	r7, #16
 8001c46:	3502      	adds	r5, #2
 8001c48:	2e00      	cmp	r6, #0
 8001c4a:	bf0c      	ite	eq
 8001c4c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8001c50:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8001c54:	2200      	movs	r2, #0
 8001c56:	fbb1 fef7 	udiv	lr, r1, r7
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	fb07 1c1e 	mls	ip, r7, lr, r1
 8001c60:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8001c64:	2b09      	cmp	r3, #9
 8001c66:	d811      	bhi.n	8001c8c <_strtol_l.isra.0+0xa4>
 8001c68:	461c      	mov	r4, r3
 8001c6a:	42a7      	cmp	r7, r4
 8001c6c:	dd1d      	ble.n	8001caa <_strtol_l.isra.0+0xc2>
 8001c6e:	1c53      	adds	r3, r2, #1
 8001c70:	d007      	beq.n	8001c82 <_strtol_l.isra.0+0x9a>
 8001c72:	4586      	cmp	lr, r0
 8001c74:	d316      	bcc.n	8001ca4 <_strtol_l.isra.0+0xbc>
 8001c76:	d101      	bne.n	8001c7c <_strtol_l.isra.0+0x94>
 8001c78:	45a4      	cmp	ip, r4
 8001c7a:	db13      	blt.n	8001ca4 <_strtol_l.isra.0+0xbc>
 8001c7c:	fb00 4007 	mla	r0, r0, r7, r4
 8001c80:	2201      	movs	r2, #1
 8001c82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001c86:	e7eb      	b.n	8001c60 <_strtol_l.isra.0+0x78>
 8001c88:	270a      	movs	r7, #10
 8001c8a:	e7dd      	b.n	8001c48 <_strtol_l.isra.0+0x60>
 8001c8c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8001c90:	2b19      	cmp	r3, #25
 8001c92:	d801      	bhi.n	8001c98 <_strtol_l.isra.0+0xb0>
 8001c94:	3c37      	subs	r4, #55	; 0x37
 8001c96:	e7e8      	b.n	8001c6a <_strtol_l.isra.0+0x82>
 8001c98:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8001c9c:	2b19      	cmp	r3, #25
 8001c9e:	d804      	bhi.n	8001caa <_strtol_l.isra.0+0xc2>
 8001ca0:	3c57      	subs	r4, #87	; 0x57
 8001ca2:	e7e2      	b.n	8001c6a <_strtol_l.isra.0+0x82>
 8001ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ca8:	e7eb      	b.n	8001c82 <_strtol_l.isra.0+0x9a>
 8001caa:	1c53      	adds	r3, r2, #1
 8001cac:	d108      	bne.n	8001cc0 <_strtol_l.isra.0+0xd8>
 8001cae:	2322      	movs	r3, #34	; 0x22
 8001cb0:	f8c8 3000 	str.w	r3, [r8]
 8001cb4:	4608      	mov	r0, r1
 8001cb6:	f1ba 0f00 	cmp.w	sl, #0
 8001cba:	d107      	bne.n	8001ccc <_strtol_l.isra.0+0xe4>
 8001cbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cc0:	b106      	cbz	r6, 8001cc4 <_strtol_l.isra.0+0xdc>
 8001cc2:	4240      	negs	r0, r0
 8001cc4:	f1ba 0f00 	cmp.w	sl, #0
 8001cc8:	d00c      	beq.n	8001ce4 <_strtol_l.isra.0+0xfc>
 8001cca:	b122      	cbz	r2, 8001cd6 <_strtol_l.isra.0+0xee>
 8001ccc:	3d01      	subs	r5, #1
 8001cce:	f8ca 5000 	str.w	r5, [sl]
 8001cd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cd6:	464d      	mov	r5, r9
 8001cd8:	e7f9      	b.n	8001cce <_strtol_l.isra.0+0xe6>
 8001cda:	2430      	movs	r4, #48	; 0x30
 8001cdc:	2f00      	cmp	r7, #0
 8001cde:	d1b3      	bne.n	8001c48 <_strtol_l.isra.0+0x60>
 8001ce0:	2708      	movs	r7, #8
 8001ce2:	e7b1      	b.n	8001c48 <_strtol_l.isra.0+0x60>
 8001ce4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001ce8 <strtol>:
 8001ce8:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <strtol+0x24>)
 8001cea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001cec:	681c      	ldr	r4, [r3, #0]
 8001cee:	4d08      	ldr	r5, [pc, #32]	; (8001d10 <strtol+0x28>)
 8001cf0:	6a23      	ldr	r3, [r4, #32]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	bf08      	it	eq
 8001cf6:	462b      	moveq	r3, r5
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	460a      	mov	r2, r1
 8001cfe:	4601      	mov	r1, r0
 8001d00:	4620      	mov	r0, r4
 8001d02:	f7ff ff71 	bl	8001be8 <_strtol_l.isra.0>
 8001d06:	b003      	add	sp, #12
 8001d08:	bd30      	pop	{r4, r5, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000000c 	.word	0x2000000c
 8001d10:	20000070 	.word	0x20000070

08001d14 <__locale_ctype_ptr_l>:
 8001d14:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8001d18:	4770      	bx	lr

08001d1a <__ascii_mbtowc>:
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	b901      	cbnz	r1, 8001d20 <__ascii_mbtowc+0x6>
 8001d1e:	a901      	add	r1, sp, #4
 8001d20:	b142      	cbz	r2, 8001d34 <__ascii_mbtowc+0x1a>
 8001d22:	b14b      	cbz	r3, 8001d38 <__ascii_mbtowc+0x1e>
 8001d24:	7813      	ldrb	r3, [r2, #0]
 8001d26:	600b      	str	r3, [r1, #0]
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	1c10      	adds	r0, r2, #0
 8001d2c:	bf18      	it	ne
 8001d2e:	2001      	movne	r0, #1
 8001d30:	b002      	add	sp, #8
 8001d32:	4770      	bx	lr
 8001d34:	4610      	mov	r0, r2
 8001d36:	e7fb      	b.n	8001d30 <__ascii_mbtowc+0x16>
 8001d38:	f06f 0001 	mvn.w	r0, #1
 8001d3c:	e7f8      	b.n	8001d30 <__ascii_mbtowc+0x16>

08001d3e <__ssputs_r>:
 8001d3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d42:	688e      	ldr	r6, [r1, #8]
 8001d44:	429e      	cmp	r6, r3
 8001d46:	4682      	mov	sl, r0
 8001d48:	460c      	mov	r4, r1
 8001d4a:	4691      	mov	r9, r2
 8001d4c:	4698      	mov	r8, r3
 8001d4e:	d835      	bhi.n	8001dbc <__ssputs_r+0x7e>
 8001d50:	898a      	ldrh	r2, [r1, #12]
 8001d52:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001d56:	d031      	beq.n	8001dbc <__ssputs_r+0x7e>
 8001d58:	6825      	ldr	r5, [r4, #0]
 8001d5a:	6909      	ldr	r1, [r1, #16]
 8001d5c:	1a6f      	subs	r7, r5, r1
 8001d5e:	6965      	ldr	r5, [r4, #20]
 8001d60:	2302      	movs	r3, #2
 8001d62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001d66:	fb95 f5f3 	sdiv	r5, r5, r3
 8001d6a:	f108 0301 	add.w	r3, r8, #1
 8001d6e:	443b      	add	r3, r7
 8001d70:	429d      	cmp	r5, r3
 8001d72:	bf38      	it	cc
 8001d74:	461d      	movcc	r5, r3
 8001d76:	0553      	lsls	r3, r2, #21
 8001d78:	d531      	bpl.n	8001dde <__ssputs_r+0xa0>
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	f000 fb44 	bl	8002408 <_malloc_r>
 8001d80:	4606      	mov	r6, r0
 8001d82:	b950      	cbnz	r0, 8001d9a <__ssputs_r+0x5c>
 8001d84:	230c      	movs	r3, #12
 8001d86:	f8ca 3000 	str.w	r3, [sl]
 8001d8a:	89a3      	ldrh	r3, [r4, #12]
 8001d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d90:	81a3      	strh	r3, [r4, #12]
 8001d92:	f04f 30ff 	mov.w	r0, #4294967295
 8001d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d9a:	463a      	mov	r2, r7
 8001d9c:	6921      	ldr	r1, [r4, #16]
 8001d9e:	f000 fac0 	bl	8002322 <memcpy>
 8001da2:	89a3      	ldrh	r3, [r4, #12]
 8001da4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001da8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dac:	81a3      	strh	r3, [r4, #12]
 8001dae:	6126      	str	r6, [r4, #16]
 8001db0:	6165      	str	r5, [r4, #20]
 8001db2:	443e      	add	r6, r7
 8001db4:	1bed      	subs	r5, r5, r7
 8001db6:	6026      	str	r6, [r4, #0]
 8001db8:	60a5      	str	r5, [r4, #8]
 8001dba:	4646      	mov	r6, r8
 8001dbc:	4546      	cmp	r6, r8
 8001dbe:	bf28      	it	cs
 8001dc0:	4646      	movcs	r6, r8
 8001dc2:	4632      	mov	r2, r6
 8001dc4:	4649      	mov	r1, r9
 8001dc6:	6820      	ldr	r0, [r4, #0]
 8001dc8:	f000 fab6 	bl	8002338 <memmove>
 8001dcc:	68a3      	ldr	r3, [r4, #8]
 8001dce:	1b9b      	subs	r3, r3, r6
 8001dd0:	60a3      	str	r3, [r4, #8]
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	441e      	add	r6, r3
 8001dd6:	6026      	str	r6, [r4, #0]
 8001dd8:	2000      	movs	r0, #0
 8001dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001dde:	462a      	mov	r2, r5
 8001de0:	f000 fb70 	bl	80024c4 <_realloc_r>
 8001de4:	4606      	mov	r6, r0
 8001de6:	2800      	cmp	r0, #0
 8001de8:	d1e1      	bne.n	8001dae <__ssputs_r+0x70>
 8001dea:	6921      	ldr	r1, [r4, #16]
 8001dec:	4650      	mov	r0, sl
 8001dee:	f000 fabd 	bl	800236c <_free_r>
 8001df2:	e7c7      	b.n	8001d84 <__ssputs_r+0x46>

08001df4 <_svfiprintf_r>:
 8001df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001df8:	b09d      	sub	sp, #116	; 0x74
 8001dfa:	4680      	mov	r8, r0
 8001dfc:	9303      	str	r3, [sp, #12]
 8001dfe:	898b      	ldrh	r3, [r1, #12]
 8001e00:	061c      	lsls	r4, r3, #24
 8001e02:	460d      	mov	r5, r1
 8001e04:	4616      	mov	r6, r2
 8001e06:	d50f      	bpl.n	8001e28 <_svfiprintf_r+0x34>
 8001e08:	690b      	ldr	r3, [r1, #16]
 8001e0a:	b96b      	cbnz	r3, 8001e28 <_svfiprintf_r+0x34>
 8001e0c:	2140      	movs	r1, #64	; 0x40
 8001e0e:	f000 fafb 	bl	8002408 <_malloc_r>
 8001e12:	6028      	str	r0, [r5, #0]
 8001e14:	6128      	str	r0, [r5, #16]
 8001e16:	b928      	cbnz	r0, 8001e24 <_svfiprintf_r+0x30>
 8001e18:	230c      	movs	r3, #12
 8001e1a:	f8c8 3000 	str.w	r3, [r8]
 8001e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8001e22:	e0c5      	b.n	8001fb0 <_svfiprintf_r+0x1bc>
 8001e24:	2340      	movs	r3, #64	; 0x40
 8001e26:	616b      	str	r3, [r5, #20]
 8001e28:	2300      	movs	r3, #0
 8001e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8001e2c:	2320      	movs	r3, #32
 8001e2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001e32:	2330      	movs	r3, #48	; 0x30
 8001e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001e38:	f04f 0b01 	mov.w	fp, #1
 8001e3c:	4637      	mov	r7, r6
 8001e3e:	463c      	mov	r4, r7
 8001e40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d13c      	bne.n	8001ec2 <_svfiprintf_r+0xce>
 8001e48:	ebb7 0a06 	subs.w	sl, r7, r6
 8001e4c:	d00b      	beq.n	8001e66 <_svfiprintf_r+0x72>
 8001e4e:	4653      	mov	r3, sl
 8001e50:	4632      	mov	r2, r6
 8001e52:	4629      	mov	r1, r5
 8001e54:	4640      	mov	r0, r8
 8001e56:	f7ff ff72 	bl	8001d3e <__ssputs_r>
 8001e5a:	3001      	adds	r0, #1
 8001e5c:	f000 80a3 	beq.w	8001fa6 <_svfiprintf_r+0x1b2>
 8001e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e62:	4453      	add	r3, sl
 8001e64:	9309      	str	r3, [sp, #36]	; 0x24
 8001e66:	783b      	ldrb	r3, [r7, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f000 809c 	beq.w	8001fa6 <_svfiprintf_r+0x1b2>
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f04f 32ff 	mov.w	r2, #4294967295
 8001e74:	9304      	str	r3, [sp, #16]
 8001e76:	9307      	str	r3, [sp, #28]
 8001e78:	9205      	str	r2, [sp, #20]
 8001e7a:	9306      	str	r3, [sp, #24]
 8001e7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001e80:	931a      	str	r3, [sp, #104]	; 0x68
 8001e82:	2205      	movs	r2, #5
 8001e84:	7821      	ldrb	r1, [r4, #0]
 8001e86:	4850      	ldr	r0, [pc, #320]	; (8001fc8 <_svfiprintf_r+0x1d4>)
 8001e88:	f7fe f9aa 	bl	80001e0 <memchr>
 8001e8c:	1c67      	adds	r7, r4, #1
 8001e8e:	9b04      	ldr	r3, [sp, #16]
 8001e90:	b9d8      	cbnz	r0, 8001eca <_svfiprintf_r+0xd6>
 8001e92:	06d9      	lsls	r1, r3, #27
 8001e94:	bf44      	itt	mi
 8001e96:	2220      	movmi	r2, #32
 8001e98:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001e9c:	071a      	lsls	r2, r3, #28
 8001e9e:	bf44      	itt	mi
 8001ea0:	222b      	movmi	r2, #43	; 0x2b
 8001ea2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001ea6:	7822      	ldrb	r2, [r4, #0]
 8001ea8:	2a2a      	cmp	r2, #42	; 0x2a
 8001eaa:	d016      	beq.n	8001eda <_svfiprintf_r+0xe6>
 8001eac:	9a07      	ldr	r2, [sp, #28]
 8001eae:	2100      	movs	r1, #0
 8001eb0:	200a      	movs	r0, #10
 8001eb2:	4627      	mov	r7, r4
 8001eb4:	3401      	adds	r4, #1
 8001eb6:	783b      	ldrb	r3, [r7, #0]
 8001eb8:	3b30      	subs	r3, #48	; 0x30
 8001eba:	2b09      	cmp	r3, #9
 8001ebc:	d951      	bls.n	8001f62 <_svfiprintf_r+0x16e>
 8001ebe:	b1c9      	cbz	r1, 8001ef4 <_svfiprintf_r+0x100>
 8001ec0:	e011      	b.n	8001ee6 <_svfiprintf_r+0xf2>
 8001ec2:	2b25      	cmp	r3, #37	; 0x25
 8001ec4:	d0c0      	beq.n	8001e48 <_svfiprintf_r+0x54>
 8001ec6:	4627      	mov	r7, r4
 8001ec8:	e7b9      	b.n	8001e3e <_svfiprintf_r+0x4a>
 8001eca:	4a3f      	ldr	r2, [pc, #252]	; (8001fc8 <_svfiprintf_r+0x1d4>)
 8001ecc:	1a80      	subs	r0, r0, r2
 8001ece:	fa0b f000 	lsl.w	r0, fp, r0
 8001ed2:	4318      	orrs	r0, r3
 8001ed4:	9004      	str	r0, [sp, #16]
 8001ed6:	463c      	mov	r4, r7
 8001ed8:	e7d3      	b.n	8001e82 <_svfiprintf_r+0x8e>
 8001eda:	9a03      	ldr	r2, [sp, #12]
 8001edc:	1d11      	adds	r1, r2, #4
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	9103      	str	r1, [sp, #12]
 8001ee2:	2a00      	cmp	r2, #0
 8001ee4:	db01      	blt.n	8001eea <_svfiprintf_r+0xf6>
 8001ee6:	9207      	str	r2, [sp, #28]
 8001ee8:	e004      	b.n	8001ef4 <_svfiprintf_r+0x100>
 8001eea:	4252      	negs	r2, r2
 8001eec:	f043 0302 	orr.w	r3, r3, #2
 8001ef0:	9207      	str	r2, [sp, #28]
 8001ef2:	9304      	str	r3, [sp, #16]
 8001ef4:	783b      	ldrb	r3, [r7, #0]
 8001ef6:	2b2e      	cmp	r3, #46	; 0x2e
 8001ef8:	d10e      	bne.n	8001f18 <_svfiprintf_r+0x124>
 8001efa:	787b      	ldrb	r3, [r7, #1]
 8001efc:	2b2a      	cmp	r3, #42	; 0x2a
 8001efe:	f107 0101 	add.w	r1, r7, #1
 8001f02:	d132      	bne.n	8001f6a <_svfiprintf_r+0x176>
 8001f04:	9b03      	ldr	r3, [sp, #12]
 8001f06:	1d1a      	adds	r2, r3, #4
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	9203      	str	r2, [sp, #12]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	bfb8      	it	lt
 8001f10:	f04f 33ff 	movlt.w	r3, #4294967295
 8001f14:	3702      	adds	r7, #2
 8001f16:	9305      	str	r3, [sp, #20]
 8001f18:	4c2c      	ldr	r4, [pc, #176]	; (8001fcc <_svfiprintf_r+0x1d8>)
 8001f1a:	7839      	ldrb	r1, [r7, #0]
 8001f1c:	2203      	movs	r2, #3
 8001f1e:	4620      	mov	r0, r4
 8001f20:	f7fe f95e 	bl	80001e0 <memchr>
 8001f24:	b138      	cbz	r0, 8001f36 <_svfiprintf_r+0x142>
 8001f26:	2340      	movs	r3, #64	; 0x40
 8001f28:	1b00      	subs	r0, r0, r4
 8001f2a:	fa03 f000 	lsl.w	r0, r3, r0
 8001f2e:	9b04      	ldr	r3, [sp, #16]
 8001f30:	4303      	orrs	r3, r0
 8001f32:	9304      	str	r3, [sp, #16]
 8001f34:	3701      	adds	r7, #1
 8001f36:	7839      	ldrb	r1, [r7, #0]
 8001f38:	4825      	ldr	r0, [pc, #148]	; (8001fd0 <_svfiprintf_r+0x1dc>)
 8001f3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001f3e:	2206      	movs	r2, #6
 8001f40:	1c7e      	adds	r6, r7, #1
 8001f42:	f7fe f94d 	bl	80001e0 <memchr>
 8001f46:	2800      	cmp	r0, #0
 8001f48:	d035      	beq.n	8001fb6 <_svfiprintf_r+0x1c2>
 8001f4a:	4b22      	ldr	r3, [pc, #136]	; (8001fd4 <_svfiprintf_r+0x1e0>)
 8001f4c:	b9fb      	cbnz	r3, 8001f8e <_svfiprintf_r+0x19a>
 8001f4e:	9b03      	ldr	r3, [sp, #12]
 8001f50:	3307      	adds	r3, #7
 8001f52:	f023 0307 	bic.w	r3, r3, #7
 8001f56:	3308      	adds	r3, #8
 8001f58:	9303      	str	r3, [sp, #12]
 8001f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f5c:	444b      	add	r3, r9
 8001f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8001f60:	e76c      	b.n	8001e3c <_svfiprintf_r+0x48>
 8001f62:	fb00 3202 	mla	r2, r0, r2, r3
 8001f66:	2101      	movs	r1, #1
 8001f68:	e7a3      	b.n	8001eb2 <_svfiprintf_r+0xbe>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	9305      	str	r3, [sp, #20]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	240a      	movs	r4, #10
 8001f72:	460f      	mov	r7, r1
 8001f74:	3101      	adds	r1, #1
 8001f76:	783a      	ldrb	r2, [r7, #0]
 8001f78:	3a30      	subs	r2, #48	; 0x30
 8001f7a:	2a09      	cmp	r2, #9
 8001f7c:	d903      	bls.n	8001f86 <_svfiprintf_r+0x192>
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d0ca      	beq.n	8001f18 <_svfiprintf_r+0x124>
 8001f82:	9005      	str	r0, [sp, #20]
 8001f84:	e7c8      	b.n	8001f18 <_svfiprintf_r+0x124>
 8001f86:	fb04 2000 	mla	r0, r4, r0, r2
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e7f1      	b.n	8001f72 <_svfiprintf_r+0x17e>
 8001f8e:	ab03      	add	r3, sp, #12
 8001f90:	9300      	str	r3, [sp, #0]
 8001f92:	462a      	mov	r2, r5
 8001f94:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <_svfiprintf_r+0x1e4>)
 8001f96:	a904      	add	r1, sp, #16
 8001f98:	4640      	mov	r0, r8
 8001f9a:	f3af 8000 	nop.w
 8001f9e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001fa2:	4681      	mov	r9, r0
 8001fa4:	d1d9      	bne.n	8001f5a <_svfiprintf_r+0x166>
 8001fa6:	89ab      	ldrh	r3, [r5, #12]
 8001fa8:	065b      	lsls	r3, r3, #25
 8001faa:	f53f af38 	bmi.w	8001e1e <_svfiprintf_r+0x2a>
 8001fae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001fb0:	b01d      	add	sp, #116	; 0x74
 8001fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fb6:	ab03      	add	r3, sp, #12
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	462a      	mov	r2, r5
 8001fbc:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <_svfiprintf_r+0x1e4>)
 8001fbe:	a904      	add	r1, sp, #16
 8001fc0:	4640      	mov	r0, r8
 8001fc2:	f000 f881 	bl	80020c8 <_printf_i>
 8001fc6:	e7ea      	b.n	8001f9e <_svfiprintf_r+0x1aa>
 8001fc8:	080025a3 	.word	0x080025a3
 8001fcc:	080025a9 	.word	0x080025a9
 8001fd0:	080025ad 	.word	0x080025ad
 8001fd4:	00000000 	.word	0x00000000
 8001fd8:	08001d3f 	.word	0x08001d3f

08001fdc <_printf_common>:
 8001fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001fe0:	4691      	mov	r9, r2
 8001fe2:	461f      	mov	r7, r3
 8001fe4:	688a      	ldr	r2, [r1, #8]
 8001fe6:	690b      	ldr	r3, [r1, #16]
 8001fe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001fec:	4293      	cmp	r3, r2
 8001fee:	bfb8      	it	lt
 8001ff0:	4613      	movlt	r3, r2
 8001ff2:	f8c9 3000 	str.w	r3, [r9]
 8001ff6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001ffa:	4606      	mov	r6, r0
 8001ffc:	460c      	mov	r4, r1
 8001ffe:	b112      	cbz	r2, 8002006 <_printf_common+0x2a>
 8002000:	3301      	adds	r3, #1
 8002002:	f8c9 3000 	str.w	r3, [r9]
 8002006:	6823      	ldr	r3, [r4, #0]
 8002008:	0699      	lsls	r1, r3, #26
 800200a:	bf42      	ittt	mi
 800200c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002010:	3302      	addmi	r3, #2
 8002012:	f8c9 3000 	strmi.w	r3, [r9]
 8002016:	6825      	ldr	r5, [r4, #0]
 8002018:	f015 0506 	ands.w	r5, r5, #6
 800201c:	d107      	bne.n	800202e <_printf_common+0x52>
 800201e:	f104 0a19 	add.w	sl, r4, #25
 8002022:	68e3      	ldr	r3, [r4, #12]
 8002024:	f8d9 2000 	ldr.w	r2, [r9]
 8002028:	1a9b      	subs	r3, r3, r2
 800202a:	429d      	cmp	r5, r3
 800202c:	db29      	blt.n	8002082 <_printf_common+0xa6>
 800202e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002032:	6822      	ldr	r2, [r4, #0]
 8002034:	3300      	adds	r3, #0
 8002036:	bf18      	it	ne
 8002038:	2301      	movne	r3, #1
 800203a:	0692      	lsls	r2, r2, #26
 800203c:	d42e      	bmi.n	800209c <_printf_common+0xc0>
 800203e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002042:	4639      	mov	r1, r7
 8002044:	4630      	mov	r0, r6
 8002046:	47c0      	blx	r8
 8002048:	3001      	adds	r0, #1
 800204a:	d021      	beq.n	8002090 <_printf_common+0xb4>
 800204c:	6823      	ldr	r3, [r4, #0]
 800204e:	68e5      	ldr	r5, [r4, #12]
 8002050:	f8d9 2000 	ldr.w	r2, [r9]
 8002054:	f003 0306 	and.w	r3, r3, #6
 8002058:	2b04      	cmp	r3, #4
 800205a:	bf08      	it	eq
 800205c:	1aad      	subeq	r5, r5, r2
 800205e:	68a3      	ldr	r3, [r4, #8]
 8002060:	6922      	ldr	r2, [r4, #16]
 8002062:	bf0c      	ite	eq
 8002064:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002068:	2500      	movne	r5, #0
 800206a:	4293      	cmp	r3, r2
 800206c:	bfc4      	itt	gt
 800206e:	1a9b      	subgt	r3, r3, r2
 8002070:	18ed      	addgt	r5, r5, r3
 8002072:	f04f 0900 	mov.w	r9, #0
 8002076:	341a      	adds	r4, #26
 8002078:	454d      	cmp	r5, r9
 800207a:	d11b      	bne.n	80020b4 <_printf_common+0xd8>
 800207c:	2000      	movs	r0, #0
 800207e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002082:	2301      	movs	r3, #1
 8002084:	4652      	mov	r2, sl
 8002086:	4639      	mov	r1, r7
 8002088:	4630      	mov	r0, r6
 800208a:	47c0      	blx	r8
 800208c:	3001      	adds	r0, #1
 800208e:	d103      	bne.n	8002098 <_printf_common+0xbc>
 8002090:	f04f 30ff 	mov.w	r0, #4294967295
 8002094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002098:	3501      	adds	r5, #1
 800209a:	e7c2      	b.n	8002022 <_printf_common+0x46>
 800209c:	18e1      	adds	r1, r4, r3
 800209e:	1c5a      	adds	r2, r3, #1
 80020a0:	2030      	movs	r0, #48	; 0x30
 80020a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80020a6:	4422      	add	r2, r4
 80020a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80020ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80020b0:	3302      	adds	r3, #2
 80020b2:	e7c4      	b.n	800203e <_printf_common+0x62>
 80020b4:	2301      	movs	r3, #1
 80020b6:	4622      	mov	r2, r4
 80020b8:	4639      	mov	r1, r7
 80020ba:	4630      	mov	r0, r6
 80020bc:	47c0      	blx	r8
 80020be:	3001      	adds	r0, #1
 80020c0:	d0e6      	beq.n	8002090 <_printf_common+0xb4>
 80020c2:	f109 0901 	add.w	r9, r9, #1
 80020c6:	e7d7      	b.n	8002078 <_printf_common+0x9c>

080020c8 <_printf_i>:
 80020c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80020cc:	4617      	mov	r7, r2
 80020ce:	7e0a      	ldrb	r2, [r1, #24]
 80020d0:	b085      	sub	sp, #20
 80020d2:	2a6e      	cmp	r2, #110	; 0x6e
 80020d4:	4698      	mov	r8, r3
 80020d6:	4606      	mov	r6, r0
 80020d8:	460c      	mov	r4, r1
 80020da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80020dc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80020e0:	f000 80bc 	beq.w	800225c <_printf_i+0x194>
 80020e4:	d81a      	bhi.n	800211c <_printf_i+0x54>
 80020e6:	2a63      	cmp	r2, #99	; 0x63
 80020e8:	d02e      	beq.n	8002148 <_printf_i+0x80>
 80020ea:	d80a      	bhi.n	8002102 <_printf_i+0x3a>
 80020ec:	2a00      	cmp	r2, #0
 80020ee:	f000 80c8 	beq.w	8002282 <_printf_i+0x1ba>
 80020f2:	2a58      	cmp	r2, #88	; 0x58
 80020f4:	f000 808a 	beq.w	800220c <_printf_i+0x144>
 80020f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80020fc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002100:	e02a      	b.n	8002158 <_printf_i+0x90>
 8002102:	2a64      	cmp	r2, #100	; 0x64
 8002104:	d001      	beq.n	800210a <_printf_i+0x42>
 8002106:	2a69      	cmp	r2, #105	; 0x69
 8002108:	d1f6      	bne.n	80020f8 <_printf_i+0x30>
 800210a:	6821      	ldr	r1, [r4, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002112:	d023      	beq.n	800215c <_printf_i+0x94>
 8002114:	1d11      	adds	r1, r2, #4
 8002116:	6019      	str	r1, [r3, #0]
 8002118:	6813      	ldr	r3, [r2, #0]
 800211a:	e027      	b.n	800216c <_printf_i+0xa4>
 800211c:	2a73      	cmp	r2, #115	; 0x73
 800211e:	f000 80b4 	beq.w	800228a <_printf_i+0x1c2>
 8002122:	d808      	bhi.n	8002136 <_printf_i+0x6e>
 8002124:	2a6f      	cmp	r2, #111	; 0x6f
 8002126:	d02a      	beq.n	800217e <_printf_i+0xb6>
 8002128:	2a70      	cmp	r2, #112	; 0x70
 800212a:	d1e5      	bne.n	80020f8 <_printf_i+0x30>
 800212c:	680a      	ldr	r2, [r1, #0]
 800212e:	f042 0220 	orr.w	r2, r2, #32
 8002132:	600a      	str	r2, [r1, #0]
 8002134:	e003      	b.n	800213e <_printf_i+0x76>
 8002136:	2a75      	cmp	r2, #117	; 0x75
 8002138:	d021      	beq.n	800217e <_printf_i+0xb6>
 800213a:	2a78      	cmp	r2, #120	; 0x78
 800213c:	d1dc      	bne.n	80020f8 <_printf_i+0x30>
 800213e:	2278      	movs	r2, #120	; 0x78
 8002140:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002144:	496e      	ldr	r1, [pc, #440]	; (8002300 <_printf_i+0x238>)
 8002146:	e064      	b.n	8002212 <_printf_i+0x14a>
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800214e:	1d11      	adds	r1, r2, #4
 8002150:	6019      	str	r1, [r3, #0]
 8002152:	6813      	ldr	r3, [r2, #0]
 8002154:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002158:	2301      	movs	r3, #1
 800215a:	e0a3      	b.n	80022a4 <_printf_i+0x1dc>
 800215c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002160:	f102 0104 	add.w	r1, r2, #4
 8002164:	6019      	str	r1, [r3, #0]
 8002166:	d0d7      	beq.n	8002118 <_printf_i+0x50>
 8002168:	f9b2 3000 	ldrsh.w	r3, [r2]
 800216c:	2b00      	cmp	r3, #0
 800216e:	da03      	bge.n	8002178 <_printf_i+0xb0>
 8002170:	222d      	movs	r2, #45	; 0x2d
 8002172:	425b      	negs	r3, r3
 8002174:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002178:	4962      	ldr	r1, [pc, #392]	; (8002304 <_printf_i+0x23c>)
 800217a:	220a      	movs	r2, #10
 800217c:	e017      	b.n	80021ae <_printf_i+0xe6>
 800217e:	6820      	ldr	r0, [r4, #0]
 8002180:	6819      	ldr	r1, [r3, #0]
 8002182:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002186:	d003      	beq.n	8002190 <_printf_i+0xc8>
 8002188:	1d08      	adds	r0, r1, #4
 800218a:	6018      	str	r0, [r3, #0]
 800218c:	680b      	ldr	r3, [r1, #0]
 800218e:	e006      	b.n	800219e <_printf_i+0xd6>
 8002190:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002194:	f101 0004 	add.w	r0, r1, #4
 8002198:	6018      	str	r0, [r3, #0]
 800219a:	d0f7      	beq.n	800218c <_printf_i+0xc4>
 800219c:	880b      	ldrh	r3, [r1, #0]
 800219e:	4959      	ldr	r1, [pc, #356]	; (8002304 <_printf_i+0x23c>)
 80021a0:	2a6f      	cmp	r2, #111	; 0x6f
 80021a2:	bf14      	ite	ne
 80021a4:	220a      	movne	r2, #10
 80021a6:	2208      	moveq	r2, #8
 80021a8:	2000      	movs	r0, #0
 80021aa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80021ae:	6865      	ldr	r5, [r4, #4]
 80021b0:	60a5      	str	r5, [r4, #8]
 80021b2:	2d00      	cmp	r5, #0
 80021b4:	f2c0 809c 	blt.w	80022f0 <_printf_i+0x228>
 80021b8:	6820      	ldr	r0, [r4, #0]
 80021ba:	f020 0004 	bic.w	r0, r0, #4
 80021be:	6020      	str	r0, [r4, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d13f      	bne.n	8002244 <_printf_i+0x17c>
 80021c4:	2d00      	cmp	r5, #0
 80021c6:	f040 8095 	bne.w	80022f4 <_printf_i+0x22c>
 80021ca:	4675      	mov	r5, lr
 80021cc:	2a08      	cmp	r2, #8
 80021ce:	d10b      	bne.n	80021e8 <_printf_i+0x120>
 80021d0:	6823      	ldr	r3, [r4, #0]
 80021d2:	07da      	lsls	r2, r3, #31
 80021d4:	d508      	bpl.n	80021e8 <_printf_i+0x120>
 80021d6:	6923      	ldr	r3, [r4, #16]
 80021d8:	6862      	ldr	r2, [r4, #4]
 80021da:	429a      	cmp	r2, r3
 80021dc:	bfde      	ittt	le
 80021de:	2330      	movle	r3, #48	; 0x30
 80021e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80021e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80021e8:	ebae 0305 	sub.w	r3, lr, r5
 80021ec:	6123      	str	r3, [r4, #16]
 80021ee:	f8cd 8000 	str.w	r8, [sp]
 80021f2:	463b      	mov	r3, r7
 80021f4:	aa03      	add	r2, sp, #12
 80021f6:	4621      	mov	r1, r4
 80021f8:	4630      	mov	r0, r6
 80021fa:	f7ff feef 	bl	8001fdc <_printf_common>
 80021fe:	3001      	adds	r0, #1
 8002200:	d155      	bne.n	80022ae <_printf_i+0x1e6>
 8002202:	f04f 30ff 	mov.w	r0, #4294967295
 8002206:	b005      	add	sp, #20
 8002208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800220c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002210:	493c      	ldr	r1, [pc, #240]	; (8002304 <_printf_i+0x23c>)
 8002212:	6822      	ldr	r2, [r4, #0]
 8002214:	6818      	ldr	r0, [r3, #0]
 8002216:	f012 0f80 	tst.w	r2, #128	; 0x80
 800221a:	f100 0504 	add.w	r5, r0, #4
 800221e:	601d      	str	r5, [r3, #0]
 8002220:	d001      	beq.n	8002226 <_printf_i+0x15e>
 8002222:	6803      	ldr	r3, [r0, #0]
 8002224:	e002      	b.n	800222c <_printf_i+0x164>
 8002226:	0655      	lsls	r5, r2, #25
 8002228:	d5fb      	bpl.n	8002222 <_printf_i+0x15a>
 800222a:	8803      	ldrh	r3, [r0, #0]
 800222c:	07d0      	lsls	r0, r2, #31
 800222e:	bf44      	itt	mi
 8002230:	f042 0220 	orrmi.w	r2, r2, #32
 8002234:	6022      	strmi	r2, [r4, #0]
 8002236:	b91b      	cbnz	r3, 8002240 <_printf_i+0x178>
 8002238:	6822      	ldr	r2, [r4, #0]
 800223a:	f022 0220 	bic.w	r2, r2, #32
 800223e:	6022      	str	r2, [r4, #0]
 8002240:	2210      	movs	r2, #16
 8002242:	e7b1      	b.n	80021a8 <_printf_i+0xe0>
 8002244:	4675      	mov	r5, lr
 8002246:	fbb3 f0f2 	udiv	r0, r3, r2
 800224a:	fb02 3310 	mls	r3, r2, r0, r3
 800224e:	5ccb      	ldrb	r3, [r1, r3]
 8002250:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002254:	4603      	mov	r3, r0
 8002256:	2800      	cmp	r0, #0
 8002258:	d1f5      	bne.n	8002246 <_printf_i+0x17e>
 800225a:	e7b7      	b.n	80021cc <_printf_i+0x104>
 800225c:	6808      	ldr	r0, [r1, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	6949      	ldr	r1, [r1, #20]
 8002262:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002266:	d004      	beq.n	8002272 <_printf_i+0x1aa>
 8002268:	1d10      	adds	r0, r2, #4
 800226a:	6018      	str	r0, [r3, #0]
 800226c:	6813      	ldr	r3, [r2, #0]
 800226e:	6019      	str	r1, [r3, #0]
 8002270:	e007      	b.n	8002282 <_printf_i+0x1ba>
 8002272:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002276:	f102 0004 	add.w	r0, r2, #4
 800227a:	6018      	str	r0, [r3, #0]
 800227c:	6813      	ldr	r3, [r2, #0]
 800227e:	d0f6      	beq.n	800226e <_printf_i+0x1a6>
 8002280:	8019      	strh	r1, [r3, #0]
 8002282:	2300      	movs	r3, #0
 8002284:	6123      	str	r3, [r4, #16]
 8002286:	4675      	mov	r5, lr
 8002288:	e7b1      	b.n	80021ee <_printf_i+0x126>
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	1d11      	adds	r1, r2, #4
 800228e:	6019      	str	r1, [r3, #0]
 8002290:	6815      	ldr	r5, [r2, #0]
 8002292:	6862      	ldr	r2, [r4, #4]
 8002294:	2100      	movs	r1, #0
 8002296:	4628      	mov	r0, r5
 8002298:	f7fd ffa2 	bl	80001e0 <memchr>
 800229c:	b108      	cbz	r0, 80022a2 <_printf_i+0x1da>
 800229e:	1b40      	subs	r0, r0, r5
 80022a0:	6060      	str	r0, [r4, #4]
 80022a2:	6863      	ldr	r3, [r4, #4]
 80022a4:	6123      	str	r3, [r4, #16]
 80022a6:	2300      	movs	r3, #0
 80022a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022ac:	e79f      	b.n	80021ee <_printf_i+0x126>
 80022ae:	6923      	ldr	r3, [r4, #16]
 80022b0:	462a      	mov	r2, r5
 80022b2:	4639      	mov	r1, r7
 80022b4:	4630      	mov	r0, r6
 80022b6:	47c0      	blx	r8
 80022b8:	3001      	adds	r0, #1
 80022ba:	d0a2      	beq.n	8002202 <_printf_i+0x13a>
 80022bc:	6823      	ldr	r3, [r4, #0]
 80022be:	079b      	lsls	r3, r3, #30
 80022c0:	d507      	bpl.n	80022d2 <_printf_i+0x20a>
 80022c2:	2500      	movs	r5, #0
 80022c4:	f104 0919 	add.w	r9, r4, #25
 80022c8:	68e3      	ldr	r3, [r4, #12]
 80022ca:	9a03      	ldr	r2, [sp, #12]
 80022cc:	1a9b      	subs	r3, r3, r2
 80022ce:	429d      	cmp	r5, r3
 80022d0:	db05      	blt.n	80022de <_printf_i+0x216>
 80022d2:	68e0      	ldr	r0, [r4, #12]
 80022d4:	9b03      	ldr	r3, [sp, #12]
 80022d6:	4298      	cmp	r0, r3
 80022d8:	bfb8      	it	lt
 80022da:	4618      	movlt	r0, r3
 80022dc:	e793      	b.n	8002206 <_printf_i+0x13e>
 80022de:	2301      	movs	r3, #1
 80022e0:	464a      	mov	r2, r9
 80022e2:	4639      	mov	r1, r7
 80022e4:	4630      	mov	r0, r6
 80022e6:	47c0      	blx	r8
 80022e8:	3001      	adds	r0, #1
 80022ea:	d08a      	beq.n	8002202 <_printf_i+0x13a>
 80022ec:	3501      	adds	r5, #1
 80022ee:	e7eb      	b.n	80022c8 <_printf_i+0x200>
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1a7      	bne.n	8002244 <_printf_i+0x17c>
 80022f4:	780b      	ldrb	r3, [r1, #0]
 80022f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80022fa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80022fe:	e765      	b.n	80021cc <_printf_i+0x104>
 8002300:	080025c5 	.word	0x080025c5
 8002304:	080025b4 	.word	0x080025b4

08002308 <__ascii_wctomb>:
 8002308:	b149      	cbz	r1, 800231e <__ascii_wctomb+0x16>
 800230a:	2aff      	cmp	r2, #255	; 0xff
 800230c:	bf85      	ittet	hi
 800230e:	238a      	movhi	r3, #138	; 0x8a
 8002310:	6003      	strhi	r3, [r0, #0]
 8002312:	700a      	strbls	r2, [r1, #0]
 8002314:	f04f 30ff 	movhi.w	r0, #4294967295
 8002318:	bf98      	it	ls
 800231a:	2001      	movls	r0, #1
 800231c:	4770      	bx	lr
 800231e:	4608      	mov	r0, r1
 8002320:	4770      	bx	lr

08002322 <memcpy>:
 8002322:	b510      	push	{r4, lr}
 8002324:	1e43      	subs	r3, r0, #1
 8002326:	440a      	add	r2, r1
 8002328:	4291      	cmp	r1, r2
 800232a:	d100      	bne.n	800232e <memcpy+0xc>
 800232c:	bd10      	pop	{r4, pc}
 800232e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002332:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002336:	e7f7      	b.n	8002328 <memcpy+0x6>

08002338 <memmove>:
 8002338:	4288      	cmp	r0, r1
 800233a:	b510      	push	{r4, lr}
 800233c:	eb01 0302 	add.w	r3, r1, r2
 8002340:	d803      	bhi.n	800234a <memmove+0x12>
 8002342:	1e42      	subs	r2, r0, #1
 8002344:	4299      	cmp	r1, r3
 8002346:	d10c      	bne.n	8002362 <memmove+0x2a>
 8002348:	bd10      	pop	{r4, pc}
 800234a:	4298      	cmp	r0, r3
 800234c:	d2f9      	bcs.n	8002342 <memmove+0xa>
 800234e:	1881      	adds	r1, r0, r2
 8002350:	1ad2      	subs	r2, r2, r3
 8002352:	42d3      	cmn	r3, r2
 8002354:	d100      	bne.n	8002358 <memmove+0x20>
 8002356:	bd10      	pop	{r4, pc}
 8002358:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800235c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002360:	e7f7      	b.n	8002352 <memmove+0x1a>
 8002362:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002366:	f802 4f01 	strb.w	r4, [r2, #1]!
 800236a:	e7eb      	b.n	8002344 <memmove+0xc>

0800236c <_free_r>:
 800236c:	b538      	push	{r3, r4, r5, lr}
 800236e:	4605      	mov	r5, r0
 8002370:	2900      	cmp	r1, #0
 8002372:	d045      	beq.n	8002400 <_free_r+0x94>
 8002374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002378:	1f0c      	subs	r4, r1, #4
 800237a:	2b00      	cmp	r3, #0
 800237c:	bfb8      	it	lt
 800237e:	18e4      	addlt	r4, r4, r3
 8002380:	f000 f8d6 	bl	8002530 <__malloc_lock>
 8002384:	4a1f      	ldr	r2, [pc, #124]	; (8002404 <_free_r+0x98>)
 8002386:	6813      	ldr	r3, [r2, #0]
 8002388:	4610      	mov	r0, r2
 800238a:	b933      	cbnz	r3, 800239a <_free_r+0x2e>
 800238c:	6063      	str	r3, [r4, #4]
 800238e:	6014      	str	r4, [r2, #0]
 8002390:	4628      	mov	r0, r5
 8002392:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002396:	f000 b8cc 	b.w	8002532 <__malloc_unlock>
 800239a:	42a3      	cmp	r3, r4
 800239c:	d90c      	bls.n	80023b8 <_free_r+0x4c>
 800239e:	6821      	ldr	r1, [r4, #0]
 80023a0:	1862      	adds	r2, r4, r1
 80023a2:	4293      	cmp	r3, r2
 80023a4:	bf04      	itt	eq
 80023a6:	681a      	ldreq	r2, [r3, #0]
 80023a8:	685b      	ldreq	r3, [r3, #4]
 80023aa:	6063      	str	r3, [r4, #4]
 80023ac:	bf04      	itt	eq
 80023ae:	1852      	addeq	r2, r2, r1
 80023b0:	6022      	streq	r2, [r4, #0]
 80023b2:	6004      	str	r4, [r0, #0]
 80023b4:	e7ec      	b.n	8002390 <_free_r+0x24>
 80023b6:	4613      	mov	r3, r2
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	b10a      	cbz	r2, 80023c0 <_free_r+0x54>
 80023bc:	42a2      	cmp	r2, r4
 80023be:	d9fa      	bls.n	80023b6 <_free_r+0x4a>
 80023c0:	6819      	ldr	r1, [r3, #0]
 80023c2:	1858      	adds	r0, r3, r1
 80023c4:	42a0      	cmp	r0, r4
 80023c6:	d10b      	bne.n	80023e0 <_free_r+0x74>
 80023c8:	6820      	ldr	r0, [r4, #0]
 80023ca:	4401      	add	r1, r0
 80023cc:	1858      	adds	r0, r3, r1
 80023ce:	4282      	cmp	r2, r0
 80023d0:	6019      	str	r1, [r3, #0]
 80023d2:	d1dd      	bne.n	8002390 <_free_r+0x24>
 80023d4:	6810      	ldr	r0, [r2, #0]
 80023d6:	6852      	ldr	r2, [r2, #4]
 80023d8:	605a      	str	r2, [r3, #4]
 80023da:	4401      	add	r1, r0
 80023dc:	6019      	str	r1, [r3, #0]
 80023de:	e7d7      	b.n	8002390 <_free_r+0x24>
 80023e0:	d902      	bls.n	80023e8 <_free_r+0x7c>
 80023e2:	230c      	movs	r3, #12
 80023e4:	602b      	str	r3, [r5, #0]
 80023e6:	e7d3      	b.n	8002390 <_free_r+0x24>
 80023e8:	6820      	ldr	r0, [r4, #0]
 80023ea:	1821      	adds	r1, r4, r0
 80023ec:	428a      	cmp	r2, r1
 80023ee:	bf04      	itt	eq
 80023f0:	6811      	ldreq	r1, [r2, #0]
 80023f2:	6852      	ldreq	r2, [r2, #4]
 80023f4:	6062      	str	r2, [r4, #4]
 80023f6:	bf04      	itt	eq
 80023f8:	1809      	addeq	r1, r1, r0
 80023fa:	6021      	streq	r1, [r4, #0]
 80023fc:	605c      	str	r4, [r3, #4]
 80023fe:	e7c7      	b.n	8002390 <_free_r+0x24>
 8002400:	bd38      	pop	{r3, r4, r5, pc}
 8002402:	bf00      	nop
 8002404:	200001f8 	.word	0x200001f8

08002408 <_malloc_r>:
 8002408:	b570      	push	{r4, r5, r6, lr}
 800240a:	1ccd      	adds	r5, r1, #3
 800240c:	f025 0503 	bic.w	r5, r5, #3
 8002410:	3508      	adds	r5, #8
 8002412:	2d0c      	cmp	r5, #12
 8002414:	bf38      	it	cc
 8002416:	250c      	movcc	r5, #12
 8002418:	2d00      	cmp	r5, #0
 800241a:	4606      	mov	r6, r0
 800241c:	db01      	blt.n	8002422 <_malloc_r+0x1a>
 800241e:	42a9      	cmp	r1, r5
 8002420:	d903      	bls.n	800242a <_malloc_r+0x22>
 8002422:	230c      	movs	r3, #12
 8002424:	6033      	str	r3, [r6, #0]
 8002426:	2000      	movs	r0, #0
 8002428:	bd70      	pop	{r4, r5, r6, pc}
 800242a:	f000 f881 	bl	8002530 <__malloc_lock>
 800242e:	4a23      	ldr	r2, [pc, #140]	; (80024bc <_malloc_r+0xb4>)
 8002430:	6814      	ldr	r4, [r2, #0]
 8002432:	4621      	mov	r1, r4
 8002434:	b991      	cbnz	r1, 800245c <_malloc_r+0x54>
 8002436:	4c22      	ldr	r4, [pc, #136]	; (80024c0 <_malloc_r+0xb8>)
 8002438:	6823      	ldr	r3, [r4, #0]
 800243a:	b91b      	cbnz	r3, 8002444 <_malloc_r+0x3c>
 800243c:	4630      	mov	r0, r6
 800243e:	f000 f867 	bl	8002510 <_sbrk_r>
 8002442:	6020      	str	r0, [r4, #0]
 8002444:	4629      	mov	r1, r5
 8002446:	4630      	mov	r0, r6
 8002448:	f000 f862 	bl	8002510 <_sbrk_r>
 800244c:	1c43      	adds	r3, r0, #1
 800244e:	d126      	bne.n	800249e <_malloc_r+0x96>
 8002450:	230c      	movs	r3, #12
 8002452:	6033      	str	r3, [r6, #0]
 8002454:	4630      	mov	r0, r6
 8002456:	f000 f86c 	bl	8002532 <__malloc_unlock>
 800245a:	e7e4      	b.n	8002426 <_malloc_r+0x1e>
 800245c:	680b      	ldr	r3, [r1, #0]
 800245e:	1b5b      	subs	r3, r3, r5
 8002460:	d41a      	bmi.n	8002498 <_malloc_r+0x90>
 8002462:	2b0b      	cmp	r3, #11
 8002464:	d90f      	bls.n	8002486 <_malloc_r+0x7e>
 8002466:	600b      	str	r3, [r1, #0]
 8002468:	50cd      	str	r5, [r1, r3]
 800246a:	18cc      	adds	r4, r1, r3
 800246c:	4630      	mov	r0, r6
 800246e:	f000 f860 	bl	8002532 <__malloc_unlock>
 8002472:	f104 000b 	add.w	r0, r4, #11
 8002476:	1d23      	adds	r3, r4, #4
 8002478:	f020 0007 	bic.w	r0, r0, #7
 800247c:	1ac3      	subs	r3, r0, r3
 800247e:	d01b      	beq.n	80024b8 <_malloc_r+0xb0>
 8002480:	425a      	negs	r2, r3
 8002482:	50e2      	str	r2, [r4, r3]
 8002484:	bd70      	pop	{r4, r5, r6, pc}
 8002486:	428c      	cmp	r4, r1
 8002488:	bf0d      	iteet	eq
 800248a:	6863      	ldreq	r3, [r4, #4]
 800248c:	684b      	ldrne	r3, [r1, #4]
 800248e:	6063      	strne	r3, [r4, #4]
 8002490:	6013      	streq	r3, [r2, #0]
 8002492:	bf18      	it	ne
 8002494:	460c      	movne	r4, r1
 8002496:	e7e9      	b.n	800246c <_malloc_r+0x64>
 8002498:	460c      	mov	r4, r1
 800249a:	6849      	ldr	r1, [r1, #4]
 800249c:	e7ca      	b.n	8002434 <_malloc_r+0x2c>
 800249e:	1cc4      	adds	r4, r0, #3
 80024a0:	f024 0403 	bic.w	r4, r4, #3
 80024a4:	42a0      	cmp	r0, r4
 80024a6:	d005      	beq.n	80024b4 <_malloc_r+0xac>
 80024a8:	1a21      	subs	r1, r4, r0
 80024aa:	4630      	mov	r0, r6
 80024ac:	f000 f830 	bl	8002510 <_sbrk_r>
 80024b0:	3001      	adds	r0, #1
 80024b2:	d0cd      	beq.n	8002450 <_malloc_r+0x48>
 80024b4:	6025      	str	r5, [r4, #0]
 80024b6:	e7d9      	b.n	800246c <_malloc_r+0x64>
 80024b8:	bd70      	pop	{r4, r5, r6, pc}
 80024ba:	bf00      	nop
 80024bc:	200001f8 	.word	0x200001f8
 80024c0:	200001fc 	.word	0x200001fc

080024c4 <_realloc_r>:
 80024c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c6:	4607      	mov	r7, r0
 80024c8:	4614      	mov	r4, r2
 80024ca:	460e      	mov	r6, r1
 80024cc:	b921      	cbnz	r1, 80024d8 <_realloc_r+0x14>
 80024ce:	4611      	mov	r1, r2
 80024d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80024d4:	f7ff bf98 	b.w	8002408 <_malloc_r>
 80024d8:	b922      	cbnz	r2, 80024e4 <_realloc_r+0x20>
 80024da:	f7ff ff47 	bl	800236c <_free_r>
 80024de:	4625      	mov	r5, r4
 80024e0:	4628      	mov	r0, r5
 80024e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024e4:	f000 f826 	bl	8002534 <_malloc_usable_size_r>
 80024e8:	4284      	cmp	r4, r0
 80024ea:	d90f      	bls.n	800250c <_realloc_r+0x48>
 80024ec:	4621      	mov	r1, r4
 80024ee:	4638      	mov	r0, r7
 80024f0:	f7ff ff8a 	bl	8002408 <_malloc_r>
 80024f4:	4605      	mov	r5, r0
 80024f6:	2800      	cmp	r0, #0
 80024f8:	d0f2      	beq.n	80024e0 <_realloc_r+0x1c>
 80024fa:	4631      	mov	r1, r6
 80024fc:	4622      	mov	r2, r4
 80024fe:	f7ff ff10 	bl	8002322 <memcpy>
 8002502:	4631      	mov	r1, r6
 8002504:	4638      	mov	r0, r7
 8002506:	f7ff ff31 	bl	800236c <_free_r>
 800250a:	e7e9      	b.n	80024e0 <_realloc_r+0x1c>
 800250c:	4635      	mov	r5, r6
 800250e:	e7e7      	b.n	80024e0 <_realloc_r+0x1c>

08002510 <_sbrk_r>:
 8002510:	b538      	push	{r3, r4, r5, lr}
 8002512:	4c06      	ldr	r4, [pc, #24]	; (800252c <_sbrk_r+0x1c>)
 8002514:	2300      	movs	r3, #0
 8002516:	4605      	mov	r5, r0
 8002518:	4608      	mov	r0, r1
 800251a:	6023      	str	r3, [r4, #0]
 800251c:	f000 f814 	bl	8002548 <_sbrk>
 8002520:	1c43      	adds	r3, r0, #1
 8002522:	d102      	bne.n	800252a <_sbrk_r+0x1a>
 8002524:	6823      	ldr	r3, [r4, #0]
 8002526:	b103      	cbz	r3, 800252a <_sbrk_r+0x1a>
 8002528:	602b      	str	r3, [r5, #0]
 800252a:	bd38      	pop	{r3, r4, r5, pc}
 800252c:	2000031c 	.word	0x2000031c

08002530 <__malloc_lock>:
 8002530:	4770      	bx	lr

08002532 <__malloc_unlock>:
 8002532:	4770      	bx	lr

08002534 <_malloc_usable_size_r>:
 8002534:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002538:	2800      	cmp	r0, #0
 800253a:	f1a0 0004 	sub.w	r0, r0, #4
 800253e:	bfbc      	itt	lt
 8002540:	580b      	ldrlt	r3, [r1, r0]
 8002542:	18c0      	addlt	r0, r0, r3
 8002544:	4770      	bx	lr
	...

08002548 <_sbrk>:
 8002548:	4b04      	ldr	r3, [pc, #16]	; (800255c <_sbrk+0x14>)
 800254a:	6819      	ldr	r1, [r3, #0]
 800254c:	4602      	mov	r2, r0
 800254e:	b909      	cbnz	r1, 8002554 <_sbrk+0xc>
 8002550:	4903      	ldr	r1, [pc, #12]	; (8002560 <_sbrk+0x18>)
 8002552:	6019      	str	r1, [r3, #0]
 8002554:	6818      	ldr	r0, [r3, #0]
 8002556:	4402      	add	r2, r0
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	4770      	bx	lr
 800255c:	20000200 	.word	0x20000200
 8002560:	20000320 	.word	0x20000320

08002564 <_init>:
 8002564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002566:	bf00      	nop
 8002568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800256a:	bc08      	pop	{r3}
 800256c:	469e      	mov	lr, r3
 800256e:	4770      	bx	lr

08002570 <_fini>:
 8002570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002572:	bf00      	nop
 8002574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002576:	bc08      	pop	{r3}
 8002578:	469e      	mov	lr, r3
 800257a:	4770      	bx	lr
