[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PreprocString/slpp_all/surelog.log".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocString/dut.sv:3:9: Unused macro argument "TOTO".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PreprocString/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<33> s<32> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<test> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<30> c<2> s<28> l<1:1> el<1:15>
n<> u<7> t<Dollar_keyword> p<14> s<8> l<7:5> el<7:6>
n<display> u<8> t<StringConst> p<14> s<13> l<7:6> el<7:13>
n<"test/rom.mem`message"> u<9> t<StringLiteral> p<10> l<7:14> el<7:36>
n<> u<10> t<Primary_literal> p<11> c<9> l<7:14> el<7:36>
n<> u<11> t<Primary> p<12> c<10> l<7:14> el<7:36>
n<> u<12> t<Expression> p<13> c<11> l<7:14> el<7:36>
n<> u<13> t<List_of_arguments> p<14> c<12> l<7:14> el<7:36>
n<> u<14> t<Subroutine_call> p<15> c<7> l<7:5> el<7:37>
n<> u<15> t<Subroutine_call_statement> p<16> c<14> l<7:5> el<7:38>
n<> u<16> t<Statement_item> p<17> c<15> l<7:5> el<7:38>
n<> u<17> t<Statement> p<18> c<16> l<7:5> el<7:38>
n<> u<18> t<Statement_or_null> p<20> c<17> s<19> l<7:5> el<7:38>
n<> u<19> t<END> p<20> l<8:5> el<8:8>
n<> u<20> t<Seq_block> p<21> c<18> l<6:13> el<8:8>
n<> u<21> t<Statement_item> p<22> c<20> l<6:13> el<8:8>
n<> u<22> t<Statement> p<23> c<21> l<6:13> el<8:8>
n<> u<23> t<Statement_or_null> p<24> c<22> l<6:13> el<8:8>
n<> u<24> t<Initial_construct> p<25> c<23> l<6:5> el<8:8>
n<> u<25> t<Module_common_item> p<26> c<24> l<6:5> el<8:8>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<6:5> el<8:8>
n<> u<27> t<Non_port_module_item> p<28> c<26> l<6:5> el<8:8>
n<> u<28> t<Module_item> p<30> c<27> s<29> l<6:5> el<8:8>
n<> u<29> t<ENDMODULE> p<30> l<9:1> el<9:10>
n<> u<30> t<Module_declaration> p<31> c<6> l<1:1> el<9:10>
n<> u<31> t<Description> p<32> c<30> l<1:1> el<9:10>
n<> u<32> t<Source_text> p<33> c<31> l<1:1> el<9:10>
n<> u<33> t<Top_level_rule> c<1> l<1:1> el<10:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PreprocString/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PreprocString/dut.sv:1:1: Compile module "work@test".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PreprocString/dut.sv:1:1: Top level module "work@test".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                               1
design                                                 1
initial                                                1
module_inst                                            2
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                               1
design                                                 1
initial                                                2
module_inst                                            2
sys_func_call                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PreprocString/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PreprocString/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PreprocString/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PreprocString/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiProcess:
  \_initial: , line:6:5, endln:8:8
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PreprocString/dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_begin: (work@test), line:6:13, endln:8:8
      |vpiParent:
      \_initial: , line:6:5, endln:8:8
      |vpiFullName:work@test
      |vpiStmt:
      \_sys_func_call: ($display), line:7:5, endln:7:37
        |vpiParent:
        \_begin: (work@test), line:6:13, endln:8:8
        |vpiArgument:
        \_constant: , line:7:14, endln:7:36
          |vpiParent:
          \_sys_func_call: ($display), line:7:5, endln:7:37
          |vpiDecompile:"test/rom.mem`message"
          |vpiSize:160
          |STRING:test/rom.mem`message
          |vpiConstType:6
        |vpiName:$display
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PreprocString/dut.sv, line:1:1, endln:9:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:6:5, endln:8:8
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PreprocString/dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_begin: (work@test), line:6:13, endln:8:8
      |vpiParent:
      \_initial: , line:6:5, endln:8:8
      |vpiFullName:work@test
      |vpiStmt:
      \_sys_func_call: ($display), line:7:5, endln:7:37
        |vpiParent:
        \_begin: (work@test), line:6:13, endln:8:8
        |vpiArgument:
        \_constant: , line:7:14, endln:7:36
        |vpiName:$display
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PreprocString/dut.sv | ${SURELOG_DIR}/build/regression/PreprocString/roundtrip/dut_000.sv | 3 | 9 |
============================== End RoundTrip Results ==============================
