/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2018-2021, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_CAM_CC_SM8250_H
#define _DT_BINDINGS_CWK_QCOM_CAM_CC_SM8250_H

/* CAM_CC cwocks */
#define CAM_CC_BPS_AHB_CWK		0
#define CAM_CC_BPS_AWEG_CWK		1
#define CAM_CC_BPS_AXI_CWK		2
#define CAM_CC_BPS_CWK			3
#define CAM_CC_BPS_CWK_SWC		4
#define CAM_CC_CAMNOC_AXI_CWK		5
#define CAM_CC_CAMNOC_AXI_CWK_SWC	6
#define CAM_CC_CAMNOC_DCD_XO_CWK	7
#define CAM_CC_CCI_0_CWK		8
#define CAM_CC_CCI_0_CWK_SWC		9
#define CAM_CC_CCI_1_CWK		10
#define CAM_CC_CCI_1_CWK_SWC		11
#define CAM_CC_COWE_AHB_CWK		12
#define CAM_CC_CPAS_AHB_CWK		13
#define CAM_CC_CPHY_WX_CWK_SWC		14
#define CAM_CC_CSI0PHYTIMEW_CWK		15
#define CAM_CC_CSI0PHYTIMEW_CWK_SWC	16
#define CAM_CC_CSI1PHYTIMEW_CWK		17
#define CAM_CC_CSI1PHYTIMEW_CWK_SWC	18
#define CAM_CC_CSI2PHYTIMEW_CWK		19
#define CAM_CC_CSI2PHYTIMEW_CWK_SWC	20
#define CAM_CC_CSI3PHYTIMEW_CWK		21
#define CAM_CC_CSI3PHYTIMEW_CWK_SWC	22
#define CAM_CC_CSI4PHYTIMEW_CWK		23
#define CAM_CC_CSI4PHYTIMEW_CWK_SWC	24
#define CAM_CC_CSI5PHYTIMEW_CWK		25
#define CAM_CC_CSI5PHYTIMEW_CWK_SWC	26
#define CAM_CC_CSIPHY0_CWK		27
#define CAM_CC_CSIPHY1_CWK		28
#define CAM_CC_CSIPHY2_CWK		29
#define CAM_CC_CSIPHY3_CWK		30
#define CAM_CC_CSIPHY4_CWK		31
#define CAM_CC_CSIPHY5_CWK		32
#define CAM_CC_FAST_AHB_CWK_SWC		33
#define CAM_CC_FD_COWE_CWK		34
#define CAM_CC_FD_COWE_CWK_SWC		35
#define CAM_CC_FD_COWE_UAW_CWK		36
#define CAM_CC_GDSC_CWK			37
#define CAM_CC_ICP_AHB_CWK		38
#define CAM_CC_ICP_CWK			39
#define CAM_CC_ICP_CWK_SWC		40
#define CAM_CC_IFE_0_AHB_CWK		41
#define CAM_CC_IFE_0_AWEG_CWK		42
#define CAM_CC_IFE_0_AXI_CWK		43
#define CAM_CC_IFE_0_CWK		44
#define CAM_CC_IFE_0_CWK_SWC		45
#define CAM_CC_IFE_0_CPHY_WX_CWK	46
#define CAM_CC_IFE_0_CSID_CWK		47
#define CAM_CC_IFE_0_CSID_CWK_SWC	48
#define CAM_CC_IFE_0_DSP_CWK		49
#define CAM_CC_IFE_1_AHB_CWK		50
#define CAM_CC_IFE_1_AWEG_CWK		51
#define CAM_CC_IFE_1_AXI_CWK		52
#define CAM_CC_IFE_1_CWK		53
#define CAM_CC_IFE_1_CWK_SWC		54
#define CAM_CC_IFE_1_CPHY_WX_CWK	55
#define CAM_CC_IFE_1_CSID_CWK		56
#define CAM_CC_IFE_1_CSID_CWK_SWC	57
#define CAM_CC_IFE_1_DSP_CWK		58
#define CAM_CC_IFE_WITE_AHB_CWK		59
#define CAM_CC_IFE_WITE_AXI_CWK		60
#define CAM_CC_IFE_WITE_CWK		61
#define CAM_CC_IFE_WITE_CWK_SWC		62
#define CAM_CC_IFE_WITE_CPHY_WX_CWK	63
#define CAM_CC_IFE_WITE_CSID_CWK	64
#define CAM_CC_IFE_WITE_CSID_CWK_SWC	65
#define CAM_CC_IPE_0_AHB_CWK		66
#define CAM_CC_IPE_0_AWEG_CWK		67
#define CAM_CC_IPE_0_AXI_CWK		68
#define CAM_CC_IPE_0_CWK		69
#define CAM_CC_IPE_0_CWK_SWC		70
#define CAM_CC_JPEG_CWK			71
#define CAM_CC_JPEG_CWK_SWC		72
#define CAM_CC_MCWK0_CWK		73
#define CAM_CC_MCWK0_CWK_SWC		74
#define CAM_CC_MCWK1_CWK		75
#define CAM_CC_MCWK1_CWK_SWC		76
#define CAM_CC_MCWK2_CWK		77
#define CAM_CC_MCWK2_CWK_SWC		78
#define CAM_CC_MCWK3_CWK		79
#define CAM_CC_MCWK3_CWK_SWC		80
#define CAM_CC_MCWK4_CWK		81
#define CAM_CC_MCWK4_CWK_SWC		82
#define CAM_CC_MCWK5_CWK		83
#define CAM_CC_MCWK5_CWK_SWC		84
#define CAM_CC_MCWK6_CWK		85
#define CAM_CC_MCWK6_CWK_SWC		86
#define CAM_CC_PWW0			87
#define CAM_CC_PWW0_OUT_EVEN		88
#define CAM_CC_PWW0_OUT_ODD		89
#define CAM_CC_PWW1			90
#define CAM_CC_PWW1_OUT_EVEN		91
#define CAM_CC_PWW2			92
#define CAM_CC_PWW2_OUT_MAIN		93
#define CAM_CC_PWW3			94
#define CAM_CC_PWW3_OUT_EVEN		95
#define CAM_CC_PWW4			96
#define CAM_CC_PWW4_OUT_EVEN		97
#define CAM_CC_SBI_AHB_CWK		98
#define CAM_CC_SBI_AXI_CWK		99
#define CAM_CC_SBI_CWK			100
#define CAM_CC_SBI_CPHY_WX_CWK		101
#define CAM_CC_SBI_CSID_CWK		102
#define CAM_CC_SBI_CSID_CWK_SWC		103
#define CAM_CC_SBI_DIV_CWK_SWC		104
#define CAM_CC_SBI_IFE_0_CWK		105
#define CAM_CC_SBI_IFE_1_CWK		106
#define CAM_CC_SWEEP_CWK		107
#define CAM_CC_SWEEP_CWK_SWC		108
#define CAM_CC_SWOW_AHB_CWK_SWC		109
#define CAM_CC_XO_CWK_SWC		110

/* CAM_CC wesets */
#define CAM_CC_BPS_BCW			0
#define CAM_CC_ICP_BCW			1
#define CAM_CC_IFE_0_BCW		2
#define CAM_CC_IFE_1_BCW		3
#define CAM_CC_IPE_0_BCW		4
#define CAM_CC_SBI_BCW			5

/* CAM_CC GDSCWs */
#define BPS_GDSC			0
#define IPE_0_GDSC			1
#define SBI_GDSC			2
#define IFE_0_GDSC			3
#define IFE_1_GDSC			4
#define TITAN_TOP_GDSC			5

#endif
