<html>
 <head>
  <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
  <title>@DOC_TITLE@</title>
  <link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>

<table width="100%" height="10%" bgcolor="#FFFFFF">
  <tr>
    <td colspan="2"><p><A href=http://www.atmel.com ><img src="atmel.jpg"/ border=0></A></p><br /></td>
    <td colspan="2"> <strong><font face="Helvetica" color="#000000" size="+3">Xmega Application Note</font></strong></td>
    <td colspan="2"><p><A href=http://www.atmel.com/products/AVR><img src="AVR_logo_blue.gif"/ border=0></A></p><br /></td>
  </tr>
  <tr>
    <td colspan="6" height="1" background="blue.gif"></td>
  </tr>
</table>
<!-- Generated by Doxygen 1.6.3 -->
<div class="contents">
<h1>System Clock Management<br/>
<small>
[<a class="el" href="group__clk__group.html">Clock Management</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for System Clock Management:</div>
<div class="dynsection">
</div>
</p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Modules</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__internals__group.html">System Clock internals</a></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaf8bcf7e1ee2ebd2829ebc31be507c6da">CONFIG_SYSCLK_CPU_DIV</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaa952d8094a06be420e244e68286c2dbf">CONFIG_SYSCLK_PBA_DIV</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration symbol for dividing the PBA clock frequency by <img class="formulaInl" alt="$2^{CONFIG\_SYSCLK\_PBA\_DIV}$" src="form_1.png"/>.  <a href="#gaa952d8094a06be420e244e68286c2dbf"></a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gad110a0837c9e910d788b9b73fd3d92dd">sysclk_disable_usb</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables the USB generick clock.  <a href="#gad110a0837c9e910d788b9b73fd3d92dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8372ffe2210c0caee63237271fdec131">sysclk_enable_usb</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables the USB generick clock This one must be at 48MHz.  <a href="#ga8372ffe2210c0caee63237271fdec131"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de">sysclk_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize the synchronous clock system.  <a href="#ga242399e48a97739c88b4d0c00f6101de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga9d3035baba081035de71adb2dd059ce7">sysclk_priv_disable_module</a> (unsigned int bus_id, unsigned int module_index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a maskable module clock.  <a href="#ga9d3035baba081035de71adb2dd059ce7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga74da4af4f93582fe3dd33dd75596cdf4">sysclk_priv_enable_module</a> (unsigned int bus_id, unsigned int module_index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a maskable module clock.  <a href="#ga74da4af4f93582fe3dd33dd75596cdf4"></a><br/></td></tr>
<tr><td colspan="2"><h2>System Clock Port Numbers</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp285c2c16170061a81528dd867a557b33"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a> { <br/>
&nbsp;&nbsp;<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa787f868cf57fe4e70ddcf6acd29966bf">SYSCLK_PORT_GEN</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa744d171e8cf8b80e39530a1cbf1ad1fc">SYSCLK_PORT_A</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aaee61629f64b5bda1067fa608309d8c97">SYSCLK_PORT_B</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aadc3231d4c5c8161f3c6c3cb8d8a87bff">SYSCLK_PORT_C</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa953a41943eb2d157ee9edcfcd431ce46">SYSCLK_PORT_D</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aae6b44c82892e0c04436ce802e41b9687">SYSCLK_PORT_E</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa40d0f8eb5de4c1e25eb5a18e65d713a4">SYSCLK_PORT_F</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>Enabling and disabling synchronous clocks</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpe7659beb9107dfc4e19a30a589dee67d"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga14e1303343ab2dcfe3dabc24ed59ce17">sysclk_disable_cpu_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the CPU clock.  <a href="#ga14e1303343ab2dcfe3dabc24ed59ce17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gab591880b7d9d723372d31f678f1a6816">sysclk_disable_hsb_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the HSB clock.  <a href="#gab591880b7d9d723372d31f678f1a6816"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4489fc2af8fa1a84a76effd322a649e5">sysclk_disable_pba_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the PBA clock.  <a href="#ga4489fc2af8fa1a84a76effd322a649e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaef08de0f0f2e1dfe2c3baafc3b7c4748">sysclk_disable_pbb_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the PBB clock.  <a href="#gaef08de0f0f2e1dfe2c3baafc3b7c4748"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga3e2fa7f5ae2749d1867213ecede4410e">sysclk_enable_cpu_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a module clock derived from the CPU clock.  <a href="#ga3e2fa7f5ae2749d1867213ecede4410e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaedd0b74b0093c3683c2641bf62c2f9ef">sysclk_enable_hsb_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a module clock derived from the HSB clock.  <a href="#gaedd0b74b0093c3683c2641bf62c2f9ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae6ff0950cb8464fc9a309cd7f785d2ad">sysclk_enable_pba_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a module clock derived from the PBA clock.  <a href="#gae6ff0950cb8464fc9a309cd7f785d2ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gabed7995398754f6e2b72b59fbedee1ae">sysclk_enable_pbb_module</a> (unsigned int index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a module clock derived from the CPU clock.  <a href="#gabed7995398754f6e2b72b59fbedee1ae"></a><br/></td></tr>
<tr><td colspan="2"><h2>Enabling and disabling synchronous clocks</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpe7659beb9107dfc4e19a30a589dee67d"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaa2610ab0fbb9f2d68c7415c7c15b7008">sysclk_disable_module</a> (enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a> port, uint8_t id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable the clock to peripheral <em>id</em> on port <em>port</em>.  <a href="#gaa2610ab0fbb9f2d68c7415c7c15b7008"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac31edbbb1296f1eb737401b7b2b4e352">sysclk_enable_module</a> (enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a> port, uint8_t id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable the clock to peripheral <em>id</em> on port <em>port</em>.  <a href="#gac31edbbb1296f1eb737401b7b2b4e352"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="compiler_8h.html#a97a80ca1602ebf2303258971a2c938e2">bool</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga643034e46f6b57636aba93aaf81feb25">sysclk_module_is_enabled</a> (enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a> port, uint8_t id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check if the synchronous clock is enabled for a module.  <a href="#ga643034e46f6b57636aba93aaf81feb25"></a><br/></td></tr>
<tr><td colspan="2"><h2>Querying the system clock and its derived clocks</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp8aa224b6ed350c7165d639c67278f981"></a> The following functions may be used to query the current frequency of the system clock and the CPU and bus clocks derived from it. <a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz()</a> and <a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28" title="Return the current rate in Hz of the CPU clock.">sysclk_get_cpu_hz()</a> can be assumed to be available on all platforms, although some platforms may define additional accessors for various chip-internal bus clocks. These are usually not intended to be queried directly by generic code. </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28">sysclk_get_cpu_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the CPU clock.  <a href="#gae91bb547221cdd42b104342e8f776a28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gace8fae44c12d25f67979ca82ca738aa8">sysclk_get_hsb_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the High-Speed Bus clock.  <a href="#gace8fae44c12d25f67979ca82ca738aa8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the main system clock.  <a href="#ga4f078b193ed39eda16071c514569b8cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gadd3b5a1741cfbcc2d6a9761565637446">sysclk_get_pba_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the Peripheral Bus A clock.  <a href="#gadd3b5a1741cfbcc2d6a9761565637446"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga5108ff98306593990c9f542ff813c1a3">sysclk_get_pbb_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the Peripheral Bus B clock.  <a href="#ga5108ff98306593990c9f542ff813c1a3"></a><br/></td></tr>
<tr><td colspan="2"><h2>Querying the system clock and its derived clocks</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp8aa224b6ed350c7165d639c67278f981"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae967404bbe240b2091922e4cc959c841">sysclk_get_per2_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER2.  <a href="#gae967404bbe240b2091922e4cc959c841"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f">sysclk_get_per4_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER4.  <a href="#gac4cdbacb40ce2c3a9ddfb9ee2078720f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae1a556fa8d3fb23bf1a6359c38c7c24f">sysclk_get_per_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER.  <a href="#gae1a556fa8d3fb23bf1a6359c38c7c24f"></a><br/></td></tr>
<tr><td colspan="2"><h2>System Clock Source and Prescaler configuration</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp35fa041f1fe7c78454b0b1754bd09671"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga3ea62e0efda849abfbf58c6eaee53980">sysclk_lock</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lock the system clock configuration.  <a href="#ga3ea62e0efda849abfbf58c6eaee53980"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2df0c7419c8747f6e8c5bc6665eeb104">sysclk_set_prescalers</a> (uint8_t psadiv, uint8_t psbcdiv)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set system clock prescaler configuration.  <a href="#ga2df0c7419c8747f6e8c5bc6665eeb104"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga79caa7a3bb0d8a95c2ce0317713f4ed0">sysclk_set_source</a> (uint8_t src)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Change the source of the main system clock.  <a href="#ga79caa7a3bb0d8a95c2ce0317713f4ed0"></a><br/></td></tr>
<tr><td colspan="2"><h2>System Clock Source and Prescaler configuration</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp35fa041f1fe7c78454b0b1754bd09671"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga56c84c06600ec478dda47a853a66adee">sysclk_set_prescalers</a> (unsigned int cpu_shift, unsigned int pba_shift, unsigned int pbb_shift)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set system clock prescaler configuration.  <a href="#ga56c84c06600ec478dda47a853a66adee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga125451c13b6b807ca4c1547be95da1cd">sysclk_set_source</a> (uint_fast8_t src)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Change the source of the main system clock.  <a href="#ga125451c13b6b807ca4c1547be95da1cd"></a><br/></td></tr>
<tr><td colspan="2"><h2>Clocks on PORTA and PORTB</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpf22f159d1bf7c80ed07d15fc3146f864"></a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>See the datasheet for available modules in the device. </dd></dl>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gacb129d5fc20d494debd5c72ae5459f18">SYSCLK_AC</a>&nbsp;&nbsp;&nbsp;PR_AC_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Analog Comparator.  <a href="#gacb129d5fc20d494debd5c72ae5459f18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4c530814a371c788f9608e46b81feb93">SYSCLK_ADC</a>&nbsp;&nbsp;&nbsp;PR_ADC_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A/D Converter.  <a href="#ga4c530814a371c788f9608e46b81feb93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1a906a79658f393a0735f668f9ff2e5f">SYSCLK_DAC</a>&nbsp;&nbsp;&nbsp;PR_DAC_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">D/A Converter.  <a href="#ga1a906a79658f393a0735f668f9ff2e5f"></a><br/></td></tr>
<tr><td colspan="2"><h2>Clocks derived from the PBA clock</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp19ff55c08dfea4521009f1b571db93c5"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4c530814a371c788f9608e46b81feb93">SYSCLK_ADC</a>&nbsp;&nbsp;&nbsp;(AVR32_ADC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A/D Converter.  <a href="#ga4c530814a371c788f9608e46b81feb93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1a906a79658f393a0735f668f9ff2e5f">SYSCLK_DAC</a>&nbsp;&nbsp;&nbsp;(AVR32_ABDAC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">D/A Converter.  <a href="#ga1a906a79658f393a0735f668f9ff2e5f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaafd65ced01805e6f5dfbd3b08e9aa02c">SYSCLK_GPIO</a>&nbsp;&nbsp;&nbsp;(AVR32_GPIO_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General-Purpose I/O.  <a href="#gaafd65ced01805e6f5dfbd3b08e9aa02c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga14d03e228f6f595a55e1a76040b8f169">SYSCLK_INTC</a>&nbsp;&nbsp;&nbsp;(AVR32_INTC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal interrupt controller.  <a href="#ga14d03e228f6f595a55e1a76040b8f169"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac83d44e5be54c7b52b86deb4fc338516">SYSCLK_PDCA_PB</a>&nbsp;&nbsp;&nbsp;(AVR32_PDCA_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDCA periph bus interface.  <a href="#gac83d44e5be54c7b52b86deb4fc338516"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0f033dbcbfbd2fa9aadc748fb5c18165">SYSCLK_PM</a>&nbsp;&nbsp;&nbsp;(AVR32_PM_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PM/RTC/EIM configuration.  <a href="#ga0f033dbcbfbd2fa9aadc748fb5c18165"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaba7d5c176ee1112b9f590ac775615e36">SYSCLK_PWM</a>&nbsp;&nbsp;&nbsp;(AVR32_PWM_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PWM.  <a href="#gaba7d5c176ee1112b9f590ac775615e36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga77679d8f496ed32ec8c2476fc28ecf45">SYSCLK_SPI0</a>&nbsp;&nbsp;&nbsp;(AVR32_SPI0_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI Controller 0.  <a href="#ga77679d8f496ed32ec8c2476fc28ecf45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2981d1f5ff381253d3ca94c260bbba01">SYSCLK_SPI1</a>&nbsp;&nbsp;&nbsp;(AVR32_SPI1_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI Controller 1.  <a href="#ga2981d1f5ff381253d3ca94c260bbba01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga3fa7c514d56582fd59d86b3c04a04daf">SYSCLK_SSC</a>&nbsp;&nbsp;&nbsp;(AVR32_SSC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous Serial Controller.  <a href="#ga3fa7c514d56582fd59d86b3c04a04daf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4a13e0d2fe229eb33024f3dd27703b67">SYSCLK_TC</a>&nbsp;&nbsp;&nbsp;(AVR32_TC_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter.  <a href="#ga4a13e0d2fe229eb33024f3dd27703b67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae6761c065555d454a6e104909f151289">SYSCLK_TWI</a>&nbsp;&nbsp;&nbsp;(AVR32_TWI_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TWI Controller.  <a href="#gae6761c065555d454a6e104909f151289"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaeeea970aa1d68f0726f6ac7b19882491">SYSCLK_USART0</a>&nbsp;&nbsp;&nbsp;(AVR32_USART0_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0.  <a href="#gaeeea970aa1d68f0726f6ac7b19882491"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1acb0cc02d975a6d9d4e92e56a2438a0">SYSCLK_USART1</a>&nbsp;&nbsp;&nbsp;(AVR32_USART1_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1.  <a href="#ga1acb0cc02d975a6d9d4e92e56a2438a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae2bb545878e7dc4040c1b1e9bab34cdd">SYSCLK_USART2</a>&nbsp;&nbsp;&nbsp;(AVR32_USART2_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 2.  <a href="#gae2bb545878e7dc4040c1b1e9bab34cdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga749a1c474f6bcdfb0c71e76d88371572">SYSCLK_USART3</a>&nbsp;&nbsp;&nbsp;(AVR32_USART3_CLK_PBA % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 3.  <a href="#ga749a1c474f6bcdfb0c71e76d88371572"></a><br/></td></tr>
<tr><td colspan="2"><h2>Clocks not associated with any port</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpd76b914abe2af93cd70050cd78a17adb"></a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>See the datasheet for available modules in the device. </dd></dl>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaf5277864953c6741dba18c3dc180dd1e">SYSCLK_AES</a>&nbsp;&nbsp;&nbsp;PR_AES_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AES Module.  <a href="#gaf5277864953c6741dba18c3dc180dd1e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae6300bff0b95a94a293c343359d29b29">SYSCLK_DMA</a>&nbsp;&nbsp;&nbsp;PR_DMA_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA Controller.  <a href="#gae6300bff0b95a94a293c343359d29b29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga30be147da40e89c8ea7fa6fd0ed30129">SYSCLK_EBI</a>&nbsp;&nbsp;&nbsp;PR_EBI_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ext Bus Interface.  <a href="#ga30be147da40e89c8ea7fa6fd0ed30129"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaed9d475401acb4d84ff99e799085fcf8">SYSCLK_EVSYS</a>&nbsp;&nbsp;&nbsp;PR_EVSYS_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event System.  <a href="#gaed9d475401acb4d84ff99e799085fcf8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga23965e6672f9e02ad222f104261acd1a">SYSCLK_RTC</a>&nbsp;&nbsp;&nbsp;PR_RTC_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Real-Time Counter.  <a href="#ga23965e6672f9e02ad222f104261acd1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0acdf4ca4b306373eb79b5fbc7409be7">SYSCLK_USB</a>&nbsp;&nbsp;&nbsp;PR_USB_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB Module.  <a href="#ga0acdf4ca4b306373eb79b5fbc7409be7"></a><br/></td></tr>
<tr><td colspan="2"><h2>Clocks derived from the HSB clock</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpac44f604ffb31af541664029d629819e"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga30be147da40e89c8ea7fa6fd0ed30129">SYSCLK_EBI</a>&nbsp;&nbsp;&nbsp;(AVR32_EBI_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External Bus Interface.  <a href="#ga30be147da40e89c8ea7fa6fd0ed30129"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaa4659bfb4205b768f6846cbfcc2ec7dd">SYSCLK_FLASHC_DATA</a>&nbsp;&nbsp;&nbsp;(AVR32_FLASHC_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash data interface.  <a href="#gaa4659bfb4205b768f6846cbfcc2ec7dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1cabb797f328bb09c4135a1f58775f11">SYSCLK_MACB_DATA</a>&nbsp;&nbsp;&nbsp;(AVR32_MACB_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MACB DMA interface.  <a href="#ga1cabb797f328bb09c4135a1f58775f11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga9e400e99e4e4b8f66b3a6d4c7b70611e">SYSCLK_PBA_BRIDGE</a>&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_HSB_PBA_BRIDGE % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HSB&lt;-&gt;PBA bridge.  <a href="#ga9e400e99e4e4b8f66b3a6d4c7b70611e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaafe37377751bd916833b911fb54de660">SYSCLK_PBB_BRIDGE</a>&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_HSB_PBB_BRIDGE % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HSB&lt;-&gt;PBB bridge.  <a href="#gaafe37377751bd916833b911fb54de660"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga31a0491a42ddf97870b3218d66921f55">SYSCLK_PDCA_HSB</a>&nbsp;&nbsp;&nbsp;(AVR32_PDCA_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDCA memory interface.  <a href="#ga31a0491a42ddf97870b3218d66921f55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8853a36d0721737ccf4f7dfa2287c729">SYSCLK_USBC_DATA</a>&nbsp;&nbsp;&nbsp;(AVR32_USBC_CLK_HSB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB DMA and FIFO interface.  <a href="#ga8853a36d0721737ccf4f7dfa2287c729"></a><br/></td></tr>
<tr><td colspan="2"><h2>Clocks derived from the PBB clock</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpc5c2e390046a340f76cab6cd01e64143"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga47b081ba5de90a8ea89b8a844e82c14a">SYSCLK_FLASHC_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_FLASHC_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash Controller registers.  <a href="#ga47b081ba5de90a8ea89b8a844e82c14a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga766dce154a1fb38bb35e6e98cd51a9b1">SYSCLK_HMATRIX</a>&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HSB Matrix configuration.  <a href="#ga766dce154a1fb38bb35e6e98cd51a9b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaccfcf1174ded8a0e61444d648c8f37c3">SYSCLK_MACB_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_MACB_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MACB Controller registers.  <a href="#gaccfcf1174ded8a0e61444d648c8f37c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga386f643ce38c1c6721d07c559a70f365">SYSCLK_SDRAMC_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_SDRAMC_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM Controller registers.  <a href="#ga386f643ce38c1c6721d07c559a70f365"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8425ce428af87e00693efc695ac3b73e">SYSCLK_SMC_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_SMC_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static Memory Controller registers.  <a href="#ga8425ce428af87e00693efc695ac3b73e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1f50b29ea7a96a6595b6256118ec6a34">SYSCLK_USBC_REGS</a>&nbsp;&nbsp;&nbsp;(AVR32_USBC_CLK_PBB % 32)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USBC registers.  <a href="#ga1f50b29ea7a96a6595b6256118ec6a34"></a><br/></td></tr>
<tr><td colspan="2"><h2>Clocks on PORTC, PORTD, PORTE and PORTF</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp7d6eb06061f900c08ee04b134c9a102f"></a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>See the datasheet for available modules in the device. </dd></dl>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga60f56ce5bec478e5ea847e48f64ea3b3">SYSCLK_HIRES</a>&nbsp;&nbsp;&nbsp;PR_HIRES_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hi-Res Extension.  <a href="#ga60f56ce5bec478e5ea847e48f64ea3b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4941f8bf9c260e3d982e281fd463fe26">SYSCLK_SPI</a>&nbsp;&nbsp;&nbsp;PR_SPI_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI controller.  <a href="#ga4941f8bf9c260e3d982e281fd463fe26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gabe7aa477c7c5b3887df1d762a750b04a">SYSCLK_TC0</a>&nbsp;&nbsp;&nbsp;PR_TC0_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter 0.  <a href="#gabe7aa477c7c5b3887df1d762a750b04a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga03be785696a3e76b1b3c6ea6104ac630">SYSCLK_TC1</a>&nbsp;&nbsp;&nbsp;PR_TC1_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter 1.  <a href="#ga03be785696a3e76b1b3c6ea6104ac630"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae6761c065555d454a6e104909f151289">SYSCLK_TWI</a>&nbsp;&nbsp;&nbsp;PR_TWI_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TWI controller.  <a href="#gae6761c065555d454a6e104909f151289"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaeeea970aa1d68f0726f6ac7b19882491">SYSCLK_USART0</a>&nbsp;&nbsp;&nbsp;PR_USART0_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0.  <a href="#gaeeea970aa1d68f0726f6ac7b19882491"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1acb0cc02d975a6d9d4e92e56a2438a0">SYSCLK_USART1</a>&nbsp;&nbsp;&nbsp;PR_USART1_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1.  <a href="#ga1acb0cc02d975a6d9d4e92e56a2438a0"></a><br/></td></tr>
<tr><td colspan="2"><h2>Clocks derived from the CPU clock</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpafee213e93b2c8d16e9e2006f57c552e"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga9cbdb318d23dda372bf52dd9b4eb14f5">SYSCLK_OCD</a>&nbsp;&nbsp;&nbsp;AVR32_OCD_CLK_CPU</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">On-Chip Debug system.  <a href="#ga9cbdb318d23dda372bf52dd9b4eb14f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga619d74a2528721833b011475c6ea1b63">SYSCLK_SYSTIMER</a>&nbsp;&nbsp;&nbsp;AVR32_CORE_CLK_CPU_COUNT</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">COUNT/COMPARE registers.  <a href="#ga619d74a2528721833b011475c6ea1b63"></a><br/></td></tr>
<tr><td colspan="2"><h2>Prescaler A Setting (relative to CLKsys)</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpdf2ef0a8bc05fc6631f38cd25d82b47f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gad1605f1a9c61fd1d5172b9fa771d03e1">SYSCLK_PSADIV_1</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_1_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do not prescale.  <a href="#gad1605f1a9c61fd1d5172b9fa771d03e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac310ecad318bfabac4e12e9d26fd9299">SYSCLK_PSADIV_128</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_128_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 128.  <a href="#gac310ecad318bfabac4e12e9d26fd9299"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga5e5c2c9e0f47f5ab828015dfc7fa67f3">SYSCLK_PSADIV_16</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_16_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 16.  <a href="#ga5e5c2c9e0f47f5ab828015dfc7fa67f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga925a1e16ae43da42a686be8a2bc27061">SYSCLK_PSADIV_2</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_2_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 2.  <a href="#ga925a1e16ae43da42a686be8a2bc27061"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga13928e63a38dac7deeff7462eb9704d6">SYSCLK_PSADIV_256</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_256_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 256.  <a href="#ga13928e63a38dac7deeff7462eb9704d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae54816aed8d1357a29b81c139e816137">SYSCLK_PSADIV_32</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_32_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 32.  <a href="#gae54816aed8d1357a29b81c139e816137"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga373868a29537f1e64d3b53dcd6f8ca7e">SYSCLK_PSADIV_4</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_4_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 4.  <a href="#ga373868a29537f1e64d3b53dcd6f8ca7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1772eea4b1fda142fbf0d1edd7ca899c">SYSCLK_PSADIV_512</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_512_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 512.  <a href="#ga1772eea4b1fda142fbf0d1edd7ca899c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2851cc86bc4c0ae1487794bed0eeafd3">SYSCLK_PSADIV_64</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_64_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 64.  <a href="#ga2851cc86bc4c0ae1487794bed0eeafd3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaca6f6c0e9e295a77add8a146ea3e7dc8">SYSCLK_PSADIV_8</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_8_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 8.  <a href="#gaca6f6c0e9e295a77add8a146ea3e7dc8"></a><br/></td></tr>
<tr><td colspan="2"><h2>Prescaler B and C Setting (relative to CLKper4)</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpc9744685234c413a7876c221fb990458"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaebcff7ccf9f9c8294c7859166e574a34">SYSCLK_PSBCDIV_1_1</a>&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_1_1_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do not prescale.  <a href="#gaebcff7ccf9f9c8294c7859166e574a34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga7b696388bc190bd206159796fe0c8eeb">SYSCLK_PSBCDIV_1_2</a>&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_1_2_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper and CLKcpu by 2.  <a href="#ga7b696388bc190bd206159796fe0c8eeb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga35a93bb11c0b72203a45d88761207cff">SYSCLK_PSBCDIV_2_2</a>&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_2_2_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper2 by 2, CLKper and CLKcpu by 4.  <a href="#ga35a93bb11c0b72203a45d88761207cff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gab0810cd332a616817a9e7b78c2cf6dd1">SYSCLK_PSBCDIV_4_1</a>&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_4_1_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper2, CLKper and CLKcpu by 4.  <a href="#gab0810cd332a616817a9e7b78c2cf6dd1"></a><br/></td></tr>
<tr><td colspan="2"><h2>System Clock Sources</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpe08e5f084221ea785558c7e70a06be62"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga40595c85aa33898ff3a6cfbd4f8ef7b9">SYSCLK_SRC_OSC0</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use OSC0 as main clock.  <a href="#ga40595c85aa33898ff3a6cfbd4f8ef7b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gacce44c311c87522d71fe51bf4cd37f58">SYSCLK_SRC_PLL0</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use PLL0 as main clock.  <a href="#gacce44c311c87522d71fe51bf4cd37f58"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga95a749ec308ac07efb9521f2f56ad351">SYSCLK_SRC_RCSYS</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use slow clock as main clock.  <a href="#ga95a749ec308ac07efb9521f2f56ad351"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2f54f0b05037dcbe7b36f0b2dc693f55">SYSCLK_SRC_ZEPHYR_CLOCK</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use Zephyr hardcoded clock.  <a href="#ga2f54f0b05037dcbe7b36f0b2dc693f55"></a><br/></td></tr>
<tr><td colspan="2"><h2>System Clock Sources</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpe08e5f084221ea785558c7e70a06be62"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae4e485c90dca4752f087c0975a9e3498">SYSCLK_SRC_PLL</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_PLL_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Phase-Locked Loop.  <a href="#gae4e485c90dca4752f087c0975a9e3498"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaaa8edbb5a577a618143af56c1949c3df">SYSCLK_SRC_RC2MHZ</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC2M_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal 2 MHz RC oscillator.  <a href="#gaaa8edbb5a577a618143af56c1949c3df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0775e9de5d25b08f9c02e292d4506d42">SYSCLK_SRC_RC32KHZ</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC32K_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal 32 KHz RC oscillator.  <a href="#ga0775e9de5d25b08f9c02e292d4506d42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gad7a4daac37122837b0a892f7d6e19742">SYSCLK_SRC_RC32MHZ</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC32M_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal 32 MHz RC oscillator.  <a href="#gad7a4daac37122837b0a892f7d6e19742"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga5f3a380af0ad95a5bcf337bb30fd8f96">SYSCLK_SRC_XOSC</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_XOSC_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External oscillator.  <a href="#ga5f3a380af0ad95a5bcf337bb30fd8f96"></a><br/></td></tr>
<tr><td colspan="2"><h2>USB Clock Sources</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp45db7ce0a3f01c23c5104aad28c70730"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2ba06598e685f870cb3f410f27d75703">USBCLK_SRC_OSC0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use OSC0.  <a href="#ga2ba06598e685f870cb3f410f27d75703"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga969e47c6c1f1d38fd2afaf96f6187296">USBCLK_SRC_PLL0</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use PLL0.  <a href="#ga969e47c6c1f1d38fd2afaf96f6187296"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae76666294ec5d1ca2bcfa28061cfae3f">USBCLK_SRC_PLL1</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use PLL1.  <a href="#gae76666294ec5d1ca2bcfa28061cfae3f"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>The <em>sysclk</em> API covers the <em>system clock</em> and all clocks derived from it. The system clock is a chip-internal clock on which all <em>synchronous clocks</em>, i.e. CPU and bus/peripheral clocks, are based. The system clock is typically generated from one of a variety of sources, which may include crystal and RC oscillators as well as PLLs. The clocks derived from the system clock are sometimes also known as <em>synchronous clocks</em>, since they always run synchronously with respect to each other, as opposed to <em>generic clocks</em> which may run from different oscillators or PLLs.</p>
<p>Most applications should simply call <a class="el" href="group__sysclk__internals__group.html#ga242399e48a97739c88b4d0c00f6101de" title="Initialize the synchronous clock system.">sysclk_init()</a> to initialize everything related to the system clock and its source (oscillator, PLL or DFLL), and leave it at that. More advanced applications, and platform-specific drivers, may require additional services from the clock system, some of which may be platform-specific.</p>
<h2><a class="anchor" id="sysclk_group_platform">
Platform Dependencies</a></h2>
<p>The sysclk API is partially chip- or platform-specific. While all platforms provide mostly the same functionality, there are some variations around how different bus types and clock tree structures are handled.</p>
<p>The following functions are available on all platforms with the same parameters and functionality. These functions may be called freely by portable applications, drivers and services:</p>
<ul>
<li><a class="el" href="group__sysclk__internals__group.html#ga242399e48a97739c88b4d0c00f6101de" title="Initialize the synchronous clock system.">sysclk_init()</a></li>
<li><a class="el" href="group__sysclk__group.html#ga79caa7a3bb0d8a95c2ce0317713f4ed0" title="Change the source of the main system clock.">sysclk_set_source()</a></li>
<li><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz()</a></li>
<li><a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28" title="Return the current rate in Hz of the CPU clock.">sysclk_get_cpu_hz()</a></li>
</ul>
<p>The following functions are available on all platforms, but there may be variations in the function signature (i.e. parameters) and behaviour. These functions are typically called by platform-specific parts of drivers, and applications that aren't intended to be portable:</p>
<ul>
<li><a class="el" href="group__sysclk__group.html#gac31edbbb1296f1eb737401b7b2b4e352" title="Enable the clock to peripheral id on port port.">sysclk_enable_module()</a></li>
<li><a class="el" href="group__sysclk__group.html#gaa2610ab0fbb9f2d68c7415c7c15b7008" title="Disable the clock to peripheral id on port port.">sysclk_disable_module()</a></li>
<li><a class="el" href="group__sysclk__group.html#ga643034e46f6b57636aba93aaf81feb25" title="Check if the synchronous clock is enabled for a module.">sysclk_module_is_enabled()</a></li>
<li><a class="el" href="group__sysclk__group.html#ga2df0c7419c8747f6e8c5bc6665eeb104" title="Set system clock prescaler configuration.">sysclk_set_prescalers()</a></li>
</ul>
<p>All other functions should be considered platform-specific. Enabling/disabling clocks to specific peripherals as well as determining the speed of these clocks should be done by calling functions provided by the driver for that peripheral.</p>
<h2><a class="anchor" id="sysclk_group_config">
Configuration Symbols</a></h2>
<p>The following configuration symbols may be used to specify the initial system clock configuration. If any of the symbols are not set, reasonable defaults will be provided.</p>
<ul>
<li><b>CONFIG_SYSCLK_SOURCE:</b> The initial system clock source.</li>
<li><b>CONFIG_SYSCLK_PSADIV:</b> The initial Prescaler A setting.</li>
<li><b>CONFIG_SYSCLK_PSBCDIV:</b> The initial Prescaler B setting.</li>
<li><b>CONFIG_USBCLK_SOURCE:</b> The initial USB clock source. </li>
</ul>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaf8bcf7e1ee2ebd2829ebc31be507c6da"></a><!-- doxytag: member="sysclk.h::CONFIG_SYSCLK_CPU_DIV" ref="gaf8bcf7e1ee2ebd2829ebc31be507c6da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SYSCLK_CPU_DIV&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00167">167</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00244">sysclk_get_hsb_hz()</a>, and <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00260">sysclk_get_pbb_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa952d8094a06be420e244e68286c2dbf"></a><!-- doxytag: member="sysclk.h::CONFIG_SYSCLK_PBA_DIV" ref="gaa952d8094a06be420e244e68286c2dbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SYSCLK_PBA_DIV&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configuration symbol for dividing the PBA clock frequency by <img class="formulaInl" alt="$2^{CONFIG\_SYSCLK\_PBA\_DIV}$" src="form_1.png"/>. </p>
<p>If this symbol is not defined, the PBA clock frequency is not divided.</p>
<p>This symbol may be defined in <a class="el" href="asf__adc__example__polled_2conf__clock_8h.html">conf_clock.h</a>. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00180">180</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00252">sysclk_get_pba_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb129d5fc20d494debd5c72ae5459f18"></a><!-- doxytag: member="sysclk.h::SYSCLK_AC" ref="gacb129d5fc20d494debd5c72ae5459f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_AC&nbsp;&nbsp;&nbsp;PR_AC_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Comparator. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00153">153</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c530814a371c788f9608e46b81feb93"></a><!-- doxytag: member="sysclk.h::SYSCLK_ADC" ref="ga4c530814a371c788f9608e46b81feb93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_ADC&nbsp;&nbsp;&nbsp;PR_ADC_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>A/D Converter. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00154">154</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c530814a371c788f9608e46b81feb93"></a><!-- doxytag: member="sysclk.h::SYSCLK_ADC" ref="ga4c530814a371c788f9608e46b81feb93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_ADC&nbsp;&nbsp;&nbsp;(AVR32_ADC_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>A/D Converter. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00107">107</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00244">adc_disable_clock()</a>, and <a class="el" href="adc_8c_source.html#l00209">adc_enable_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5277864953c6741dba18c3dc180dd1e"></a><!-- doxytag: member="sysclk.h::SYSCLK_AES" ref="gaf5277864953c6741dba18c3dc180dd1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_AES&nbsp;&nbsp;&nbsp;PR_AES_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AES Module. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00144">144</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a906a79658f393a0735f668f9ff2e5f"></a><!-- doxytag: member="sysclk.h::SYSCLK_DAC" ref="ga1a906a79658f393a0735f668f9ff2e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DAC&nbsp;&nbsp;&nbsp;PR_DAC_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>D/A Converter. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00155">155</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a906a79658f393a0735f668f9ff2e5f"></a><!-- doxytag: member="sysclk.h::SYSCLK_DAC" ref="ga1a906a79658f393a0735f668f9ff2e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DAC&nbsp;&nbsp;&nbsp;(AVR32_ABDAC_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>D/A Converter. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00129">129</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6300bff0b95a94a293c343359d29b29"></a><!-- doxytag: member="sysclk.h::SYSCLK_DMA" ref="gae6300bff0b95a94a293c343359d29b29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DMA&nbsp;&nbsp;&nbsp;PR_DMA_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DMA Controller. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00140">140</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30be147da40e89c8ea7fa6fd0ed30129"></a><!-- doxytag: member="sysclk.h::SYSCLK_EBI" ref="ga30be147da40e89c8ea7fa6fd0ed30129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_EBI&nbsp;&nbsp;&nbsp;PR_EBI_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ext Bus Interface. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00143">143</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30be147da40e89c8ea7fa6fd0ed30129"></a><!-- doxytag: member="sysclk.h::SYSCLK_EBI" ref="ga30be147da40e89c8ea7fa6fd0ed30129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_EBI&nbsp;&nbsp;&nbsp;(AVR32_EBI_CLK_HSB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External Bus Interface. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00093">93</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed9d475401acb4d84ff99e799085fcf8"></a><!-- doxytag: member="sysclk.h::SYSCLK_EVSYS" ref="gaed9d475401acb4d84ff99e799085fcf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_EVSYS&nbsp;&nbsp;&nbsp;PR_EVSYS_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event System. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00141">141</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4659bfb4205b768f6846cbfcc2ec7dd"></a><!-- doxytag: member="sysclk.h::SYSCLK_FLASHC_DATA" ref="gaa4659bfb4205b768f6846cbfcc2ec7dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_FLASHC_DATA&nbsp;&nbsp;&nbsp;(AVR32_FLASHC_CLK_HSB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash data interface. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00081">81</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47b081ba5de90a8ea89b8a844e82c14a"></a><!-- doxytag: member="sysclk.h::SYSCLK_FLASHC_REGS" ref="ga47b081ba5de90a8ea89b8a844e82c14a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_FLASHC_REGS&nbsp;&nbsp;&nbsp;(AVR32_FLASHC_CLK_PBB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash Controller registers. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00139">139</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafd65ced01805e6f5dfbd3b08e9aa02c"></a><!-- doxytag: member="sysclk.h::SYSCLK_GPIO" ref="gaafd65ced01805e6f5dfbd3b08e9aa02c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_GPIO&nbsp;&nbsp;&nbsp;(AVR32_GPIO_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>General-Purpose I/O. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00101">101</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60f56ce5bec478e5ea847e48f64ea3b3"></a><!-- doxytag: member="sysclk.h::SYSCLK_HIRES" ref="ga60f56ce5bec478e5ea847e48f64ea3b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_HIRES&nbsp;&nbsp;&nbsp;PR_HIRES_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Hi-Res Extension. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00165">165</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga766dce154a1fb38bb35e6e98cd51a9b1"></a><!-- doxytag: member="sysclk.h::SYSCLK_HMATRIX" ref="ga766dce154a1fb38bb35e6e98cd51a9b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_HMATRIX&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_PBB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>HSB Matrix configuration. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00135">135</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14d03e228f6f595a55e1a76040b8f169"></a><!-- doxytag: member="sysclk.h::SYSCLK_INTC" ref="ga14d03e228f6f595a55e1a76040b8f169" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_INTC&nbsp;&nbsp;&nbsp;(AVR32_INTC_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal interrupt controller. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00099">99</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1cabb797f328bb09c4135a1f58775f11"></a><!-- doxytag: member="sysclk.h::SYSCLK_MACB_DATA" ref="ga1cabb797f328bb09c4135a1f58775f11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_MACB_DATA&nbsp;&nbsp;&nbsp;(AVR32_MACB_CLK_HSB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MACB DMA interface. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00089">89</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccfcf1174ded8a0e61444d648c8f37c3"></a><!-- doxytag: member="sysclk.h::SYSCLK_MACB_REGS" ref="gaccfcf1174ded8a0e61444d648c8f37c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_MACB_REGS&nbsp;&nbsp;&nbsp;(AVR32_MACB_CLK_PBB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MACB Controller registers. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00141">141</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cbdb318d23dda372bf52dd9b4eb14f5"></a><!-- doxytag: member="sysclk.h::SYSCLK_OCD" ref="ga9cbdb318d23dda372bf52dd9b4eb14f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_OCD&nbsp;&nbsp;&nbsp;AVR32_OCD_CLK_CPU</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>On-Chip Debug system. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00074">74</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e400e99e4e4b8f66b3a6d4c7b70611e"></a><!-- doxytag: member="sysclk.h::SYSCLK_PBA_BRIDGE" ref="ga9e400e99e4e4b8f66b3a6d4c7b70611e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PBA_BRIDGE&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_HSB_PBA_BRIDGE % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>HSB&lt;-&gt;PBA bridge. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00083">83</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafe37377751bd916833b911fb54de660"></a><!-- doxytag: member="sysclk.h::SYSCLK_PBB_BRIDGE" ref="gaafe37377751bd916833b911fb54de660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PBB_BRIDGE&nbsp;&nbsp;&nbsp;(AVR32_HMATRIX_CLK_HSB_PBB_BRIDGE % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>HSB&lt;-&gt;PBB bridge. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00085">85</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31a0491a42ddf97870b3218d66921f55"></a><!-- doxytag: member="sysclk.h::SYSCLK_PDCA_HSB" ref="ga31a0491a42ddf97870b3218d66921f55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PDCA_HSB&nbsp;&nbsp;&nbsp;(AVR32_PDCA_CLK_HSB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PDCA memory interface. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00091">91</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac83d44e5be54c7b52b86deb4fc338516"></a><!-- doxytag: member="sysclk.h::SYSCLK_PDCA_PB" ref="gac83d44e5be54c7b52b86deb4fc338516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PDCA_PB&nbsp;&nbsp;&nbsp;(AVR32_PDCA_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PDCA periph bus interface. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00103">103</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f033dbcbfbd2fa9aadc748fb5c18165"></a><!-- doxytag: member="sysclk.h::SYSCLK_PM" ref="ga0f033dbcbfbd2fa9aadc748fb5c18165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PM&nbsp;&nbsp;&nbsp;(AVR32_PM_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PM/RTC/EIM configuration. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00105">105</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1605f1a9c61fd1d5172b9fa771d03e1"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_1" ref="gad1605f1a9c61fd1d5172b9fa771d03e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_1&nbsp;&nbsp;&nbsp;CLK_PSADIV_1_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Do not prescale. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00100">100</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gac310ecad318bfabac4e12e9d26fd9299"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_128" ref="gac310ecad318bfabac4e12e9d26fd9299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_128&nbsp;&nbsp;&nbsp;CLK_PSADIV_128_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 128. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00107">107</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e5c2c9e0f47f5ab828015dfc7fa67f3"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_16" ref="ga5e5c2c9e0f47f5ab828015dfc7fa67f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_16&nbsp;&nbsp;&nbsp;CLK_PSADIV_16_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 16. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00104">104</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga925a1e16ae43da42a686be8a2bc27061"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_2" ref="ga925a1e16ae43da42a686be8a2bc27061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_2&nbsp;&nbsp;&nbsp;CLK_PSADIV_2_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 2. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00101">101</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13928e63a38dac7deeff7462eb9704d6"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_256" ref="ga13928e63a38dac7deeff7462eb9704d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_256&nbsp;&nbsp;&nbsp;CLK_PSADIV_256_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 256. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00108">108</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae54816aed8d1357a29b81c139e816137"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_32" ref="gae54816aed8d1357a29b81c139e816137" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_32&nbsp;&nbsp;&nbsp;CLK_PSADIV_32_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 32. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00105">105</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga373868a29537f1e64d3b53dcd6f8ca7e"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_4" ref="ga373868a29537f1e64d3b53dcd6f8ca7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_4&nbsp;&nbsp;&nbsp;CLK_PSADIV_4_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 4. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00102">102</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1772eea4b1fda142fbf0d1edd7ca899c"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_512" ref="ga1772eea4b1fda142fbf0d1edd7ca899c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_512&nbsp;&nbsp;&nbsp;CLK_PSADIV_512_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 512. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00109">109</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2851cc86bc4c0ae1487794bed0eeafd3"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_64" ref="ga2851cc86bc4c0ae1487794bed0eeafd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_64&nbsp;&nbsp;&nbsp;CLK_PSADIV_64_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 64. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00106">106</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca6f6c0e9e295a77add8a146ea3e7dc8"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSADIV_8" ref="gaca6f6c0e9e295a77add8a146ea3e7dc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSADIV_8&nbsp;&nbsp;&nbsp;CLK_PSADIV_8_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper4 by 8. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00103">103</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaebcff7ccf9f9c8294c7859166e574a34"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSBCDIV_1_1" ref="gaebcff7ccf9f9c8294c7859166e574a34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSBCDIV_1_1&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_1_1_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Do not prescale. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00115">115</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00269">sysclk_get_per2_hz()</a>, and <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b696388bc190bd206159796fe0c8eeb"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSBCDIV_1_2" ref="ga7b696388bc190bd206159796fe0c8eeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSBCDIV_1_2&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_1_2_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper and CLKcpu by 2. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00117">117</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00269">sysclk_get_per2_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga35a93bb11c0b72203a45d88761207cff"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSBCDIV_2_2" ref="ga35a93bb11c0b72203a45d88761207cff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSBCDIV_2_2&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_2_2_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper2 by 2, CLKper and CLKcpu by 4. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00121">121</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00269">sysclk_get_per2_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="gab0810cd332a616817a9e7b78c2cf6dd1"></a><!-- doxytag: member="sysclk.h::SYSCLK_PSBCDIV_4_1" ref="gab0810cd332a616817a9e7b78c2cf6dd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PSBCDIV_4_1&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_4_1_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale CLKper2, CLKper and CLKcpu by 4. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00119">119</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00269">sysclk_get_per2_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="gaba7d5c176ee1112b9f590ac775615e36"></a><!-- doxytag: member="sysclk.h::SYSCLK_PWM" ref="gaba7d5c176ee1112b9f590ac775615e36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PWM&nbsp;&nbsp;&nbsp;(AVR32_PWM_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00123">123</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23965e6672f9e02ad222f104261acd1a"></a><!-- doxytag: member="sysclk.h::SYSCLK_RTC" ref="ga23965e6672f9e02ad222f104261acd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_RTC&nbsp;&nbsp;&nbsp;PR_RTC_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Real-Time Counter. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00142">142</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00174">rtc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga386f643ce38c1c6721d07c559a70f365"></a><!-- doxytag: member="sysclk.h::SYSCLK_SDRAMC_REGS" ref="ga386f643ce38c1c6721d07c559a70f365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SDRAMC_REGS&nbsp;&nbsp;&nbsp;(AVR32_SDRAMC_CLK_PBB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SDRAM Controller registers. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00145">145</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8425ce428af87e00693efc695ac3b73e"></a><!-- doxytag: member="sysclk.h::SYSCLK_SMC_REGS" ref="ga8425ce428af87e00693efc695ac3b73e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SMC_REGS&nbsp;&nbsp;&nbsp;(AVR32_SMC_CLK_PBB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Static Memory Controller registers. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00143">143</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4941f8bf9c260e3d982e281fd463fe26"></a><!-- doxytag: member="sysclk.h::SYSCLK_SPI" ref="ga4941f8bf9c260e3d982e281fd463fe26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SPI&nbsp;&nbsp;&nbsp;PR_SPI_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI controller. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00166">166</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77679d8f496ed32ec8c2476fc28ecf45"></a><!-- doxytag: member="sysclk.h::SYSCLK_SPI0" ref="ga77679d8f496ed32ec8c2476fc28ecf45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SPI0&nbsp;&nbsp;&nbsp;(AVR32_SPI0_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI Controller 0. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00109">109</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2981d1f5ff381253d3ca94c260bbba01"></a><!-- doxytag: member="sysclk.h::SYSCLK_SPI1" ref="ga2981d1f5ff381253d3ca94c260bbba01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SPI1&nbsp;&nbsp;&nbsp;(AVR32_SPI1_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI Controller 1. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00111">111</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40595c85aa33898ff3a6cfbd4f8ef7b9"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_OSC0" ref="ga40595c85aa33898ff3a6cfbd4f8ef7b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_OSC0&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use OSC0 as main clock. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00059">59</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4e485c90dca4752f087c0975a9e3498"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_PLL" ref="gae4e485c90dca4752f087c0975a9e3498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_PLL&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_PLL_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Phase-Locked Loop. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00095">95</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>, and <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gacce44c311c87522d71fe51bf4cd37f58"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_PLL0" ref="gacce44c311c87522d71fe51bf4cd37f58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_PLL0&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use PLL0 as main clock. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00060">60</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00380">sysclk_set_source()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa8edbb5a577a618143af56c1949c3df"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_RC2MHZ" ref="gaaa8edbb5a577a618143af56c1949c3df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_RC2MHZ&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC2M_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal 2 MHz RC oscillator. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00087">87</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>, and <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0775e9de5d25b08f9c02e292d4506d42"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_RC32KHZ" ref="ga0775e9de5d25b08f9c02e292d4506d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_RC32KHZ&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC32K_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal 32 KHz RC oscillator. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00091">91</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>, and <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gad7a4daac37122837b0a892f7d6e19742"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_RC32MHZ" ref="gad7a4daac37122837b0a892f7d6e19742" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_RC32MHZ&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC32M_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal 32 MHz RC oscillator. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00089">89</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>, and <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga95a749ec308ac07efb9521f2f56ad351"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_RCSYS" ref="ga95a749ec308ac07efb9521f2f56ad351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_RCSYS&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use slow clock as main clock. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00058">58</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f3a380af0ad95a5bcf337bb30fd8f96"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_XOSC" ref="ga5f3a380af0ad95a5bcf337bb30fd8f96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_XOSC&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_XOSC_gc</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External oscillator. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00093">93</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>, and <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f54f0b05037dcbe7b36f0b2dc693f55"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_ZEPHYR_CLOCK" ref="ga2f54f0b05037dcbe7b36f0b2dc693f55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_ZEPHYR_CLOCK&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use Zephyr hardcoded clock. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00061">61</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fa7c514d56582fd59d86b3c04a04daf"></a><!-- doxytag: member="sysclk.h::SYSCLK_SSC" ref="ga3fa7c514d56582fd59d86b3c04a04daf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SSC&nbsp;&nbsp;&nbsp;(AVR32_SSC_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Synchronous Serial Controller. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00125">125</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga619d74a2528721833b011475c6ea1b63"></a><!-- doxytag: member="sysclk.h::SYSCLK_SYSTIMER" ref="ga619d74a2528721833b011475c6ea1b63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SYSTIMER&nbsp;&nbsp;&nbsp;AVR32_CORE_CLK_CPU_COUNT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>COUNT/COMPARE registers. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00075">75</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a13e0d2fe229eb33024f3dd27703b67"></a><!-- doxytag: member="sysclk.h::SYSCLK_TC" ref="ga4a13e0d2fe229eb33024f3dd27703b67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_TC&nbsp;&nbsp;&nbsp;(AVR32_TC_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer/Counter. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00127">127</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe7aa477c7c5b3887df1d762a750b04a"></a><!-- doxytag: member="sysclk.h::SYSCLK_TC0" ref="gabe7aa477c7c5b3887df1d762a750b04a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_TC0&nbsp;&nbsp;&nbsp;PR_TC0_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer/Counter 0. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00163">163</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03be785696a3e76b1b3c6ea6104ac630"></a><!-- doxytag: member="sysclk.h::SYSCLK_TC1" ref="ga03be785696a3e76b1b3c6ea6104ac630" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_TC1&nbsp;&nbsp;&nbsp;PR_TC1_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer/Counter 1. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00164">164</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6761c065555d454a6e104909f151289"></a><!-- doxytag: member="sysclk.h::SYSCLK_TWI" ref="gae6761c065555d454a6e104909f151289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_TWI&nbsp;&nbsp;&nbsp;PR_TWI_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI controller. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00169">169</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6761c065555d454a6e104909f151289"></a><!-- doxytag: member="sysclk.h::SYSCLK_TWI" ref="gae6761c065555d454a6e104909f151289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_TWI&nbsp;&nbsp;&nbsp;(AVR32_TWI_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI Controller. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00113">113</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeeea970aa1d68f0726f6ac7b19882491"></a><!-- doxytag: member="sysclk.h::SYSCLK_USART0" ref="gaeeea970aa1d68f0726f6ac7b19882491" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USART0&nbsp;&nbsp;&nbsp;PR_USART0_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 0. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00167">167</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeeea970aa1d68f0726f6ac7b19882491"></a><!-- doxytag: member="sysclk.h::SYSCLK_USART0" ref="gaeeea970aa1d68f0726f6ac7b19882491" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USART0&nbsp;&nbsp;&nbsp;(AVR32_USART0_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 0. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00115">115</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1acb0cc02d975a6d9d4e92e56a2438a0"></a><!-- doxytag: member="sysclk.h::SYSCLK_USART1" ref="ga1acb0cc02d975a6d9d4e92e56a2438a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USART1&nbsp;&nbsp;&nbsp;PR_USART1_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 1. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00168">168</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1acb0cc02d975a6d9d4e92e56a2438a0"></a><!-- doxytag: member="sysclk.h::SYSCLK_USART1" ref="ga1acb0cc02d975a6d9d4e92e56a2438a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USART1&nbsp;&nbsp;&nbsp;(AVR32_USART1_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 1. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00117">117</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2bb545878e7dc4040c1b1e9bab34cdd"></a><!-- doxytag: member="sysclk.h::SYSCLK_USART2" ref="gae2bb545878e7dc4040c1b1e9bab34cdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USART2&nbsp;&nbsp;&nbsp;(AVR32_USART2_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 2. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00119">119</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga749a1c474f6bcdfb0c71e76d88371572"></a><!-- doxytag: member="sysclk.h::SYSCLK_USART3" ref="ga749a1c474f6bcdfb0c71e76d88371572" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USART3&nbsp;&nbsp;&nbsp;(AVR32_USART3_CLK_PBA % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 3. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00121">121</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0acdf4ca4b306373eb79b5fbc7409be7"></a><!-- doxytag: member="sysclk.h::SYSCLK_USB" ref="ga0acdf4ca4b306373eb79b5fbc7409be7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USB&nbsp;&nbsp;&nbsp;PR_USB_bm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USB Module. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00145">145</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8853a36d0721737ccf4f7dfa2287c729"></a><!-- doxytag: member="sysclk.h::SYSCLK_USBC_DATA" ref="ga8853a36d0721737ccf4f7dfa2287c729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USBC_DATA&nbsp;&nbsp;&nbsp;(AVR32_USBC_CLK_HSB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USB DMA and FIFO interface. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00087">87</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f50b29ea7a96a6595b6256118ec6a34"></a><!-- doxytag: member="sysclk.h::SYSCLK_USBC_REGS" ref="ga1f50b29ea7a96a6595b6256118ec6a34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USBC_REGS&nbsp;&nbsp;&nbsp;(AVR32_USBC_CLK_PBB % 32)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USBC registers. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00137">137</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ba06598e685f870cb3f410f27d75703"></a><!-- doxytag: member="sysclk.h::USBCLK_SRC_OSC0" ref="ga2ba06598e685f870cb3f410f27d75703" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCLK_SRC_OSC0&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use OSC0. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00066">66</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga969e47c6c1f1d38fd2afaf96f6187296"></a><!-- doxytag: member="sysclk.h::USBCLK_SRC_PLL0" ref="ga969e47c6c1f1d38fd2afaf96f6187296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCLK_SRC_PLL0&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use PLL0. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00067">67</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae76666294ec5d1ca2bcfa28061cfae3f"></a><!-- doxytag: member="sysclk.h::USBCLK_SRC_PLL1" ref="gae76666294ec5d1ca2bcfa28061cfae3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCLK_SRC_PLL1&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use PLL1. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00068">68</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ga8e29b46d7670875f4c509efd7a8d5f1a"></a><!-- doxytag: member="sysclk.h::sysclk_port_id" ref="ga8e29b46d7670875f4c509efd7a8d5f1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga8e29b46d7670875f4c509efd7a8d5f1aa787f868cf57fe4e70ddcf6acd29966bf"></a><!-- doxytag: member="SYSCLK_PORT_GEN" ref="gga8e29b46d7670875f4c509efd7a8d5f1aa787f868cf57fe4e70ddcf6acd29966bf" args="" -->SYSCLK_PORT_GEN</em>&nbsp;</td><td>
<p>Devices not associated with a specific port. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8e29b46d7670875f4c509efd7a8d5f1aa744d171e8cf8b80e39530a1cbf1ad1fc"></a><!-- doxytag: member="SYSCLK_PORT_A" ref="gga8e29b46d7670875f4c509efd7a8d5f1aa744d171e8cf8b80e39530a1cbf1ad1fc" args="" -->SYSCLK_PORT_A</em>&nbsp;</td><td>
<p>Devices on PORTA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8e29b46d7670875f4c509efd7a8d5f1aaee61629f64b5bda1067fa608309d8c97"></a><!-- doxytag: member="SYSCLK_PORT_B" ref="gga8e29b46d7670875f4c509efd7a8d5f1aaee61629f64b5bda1067fa608309d8c97" args="" -->SYSCLK_PORT_B</em>&nbsp;</td><td>
<p>Devices on PORTB. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8e29b46d7670875f4c509efd7a8d5f1aadc3231d4c5c8161f3c6c3cb8d8a87bff"></a><!-- doxytag: member="SYSCLK_PORT_C" ref="gga8e29b46d7670875f4c509efd7a8d5f1aadc3231d4c5c8161f3c6c3cb8d8a87bff" args="" -->SYSCLK_PORT_C</em>&nbsp;</td><td>
<p>Devices on PORTC. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8e29b46d7670875f4c509efd7a8d5f1aa953a41943eb2d157ee9edcfcd431ce46"></a><!-- doxytag: member="SYSCLK_PORT_D" ref="gga8e29b46d7670875f4c509efd7a8d5f1aa953a41943eb2d157ee9edcfcd431ce46" args="" -->SYSCLK_PORT_D</em>&nbsp;</td><td>
<p>Devices on PORTD. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8e29b46d7670875f4c509efd7a8d5f1aae6b44c82892e0c04436ce802e41b9687"></a><!-- doxytag: member="SYSCLK_PORT_E" ref="gga8e29b46d7670875f4c509efd7a8d5f1aae6b44c82892e0c04436ce802e41b9687" args="" -->SYSCLK_PORT_E</em>&nbsp;</td><td>
<p>Devices on PORTE. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8e29b46d7670875f4c509efd7a8d5f1aa40d0f8eb5de4c1e25eb5a18e65d713a4"></a><!-- doxytag: member="SYSCLK_PORT_F" ref="gga8e29b46d7670875f4c509efd7a8d5f1aa40d0f8eb5de4c1e25eb5a18e65d713a4" args="" -->SYSCLK_PORT_F</em>&nbsp;</td><td>
<p>Devices on PORTF. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00125">125</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00125"></a>00125                     {
<a name="l00126"></a>00126         <a class="code" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa787f868cf57fe4e70ddcf6acd29966bf" title="Devices not associated with a specific port.">SYSCLK_PORT_GEN</a>,   
<a name="l00127"></a>00127         <a class="code" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa744d171e8cf8b80e39530a1cbf1ad1fc" title="Devices on PORTA.">SYSCLK_PORT_A</a>,     
<a name="l00128"></a>00128         <a class="code" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aaee61629f64b5bda1067fa608309d8c97" title="Devices on PORTB.">SYSCLK_PORT_B</a>,     
<a name="l00129"></a>00129         <a class="code" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aadc3231d4c5c8161f3c6c3cb8d8a87bff" title="Devices on PORTC.">SYSCLK_PORT_C</a>,     
<a name="l00130"></a>00130         <a class="code" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa953a41943eb2d157ee9edcfcd431ce46" title="Devices on PORTD.">SYSCLK_PORT_D</a>,     
<a name="l00131"></a>00131         <a class="code" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aae6b44c82892e0c04436ce802e41b9687" title="Devices on PORTE.">SYSCLK_PORT_E</a>,     
<a name="l00132"></a>00132         <a class="code" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa40d0f8eb5de4c1e25eb5a18e65d713a4" title="Devices on PORTF.">SYSCLK_PORT_F</a>,     
<a name="l00133"></a>00133 };
</pre></div></p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga14e1303343ab2dcfe3dabc24ed59ce17"></a><!-- doxytag: member="sysclk.h::sysclk_disable_cpu_module" ref="ga14e1303343ab2dcfe3dabc24ed59ce17" args="(unsigned int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_disable_cpu_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable a module clock derived from the CPU clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index of the module clock in the CPUMASK register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00288">288</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00089">sysclk_priv_disable_module()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00289"></a>00289 {
<a name="l00290"></a>00290         <a class="code" href="group__sysclk__internals__group.html#ga9d3035baba081035de71adb2dd059ce7" title="Disable a maskable module clock.">sysclk_priv_disable_module</a>(AVR32_PM_CLK_GRP_CPU, index);
<a name="l00291"></a>00291 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga14e1303343ab2dcfe3dabc24ed59ce17_cgraph.png" border="0" usemap="#group__sysclk__group_ga14e1303343ab2dcfe3dabc24ed59ce17_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gab591880b7d9d723372d31f678f1a6816"></a><!-- doxytag: member="sysclk.h::sysclk_disable_hsb_module" ref="gab591880b7d9d723372d31f678f1a6816" args="(unsigned int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_disable_hsb_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable a module clock derived from the HSB clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index of the module clock in the HSBMASK register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00306">306</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00089">sysclk_priv_disable_module()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00307"></a>00307 {
<a name="l00308"></a>00308         <a class="code" href="group__sysclk__internals__group.html#ga9d3035baba081035de71adb2dd059ce7" title="Disable a maskable module clock.">sysclk_priv_disable_module</a>(AVR32_PM_CLK_GRP_HSB, index);
<a name="l00309"></a>00309 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gab591880b7d9d723372d31f678f1a6816_cgraph.png" border="0" usemap="#group__sysclk__group_gab591880b7d9d723372d31f678f1a6816_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaa2610ab0fbb9f2d68c7415c7c15b7008"></a><!-- doxytag: member="sysclk.h::sysclk_disable_module" ref="gaa2610ab0fbb9f2d68c7415c7c15b7008" args="(enum sysclk_port_id port, uint8_t id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_disable_module </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a>&nbsp;</td>
          <td class="paramname"> <em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable the clock to peripheral <em>id</em> on port <em>port</em>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>port</em>&nbsp;</td><td>ID of the port to which the module is connected (one of the <code>SYSCLK_PORT_*</code> definitions). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>The ID (bitmask) of the peripheral module to be disabled. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="xmega_2sysclk_8c_source.html#l00166">166</a> of file <a class="el" href="xmega_2sysclk_8c_source.html">sysclk.c</a>.</p>

<p>References <a class="el" href="interrupt__avr8_8h_source.html#l00098">cpu_irq_restore()</a>, and <a class="el" href="interrupt__avr8_8h_source.html#l00091">cpu_irq_save()</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00244">adc_disable_clock()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00167"></a>00167 {
<a name="l00168"></a>00168         <a class="code" href="group__interrupt__group.html#ga9aa1f52defc97531b6343233abeea613" title="Type used for holding state of interrupt flag.">irqflags_t</a> flags = <a class="code" href="group__interrupt__group.html#ga5992cb015c55a0f4ed563e66a8793771" title="Get and clear the global interrupt flags.">cpu_irq_save</a>();
<a name="l00169"></a>00169 
<a name="l00170"></a>00170         *((uint8_t *)&amp;PR.PRGEN + port) |= id;
<a name="l00171"></a>00171 
<a name="l00172"></a>00172         <a class="code" href="group__interrupt__group.html#ga428178bc346431936fddf52ad1ebd6fa" title="Restore global interrupt flags.">cpu_irq_restore</a>(flags);
<a name="l00173"></a>00173 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gaa2610ab0fbb9f2d68c7415c7c15b7008_cgraph.png" border="0" usemap="#group__sysclk__group_gaa2610ab0fbb9f2d68c7415c7c15b7008_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga4489fc2af8fa1a84a76effd322a649e5"></a><!-- doxytag: member="sysclk.h::sysclk_disable_pba_module" ref="ga4489fc2af8fa1a84a76effd322a649e5" args="(unsigned int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_disable_pba_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable a module clock derived from the PBA clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index of the module clock in the PBAMASK register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00324">324</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00089">sysclk_priv_disable_module()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00325"></a>00325 {
<a name="l00326"></a>00326         <a class="code" href="group__sysclk__internals__group.html#ga9d3035baba081035de71adb2dd059ce7" title="Disable a maskable module clock.">sysclk_priv_disable_module</a>(AVR32_PM_CLK_GRP_PBA, index);
<a name="l00327"></a>00327 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga4489fc2af8fa1a84a76effd322a649e5_cgraph.png" border="0" usemap="#group__sysclk__group_ga4489fc2af8fa1a84a76effd322a649e5_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaef08de0f0f2e1dfe2c3baafc3b7c4748"></a><!-- doxytag: member="sysclk.h::sysclk_disable_pbb_module" ref="gaef08de0f0f2e1dfe2c3baafc3b7c4748" args="(unsigned int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_disable_pbb_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable a module clock derived from the PBB clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index of the module clock in the PBBMASK register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00098">98</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html">sysclk.c</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00099"></a>00099 {
<a name="l00100"></a>00100 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="gad110a0837c9e910d788b9b73fd3d92dd"></a><!-- doxytag: member="sysclk.h::sysclk_disable_usb" ref="gad110a0837c9e910d788b9b73fd3d92dd" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_disable_usb </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disables the USB generick clock. </p>

</div>
</div>
<a class="anchor" id="ga3e2fa7f5ae2749d1867213ecede4410e"></a><!-- doxytag: member="sysclk.h::sysclk_enable_cpu_module" ref="ga3e2fa7f5ae2749d1867213ecede4410e" args="(unsigned int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_enable_cpu_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable a module clock derived from the CPU clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index of the module clock in the CPUMASK register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00279">279</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00076">sysclk_priv_enable_module()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00280"></a>00280 {
<a name="l00281"></a>00281         <a class="code" href="group__sysclk__internals__group.html#ga74da4af4f93582fe3dd33dd75596cdf4" title="Enable a maskable module clock.">sysclk_priv_enable_module</a>(AVR32_PM_CLK_GRP_CPU, index);
<a name="l00282"></a>00282 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga3e2fa7f5ae2749d1867213ecede4410e_cgraph.png" border="0" usemap="#group__sysclk__group_ga3e2fa7f5ae2749d1867213ecede4410e_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaedd0b74b0093c3683c2641bf62c2f9ef"></a><!-- doxytag: member="sysclk.h::sysclk_enable_hsb_module" ref="gaedd0b74b0093c3683c2641bf62c2f9ef" args="(unsigned int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_enable_hsb_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable a module clock derived from the HSB clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index of the module clock in the HSBMASK register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00297">297</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00076">sysclk_priv_enable_module()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00298"></a>00298 {
<a name="l00299"></a>00299         <a class="code" href="group__sysclk__internals__group.html#ga74da4af4f93582fe3dd33dd75596cdf4" title="Enable a maskable module clock.">sysclk_priv_enable_module</a>(AVR32_PM_CLK_GRP_HSB, index);
<a name="l00300"></a>00300 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gaedd0b74b0093c3683c2641bf62c2f9ef_cgraph.png" border="0" usemap="#group__sysclk__group_gaedd0b74b0093c3683c2641bf62c2f9ef_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac31edbbb1296f1eb737401b7b2b4e352"></a><!-- doxytag: member="sysclk.h::sysclk_enable_module" ref="gac31edbbb1296f1eb737401b7b2b4e352" args="(enum sysclk_port_id port, uint8_t id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_enable_module </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a>&nbsp;</td>
          <td class="paramname"> <em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable the clock to peripheral <em>id</em> on port <em>port</em>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>port</em>&nbsp;</td><td>ID of the port to which the module is connected (one of the <code>SYSCLK_PORT_*</code> definitions). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>The ID (bitmask) of the peripheral module to be enabled. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="xmega_2sysclk_8c_source.html#l00157">157</a> of file <a class="el" href="xmega_2sysclk_8c_source.html">sysclk.c</a>.</p>

<p>References <a class="el" href="interrupt__avr8_8h_source.html#l00098">cpu_irq_restore()</a>, and <a class="el" href="interrupt__avr8_8h_source.html#l00091">cpu_irq_save()</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00209">adc_enable_clock()</a>, and <a class="el" href="rtc_8c_source.html#l00174">rtc_init()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00158"></a>00158 {
<a name="l00159"></a>00159         <a class="code" href="group__interrupt__group.html#ga9aa1f52defc97531b6343233abeea613" title="Type used for holding state of interrupt flag.">irqflags_t</a> flags = <a class="code" href="group__interrupt__group.html#ga5992cb015c55a0f4ed563e66a8793771" title="Get and clear the global interrupt flags.">cpu_irq_save</a>();
<a name="l00160"></a>00160 
<a name="l00161"></a>00161         *((uint8_t *)&amp;PR.PRGEN + port) &amp;= ~id;
<a name="l00162"></a>00162 
<a name="l00163"></a>00163         <a class="code" href="group__interrupt__group.html#ga428178bc346431936fddf52ad1ebd6fa" title="Restore global interrupt flags.">cpu_irq_restore</a>(flags);
<a name="l00164"></a>00164 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gac31edbbb1296f1eb737401b7b2b4e352_cgraph.png" border="0" usemap="#group__sysclk__group_gac31edbbb1296f1eb737401b7b2b4e352_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae6ff0950cb8464fc9a309cd7f785d2ad"></a><!-- doxytag: member="sysclk.h::sysclk_enable_pba_module" ref="gae6ff0950cb8464fc9a309cd7f785d2ad" args="(unsigned int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_enable_pba_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable a module clock derived from the PBA clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index of the module clock in the PBAMASK register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00315">315</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00076">sysclk_priv_enable_module()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00316"></a>00316 {
<a name="l00317"></a>00317         <a class="code" href="group__sysclk__internals__group.html#ga74da4af4f93582fe3dd33dd75596cdf4" title="Enable a maskable module clock.">sysclk_priv_enable_module</a>(AVR32_PM_CLK_GRP_PBA, index);
<a name="l00318"></a>00318 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gae6ff0950cb8464fc9a309cd7f785d2ad_cgraph.png" border="0" usemap="#group__sysclk__group_gae6ff0950cb8464fc9a309cd7f785d2ad_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gabed7995398754f6e2b72b59fbedee1ae"></a><!-- doxytag: member="sysclk.h::sysclk_enable_pbb_module" ref="gabed7995398754f6e2b72b59fbedee1ae" args="(unsigned int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_enable_pbb_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable a module clock derived from the CPU clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index of the module clock in the CPUMASK register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8372ffe2210c0caee63237271fdec131"></a><!-- doxytag: member="sysclk.h::sysclk_enable_usb" ref="ga8372ffe2210c0caee63237271fdec131" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_enable_usb </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enables the USB generick clock This one must be at 48MHz. </p>

</div>
</div>
<a class="anchor" id="gae91bb547221cdd42b104342e8f776a28"></a><!-- doxytag: member="sysclk.h::sysclk_get_cpu_hz" ref="gae91bb547221cdd42b104342e8f776a28" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_cpu_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of the CPU clock. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo:</a></b></dt><dd>This function assumes that the CPU always runs at the system clock frequency. We want to support at least two more scenarios: Fixed CPU/bus clock dividers (config symbols) and dynamic CPU/bus clock dividers (which may change at run time). Ditto for all the bus clocks. </dd></dl>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00304">304</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="xmega_2sysclk_8h_source.html#l00293">sysclk_get_per_hz()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00305"></a>00305 {
<a name="l00306"></a>00306         <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#gae1a556fa8d3fb23bf1a6359c38c7c24f" title="Return the current rate in Hz of clk_PER.">sysclk_get_per_hz</a>();
<a name="l00307"></a>00307 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gae91bb547221cdd42b104342e8f776a28_cgraph.png" border="0" usemap="#group__sysclk__group_gae91bb547221cdd42b104342e8f776a28_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gace8fae44c12d25f67979ca82ca738aa8"></a><!-- doxytag: member="sysclk.h::sysclk_get_hsb_hz" ref="gace8fae44c12d25f67979ca82ca738aa8" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_hsb_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of the High-Speed Bus clock. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00244">244</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00167">CONFIG_SYSCLK_CPU_DIV</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00245"></a>00245 {
<a name="l00246"></a>00246         <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz</a>() &gt;&gt; <a class="code" href="group__sysclk__group.html#gaf8bcf7e1ee2ebd2829ebc31be507c6da">CONFIG_SYSCLK_CPU_DIV</a>;
<a name="l00247"></a>00247 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gace8fae44c12d25f67979ca82ca738aa8_cgraph.png" border="0" usemap="#group__sysclk__group_gace8fae44c12d25f67979ca82ca738aa8_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga4f078b193ed39eda16071c514569b8cb"></a><!-- doxytag: member="sysclk.h::sysclk_get_main_hz" ref="ga4f078b193ed39eda16071c514569b8cb" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_main_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of the main system clock. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000002">Todo:</a></b></dt><dd>This function assumes that the main clock source never changes once it's been set up, and that PLL0 always runs at the compile-time configured default rate. While this is probably the most common configuration, which we want to support as a special case for performance reasons, we will at some point need to support more dynamic setups as well. </dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000004">Todo:</a></b></dt><dd>This function assumes that the main clock source never changes once it's been set up, and that PLL0 always runs at the compile-time configured default rate. While this is probably the most common configuration, which we want to support as a special case for performance reasons, we will at some point need to support more dynamic setups as well. </dd></dl>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00216">216</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="stk600__rc044x_8h_source.html#l00108">BOARD_XOSC_HZ</a>, <a class="el" href="validation_2zephyr__tripoli_2pll_8h_source.html#l00093">pll_get_default_rate</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00095">SYSCLK_SRC_PLL</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00087">SYSCLK_SRC_RC2MHZ</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00091">SYSCLK_SRC_RC32KHZ</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00089">SYSCLK_SRC_RC32MHZ</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00093">SYSCLK_SRC_XOSC</a>.</p>

<p>Referenced by <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00244">sysclk_get_hsb_hz()</a>, <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00252">sysclk_get_pba_hz()</a>, <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00260">sysclk_get_pbb_hz()</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00253">sysclk_get_per4_hz()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00217"></a>00217 {
<a name="l00218"></a>00218         <span class="keywordflow">switch</span> (CONFIG_SYSCLK_SOURCE) {
<a name="l00219"></a>00219         <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#gaaa8edbb5a577a618143af56c1949c3df" title="Internal 2 MHz RC oscillator.">SYSCLK_SRC_RC2MHZ</a>:
<a name="l00220"></a>00220                 <span class="keywordflow">return</span> 2000000UL;
<a name="l00221"></a>00221 
<a name="l00222"></a>00222         <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#gad7a4daac37122837b0a892f7d6e19742" title="Internal 32 MHz RC oscillator.">SYSCLK_SRC_RC32MHZ</a>:
<a name="l00223"></a>00223 <span class="preprocessor">#ifdef CONFIG_OSC_RC32_CAL</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>                <span class="keywordflow">return</span> CONFIG_OSC_RC32_CAL;
<a name="l00225"></a>00225 <span class="preprocessor">#else</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>                <span class="keywordflow">return</span> 32000000UL;
<a name="l00227"></a>00227 <span class="preprocessor">#endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229         <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#ga0775e9de5d25b08f9c02e292d4506d42" title="Internal 32 KHz RC oscillator.">SYSCLK_SRC_RC32KHZ</a>:
<a name="l00230"></a>00230                 <span class="keywordflow">return</span> 32768UL;
<a name="l00231"></a>00231 
<a name="l00232"></a>00232 <span class="preprocessor">#ifdef BOARD_XOSC_HZ</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>        <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#ga5f3a380af0ad95a5bcf337bb30fd8f96" title="External oscillator.">SYSCLK_SRC_XOSC</a>:
<a name="l00234"></a>00234                 <span class="keywordflow">return</span> <a class="code" href="stk600__rc044x_8h.html#ac007227112f96d6d8187f68fb71930e0">BOARD_XOSC_HZ</a>;
<a name="l00235"></a>00235 <span class="preprocessor">#endif</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span>
<a name="l00237"></a>00237 <span class="preprocessor">#ifdef CONFIG_PLL0_SOURCE</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>        <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#gae4e485c90dca4752f087c0975a9e3498" title="Phase-Locked Loop.">SYSCLK_SRC_PLL</a>:
<a name="l00239"></a>00239                 <span class="keywordflow">return</span> <a class="code" href="group__pll__group.html#ga16c8db5e3f1a2c759a88371120579c4d">pll_get_default_rate</a>(0);
<a name="l00240"></a>00240 <span class="preprocessor">#endif</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span>
<a name="l00242"></a>00242         <span class="keywordflow">default</span>:
<a name="l00243"></a>00243                 <span class="comment">//unhandled_case(CONFIG_SYSCLK_SOURCE);</span>
<a name="l00244"></a>00244                 <span class="keywordflow">return</span> 0;
<a name="l00245"></a>00245         }
<a name="l00246"></a>00246 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="gadd3b5a1741cfbcc2d6a9761565637446"></a><!-- doxytag: member="sysclk.h::sysclk_get_pba_hz" ref="gadd3b5a1741cfbcc2d6a9761565637446" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_pba_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of the Peripheral Bus A clock. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00252">252</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00180">CONFIG_SYSCLK_PBA_DIV</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00253"></a>00253 {
<a name="l00254"></a>00254         <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz</a>() &gt;&gt; <a class="code" href="group__sysclk__group.html#gaa952d8094a06be420e244e68286c2dbf" title="Configuration symbol for dividing the PBA clock frequency by .">CONFIG_SYSCLK_PBA_DIV</a>;
<a name="l00255"></a>00255 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gadd3b5a1741cfbcc2d6a9761565637446_cgraph.png" border="0" usemap="#group__sysclk__group_gadd3b5a1741cfbcc2d6a9761565637446_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga5108ff98306593990c9f542ff813c1a3"></a><!-- doxytag: member="sysclk.h::sysclk_get_pbb_hz" ref="ga5108ff98306593990c9f542ff813c1a3" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_pbb_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of the Peripheral Bus B clock. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00260">260</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00167">CONFIG_SYSCLK_CPU_DIV</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00261"></a>00261 {
<a name="l00262"></a>00262         <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz</a>() &gt;&gt; <a class="code" href="group__sysclk__group.html#gaf8bcf7e1ee2ebd2829ebc31be507c6da">CONFIG_SYSCLK_CPU_DIV</a>;
<a name="l00263"></a>00263 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga5108ff98306593990c9f542ff813c1a3_cgraph.png" border="0" usemap="#group__sysclk__group_ga5108ff98306593990c9f542ff813c1a3_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae967404bbe240b2091922e4cc959c841"></a><!-- doxytag: member="sysclk.h::sysclk_get_per2_hz" ref="gae967404bbe240b2091922e4cc959c841" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_per2_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of clk_PER2. </p>
<p>This clock can run up to two times faster than the CPU clock. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00269">269</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="xmega_2sysclk_8h_source.html#l00065">CONFIG_SYSCLK_PSBCDIV</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00253">sysclk_get_per4_hz()</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00115">SYSCLK_PSBCDIV_1_1</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00117">SYSCLK_PSBCDIV_1_2</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00121">SYSCLK_PSBCDIV_2_2</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00119">SYSCLK_PSBCDIV_4_1</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00293">sysclk_get_per_hz()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00270"></a>00270 {
<a name="l00271"></a>00271         <span class="keywordflow">switch</span> (<a class="code" href="xmega_2sysclk_8h.html#a6b438fe6703eb97e90a0feda21decde2">CONFIG_SYSCLK_PSBCDIV</a>) {
<a name="l00272"></a>00272         <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#gaebcff7ccf9f9c8294c7859166e574a34" title="Do not prescale.">SYSCLK_PSBCDIV_1_1</a>: <span class="comment">/* Fall through */</span>
<a name="l00273"></a>00273         <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#ga7b696388bc190bd206159796fe0c8eeb" title="Prescale CLKper and CLKcpu by 2.">SYSCLK_PSBCDIV_1_2</a>:
<a name="l00274"></a>00274                 <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f" title="Return the current rate in Hz of clk_PER4.">sysclk_get_per4_hz</a>();
<a name="l00275"></a>00275 
<a name="l00276"></a>00276         <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#gab0810cd332a616817a9e7b78c2cf6dd1" title="Prescale CLKper2, CLKper and CLKcpu by 4.">SYSCLK_PSBCDIV_4_1</a>:
<a name="l00277"></a>00277                 <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f" title="Return the current rate in Hz of clk_PER4.">sysclk_get_per4_hz</a>() / 4;
<a name="l00278"></a>00278 
<a name="l00279"></a>00279         <span class="keywordflow">case</span> <a class="code" href="group__sysclk__group.html#ga35a93bb11c0b72203a45d88761207cff" title="Prescale CLKper2 by 2, CLKper and CLKcpu by 4.">SYSCLK_PSBCDIV_2_2</a>:
<a name="l00280"></a>00280                 <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f" title="Return the current rate in Hz of clk_PER4.">sysclk_get_per4_hz</a>() / 2;
<a name="l00281"></a>00281 
<a name="l00282"></a>00282         <span class="keywordflow">default</span>:
<a name="l00283"></a>00283                 <span class="comment">//unhandled_case(CONFIG_SYSCLK_PSBCDIV);</span>
<a name="l00284"></a>00284                 <span class="keywordflow">return</span> 0;
<a name="l00285"></a>00285         }
<a name="l00286"></a>00286 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gae967404bbe240b2091922e4cc959c841_cgraph.png" border="0" usemap="#group__sysclk__group_gae967404bbe240b2091922e4cc959c841_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac4cdbacb40ce2c3a9ddfb9ee2078720f"></a><!-- doxytag: member="sysclk.h::sysclk_get_per4_hz" ref="gac4cdbacb40ce2c3a9ddfb9ee2078720f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_per4_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of clk_PER4. </p>
<p>This clock can run up to four times faster than the CPU clock. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00253">253</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="xmega_2sysclk_8h_source.html#l00061">CONFIG_SYSCLK_PSADIV</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00216">sysclk_get_main_hz()</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00269">sysclk_get_per2_hz()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00254"></a>00254 {
<a name="l00255"></a>00255         uint8_t shift = 0;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257         <span class="keywordflow">if</span> (<a class="code" href="xmega_2sysclk_8h.html#aa98e9389a735f1d5ad6bbe0067f19a1f">CONFIG_SYSCLK_PSADIV</a> &amp; (1U &lt;&lt; CLK_PSADIV_gp)) {
<a name="l00258"></a>00258                 shift = (<a class="code" href="xmega_2sysclk_8h.html#aa98e9389a735f1d5ad6bbe0067f19a1f">CONFIG_SYSCLK_PSADIV</a> &gt;&gt; (1 + CLK_PSADIV_gp)) + 1;
<a name="l00259"></a>00259         }
<a name="l00260"></a>00260 
<a name="l00261"></a>00261         <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz</a>() &gt;&gt; shift;
<a name="l00262"></a>00262 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gac4cdbacb40ce2c3a9ddfb9ee2078720f_cgraph.png" border="0" usemap="#group__sysclk__group_gac4cdbacb40ce2c3a9ddfb9ee2078720f_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae1a556fa8d3fb23bf1a6359c38c7c24f"></a><!-- doxytag: member="sysclk.h::sysclk_get_per_hz" ref="gae1a556fa8d3fb23bf1a6359c38c7c24f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_per_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of clk_PER. </p>
<p>This clock always runs at the same rate as the CPU clock. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00293">293</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="xmega_2sysclk_8h_source.html#l00065">CONFIG_SYSCLK_PSBCDIV</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00269">sysclk_get_per2_hz()</a>.</p>

<p>Referenced by <a class="el" href="adc_8h_source.html#l00523">adc_set_clock_rate()</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00304">sysclk_get_cpu_hz()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00294"></a>00294 {
<a name="l00295"></a>00295         <span class="keywordflow">if</span> (<a class="code" href="xmega_2sysclk_8h.html#a6b438fe6703eb97e90a0feda21decde2">CONFIG_SYSCLK_PSBCDIV</a> &amp; (1U &lt;&lt; CLK_PSBCDIV_gp))
<a name="l00296"></a>00296                 <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#gae967404bbe240b2091922e4cc959c841" title="Return the current rate in Hz of clk_PER2.">sysclk_get_per2_hz</a>() / 2;
<a name="l00297"></a>00297         <span class="keywordflow">else</span>
<a name="l00298"></a>00298                 <span class="keywordflow">return</span> <a class="code" href="group__sysclk__group.html#gae967404bbe240b2091922e4cc959c841" title="Return the current rate in Hz of clk_PER2.">sysclk_get_per2_hz</a>();
<a name="l00299"></a>00299 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_gae1a556fa8d3fb23bf1a6359c38c7c24f_cgraph.png" border="0" usemap="#group__sysclk__group_gae1a556fa8d3fb23bf1a6359c38c7c24f_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga242399e48a97739c88b4d0c00f6101de"></a><!-- doxytag: member="sysclk.h::sysclk_init" ref="ga242399e48a97739c88b4d0c00f6101de" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_init </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the synchronous clock system. </p>
<p>This function will initialize the system clock and its source. This includes:</p>
<ul>
<li>Mask all synchronous clocks except for any clocks which are essential for normal operation (for example internal memory clocks).</li>
<li>Set up the system clock prescalers as specified by the application's configuration file.</li>
<li>Enable the clock source specified by the application's configuration file (oscillator or PLL) and wait for it to become stable.</li>
<li>Set the main system clock source to the clock specified by the application's configuration file.</li>
</ul>
<p>Since all non-essential peripheral clocks are initially disabled, it is the responsibility of the peripheral driver to re-enable any clocks that are needed for normal operation. </p>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00113">113</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html">sysclk.c</a>.</p>

<p>References <a class="el" href="compiler_8h_source.html#l00515">Assert</a>, <a class="el" href="ccp_8h.html#aa5e4806ffd4f56e4907009ad87b769da">ccp_write_io()</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00061">CONFIG_SYSCLK_PSADIV</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00065">CONFIG_SYSCLK_PSBCDIV</a>, <a class="el" href="compiler_8h_source.html#l00803">LSB</a>, <a class="el" href="compiler_8h_source.html#l00802">MSB</a>, <a class="el" href="nvm_8h_source.html#l00253">nvm_read_production_signature_row()</a>, <a class="el" href="xmega_2osc_8h_source.html#l00237">osc_disable()</a>, <a class="el" href="xmega_2osc_8h_source.html#l00384">osc_enable()</a>, <a class="el" href="xmega_2osc_8h_source.html#l00282">osc_enable_autocalibration()</a>, <a class="el" href="xmega_2osc_8h_source.html#l00056">OSC_ID_RC2MHZ</a>, <a class="el" href="xmega_2osc_8h_source.html#l00060">OSC_ID_RC32KHZ</a>, <a class="el" href="xmega_2osc_8h_source.html#l00058">OSC_ID_RC32MHZ</a>, <a class="el" href="xmega_2osc_8h_source.html#l00062">OSC_ID_XOSC</a>, <a class="el" href="xmega_2osc_8h_source.html#l00366">osc_user_calibration()</a>, <a class="el" href="osc_8h_source.html#l00130">osc_wait_ready()</a>, <a class="el" href="xmega_2pll_8h_source.html#l00055">PLL_SRC_RC2MHZ</a>, <a class="el" href="gas_8h_source.html#l00044">reg</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00132">SYSCLK_PORT_F</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00100">SYSCLK_PSADIV_1</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00115">SYSCLK_PSBCDIV_1_1</a>, <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00349">sysclk_set_prescalers()</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00095">SYSCLK_SRC_PLL</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00087">SYSCLK_SRC_RC2MHZ</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00091">SYSCLK_SRC_RC32KHZ</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00089">SYSCLK_SRC_RC32MHZ</a>, and <a class="el" href="xmega_2sysclk_8h_source.html#l00093">SYSCLK_SRC_XOSC</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00114"></a>00114 {
<a name="l00115"></a>00115   <span class="comment">// Enable clock from fractional prescaler</span>
<a name="l00116"></a>00116   AVR32_PM.fpcvr = 0x80010001; <span class="comment">// enable prescaler + div=min=2</span>
<a name="l00117"></a>00117   <span class="comment">//AVR32_PM.fpcvr = 0x80000000 | (96&lt;&lt;16) | 125; // enable prescaler + Fout = 256*48000 KHz</span>
<a name="l00118"></a>00118   <span class="comment">//AVR32_PM.fpcvr = 0x80000000 | (16&lt;&lt;16) | 125; // enable prescaler + Fout = 256*8000 KHz</span>
<a name="l00119"></a>00119 
<a name="l00120"></a>00120   <span class="comment">// Map Franctional prescaler output on generic clock (pin AH3 on Mistral)</span>
<a name="l00121"></a>00121   gpio_enable_module_pin( AVR32_PM_GCLK_3_0_PIN, AVR32_PM_GCLK_3_0_FUNCTION);
<a name="l00122"></a>00122 
<a name="l00123"></a>00123   <span class="comment">// Map PLL output on generic clock CLK_GEN(0) (pin AL3 on Mistral)</span>
<a name="l00124"></a>00124   gpio_enable_module_pin( AVR32_PM_GCLK_0_0_PIN, AVR32_PM_GCLK_0_0_FUNCTION);
<a name="l00125"></a>00125 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga242399e48a97739c88b4d0c00f6101de_cgraph.png" border="0" usemap="#group__sysclk__group_ga242399e48a97739c88b4d0c00f6101de_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga3ea62e0efda849abfbf58c6eaee53980"></a><!-- doxytag: member="sysclk.h::sysclk_lock" ref="ga3ea62e0efda849abfbf58c6eaee53980" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_lock </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Lock the system clock configuration. </p>
<p>This function will lock the current system clock source and prescaler configuration, preventing any further changes. </p>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00395">395</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="ccp_8h.html#aa5e4806ffd4f56e4907009ad87b769da">ccp_write_io()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00396"></a>00396 {
<a name="l00397"></a>00397         <a class="code" href="ccp_8h.html#aa5e4806ffd4f56e4907009ad87b769da" title="Write to a CCP-protected 8-bit I/O register.">ccp_write_io</a>((uint8_t *)&amp;CLK.LOCK, CLK_LOCK_bm);
<a name="l00398"></a>00398 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga3ea62e0efda849abfbf58c6eaee53980_cgraph.png" border="0" usemap="#group__sysclk__group_ga3ea62e0efda849abfbf58c6eaee53980_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga643034e46f6b57636aba93aaf81feb25"></a><!-- doxytag: member="sysclk.h::sysclk_module_is_enabled" ref="ga643034e46f6b57636aba93aaf81feb25" args="(enum sysclk_port_id port, uint8_t id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="compiler_8h.html#a97a80ca1602ebf2303258971a2c938e2">bool</a> sysclk_module_is_enabled </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a>&nbsp;</td>
          <td class="paramname"> <em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Check if the synchronous clock is enabled for a module. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>port</em>&nbsp;</td><td>ID of the port to which the module is connected (one of the <code>SYSCLK_PORT_*</code> definitions). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>The ID (bitmask) of the peripheral module to check (one of the <code>SYSCLK_*</code> module definitions).</td></tr>
  </table>
  </dd>
</dl>
<dl><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>true</em>&nbsp;</td><td>If the clock for module <em>id</em> on <em>port</em> is enabled. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>false</em>&nbsp;</td><td>If the clock for module <em>id</em> on <em>port</em> is disabled. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00343">343</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00345"></a>00345 {
<a name="l00346"></a>00346         uint8_t mask = *((uint8_t *)&amp;PR.PRGEN + port);
<a name="l00347"></a>00347         <span class="keywordflow">return</span> (mask &amp; <span class="keywordtype">id</span>) == 0;
<a name="l00348"></a>00348 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ga9d3035baba081035de71adb2dd059ce7"></a><!-- doxytag: member="sysclk.h::sysclk_priv_disable_module" ref="ga9d3035baba081035de71adb2dd059ce7" args="(unsigned int bus_id, unsigned int module_index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_priv_disable_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>bus_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>module_index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable a maskable module clock. </p>
<p><b>For internal use only.</b></p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>bus_id</em>&nbsp;</td><td>Bus index starting at 0 and following the same order as the xxxMASK registers. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>module_index</em>&nbsp;</td><td>Index of the module to be disabled. This is the bit number in the corresponding xxxMASK register. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00089">89</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html">sysclk.c</a>.</p>

<p>Referenced by <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00288">sysclk_disable_cpu_module()</a>, <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00306">sysclk_disable_hsb_module()</a>, and <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00324">sysclk_disable_pba_module()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00090"></a>00090 {
<a name="l00091"></a>00091 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ga74da4af4f93582fe3dd33dd75596cdf4"></a><!-- doxytag: member="sysclk.h::sysclk_priv_enable_module" ref="ga74da4af4f93582fe3dd33dd75596cdf4" args="(unsigned int bus_id, unsigned int module_index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_priv_enable_module </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>bus_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>module_index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable a maskable module clock. </p>
<p><b>For internal use only.</b></p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>bus_id</em>&nbsp;</td><td>Bus index starting at 0 and following the same order as the xxxMASK registers. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>module_index</em>&nbsp;</td><td>Index of the module to be enabled. This is the bit number in the corresponding xxxMASK register. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html#l00076">76</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8c_source.html">sysclk.c</a>.</p>

<p>Referenced by <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00279">sysclk_enable_cpu_module()</a>, <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00297">sysclk_enable_hsb_module()</a>, and <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00315">sysclk_enable_pba_module()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00077"></a>00077 {
<a name="l00078"></a>00078   <span class="comment">// Ahem... no, thanks.</span>
<a name="l00079"></a>00079 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ga2df0c7419c8747f6e8c5bc6665eeb104"></a><!-- doxytag: member="sysclk.h::sysclk_set_prescalers" ref="ga2df0c7419c8747f6e8c5bc6665eeb104" args="(uint8_t psadiv, uint8_t psbcdiv)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_set_prescalers </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>psadiv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>psbcdiv</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set system clock prescaler configuration. </p>
<p>This function will change the system clock prescaler configuration to match the parameters.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The parameters to this function are device-specific.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>psadiv</em>&nbsp;</td><td>The prescaler A setting (one of the <code>SYSCLK_PSADIV_*</code> definitions). This determines the clkPER4 frequency. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>psbcdiv</em>&nbsp;</td><td>The prescaler B and C settings (one of the <code>SYSCLK_PSBCDIV_*</code> definitions). These determine the clkPER2, clkPER and clkCPU frequencies. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00373">373</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="ccp_8h.html#aa5e4806ffd4f56e4907009ad87b769da">ccp_write_io()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00374"></a>00374 {
<a name="l00375"></a>00375         <a class="code" href="ccp_8h.html#aa5e4806ffd4f56e4907009ad87b769da" title="Write to a CCP-protected 8-bit I/O register.">ccp_write_io</a>((uint8_t *)&amp;CLK.PSCTRL, psadiv | psbcdiv);
<a name="l00376"></a>00376 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga2df0c7419c8747f6e8c5bc6665eeb104_cgraph.png" border="0" usemap="#group__sysclk__group_ga2df0c7419c8747f6e8c5bc6665eeb104_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga56c84c06600ec478dda47a853a66adee"></a><!-- doxytag: member="sysclk.h::sysclk_set_prescalers" ref="ga56c84c06600ec478dda47a853a66adee" args="(unsigned int cpu_shift, unsigned int pba_shift, unsigned int pbb_shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_set_prescalers </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>cpu_shift</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>pba_shift</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>pbb_shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set system clock prescaler configuration. </p>
<p>This function will change the system clock prescaler configuration to match the parameters.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The parameters to this function are device-specific.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cpu_shift</em>&nbsp;</td><td>The CPU clock will be divided by <img class="formulaInl" alt="$2^{cpu\_shift}$" src="form_2.png"/> </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pba_shift</em>&nbsp;</td><td>The PBA clock will be divided by <img class="formulaInl" alt="$2^{pba\_shift}$" src="form_3.png"/> </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pbb_shift</em>&nbsp;</td><td>The PBB clock will be divided by <img class="formulaInl" alt="$2^{pbb\_shift}$" src="form_4.png"/> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00349">349</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="compiler_8h_source.html#l00515">Assert</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00351"></a>00351 {
<a name="l00352"></a>00352         uint32_t cksel = 0;
<a name="l00353"></a>00353 
<a name="l00354"></a>00354         <a class="code" href="compiler_8h.html#aab1e54dcc40192f9704e8b252635450f" title="This macro is used to test fatal errors.">Assert</a>(cpu_shift &lt;= pba_shift);
<a name="l00355"></a>00355         <a class="code" href="compiler_8h.html#aab1e54dcc40192f9704e8b252635450f" title="This macro is used to test fatal errors.">Assert</a>(cpu_shift &lt;= pbb_shift);
<a name="l00356"></a>00356 
<a name="l00357"></a>00357         <span class="keywordflow">if</span> (cpu_shift &gt; 0)
<a name="l00358"></a>00358                 cksel = ((cpu_shift - 1) &lt;&lt; AVR32_PM_CKSEL_CPUSEL)
<a name="l00359"></a>00359                                 | (1U &lt;&lt; AVR32_PM_CKSEL_CPUDIV);
<a name="l00360"></a>00360 
<a name="l00361"></a>00361         <span class="keywordflow">if</span> (pba_shift &gt; 0)
<a name="l00362"></a>00362                 cksel |= ((pba_shift - 1) &lt;&lt; AVR32_PM_CKSEL_PBASEL)
<a name="l00363"></a>00363                                 | (1U &lt;&lt; AVR32_PM_CKSEL_PBADIV);
<a name="l00364"></a>00364 
<a name="l00365"></a>00365         <span class="keywordflow">if</span> (pbb_shift &gt; 0)
<a name="l00366"></a>00366                 cksel |= ((pbb_shift - 1) &lt;&lt; AVR32_PM_CKSEL_PBBSEL)
<a name="l00367"></a>00367                                 | (1U &lt;&lt; AVR32_PM_CKSEL_PBBDIV);
<a name="l00368"></a>00368 
<a name="l00369"></a>00369         AVR32_PM.cksel = cksel;
<a name="l00370"></a>00370 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ga79caa7a3bb0d8a95c2ce0317713f4ed0"></a><!-- doxytag: member="sysclk.h::sysclk_set_source" ref="ga79caa7a3bb0d8a95c2ce0317713f4ed0" args="(uint8_t src)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_set_source </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>src</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Change the source of the main system clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>src</em>&nbsp;</td><td>The new system clock source. Must be one of the constants from the <em>System Clock Sources</em> section. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00384">384</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="ccp_8h.html#aa5e4806ffd4f56e4907009ad87b769da">ccp_write_io()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00385"></a>00385 {
<a name="l00386"></a>00386         <a class="code" href="ccp_8h.html#aa5e4806ffd4f56e4907009ad87b769da" title="Write to a CCP-protected 8-bit I/O register.">ccp_write_io</a>((uint8_t *)&amp;CLK.CTRL, src);
<a name="l00387"></a>00387 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga79caa7a3bb0d8a95c2ce0317713f4ed0_cgraph.png" border="0" usemap="#group__sysclk__group_ga79caa7a3bb0d8a95c2ce0317713f4ed0_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga125451c13b6b807ca4c1547be95da1cd"></a><!-- doxytag: member="sysclk.h::sysclk_set_source" ref="ga125451c13b6b807ca4c1547be95da1cd" args="(uint_fast8_t src)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_set_source </td>
          <td>(</td>
          <td class="paramtype">uint_fast8_t&nbsp;</td>
          <td class="paramname"> <em>src</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Change the source of the main system clock. </p>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>The appropriate Flash Wait state must be set previously.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>src</em>&nbsp;</td><td>The new system clock source. Must be one of the constants from the <em>System Clock Sources</em> section. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00380">380</a> of file <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="compiler_8h_source.html#l00515">Assert</a>, <a class="el" href="interrupt__avr8_8h_source.html#l00098">cpu_irq_restore()</a>, <a class="el" href="interrupt__avr8_8h_source.html#l00091">cpu_irq_save()</a>, and <a class="el" href="validation_2zephyr__tripoli_2sysclk_8h_source.html#l00060">SYSCLK_SRC_PLL0</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00381"></a>00381 {
<a name="l00382"></a>00382         <a class="code" href="group__interrupt__group.html#ga9aa1f52defc97531b6343233abeea613" title="Type used for holding state of interrupt flag.">irqflags_t</a> flags;
<a name="l00383"></a>00383         uint32_t   mcctrl;
<a name="l00384"></a>00384 
<a name="l00385"></a>00385         <a class="code" href="compiler_8h.html#aab1e54dcc40192f9704e8b252635450f" title="This macro is used to test fatal errors.">Assert</a>(src &lt;= <a class="code" href="group__sysclk__group.html#gacce44c311c87522d71fe51bf4cd37f58" title="Use PLL0 as main clock.">SYSCLK_SRC_PLL0</a>);
<a name="l00386"></a>00386 
<a name="l00387"></a>00387         flags = <a class="code" href="group__interrupt__group.html#ga5992cb015c55a0f4ed563e66a8793771" title="Get and clear the global interrupt flags.">cpu_irq_save</a>();
<a name="l00388"></a>00388         mcctrl = AVR32_PM.mcctrl &amp; ~AVR32_PM_MCCTRL_MCSEL_MASK;
<a name="l00389"></a>00389         mcctrl |= src &lt;&lt; AVR32_PM_MCCTRL_MCSEL;
<a name="l00390"></a>00390         AVR32_PM.mcctrl = mcctrl;
<a name="l00391"></a>00391         <a class="code" href="group__interrupt__group.html#ga428178bc346431936fddf52ad1ebd6fa" title="Restore global interrupt flags.">cpu_irq_restore</a>(flags);
<a name="l00392"></a>00392 }
</pre></div></p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<div class="center"><img src="group__sysclk__group_ga125451c13b6b807ca4c1547be95da1cd_cgraph.png" border="0" usemap="#group__sysclk__group_ga125451c13b6b807ca4c1547be95da1cd_cgraph_map" alt=""></div>
</div>
</p>

</div>
</div>
</div>
<html>
 <head>
  <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
  <title>@DOC_TITLE@</title>
  <link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>

<table width="100%" height="10%" bgcolor="#FFFFFF">
  <tr>
    <td colspan="6" height="1" background="blue.gif"></td>
  </tr>

  <tr>
    <td colspan="6">
    <address style="align: right;"><small>
Generated on Fri Oct 22 12:15:26 2010 for AVR1300 Using the Xmega ADC by <a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border=0></a> 1.6.3</small></address>
    </td>
  </tr>

</table>
