{"vcs1":{"timestamp_begin":1703699939.898814082, "rt":0.78, "ut":0.28, "st":0.18}}
{"vcselab":{"timestamp_begin":1703699940.767023004, "rt":0.80, "ut":0.33, "st":0.11}}
{"link":{"timestamp_begin":1703699941.628470554, "rt":0.28, "ut":0.19, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703699939.424465451}
{"VCS_COMP_START_TIME": 1703699939.424465451}
{"VCS_COMP_END_TIME": 1703699943.494646351}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src"}
{"vcs1": {"peak_mem": 338300}}
{"vcselab": {"peak_mem": 210716}}
