# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 73
attribute \top 1
attribute \src "dut.sv:9.1-37.10"
module \top
  attribute \src "dut.sv:9.18-9.21"
  wire input 1 \clk
  attribute \src "dut.sv:9.30-9.31"
  wire output 2 \z
  attribute \src "dut.sv:11.18-11.28"
  attribute \wiretype "\\wide_state_t"
  attribute \enum_type "$enum0"
  attribute \enum_value_00000000000000000000000000000000 "\\WA"
  attribute \enum_value_00000000000000000000000000000001 "\\WB"
  attribute \enum_value_00000000000000000000000000000010 "\\WC"
  attribute \enum_value_00000000000000000000000000000011 "\\WD"
  attribute \init 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00
  wire width 32 \wide_state
  attribute \src "dut.sv:24.13-24.18"
  attribute \another_attribute 1
  attribute \wiretype "\\state_t"
  attribute \enum_type "$enum0"
  attribute \enum_value_11 "\\A"
  attribute \enum_value_00 "\\B"
  attribute \enum_value_01 "\\C"
  attribute \enum_value_10 "\\D"
  attribute \init 2'11
  wire width 2 \state
  wire $auto$opt_dff.cc:234:make_patterns_logic$71
  wire $auto$opt_dff.cc:275:combine_resets$55
  wire $auto$rtlil.cc:3339:Not$54
  attribute \src "dut.sv:15.13-15.34"
  wire $auto$process_helper.cpp:58:create_eq_cell$8
  attribute \src "dut.sv:15.17-15.33"
  wire width 32 $auto$process.cpp:5070:import_assignment_sync$10
  attribute \src "dut.sv:16.13-16.34"
  wire $auto$process_helper.cpp:58:create_eq_cell$12
  attribute \src "dut.sv:16.13-16.34"
  wire $auto$process_helper.cpp:78:create_or_cell$14
  attribute \src "dut.sv:16.17-16.33"
  wire width 32 $auto$process.cpp:5070:import_assignment_sync$16
  attribute \src "dut.sv:17.13-17.34"
  wire $auto$process_helper.cpp:58:create_eq_cell$18
  attribute \src "dut.sv:17.13-17.34"
  wire $auto$process_helper.cpp:78:create_or_cell$20
  attribute \src "dut.sv:17.17-17.33"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$process.cpp:5070:import_assignment_sync$22
  wire $auto$opt_dff.cc:234:make_patterns_logic$61
  wire $auto$opt_dff.cc:234:make_patterns_logic$58
  attribute \src "dut.sv:28.13-28.27"
  wire $auto$process_helper.cpp:58:create_eq_cell$29
  attribute \src "dut.sv:28.16-28.26"
  wire width 2 $auto$process.cpp:5070:import_assignment_sync$31
  attribute \src "dut.sv:29.13-29.27"
  wire $auto$process_helper.cpp:58:create_eq_cell$33
  attribute \src "dut.sv:29.13-29.27"
  wire $auto$process_helper.cpp:78:create_or_cell$35
  attribute \src "dut.sv:29.16-29.26"
  wire width 2 $auto$process.cpp:5070:import_assignment_sync$37
  attribute \src "dut.sv:30.13-30.27"
  wire $auto$process_helper.cpp:58:create_eq_cell$39
  attribute \src "dut.sv:30.13-30.27"
  wire $auto$process_helper.cpp:78:create_or_cell$41
  attribute \src "dut.sv:30.16-30.26"
  attribute \unused_bits "1"
  wire width 2 $auto$process.cpp:5070:import_assignment_sync$43
  attribute \src "dut.sv:26.5-33.8"
  attribute \always_ff 1
  cell $sdffe $auto$ff.cc:337:slice$57
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \EN $auto$opt_dff.cc:234:make_patterns_logic$58
    connect \SRST $auto$opt_dff.cc:275:combine_resets$55
    connect \D $auto$process.cpp:5070:import_assignment_sync$37 [1]
    connect \Q \state [1]
  end
  cell $reduce_bool $auto$opt_dff.cc:235:make_patterns_logic$72
    parameter \A_SIGNED 0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    connect \A { $auto$process_helper.cpp:58:create_eq_cell$8 $auto$process_helper.cpp:58:create_eq_cell$12 $auto$process_helper.cpp:58:create_eq_cell$18 }
    connect \Y $auto$opt_dff.cc:234:make_patterns_logic$71
  end
  cell $xor $xor$dut.sv:35$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$12
    connect \B $auto$process_helper.cpp:58:create_eq_cell$33
    connect \Y \z
  end
  attribute \src "dut.sv:15.13-15.34"
  cell $logic_not $auto$process_helper.cpp:61:create_eq_cell$9
    parameter \A_SIGNED 0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    connect \A { 30'000000000000000000000000000000 \wide_state [1:0] }
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$8
  end
  attribute \src "dut.sv:15.17-15.33"
  cell $mux $auto$process.cpp:5072:import_assignment_sync$11
    parameter \WIDTH 32
    connect \A 32'000000000000000000000000000000xx
    connect \B 1
    connect \S $auto$process_helper.cpp:58:create_eq_cell$8
    connect \Y $auto$process.cpp:5070:import_assignment_sync$10
  end
  attribute \src "dut.sv:16.13-16.34"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wide_state [1:0]
    connect \B 2'01
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$12
  end
  attribute \src "dut.sv:16.13-16.34"
  cell $or $auto$process_helper.cpp:81:create_or_cell$15
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$8
    connect \B $auto$process_helper.cpp:58:create_eq_cell$12
    connect \Y $auto$process_helper.cpp:78:create_or_cell$14
  end
  attribute \src "dut.sv:16.17-16.33"
  cell $mux $auto$process.cpp:5072:import_assignment_sync$17
    parameter \WIDTH 32
    connect \A $auto$process.cpp:5070:import_assignment_sync$10
    connect \B 2
    connect \S $auto$process_helper.cpp:58:create_eq_cell$12
    connect \Y $auto$process.cpp:5070:import_assignment_sync$16
  end
  attribute \src "dut.sv:17.13-17.34"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$19
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wide_state [1:0]
    connect \B 2'10
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$18
  end
  attribute \src "dut.sv:17.13-17.34"
  cell $or $auto$process_helper.cpp:81:create_or_cell$21
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$14
    connect \B $auto$process_helper.cpp:58:create_eq_cell$18
    connect \Y $auto$process_helper.cpp:78:create_or_cell$20
  end
  attribute \src "dut.sv:17.17-17.33"
  cell $mux $auto$process.cpp:5072:import_assignment_sync$23
    parameter \WIDTH 32
    connect \A $auto$process.cpp:5070:import_assignment_sync$16
    connect \B 3
    connect \S $auto$process_helper.cpp:58:create_eq_cell$18
    connect \Y $auto$process.cpp:5070:import_assignment_sync$22
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$process_helper.cpp:58:create_eq_cell$39 $auto$rtlil.cc:3339:Not$54 }
    connect \Y $auto$opt_dff.cc:275:combine_resets$55
  end
  cell $reduce_bool $auto$opt_dff.cc:235:make_patterns_logic$59
    parameter \A_SIGNED 0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    connect \A { $auto$process_helper.cpp:58:create_eq_cell$29 $auto$process_helper.cpp:58:create_eq_cell$33 }
    connect \Y $auto$opt_dff.cc:234:make_patterns_logic$58
  end
  attribute \src "dut.sv:28.13-28.27"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$30
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$29
  end
  attribute \src "dut.sv:28.16-28.26"
  cell $mux $auto$process.cpp:5072:import_assignment_sync$32
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'00
    connect \S $auto$process_helper.cpp:58:create_eq_cell$29
    connect \Y $auto$process.cpp:5070:import_assignment_sync$31
  end
  attribute \src "dut.sv:29.13-29.27"
  cell $logic_not $auto$process_helper.cpp:61:create_eq_cell$34
    parameter \A_SIGNED 0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    connect \A \state
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$33
  end
  attribute \src "dut.sv:29.13-29.27"
  cell $or $auto$process_helper.cpp:81:create_or_cell$36
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$29
    connect \B $auto$process_helper.cpp:58:create_eq_cell$33
    connect \Y $auto$process_helper.cpp:78:create_or_cell$35
  end
  attribute \src "dut.sv:29.16-29.26"
  cell $mux $auto$process.cpp:5072:import_assignment_sync$38
    parameter \WIDTH 2
    connect \A $auto$process.cpp:5070:import_assignment_sync$31
    connect \B 2'01
    connect \S $auto$process_helper.cpp:58:create_eq_cell$33
    connect \Y $auto$process.cpp:5070:import_assignment_sync$37
  end
  attribute \src "dut.sv:30.13-30.27"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$40
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'01
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$39
  end
  attribute \src "dut.sv:30.13-30.27"
  cell $or $auto$process_helper.cpp:81:create_or_cell$42
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$35
    connect \B $auto$process_helper.cpp:58:create_eq_cell$39
    connect \Y $auto$process_helper.cpp:78:create_or_cell$41
  end
  attribute \src "dut.sv:30.16-30.26"
  cell $mux $auto$process.cpp:5072:import_assignment_sync$44
    parameter \WIDTH 2
    connect \A $auto$process.cpp:5070:import_assignment_sync$37
    connect \B 2'10
    connect \S $auto$process_helper.cpp:58:create_eq_cell$39
    connect \Y $auto$process.cpp:5070:import_assignment_sync$43
  end
  cell $reduce_bool $auto$opt_dff.cc:235:make_patterns_logic$62
    parameter \A_SIGNED 0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    connect \A { $auto$process_helper.cpp:58:create_eq_cell$29 $auto$process_helper.cpp:58:create_eq_cell$33 $auto$process_helper.cpp:58:create_eq_cell$39 }
    connect \Y $auto$opt_dff.cc:234:make_patterns_logic$61
  end
  attribute \src "dut.sv:13.5-20.8"
  attribute \always_ff 1
  cell $sdffe $auto$ff.cc:337:slice$70
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \EN $auto$opt_dff.cc:234:make_patterns_logic$71
    connect \SRST $auto$process_helper.cpp:78:create_or_cell$20
    connect \D $auto$process.cpp:5070:import_assignment_sync$22 [1:0]
    connect \Q \wide_state [1:0]
  end
  attribute \src "dut.sv:26.5-33.8"
  attribute \always_ff 1
  cell $sdffe $auto$ff.cc:337:slice$60
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \EN $auto$opt_dff.cc:234:make_patterns_logic$61
    connect \SRST $auto$process_helper.cpp:78:create_or_cell$41
    connect \D $auto$process.cpp:5070:import_assignment_sync$43 [0]
    connect \Q \state [0]
  end
  cell $not $auto$opt_dff.cc:81:create_not$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$41
    connect \Y $auto$rtlil.cc:3339:Not$54
  end
  connect \wide_state [31:2] 30'000000000000000000000000000000
end
