
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
      
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.5.48">
    
    
      
        <title>Digital System Design - Andy's Notes</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.6f8fc17f.min.css">
      
        
        <link rel="stylesheet" href="../../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="orange">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#digital-system-design" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../.." title="Andy&#39;s Notes" class="md-header__button md-logo" aria-label="Andy's Notes" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Andy's Notes
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Digital System Design
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="orange"  aria-hidden="true"  type="radio" name="__palette" id="__palette_0">
    
  
</form>
      
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="Andy&#39;s Notes" class="md-nav__button md-logo" aria-label="Andy's Notes" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    Andy's Notes
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Home
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
        
          
          <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Artificial Intelligence
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            Artificial Intelligence
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ai/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_2" >
        
          
          <label class="md-nav__link" for="__nav_2_2" id="__nav_2_2_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Hardware and Programming
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_2_2">
            <span class="md-nav__icon md-icon"></span>
            Hardware and Programming
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ai/pages/hardware/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Hardware Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ai/pages/memory/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Memory Hierarchy Design
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ai/pages/parallelism/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Parallel Computing
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ai/pages/neural/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Neural Networks
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ai/pages/jetson/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Nivida's Jetson Nano
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
        
          
          <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Automotive
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3">
            <span class="md-nav__icon md-icon"></span>
            Automotive
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Automotive/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Automotive/pages/architecture/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Electrical/Electronic Architecture
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Automotive/pages/sensorsSignals/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    External Sensors and Signals
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_4" >
        
          
          <label class="md-nav__link" for="__nav_3_4" id="__nav_3_4_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Protocols
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3_4">
            <span class="md-nav__icon md-icon"></span>
            Protocols
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Protocols/pages/can/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    CAN
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_5" >
        
          
          <label class="md-nav__link" for="__nav_3_5" id="__nav_3_5_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Hardware
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_5_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3_5">
            <span class="md-nav__icon md-icon"></span>
            Hardware
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Automotive/pages/pdm/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Power Distribution Module
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
        
          
          <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Cyber Security
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_4">
            <span class="md-nav__icon md-icon"></span>
            Cyber Security
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Cybersecurity/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
        
          
          <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Digital Systems Design
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_5">
            <span class="md-nav__icon md-icon"></span>
            Digital Systems Design
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../verilog/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Verilog
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../logicDesign/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Logic Design
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../simulations/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Simulations
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../applications/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Examples
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
        
          
          <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Electronics
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6">
            <span class="md-nav__icon md-icon"></span>
            Electronics
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../electronics/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../electronics/pages/equipment/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Measuring Equipment
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../electronics/pages/opamp/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Operational Amplifiers
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" >
        
          
          <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Physics
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7">
            <span class="md-nav__icon md-icon"></span>
            Physics
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Physics/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_2" >
        
          
          <label class="md-nav__link" for="__nav_7_2" id="__nav_7_2_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Quanta and Fields
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_2">
            <span class="md-nav__icon md-icon"></span>
            Quanta and Fields
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Physics/pages/waveFunction/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Wave Function
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Physics/pages/measurement/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Measurement
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Physics/pages/entanglement/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Entanglement
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Physics/pages/fields/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Fields
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_8" >
        
          
          <label class="md-nav__link" for="__nav_8" id="__nav_8_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Protocols and Interfaces
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_8_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_8">
            <span class="md-nav__icon md-icon"></span>
            Protocols and Interfaces
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Protocols/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Protocols/pages/can/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    CAN
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_9" >
        
          
          <label class="md-nav__link" for="__nav_9" id="__nav_9_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Senior Design
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_9_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_9">
            <span class="md-nav__icon md-icon"></span>
            Senior Design
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../senior_design/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_10" >
        
          
          <label class="md-nav__link" for="__nav_10" id="__nav_10_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Signals
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_10_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_10">
            <span class="md-nav__icon md-icon"></span>
            Signals
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Signals/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Signals/pages/introDsp/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Digital Signal Processing
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Signals/pages/spectrum/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    FCC Electromagnetic Spectrum
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_11" >
        
          
          <label class="md-nav__link" for="__nav_11" id="__nav_11_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Software
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_11_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_11">
            <span class="md-nav__icon md-icon"></span>
            Software
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Software/pages/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Software/pages/developmentProcess/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Software Development Flow
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Software/pages/c/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    C Programming Language
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


<h1 id="digital-system-design">Digital System Design</h1>
<h1 id="table-of-contents">Table of Contents</h1>
<ul>
<li><a href="#verilog-basics">Verilog Basics</a><ul>
<li><a href="#data-types">Data Types</a></li>
<li><a href="#vectors-in-verilog">Vectors in Verilog</a></li>
<li><a href="#primitives">Primitives</a></li>
<li><a href="#verilog-operator-precedence">Verilog Operator Precednece</a></li>
<li><a href="#shifts">Shifts</a></li>
<li><a href="#functions-and-tasks">Functions and Tasks</a></li>
</ul>
</li>
<li><a href="#logic-design">Logic Design</a><ul>
<li><a href="#boolean-algebra">Boolean Algebra</a></li>
<li><a href="#sequential-and-combinational-assignments">Sequential and Combinational Assignments</a></li>
<li><a href="#state-machine">State Machines</a></li>
</ul>
</li>
<li><a href="#simulations">Simulations</a><ul>
<li><a href="#delays-in-verilog">Delays in Verilog</a></li>
<li><a href="#wait-statements">Wait Statements</a></li>
</ul>
</li>
<li><a href="#applications">Applications</a><ul>
<li><a href="#4-bit-adder">4-bit Adder</a></li>
<li><a href="#4-to-1-mux">4-to-1 Mux</a></li>
<li><a href="#left-shift-register">Left Shift Register</a></li>
<li><a href="#8-bit-counter-lab-3">8 Bit Counter (Lab 3)</a></li>
<li><a href="#synchronous-4-bit-updown-counter-74hc192">Synchronous 4-bit Up/Down Counter</a></li>
<li><a href="#sr-latch">SR Latch</a></li>
</ul>
</li>
<li><a href="#7-segment-display">Nexys A7</a></li>
<li><a href="#to-do">To Do</a></li>
</ul>
<h1 id="verilog-basics">Verilog Basics</h1>
<h2 id="data-types">Data Types</h2>
<table>
<thead>
<tr>
<th>Data Type</th>
<th>Purpose</th>
<th>Characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>wire</code></td>
<td>Combinational logic and connections</td>
<td>Cannot hold state, used in continuous assignments</td>
</tr>
<tr>
<td><code>reg</code></td>
<td>Sequential and combinational logic</td>
<td>Holds state, used inside <code>always</code> blocks</td>
</tr>
<tr>
<td><code>integer</code></td>
<td>Signed 32-bit value for loops/counters</td>
<td>Used in loops and non-synthesizable code</td>
</tr>
<tr>
<td><code>real</code></td>
<td>Floating-point value</td>
<td>Used in non-synthesizable, behavioral code</td>
</tr>
<tr>
<td><code>time</code></td>
<td>64-bit value to represent simulation time</td>
<td>Used for timing and measuring delays in simulation</td>
</tr>
<tr>
<td><code>tri</code></td>
<td>Tri-state buffer signal</td>
<td>Can take high-impedance (<code>Z</code>) values</td>
</tr>
</tbody>
</table>
<h2 id="vectors-in-verilog">Vectors in Verilog</h2>
<p>Vectors in Verilog are used to represent multi-bit signals, which are crucial when dealing with buses, registers, or large numbers. They allow for grouping multiple bits into a single variable.</p>
<p>A vector is declared by specifying the range of bits using <code>[MSB:LSB]</code>, where MSB is the most significant bit and LSB is the least significant bit.</p>
<div class="codehilite"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bus</span><span class="p">;</span><span class="w">   </span><span class="c1">// 4-bit wide wire (vector)</span>
<span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data</span><span class="p">;</span><span class="w">  </span><span class="c1">// 8-bit register</span>
</code></pre></div>

<p>Individual bits or a range of bits within a vector can be accessed as follows:</p>
<div class="codehilite"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">bit3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">data</span><span class="p">[</span><span class="mh">3</span><span class="p">];</span><span class="w">     </span><span class="c1">// Accessing the 3rd bit of data</span>
<span class="k">assign</span><span class="w"> </span><span class="n">lower_nibble</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">data</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span><span class="w">  </span><span class="c1">// Accessing the lower 4 bits of data</span>
</code></pre></div>

<p>You can assign values directly to vectors:</p>
<div class="codehilite"><pre><span></span><code><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">result</span><span class="p">;</span>
<span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b1010</span><span class="p">;</span><span class="w">  </span><span class="c1">// Assigning binary value</span>
<span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4&#39;hA</span><span class="p">;</span><span class="w">     </span><span class="c1">// Assigning hexadecimal value</span>
</code></pre></div>

<p>A vector can have zero width when the MSB and LSB are the same, meaning it's a single-bit signal:</p>
<div class="codehilite"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">single_bit</span><span class="p">;</span><span class="w">  </span><span class="c1">// Equivalent to a scalar</span>
</code></pre></div>

<p>By default, vectors are unsigned, but they can be declared as signed if needed:</p>
<div class="codehilite"><pre><span></span><code><span class="k">signed</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">signed_data</span><span class="p">;</span><span class="w">  </span><span class="c1">// Signed 8-bit register</span>
</code></pre></div>

<p>In signed vectors, the most significant bit (MSB) is treated as the sign bit.</p>
<h2 id="primitives">Primitives</h2>
<p>A Verilog primitive is a pre-defined logic element used in digital designs. These include basic gates like <code>and</code>, <code>or</code>, <code>nand</code>, and <code>xor</code>, with fixed functions that don't require module definitions.</p>
<p><strong>Output Declaration:</strong> In Verilog, when declaring a UDP, the output must always be listed first, followed by the input(s). This order is essential for the proper functioning of the UDP.</p>
<p><strong>Types of Primitives:</strong>
- <strong>Combinational Primitives:</strong> e.g., <code>and</code>, <code>or</code>, <code>xor</code>
- <strong>Sequential Primitives:</strong> Flip-flops, latches</p>
<h3 id="user-defined-primitives-udps">User Defined Primitives (UDPs)</h3>
<p>UDPs are custom-defined logic, either combinational or sequential, declared using the <code>primitive</code> keyword. They use a truth table to define behavior.</p>
<ul>
<li><strong>Example (Combinational UDP):</strong>
    ```verilog<div class="codehilite"><pre><span></span><code><span class="nx">primitive</span><span class="w"> </span><span class="nx">my_and</span><span class="w"> </span><span class="p">(</span><span class="nx">out</span><span class="p">,</span><span class="w"> </span><span class="nx">in1</span><span class="p">,</span><span class="w"> </span><span class="nx">in2</span><span class="p">);</span><span class="w">  </span>
<span class="nx">output</span><span class="w"> </span><span class="nx">out</span><span class="p">;</span><span class="w">  </span>
<span class="nx">input</span><span class="w"> </span><span class="nx">in1</span><span class="p">,</span><span class="w"> </span><span class="nx">in2</span><span class="p">;</span>

<span class="c1">// The &#39;table&#39; defines the behavior of this custom primitive.</span>
<span class="c1">// Each row in the table specifies input combinations and the corresponding output.</span>
<span class="c1">// For an AND gate, the output is 1 only when both inputs are 1.</span>
<span class="nx">table</span>
<span class="w">    </span><span class="mi">0</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w">  </span><span class="c1">// If both inputs are 0, the output is 0.</span>
<span class="w">    </span><span class="mi">1</span><span class="w"> </span><span class="mi">1</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span><span class="w">  </span><span class="c1">// If both inputs are 1, the output is 1.</span>
<span class="w">    </span><span class="c1">// For simplicity, intermediate input states (like 0 1 or 1 0) are not explicitly defined here,</span>
<span class="w">    </span><span class="c1">// but in a full AND gate implementation, these would typically output 0.</span>
<span class="nx">endtable</span>

<span class="nx">endprimitive</span>
</code></pre></div>

<p>```</p>
</li>
</ul>
<h2 id="verilog-operator-precedence">Verilog Operator Precedence</h2>
<p>In Verilog, operators follow a specific order of precedence. This determines how expressions are evaluated when there are multiple operators in the same expression. Below is the list of operators in order of precedence, from highest to lowest:</p>
<ol>
<li><strong>Unary operators</strong></li>
<li><code>+</code>, <code>-</code> (unary plus and minus)</li>
<li><code>!</code> (logical NOT)</li>
<li><code>~</code> (bitwise NOT)</li>
<li><code>&amp;</code>, <code>~&amp;</code> (reduction AND, NAND)</li>
<li><code>|</code>, <code>~|</code> (reduction OR, NOR)</li>
<li>
<p><code>^</code>, <code>~^</code>, <code>^~</code> (reduction XOR, XNOR)</p>
</li>
<li>
<p><strong>Multiplicative operators</strong></p>
</li>
<li>
<p><code>*</code>, <code>/</code>, <code>%</code> (multiply, divide, modulus)</p>
</li>
<li>
<p><strong>Additive operators</strong></p>
</li>
<li>
<p><code>+</code>, <code>-</code> (addition, subtraction)</p>
</li>
<li>
<p><a href="#shifts"><strong>Shift operators</strong></a></p>
</li>
<li>
<p><code>&lt;&lt;</code>, <code>&gt;&gt;</code> (logical shift left, right)</p>
</li>
<li>
<p><strong>Relational operators</strong></p>
</li>
<li>
<p><code>&lt;</code>, <code>&lt;=</code>, <code>&gt;</code>, <code>&gt;=</code> (less than, less than or equal, greater than, greater than or equal)</p>
</li>
<li>
<p><strong>Equality operators</strong></p>
</li>
<li><code>==</code>, <code>!=</code> (logical equality, inequality)</li>
<li>
<p><code>===</code>, <code>!==</code> (case equality, case inequality)</p>
</li>
<li>
<p><strong>Bitwise operators</strong></p>
</li>
<li>
<p><code>&amp;</code>, <code>|</code>, <code>^</code>, <code>^~</code>, <code>~^</code> (AND, OR, XOR, XNOR)</p>
</li>
<li>
<p><strong>Logical operators</strong></p>
</li>
<li><code>&amp;&amp;</code> (logical AND)</li>
<li>
<p><code>||</code> (logical OR)</p>
</li>
<li>
<p><strong>Conditional operator</strong></p>
</li>
<li>
<p><code>? :</code> (ternary operator)</p>
</li>
<li>
<p><strong>Assignment operators</strong></p>
<ul>
<li><code>=</code>, <code>+=</code>, <code>-=</code>, <code>*=</code>, <code>/=</code>, <code>%=</code>, <code>&lt;&lt;=</code>, <code>&gt;&gt;=</code>, <code>&amp;=</code>, <code>|=</code>, <code>^=</code> (assignment and compound assignments)</li>
</ul>
</li>
</ol>
<h2 id="shifts">Shifts</h2>
<p>In Verilog, shift operations move bits of a value to the left or right. There are two types: <strong>logical shifts</strong> and <strong>arithmetic shifts</strong>.</p>
<h3 id="1-logical-shifts">1. Logical Shifts</h3>
<p>Logical shifts move bits and fill the vacated positions with zeros.</p>
<p><strong>a. Logical Left Shift (<code>&lt;&lt;</code>)</strong>
Shifts bits to the left by the specified amount, inserting zeros on the right. This is equivalent to multiplying by a power of 2.</p>
<p><strong>Syntax:</strong></p>
<div class="codehilite"><pre><span></span><code><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="n">shift_amount</span><span class="p">;</span>
</code></pre></div>

<p><strong>Example:</strong></p>
<div class="codehilite"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b1010</span><span class="p">;</span><span class="w"> </span>
<span class="k">assign</span><span class="w"> </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">  </span><span class="c1">// Result: 0100</span>
</code></pre></div>

<p><strong>b. Logical Right Shift (<code>&gt;&gt;</code>)</strong>
Shifts bits to the right, inserting zeros on the left.</p>
<p><strong>Syntax:</strong></p>
<div class="codehilite"><pre><span></span><code><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">shift_amount</span><span class="p">;</span>
</code></pre></div>

<p><strong>Example:</strong></p>
<div class="codehilite"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b1010</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">  </span><span class="c1">// Result: 0101</span>
</code></pre></div>

<h3 id="2-arithmetic-shifts">2. Arithmetic Shifts</h3>
<p>Arithmetic shifts preserve the sign of signed numbers when shifting right.</p>
<p><strong>a. Arithmetic Right Shift (<code>&gt;&gt;&gt;</code>)</strong>
Shifts bits to the right, preserving the sign by filling the leftmost bits with the sign bit (MSB).</p>
<p><strong>Syntax:</strong></p>
<div class="codehilite"><pre><span></span><code><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="n">shift_amount</span><span class="p">;</span>
</code></pre></div>

<p><strong>Example:</strong></p>
<div class="codehilite"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">-</span><span class="mh">4</span><span class="p">;</span><span class="w">  </span><span class="c1">// Binary: 1100 (two&#39;s complement)</span>
<span class="k">assign</span><span class="w"> </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">   </span><span class="c1">// Result: 1110</span>
</code></pre></div>

<h2 id="functions-and-tasks">Functions and Tasks</h2>
<table>
<thead>
<tr>
<th><strong>Aspect</strong></th>
<th><strong>Functions</strong></th>
<th><strong>Tasks</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Return Type</strong></td>
<td>Returns a <strong>single value</strong>.</td>
<td>Can return <strong>multiple values</strong> via <code>output</code> ports.</td>
</tr>
<tr>
<td><strong>Time Control</strong></td>
<td><strong>No timing control</strong> (<code>#</code>, <code>@</code>, <code>wait</code> not allowed).</td>
<td><strong>Supports timing control</strong> (can use <code>#</code>, <code>@</code>, <code>wait</code>).</td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
<td><strong>Only <code>input</code> arguments</strong>.</td>
<td>Can have <code>input</code>, <code>output</code>, and <code>inout</code> arguments.</td>
</tr>
<tr>
<td><strong>Usage</strong></td>
<td>Used in expressions directly.</td>
<td>Called as a separate statement.</td>
</tr>
<tr>
<td><strong>Execution Time</strong></td>
<td>Executes in <strong>zero simulation time</strong>.</td>
<td>Takes <strong>simulation time</strong> to execute.</td>
</tr>
<tr>
<td><strong>Use Case</strong></td>
<td>Simple, combinational calculations.</td>
<td>Complex tasks with delays or multiple outputs.</td>
</tr>
</tbody>
</table>
<h3 id="example-function">Example Function:</h3>
<div class="codehilite"><pre><span></span><code><span class="k">function</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">add</span><span class="p">;</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="n">add</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endfunction</span>
</code></pre></div>

<h3 id="example-task">Example Task:</h3>
<div class="codehilite"><pre><span></span><code><span class="k">task</span><span class="w"> </span><span class="n">add_sub</span><span class="p">;</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">diff</span><span class="p">;</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="n">diff</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endtask</span>
</code></pre></div>

<h3 id="example-task-with-event-control">Example Task (With Event Control):</h3>
<div class="codehilite"><pre><span></span><code><span class="k">task</span><span class="w"> </span><span class="n">event_control_example</span><span class="p">;</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">result</span><span class="p">;</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="k">wait</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">b</span><span class="p">);</span><span class="w">   </span><span class="c1">// Wait until a equals b</span>
<span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w">  </span><span class="c1">// Perform addition</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endtask</span>
</code></pre></div>

<h3 id="example-task-with-output-and-inout-arguments-called-as-a-separate-statement">Example Task (with <code>output</code> and <code>inout</code> Arguments Called as a Separate Statement):</h3>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">task_example</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">x</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="p">,</span><span class="w"> </span><span class="n">z</span><span class="p">,</span><span class="w"> </span><span class="n">sum_result</span><span class="p">,</span><span class="w"> </span><span class="n">diff_result</span><span class="p">;</span>

<span class="w">  </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">x</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b1010</span><span class="p">;</span><span class="w">              </span><span class="c1">// Assign some values</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b0110</span><span class="p">;</span>
<span class="w">    </span><span class="n">z</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b0011</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Call the task as a separate statement</span>
<span class="w">    </span><span class="n">arithmetic_operations</span><span class="p">(</span><span class="n">x</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="p">,</span><span class="w"> </span><span class="n">sum_result</span><span class="p">,</span><span class="w"> </span><span class="n">z</span><span class="p">);</span><span class="w">  </span><span class="c1">// `z` will be modified in-place as an inout</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endmodule</span>

<span class="k">task</span><span class="w"> </span><span class="n">arithmetic_operations</span><span class="p">;</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w">           </span><span class="c1">// Input arguments</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="p">;</span><span class="w">       </span><span class="c1">// Output argument</span>
<span class="w">  </span><span class="k">inout</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">diff</span><span class="p">;</span><span class="w">           </span><span class="c1">// Inout argument</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w">              </span><span class="c1">// Perform addition</span>
<span class="w">    </span><span class="n">diff</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">diff</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w">          </span><span class="c1">// Modify the inout value</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endtask</span>
</code></pre></div>

<h1 id="logic-design">Logic Design</h1>
<h2 id="boolean-algebra">Boolean Algebra</h2>
<table>
<thead>
<tr>
<th>Rule</th>
<th>Expression</th>
<th>Hint</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identity Law</td>
<td>A + 0 = A</td>
<td>No change when OR'ed with 0</td>
</tr>
<tr>
<td>Identity Law</td>
<td>A  1 = A</td>
<td>No change when AND'ed with 1</td>
</tr>
<tr>
<td>Null Law</td>
<td>A + 1 = 1</td>
<td>OR'ing with 1 results in 1</td>
</tr>
<tr>
<td>Null Law</td>
<td>A  0 = 0</td>
<td>AND'ing with 0 results in 0</td>
</tr>
<tr>
<td>Complement Law</td>
<td>A + A' = 1</td>
<td>A variable OR'ed with its complement is 1</td>
</tr>
<tr>
<td>Complement Law</td>
<td>A  A' = 0</td>
<td>A variable AND'ed with its complement is 0</td>
</tr>
<tr>
<td>Idempotent Law</td>
<td>A + A = A</td>
<td>OR'ing a variable with itself leaves it unchanged</td>
</tr>
<tr>
<td>Idempotent Law</td>
<td>A  A = A</td>
<td>AND'ing a variable with itself leaves it unchanged</td>
</tr>
<tr>
<td>Domination Law</td>
<td>A + A'B = A + B</td>
<td>Apply the Distributive Law to simplify</td>
</tr>
<tr>
<td>Distributive Law</td>
<td>A(B + C) = AB + AC</td>
<td>Distributes AND over OR</td>
</tr>
<tr>
<td>Distributive Law</td>
<td>A + BC = (A + B)(A + C)</td>
<td>Distributes OR over AND</td>
</tr>
<tr>
<td>Absorption Law</td>
<td>A + AB = A</td>
<td>Removes redundant terms</td>
</tr>
<tr>
<td>Absorption Law</td>
<td>A(A + B) = A</td>
<td>Removes redundant terms</td>
</tr>
<tr>
<td>Double Negation Law</td>
<td>(A')' = A</td>
<td>Negation of a negation returns the original value</td>
</tr>
<tr>
<td>De Morgans Law</td>
<td>(A  B)' = A' + B'</td>
<td>Apply to break AND terms when converting SOP to POS</td>
</tr>
<tr>
<td>De Morgans Law</td>
<td>(A + B)' = A'  B'</td>
<td>Apply to break OR terms when converting POS to SOP</td>
</tr>
<tr>
<td>Involution Law</td>
<td>(A'') = A</td>
<td>A variable twice negated is equal to itself</td>
</tr>
<tr>
<td>Consensus Theorem</td>
<td>AB + A'C + BC = AB + A'C</td>
<td>Simplifies expressions by eliminating redundant terms</td>
</tr>
<tr>
<td>Distributive (SOP to POS hint)</td>
<td>A + BC = (A + B)(A + C)</td>
<td>Useful for converting SOP to POS</td>
</tr>
<tr>
<td>Distributive (POS to SOP hint)</td>
<td>A(B + C) = AB + AC</td>
<td>Useful for converting POS to SOP</td>
</tr>
<tr>
<td>Demorgans (SOP to POS hint)</td>
<td>(A  B)' = A' + B'</td>
<td>Apply De Morgans Law during the conversion</td>
</tr>
<tr>
<td>Demorgans (POS to SOP hint)</td>
<td>(A + B)' = A'  B'</td>
<td>Apply De Morgans Law during the conversion</td>
</tr>
<tr>
<td>Redundancy Law</td>
<td>AB + AB' = A</td>
<td>Removes redundant variables from the equation</td>
</tr>
</tbody>
</table>
<h2 id="sequential-and-combinational-assignments">Sequential and Combinational Assignments</h2>
<ul>
<li><strong>Sequential = Procedural:</strong> Sequential logic updates state based on clock edges and uses procedural assignments, typically with <strong>non-blocking (<code>&lt;=</code>) assignments</strong>. It is modeled inside <code>always</code> blocks that are sensitive to clock edges (e.g., <code>posedge clk</code>). This describes systems like flip-flops or registers that rely on previous states.</li>
</ul>
<p><strong>Example:</strong>
  <code>verilog
  always @(posedge clk or posedge reset) begin
      if (reset)
          q &lt;= 0;      // Asynchronous reset
      else
          q &lt;= d;      // Update q with d at clock edge
  end</code></p>
<ul>
<li>
<p><strong>Combinational = Continuous:</strong> Combinational logic depends purely on the current inputs and is described using <strong>continuous (blocking) assignments</strong>. It models circuits like AND, OR gates, where output is updated as soon as inputs change, without regard to clock cycles.</p>
<p><strong>Example:</strong>
<code>verilog
assign y = a &amp; b;  // Output y changes immediately based on a and b</code></p>
</li>
</ul>
<h3 id="relevant-constructs">Relevant Constructs</h3>
<ul>
<li>
<p><strong><code>always</code> blocks:</strong> Used to describe both sequential and combinational logic. For sequential logic, <code>always @(posedge clk)</code> or <code>always @(negedge clk)</code> is used, whereas for combinational logic, <code>always @(*)</code> is used to capture all input changes automatically.
    <strong>Example:</strong>
    <code>verilog
    always @(*) begin
        result = a | b;  // Combinational logic triggered by any input change
    end</code></p>
</li>
<li>
<p><strong><code>initial</code> blocks:</strong> Used to define initial conditions in simulations. They execute once at the start of the simulation and are commonly used for testbenches or initializing registers/variables in simulation but are not synthesized into hardware.
    <strong>Example</strong>
    <code>verilog
    initial begin
        reg_x = 0;  // Initialize reg_x to 0 at simulation start
    end</code></p>
</li>
</ul>
<h3 id="key-points">Key Points</h3>
<ul>
<li><strong>Blocking (<code>=</code>) vs. Non-blocking (<code>&lt;=</code>):</strong> In sequential logic (<code>always @(posedge clk)</code>), use non-blocking assignments (<code>&lt;=</code>) to ensure parallel updates. In combinational logic, blocking assignments (<code>=</code>) can be used to execute statements sequentially.</li>
</ul>
<h2 id="state-machine">State Machine</h2>
<p>A state machine is a computational model used to design both software and hardware systems. It consists of a set of states, transitions between states, and actions that occur based on inputs.</p>
<h3 id="components">Components</h3>
<ol>
<li><strong>States</strong>: Defined conditions or situations the system can be in.</li>
<li><strong>Transitions</strong>: Conditions that trigger a change from one state to another.</li>
<li><strong>Inputs</strong>: External events or conditions that affect state transitions.</li>
<li><strong>Outputs</strong>: Actions or results produced during or after a state transition.</li>
</ol>
<h3 id="types-of-state-machines">Types of State Machines</h3>
<ol>
<li><strong>Finite State Machine (FSM)</strong>: Has a finite number of states and transitions between them.</li>
<li><strong>Deterministic FSM (DFA)</strong>: Every state has exactly one transition for each input.</li>
<li>
<p><strong>Non-deterministic FSM (NFA)</strong>: A state can have multiple transitions for the same input.</p>
</li>
<li>
<p><strong>Mealy Machine</strong>: The output depends on both the current state and the input.</p>
</li>
<li><strong>Moore Machine</strong>: The output depends only on the current state.</li>
</ol>
<h3 id="applications">Applications</h3>
<ul>
<li><strong>Control Systems</strong>: Used in embedded systems for managing device behavior.</li>
<li><strong>Protocols</strong>: Helps in defining the sequence of operations in communication protocols.</li>
<li><strong>Game Design</strong>: To model different game states such as playing, paused, or game over.</li>
</ul>
<h3 id="example">Example</h3>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">fsm_example</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w">        </span><span class="c1">// Clock input</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span><span class="w">      </span><span class="c1">// Asynchronous reset signal (active high)</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">trigger</span><span class="p">,</span><span class="w">    </span><span class="c1">// Trigger input to transition between states</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">out</span><span class="w">         </span><span class="c1">// Output signal that depends on the current state</span>
<span class="p">);</span>

<span class="w">    </span><span class="c1">// Define the states as an enumerated type using a 2-bit register</span>
<span class="w">    </span><span class="k">typedef</span><span class="w"> </span><span class="k">enum</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">{</span>
<span class="w">        </span><span class="n">IDLE</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">    </span><span class="c1">// State 0: Idle state (default)</span>
<span class="w">        </span><span class="n">STATE1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span><span class="w">    </span><span class="c1">// State 1: Represents the first active state</span>
<span class="w">        </span><span class="n">STATE2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="w">     </span><span class="c1">// State 2: Represents the second active state</span>
<span class="w">    </span><span class="p">}</span><span class="w"> </span><span class="n">state_t</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Current state and next state registers</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">state_t</span><span class="w"> </span><span class="n">current_state</span><span class="p">,</span><span class="w"> </span><span class="n">next_state</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Sequential logic for state transition</span>
<span class="w">    </span><span class="c1">// This block updates the current state on every clock edge or reset</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">current_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span><span class="w">   </span><span class="c1">// On reset, go to IDLE state</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">current_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">next_state</span><span class="p">;</span><span class="w">  </span><span class="c1">// On clock, update to the next state</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="c1">// Combinational logic for state transition based on current state and input trigger</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="c1">// Default next state and output values</span>
<span class="w">        </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">current_state</span><span class="p">;</span><span class="w"> </span><span class="c1">// Hold the current state by default</span>
<span class="w">        </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w">                 </span><span class="c1">// Default output is 0</span>

<span class="w">        </span><span class="c1">// State transition logic</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">current_state</span><span class="p">)</span>
<span class="w">            </span><span class="nl">IDLE:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="c1">// In IDLE, if &#39;trigger&#39; is high, move to STATE1</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">trigger</span><span class="p">)</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">STATE1</span><span class="p">;</span>
<span class="w">                </span><span class="c1">// Output remains 0 in IDLE</span>
<span class="w">            </span><span class="k">end</span>

<span class="w">            </span><span class="nl">STATE1:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="c1">// In STATE1, set output high</span>
<span class="w">                </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">                </span><span class="c1">// If &#39;trigger&#39; is high, move to STATE2, otherwise go back to IDLE</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">trigger</span><span class="p">)</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">STATE2</span><span class="p">;</span>
<span class="w">                </span><span class="k">else</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span>

<span class="w">            </span><span class="nl">STATE2:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="c1">// In STATE2, output remains high</span>
<span class="w">                </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">                </span><span class="c1">// If &#39;trigger&#39; goes low, return to IDLE</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">trigger</span><span class="p">)</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span>

<span class="w">            </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="c1">// Default case to handle any undefined state (shouldn&#39;t happen)</span>
<span class="w">                </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span><span class="w"> </span><span class="c1">// Return to IDLE state if something goes wrong</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">        </span><span class="k">endcase</span>
<span class="w">    </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>

<h1 id="simulations">Simulations</h1>
<h2 id="delays-in-verilog">Delays in Verilog</h2>
<p>Propagation delays in Verilog simulate the time it takes for signals to propagate through circuits.</p>
<h3 id="delayed-assignments">Delayed Assignments</h3>
<p>In <strong>continuous assignments</strong>, use <code>#delay</code> to specify how long it takes for the output to update after a change in the inputs.</p>
<div class="codehilite"><pre><span></span><code><span class="w"> </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w">  </span><span class="c1">// y updates 5 time units after a or b changes </span>
<span class="w"> </span><span class="err">```</span>

<span class="p">###</span><span class="w"> </span><span class="n">Why</span><span class="w"> </span><span class="n">Use</span><span class="w"> </span><span class="n">Delays</span><span class="o">?</span>

<span class="o">-</span><span class="w"> </span><span class="o">**</span><span class="n">Timing</span><span class="w"> </span><span class="nl">Simulation:</span><span class="o">**</span><span class="w"> </span><span class="n">Models</span><span class="w"> </span><span class="kt">real</span><span class="o">-</span><span class="n">world</span><span class="w"> </span><span class="n">signal</span><span class="w"> </span><span class="n">delays</span><span class="p">.</span>
<span class="o">-</span><span class="w"> </span><span class="o">**</span><span class="n">Accurate</span><span class="w"> </span><span class="nl">Behavior:</span><span class="o">**</span><span class="w"> </span><span class="n">Ensures</span><span class="w"> </span><span class="n">proper</span><span class="w"> </span><span class="n">timing</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">combinational</span><span class="w"> </span><span class="kt">logic</span><span class="p">.</span>

<span class="p">###</span><span class="w"> </span><span class="n">Delays</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">Procedural</span><span class="w"> </span><span class="n">Assignments</span>

<span class="n">Delays</span><span class="w"> </span><span class="n">can</span><span class="w"> </span><span class="n">also</span><span class="w"> </span><span class="n">be</span><span class="w"> </span><span class="n">applied</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="o">**</span><span class="n">procedural</span><span class="w"> </span><span class="n">blocks</span><span class="o">**</span><span class="w"> </span><span class="n">like</span><span class="w"> </span><span class="no">`always</span><span class="err">`</span><span class="o">:</span>

<span class="err">``</span><span class="no">`verilog</span>
<span class="w"> </span><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="p">#</span><span class="mh">3</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w">  </span><span class="c1">// out updates 3 time units after input changes</span>
<span class="k">end</span><span class="w"> </span>
</code></pre></div>

<h3 id="inertial-vs-transport-delays">Inertial vs. Transport Delays</h3>
<ul>
<li><strong>Inertial Delay</strong>: This is the default type of delay in Verilog. It filters out glitches, meaning only input pulses longer than the delay propagate to the output. </li>
<li><strong>Example</strong>: If <code>#5</code> is used, pulses shorter than 5 time units will be filtered.</li>
</ul>
<p><code>verilog
  assign #5 y = a &amp; b;  // Inertial delay, y updates only if changes persist for 5 time units</code></p>
<ul>
<li><strong>Transport Delay</strong>: This models a physical delay without filtering any input pulses. Even if an input changes rapidly, the signal is propagated to the output after the delay.</li>
<li><strong>Example</strong>: Use <code>transport</code> to force transport delay behavior.</li>
</ul>
<p><code>verilog
  assign #5 y = transport a &amp; b;  // Transport delay, y updates exactly 5 time units after input change</code></p>
<h3 id="key-differences">Key Differences:</h3>
<ul>
<li><strong>Inertial delay</strong>: Mimics real-world circuits where short glitches are filtered.</li>
<li><strong>Transport delay</strong>: Models pure signal propagation without glitch filtering.</li>
</ul>
<h2 id="wait-statements">Wait Statements</h2>
<p>In Verilog, the <code>wait</code> statement is used to pause the execution of a block until a certain condition becomes true. Unlike an <code>always</code> or <code>@(posedge clk)</code> block that waits for specific events (like clock edges), the <code>wait</code> statement halts the execution until the specified condition is met. Primarily used with delays to simulate hardware restrictions.</p>
<h3 id="syntax"><strong>Syntax:</strong></h3>
<div class="codehilite"><pre><span></span><code><span class="k">wait</span><span class="w"> </span><span class="p">(</span><span class="n">condition</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="c1">// Code to execute after the condition is true</span>
<span class="k">end</span>
</code></pre></div>

<h3 id="example_1">Example:</h3>
<div class="codehilite"><pre><span></span><code><span class="kt">reg</span><span class="w"> </span><span class="n">signal</span><span class="p">,</span><span class="w"> </span><span class="n">result</span><span class="p">;</span>

<span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="n">signal</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="p">#</span><span class="mh">10</span><span class="w"> </span><span class="n">signal</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">  </span><span class="c1">// Signal changes after 10 time units</span>
<span class="w">    </span><span class="k">wait</span><span class="w"> </span><span class="p">(</span><span class="n">signal</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">   </span><span class="c1">// Result is updated after signal becomes high</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">end</span>
</code></pre></div>

<h1 id="applications_1">Applications</h1>
<h2 id="4-bit-adder">4-bit Adder</h2>
<p>A 4-bit adder adds two 4-bit binary numbers together, producing a 4-bit sum output along with a carry-out bit that indicates an overflow if the sum exceeds the capacity of 4 bits.</p>
<p><img alt="4-bit Full Adder" src="../pictures/4-bit_adder.png" /></p>
<h3 id="ripple-carry-adder-rca">Ripple Carry Adder (RCA)</h3>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">FullAdder</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Ci</span><span class="p">,</span><span class="w"> </span><span class="n">Co</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">);</span>

<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Ci</span><span class="p">;</span><span class="w">    </span><span class="c1">// Inputs: A, B, and Carry In (Ci)</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">Co</span><span class="p">;</span><span class="w">      </span><span class="c1">// Outputs: Sum (S) and Carry Out (Co)</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">S</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">B</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">Ci</span><span class="p">;</span><span class="w">      </span><span class="c1">// Sum calculation</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">Co</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">B</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Ci</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Ci</span><span class="p">);</span><span class="w">  </span><span class="c1">// Carry Out calculation</span>

<span class="k">endmodule</span>


<span class="k">module</span><span class="w"> </span><span class="n">Adder4</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">Co</span><span class="p">,</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Ci</span><span class="p">);</span>

<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">;</span><span class="w">  </span><span class="c1">// 4-bit inputs</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">Ci</span><span class="p">;</span><span class="w">          </span><span class="c1">// Carry input</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">S</span><span class="p">;</span><span class="w">    </span><span class="c1">// 4-bit sum output</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">Co</span><span class="p">;</span><span class="w">         </span><span class="c1">// Carry out</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="n">C</span><span class="p">;</span><span class="w">      </span><span class="c1">// Internal carry signals</span>

<span class="w">    </span><span class="c1">// Instantiate 4 Full Adders</span>
<span class="w">    </span><span class="n">FullAdder</span><span class="w"> </span><span class="n">FA0</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">Ci</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">S</span><span class="p">[</span><span class="mh">0</span><span class="p">]);</span>
<span class="w">    </span><span class="n">FullAdder</span><span class="w"> </span><span class="n">FA1</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">C</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">C</span><span class="p">[</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">S</span><span class="p">[</span><span class="mh">1</span><span class="p">]);</span>
<span class="w">    </span><span class="n">FullAdder</span><span class="w"> </span><span class="n">FA2</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">[</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">C</span><span class="p">[</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">C</span><span class="p">[</span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">S</span><span class="p">[</span><span class="mh">2</span><span class="p">]);</span>
<span class="w">    </span><span class="n">FullAdder</span><span class="w"> </span><span class="n">FA3</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">[</span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">C</span><span class="p">[</span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">Co</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">[</span><span class="mh">3</span><span class="p">]);</span>

<span class="k">endmodule</span>
</code></pre></div>

<h3 id="look-ahead-adder-cla">Look-Ahead Adder (CLA)</h3>
<p>A 4-bit carry look-ahead adder (CLA) is a faster alternative to the ripple carry adder, as it calculates the carries in parallel rather than waiting for each carry to propagate through the stages sequentially. The carry look-ahead adder computes the carry signals using the generate (G) and propagate (P) functions.</p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">cla_4bit</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">Cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Sum</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">Cout</span>
<span class="p">);</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">G</span><span class="p">,</span><span class="w"> </span><span class="n">P</span><span class="p">;</span><span class="w">  </span><span class="c1">// Generate and propagate signals</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">C1</span><span class="p">,</span><span class="w"> </span><span class="n">C2</span><span class="p">,</span><span class="w"> </span><span class="n">C3</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Generate and propagate signals</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">G</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span><span class="w">  </span><span class="c1">// Generate</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">P</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">B</span><span class="p">;</span><span class="w">  </span><span class="c1">// Propagate</span>

<span class="w">    </span><span class="c1">// Carry look-ahead logic</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">C1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Cin</span><span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">C2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Cin</span><span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">C3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Cin</span><span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">Cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">G</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">P</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Cin</span><span class="p">);</span>

<span class="w">    </span><span class="c1">// Sum calculation</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">Sum</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">Cin</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">Sum</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">C1</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">Sum</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">C2</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">Sum</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">C3</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>

<h3 id="delay-comparison-carry-look-ahead-adder-cla-vs-ripple-carry-adder-rca">Delay Comparison: Carry Look-Ahead Adder (CLA) vs. Ripple Carry Adder (RCA)</h3>
<h4 id="1-ripple-carry-adder-rca">1. Ripple Carry Adder (RCA)</h4>
<ul>
<li><strong>Delay Growth</strong>: Linear <code>O(N)</code> (increases with the number of bits)</li>
<li><strong>Total Delay</strong>: <code>N * Gate Delay per Full Adder</code></li>
</ul>
<h4 id="2-carry-look-ahead-adder-cla">2. Carry Look-Ahead Adder (CLA)</h4>
<ul>
<li><strong>Delay Growth</strong>: Logarithmic <code>O(log N)</code> (grows slower as the number of bits increases)</li>
<li><strong>Total Delay</strong>: <code>log_2(N) * Gate Delay per Stage</code></li>
</ul>
<h4 id="3-comparison-of-delays">3. Comparison of Delays</h4>
<table>
<thead>
<tr>
<th>Number of Bits</th>
<th>RCA Delay (Linear)</th>
<th>CLA Delay (Logarithmic)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bits</td>
<td>20 ns</td>
<td>20 ns</td>
</tr>
<tr>
<td>8 bits</td>
<td>40 ns</td>
<td>15 ns</td>
</tr>
<tr>
<td>16 bits</td>
<td>80 ns</td>
<td>20 ns</td>
</tr>
<tr>
<td>32 bits</td>
<td>160 ns</td>
<td>25 ns</td>
</tr>
<tr>
<td>64 bits</td>
<td>320 ns</td>
<td>30 ns</td>
</tr>
</tbody>
</table>
<h2 id="4-to-1-mux">4-to-1 Mux</h2>
<p>A 4-to-1 multiplexer selects one of four input signals based on a 2-bit selection input and forwards the selected input to the output.</p>
<p><img alt="4-to-1 Mux" src="../pictures/Multiplexer-Block-Diagram.png" /></p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">Mux4to1</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">I0</span><span class="p">,</span><span class="w"> </span><span class="n">I1</span><span class="p">,</span><span class="w"> </span><span class="n">I2</span><span class="p">,</span><span class="w"> </span><span class="n">I3</span><span class="p">,</span><span class="w">  </span><span class="c1">// 4 data inputs</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">S0</span><span class="p">,</span><span class="w"> </span><span class="n">S1</span><span class="p">,</span><span class="w">          </span><span class="c1">// 2 select lines</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Y</span><span class="w">               </span><span class="c1">// Output</span>
<span class="p">);</span>

<span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">S1</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">S0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">I0</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w">  </span><span class="c1">// Select I0 when S1 = 0, S0 = 0</span>
<span class="w">           </span><span class="p">(</span><span class="o">~</span><span class="n">S1</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">S0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">I1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w">  </span><span class="c1">// Select I1 when S1 = 0, S0 = 1</span>
<span class="w">           </span><span class="p">(</span><span class="w"> </span><span class="n">S1</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">S0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">I2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w">  </span><span class="c1">// Select I2 when S1 = 1, S0 = 0</span>
<span class="w">           </span><span class="p">(</span><span class="w"> </span><span class="n">S1</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">S0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">I3</span><span class="p">);</span><span class="w">   </span><span class="c1">// Select I3 when S1 = 1, S0 = 1</span>

<span class="k">endmodule</span>
</code></pre></div>

<h2 id="shift-register">Shift Register</h2>
<h3 id="4-bit-left-shift">4-bit Left Shift</h3>
<p>A 4-bit left shift register shifts the contents of the register one bit to the left on each clock cycle, with a new bit introduced at the least significant bit (LSB) and the most significant bit (MSB) being discarded.</p>
<p><img alt="Left Shift Register" src="../pictures/Shift-Left-Registers.jpg" /></p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">LeftShiftRegister</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w">           </span><span class="c1">// Clock input</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span><span class="w">         </span><span class="c1">// Reset input</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">D_in</span><span class="p">,</span><span class="w">          </span><span class="c1">// Serial data input</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Q</span><span class="w">        </span><span class="c1">// 4-bit parallel output</span>
<span class="p">);</span>

<span class="c1">// On the positive edge of the clock, perform the left shift</span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span><span class="w">         </span><span class="c1">// Reset all outputs to 0</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">Q</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">D_in</span><span class="p">};</span><span class="w">  </span><span class="c1">// Shift left and input new data bit on Q0</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>

<h3 id="8-bit-left-shift">8-bit Left Shift</h3>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">shift_register_8bit</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">SI</span><span class="p">,</span><span class="w">     </span><span class="c1">// Serial input</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Clk</span><span class="p">,</span><span class="w">    </span><span class="c1">// Clock signal (rising edge)</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">EN</span><span class="p">,</span><span class="w">     </span><span class="c1">// Enable (active high)</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">SO</span><span class="w">      </span><span class="c1">// Serial output</span>
<span class="p">);</span>

<span class="w">    </span><span class="c1">// Internal 8-bit register to hold the shift data</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shift_reg</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Always block triggered on rising edge of clock</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">Clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">EN</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="c1">// Shift register: shift in SI and shift out MSB (SO)</span>
<span class="w">            </span><span class="n">SO</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">shift_reg</span><span class="p">[</span><span class="mh">7</span><span class="p">];</span><span class="w">      </span><span class="c1">// MSB is shifted out</span>
<span class="w">            </span><span class="n">shift_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">shift_reg</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">SI</span><span class="p">};</span><span class="w">  </span><span class="c1">// Shift left and input SI</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>

<h2 id="8-bit-counter-lab-3">8-bit Counter (Lab 3)</h2>
<p>Lab simulation: <a href="https://circuitverse.org/users/183511/projects/3-bit-up-down-counter-d9e9961a-4eb6-40fb-abcf-097fc7e38dac">3-Bit Up/Down counter with a clear and load.</a></p>
<p>This lab involves designing an 8-bit up/down counter using Verilog, implemented on the NEXYS-4 FPGA board. A Vivado project is provided for this example.</p>
<p>The <strong>CD74HC190/191</strong> and <strong>CD54HC190/191</strong> are highly versatile presettable up/down counters commonly used in digital electronics for tasks requiring accurate counting, such as digital clocks, timers, and frequency dividers. These ICs can be configured to count in either <strong>binary</strong> (CD74HC191) or <strong>BCD (Binary-Coded Decimal)</strong> format (CD74HC190), and support synchronous counting with a variety of control options, including asynchronous presetting, counting direction control, and enabling inputs. With additional outputs like ripple carry and terminal count, these counters are ideal for cascading multiple units to create larger counting systems.</p>
<p>In <strong>Lab 3</strong>, we implemented an 8-bit up/down counter based on the functionality of the 74HC190/191 but directly in Verilog, bypassing the need for discrete hardware. This allowed us to overcome common design challenges such as signal ripple effects and cascading hazards that typically occur when connecting multiple 4-bit counters. By using Verilog, we streamlined the design, implementing advanced features such as <strong>parallel loading</strong>, which enables the counter to start from a user-defined value, and a clock control to slow down the counting process for easier observation.</p>
<h3 id="identifying-required-number-of-bits">Identifying Required Number of bits</h3>
<p>To determine how many bits are needed to count to a specific number <span class="arithmatex">\(N\)</span>, use the following steps:</p>
<ol>
<li>Use the formula: <code>n = log2(N)</code> where <code>n</code> is the number of bits.</li>
<li>Round up the result to the nearest whole number.</li>
<li>A counter with <code>n</code> bits can represent numbers from <code>0</code> to <code>2^n - 1</code>, which must be greater than or equal to <span class="arithmatex">\(N\)</span>.</li>
</ol>
<h3 id="example_2">Example:</h3>
<p>To count up to 100:</p>
<ol>
<li><code>n = log2(100)</code>  6.64</li>
<li>Round up to 7.</li>
</ol>
<p>You would need <strong>7 bits</strong> to count up to 100, as 7 bits can represent values from 0 to 127.</p>
<h3 id="parallel-loading">Parallel Loading</h3>
<p><strong>Parallel loading</strong> allows a counter to load a preset value into all its flip-flops simultaneously in a single clock cycle. By using input lines (like A-D or D0-D3) and a load signal, the counter can instantly update its value upon the next clock cycle, bypassing the need for sequential counting. This is particularly useful for initializing the counter or synchronizing multiple counters efficiently. In this lab, we used parallel loading to preset the 8-bit counter with values determined by the input switches, adding greater flexibility to the counting process.</p>
<h2 id="synchronous-4-bit-updown-counter-74hc192">Synchronous 4-bit Up/Down Counter (74HC192)</h2>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">counter_74HC192</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Clr</span><span class="p">,</span><span class="w">      </span><span class="c1">// Clear the counter</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Load</span><span class="p">,</span><span class="w">     </span><span class="c1">// Load the counter with a value</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Up</span><span class="p">,</span><span class="w">       </span><span class="c1">// Count up when asserted</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Down</span><span class="p">,</span><span class="w">     </span><span class="c1">// Count down when asserted</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">P</span><span class="p">,</span><span class="w">  </span><span class="c1">// Data input for loading preset</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Clk</span><span class="p">,</span><span class="w">      </span><span class="c1">// Clock input</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Q</span><span class="w">   </span><span class="c1">// 4-bit counter output</span>
<span class="p">);</span>

<span class="c1">// Always block, sensitive to Clk, Clr, Load, Up, Down</span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">Clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">Clr</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">Load</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">Clr</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span><span class="w">  </span><span class="c1">// Clear the counter</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">Load</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span><span class="w">  </span><span class="c1">// Load the counter with input value</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">Up</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">Down</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">  </span><span class="c1">// Increment counter</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">Down</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">Up</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">  </span><span class="c1">// Decrement counter</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>

<h2 id="sr-latch">SR Latch</h2>
<p><img alt="SR Latch" src="../pictures/sr_latch.png" /></p>
<h3 id="sr-latch-using-a-boolean-equation">SR Latch Using a Boolean Equation</h3>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">sr_latch_boolean</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w">   </span><span class="c1">// Set input</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w">   </span><span class="c1">// Reset input</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">,</span><span class="w">   </span><span class="c1">// Output</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Qn</span><span class="w">   </span><span class="c1">// Inverted output</span>
<span class="p">);</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">   </span><span class="c1">// Set</span>
<span class="w">            </span><span class="n">Qn</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">S</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w">   </span><span class="c1">// Reset</span>
<span class="w">            </span><span class="n">Qn</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">        </span><span class="c1">// If S == 0 and R == 0, Q and Qn retain previous state (no action)</span>
<span class="w">    </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>

<h3 id="sr-latch-using-gate-level-description">SR Latch Using Gate-Level Description</h3>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">sr_latch_gate_level</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w">   </span><span class="c1">// Set input</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w">   </span><span class="c1">// Reset input</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Q</span><span class="p">,</span><span class="w">  </span><span class="c1">// Output</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">Qn</span><span class="w">  </span><span class="c1">// Inverted output</span>
<span class="p">);</span>

<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">nand1_out</span><span class="p">,</span><span class="w"> </span><span class="n">nand2_out</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// NAND gates for SR Latch</span>
<span class="w">    </span><span class="k">nand</span><span class="w"> </span><span class="p">(</span><span class="n">nand1_out</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">Qn</span><span class="p">);</span><span class="w">  </span><span class="c1">// First NAND gate</span>
<span class="w">    </span><span class="k">nand</span><span class="w"> </span><span class="p">(</span><span class="n">nand2_out</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span><span class="w">   </span><span class="c1">// Second NAND gate</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">nand1_out</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">Qn</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">nand2_out</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>

<h2 id="4-bit-comparator">4-bit Comparator</h2>
<p>A <strong>4-bit comparator</strong> is a digital circuit that compares two 4-bit binary numbers and outputs the result of their comparison. It determines whether one number is greater than, less than, or equal to the other.</p>
<h3 id="inputs">Inputs</h3>
<ul>
<li><strong>A[3:0]</strong>: 4-bit binary number (A3, A2, A1, A0)</li>
<li><strong>B[3:0]</strong>: 4-bit binary number (B3, B2, B1, B0)</li>
</ul>
<h3 id="outputs">Outputs</h3>
<ul>
<li><strong>A &gt; B</strong>: Output is 1 if the binary number A is greater than B.</li>
<li><strong>A &lt; B</strong>: Output is 1 if the binary number A is less than B.</li>
<li><strong>A = B</strong>: Output is 1 if the binary number A is equal to B.</li>
</ul>
<h3 id="logic-for-comparison">Logic for Comparison</h3>
<p>To compare two 4-bit numbers, the comparison starts from the most significant bit (MSB) down to the least significant bit (LSB):</p>
<ol>
<li><strong>A &gt; B</strong>:</li>
<li>If A3 &gt; B3, then A &gt; B regardless of the lower bits.</li>
<li>If A3 = B3, move to compare A2 and B2.</li>
<li>
<p>Repeat for all bits until a difference is found or A = B.</p>
</li>
<li>
<p><strong>A &lt; B</strong>:</p>
</li>
<li>If A3 &lt; B3, then A &lt; B.</li>
<li>If A3 = B3, move to compare A2 and B2.</li>
<li>
<p>Continue this until a difference is found or A = B.</p>
</li>
<li>
<p><strong>A = B</strong>:</p>
</li>
<li>If all bits (A3 to A0) are equal to their corresponding B bits, then A = B.</li>
</ol>
<h3 id="truth-table">Truth Table</h3>
<table>
<thead>
<tr>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>B0</th>
<th>A &gt; B</th>
<th>A &lt; B</th>
<th>A = B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>
<h3 id="verilog-implementation">Verilog Implementation</h3>
<p>A simple implementation in Verilog:</p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">Comparator4bit</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">A_greater</span><span class="p">,</span><span class="w"> </span><span class="n">A_less</span><span class="p">,</span><span class="w"> </span><span class="n">A_equal</span>
<span class="p">);</span>

<span class="k">assign</span><span class="w"> </span><span class="n">A_greater</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">);</span>
<span class="k">assign</span><span class="w"> </span><span class="n">A_less</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">B</span><span class="p">);</span>
<span class="k">assign</span><span class="w"> </span><span class="n">A_equal</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">B</span><span class="p">);</span>

<span class="k">endmodule</span>
</code></pre></div>

<h1 id="nexys-a7">Nexys A7</h1>
<p><a href="https://digilent.com/reference/programmable-logic/nexys-a7/reference-manual">Nexys A7 Reference Manual</a></p>
<p><img alt="7 Segment Display" src="../pictures/nexys_segment_display.png" /></p>
<h1 id="to-do">To do</h1>
<ol>
<li>Bypass capacitors required in FPGAs</li>
<li>Division, except by powers of 2 is not supported in Vivado</li>
<li>If you use an if statement, but dont have an else, the synthesizer may create a latch you did not expect.</li>
<li>Synthesis vs implementation</li>
</ol>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "../..", "features": [], "search": "../../assets/javascripts/workers/search.6ce7567c.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../../assets/javascripts/bundle.83f73b43.min.js"></script>
      
        <script src="../../javascripts/mathjax.js"></script>
      
        <script src="https://unpkg.com/mathjax@3/es5/tex-mml-chtml.js"></script>
      
    
  </body>
</html>