{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15666, "design__instance__area": 149284, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 42, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 221, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 20, "power__internal__total": 0.01599450781941414, "power__switching__total": 0.00761775579303503, "power__leakage__total": 1.5805970576820982e-07, "power__total": 0.02361242286860943, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.33569312169077203, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3480106024081404, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3222533442416449, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.4045304206113354, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.322253, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.76567, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 337, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 221, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 25, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.38832468895158195, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.4037068293928001, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.18282198494781784, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.1565585483345044, "timing__hold__tns__corner:nom_ss_100C_1v60": -2.891407195511057, "timing__setup__tns__corner:nom_ss_100C_1v60": -54.36610604473155, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.18282198494781784, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.1565585483345044, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 26, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.905144, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.111335, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 8, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 221, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 20, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.30818590218779446, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.31826978064990014, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11266077278852171, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.213249424155056, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.112661, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.198327, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 381, "design__max_fanout_violation__count": 221, "design__max_cap_violation__count": 35, "clock__skew__worst_hold": -0.30157407979994666, "clock__skew__worst_setup": 0.310948747773864, "timing__hold__ws": -0.2607156786477128, "timing__setup__ws": -2.5081510911438727, "timing__hold__tns": -4.725474367780706, "timing__setup__tns": -66.39958815165514, "timing__hold__wns": -0.2607156786477128, "timing__setup__wns": -2.5081510911438727, "timing__hold_vio__count": 70, "timing__hold_r2r__ws": 0.108997, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 1.709989, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 467.655 478.375", "design__core__bbox": "5.52 10.88 461.84 465.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 223714, "design__core__area": 207279, "design__instance__count__stdcell": 15666, "design__instance__area__stdcell": 149284, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.720211, "design__instance__utilization__stdcell": 0.720211, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 11547024, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 376671, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2255, "antenna__violating__nets": 47, "antenna__violating__pins": 58, "route__antenna_violation__count": 47, "route__net": 12571, "route__net__special": 2, "route__drc_errors__iter:1": 11088, "route__wirelength__iter:1": 473076, "route__drc_errors__iter:2": 3710, "route__wirelength__iter:2": 468162, "route__drc_errors__iter:3": 3438, "route__wirelength__iter:3": 466369, "route__drc_errors__iter:4": 362, "route__wirelength__iter:4": 465231, "route__drc_errors__iter:5": 5, "route__wirelength__iter:5": 465206, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 465204, "route__drc_errors": 0, "route__wirelength": 465204, "route__vias": 90668, "route__vias__singlecut": 90668, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1132.43, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 190, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 190, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 190, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 23, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 221, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3256413841861382, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3372614227797121, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31623471403263104, "timing__setup__ws__corner:min_tt_025C_1v80": 2.698879862652085, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316235, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.00865, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 190, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 295, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 221, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.37397583310860566, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3885096521127156, "timing__hold__ws__corner:min_ss_100C_1v60": -0.10518941571069985, "timing__setup__ws__corner:min_ss_100C_1v60": -1.7418502688793709, "timing__hold__tns__corner:min_ss_100C_1v60": -1.4621657631856473, "timing__setup__tns__corner:min_ss_100C_1v60": -41.34533188397414, "timing__hold__wns__corner:min_ss_100C_1v60": -0.10518941571069985, "timing__setup__wns__corner:min_ss_100C_1v60": -1.7418502688793709, "timing__hold_vio__count__corner:min_ss_100C_1v60": 18, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.895743, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.572985, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 190, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 221, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.30157407979994666, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.310948747773864, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10899659261441876, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.415163914997326, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.108997, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.358674, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 190, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 101, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 221, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 28, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.34552847672178666, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3589671717034341, "timing__hold__ws__corner:max_tt_025C_1v80": 0.328860059603435, "timing__setup__ws__corner:max_tt_025C_1v80": 2.136369808194534, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.32886, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.54814, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 190, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 381, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 221, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 35, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.4029387770826425, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.4213100820799007, "timing__hold__ws__corner:max_ss_100C_1v60": -0.2607156786477128, "timing__setup__ws__corner:max_ss_100C_1v60": -2.5081510911438727, "timing__hold__tns__corner:max_ss_100C_1v60": -4.725474367780706, "timing__setup__tns__corner:max_ss_100C_1v60": -66.39958815165514, "timing__hold__wns__corner:max_ss_100C_1v60": -0.2607156786477128, "timing__setup__wns__corner:max_ss_100C_1v60": -2.5081510911438727, "timing__hold_vio__count__corner:max_ss_100C_1v60": 26, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.912289, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.709989, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 190, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 15, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 221, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 28, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3178148112415414, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3265598717203872, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1175128916325708, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.027219560709161, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.117513, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.049897, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 190, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 190, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.798, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79968, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00199539, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00200134, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000306741, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00200134, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000316, "ir__drop__worst": 0.002, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}