// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Mon May 11 17:54:57 2020
// Host        : USER-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/ip/awgn_inv_mapping_bd_awgn_inv_mapping_1_0/awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sim_netlist.v
// Design      : awgn_inv_mapping_bd_awgn_inv_mapping_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_bd_awgn_inv_mapping_1_0,awgn_inv_mapping,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "awgn_inv_mapping,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 snr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME snr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [4:0]snr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 noise_en DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME noise_en, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]noise_en;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 x DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME x, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]x;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN awgn_inv_mapping_bd_clk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 llr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME llr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [9:0]llr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME y, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping inst
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  input [4:0]snr;
  input [0:0]noise_en;
  input [0:0]x;
  input clk;
  output [9:0]llr;
  output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_struct awgn_inv_mapping_struct
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized8 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x0
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x10" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x10
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized9 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x100" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x100
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized56 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x101" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x101
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized57 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x102" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x102
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized58 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x103" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x103
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized59 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x104" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x104
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized60 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x105" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x105
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized41 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x106" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x106
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized21 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x107" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x107
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x108" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x108
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x109" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x109
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x11" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized10 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x110" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x110
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized40 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x12
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized11 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x13" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x13
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized6 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x14" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x14
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized7 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x15" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x15
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized12 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x16" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x16
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized13 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x17" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x17
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized14 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x18" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x18
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized15 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x19" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x19
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x20" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x20
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x21" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x22" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x22
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x23" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x23
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x24" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x24
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x25" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x25
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized19 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x26" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x26
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x27" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x27
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x28" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x28
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized22 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x29" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x29
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x30" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x30
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x31" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x31
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x32" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x32
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x33" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x33
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized25 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x34" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x34
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x35" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x35
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x36" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x36
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x37" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x37
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x38" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x38
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized29 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x39" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x39
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized30 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x4" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x4
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x40" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x40
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized31 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x41" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x41
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized32 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x42" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x42
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized27 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x43" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x43
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x44" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x44
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized33 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x45" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x45
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized34 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x46" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x46
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized35 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x47" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x47
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized36 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x48" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x48
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x49" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x49
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x5" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x5
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized3 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x50" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x50
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x51" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x51
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized18 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x52" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x52
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized38 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x53" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x53
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x54" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x54
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x55" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x55
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x56" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x56
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x57" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x57
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized23 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x58" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x58
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized24 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x59" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x59
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x6" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x6
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x60" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x61" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x61
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x62" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x62
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x63" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x63
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x64" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x64
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x65" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x65
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x66" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x66
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized28 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x67" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x67
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x68" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x68
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized47 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x69" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x69
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x7" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x7
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x70" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x70
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x71" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x71
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized45 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x72" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x72
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized49 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x73" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x73
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized50 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x74" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x74
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized51 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x75" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x75
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized52 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x76" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x76
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x77" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x77
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x78" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x78
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x79" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x79
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized39 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x8" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x8
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x80" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x80
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized43 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x81" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x81
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x82" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x82
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized20 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x83" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x83
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x84" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x84
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x85" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x85
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized0 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x86" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x86
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x87" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x87
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x88" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x88
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized37 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x89" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x89
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized53 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x9" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x9
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x90" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x90
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized17 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x91" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x91
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x92" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x92
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x93" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x93
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x94" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x94
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized42 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x95" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x95
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized46 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x96" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x96
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized44 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x97" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x97
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized48 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x98" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x98
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized54 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x99" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x99
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized55 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i0
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i0__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i0__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i0__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i1
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i1__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__parameterized1__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i1__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__parameterized1__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i1__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__parameterized1__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_box_muller1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_box_muller1
   (\reg_array[9].has_latency.u2 ,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;
  wire [9:0]result;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlconvert_658 convert
       (.clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_f f
       (.A(mux5_y_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_g g
       (.clk(clk),
        .q(delay_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__xdcDup__1 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_box_muller2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_box_muller2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlconvert_425 convert
       (.clk(clk),
        .d(result),
        .q(q));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_fr1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_g2 g2
       (.clk(clk),
        .q(delay_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__xdcDup__2 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_box_muller3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_box_muller3
   (S,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]S;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire [0:0]S;
  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]result;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlconvert_191 convert
       (.S(S),
        .clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_fr1_x0 fr1
       (.A(mux5_y_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_g2_x0 g2
       (.clk(clk),
        .q(delay_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__xdcDup__3 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_box_muller4" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_box_muller4
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlconvert convert
       (.clk(clk),
        .d(result),
        .q(q));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_fr1_x1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_g2_x1 g2
       (.clk(clk),
        .q(delay_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_addsub_v12_0_i0" *) 
(* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_addsub_v12_0_i0
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [40:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [40:0]S;

  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_addsub_v12_0_12 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_addsub_v12_0_i1" *) 
(* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_addsub_v12_0_i1
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [18:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [18:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_addsub_v12_0_12__parameterized1 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i0
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i1" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i1
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized1 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i10" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized19 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i11" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i11
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized21 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i12" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i12
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized23 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i13" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i13
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized25 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i14" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i14
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized27 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i15" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i15
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized29 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i16" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i16
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized31 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i18
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized35 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized35__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized35__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i19" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i19
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized37 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i19" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i19__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized37__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i1" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i1__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized1__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i20" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i20
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized39 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i20" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i20__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized39__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i21" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i21
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized41 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i21" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i21__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized41__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i22
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized43 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized43__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized43__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i23" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i23
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized45 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i24" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i24
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized47 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i24" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i24__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized47__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i25
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized49 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized49__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized49__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i26" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i26
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized51 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i28" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i28
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized55 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i28" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i28__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized55__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i29
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized57 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized57__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized57__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i3" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i30" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i30
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized59 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i31" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i31
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized61 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i32" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i32
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized63 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i33" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i33
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized65 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i34" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i34
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized67 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i35" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i35
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized69 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i36" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i36
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized71 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i37" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i37
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized73 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i38" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i38
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized75 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i38" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i38__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized75__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i39" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i39
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized77 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i3" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i3__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized5__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i4" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i40" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i40
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized79 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i40" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i40__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized79__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i41" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i41
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized81 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i41" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i41__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized81__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i42" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i42
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized83 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i42" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i42__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized83__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i43" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i43
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized85 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i43" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i43__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized85__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i44
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized87 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized87__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized87__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i45
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized89 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized89__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized89__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i46" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i46
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized91 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i46" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i46__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized91__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i47" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i47
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized93 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i47" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i47__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized93__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i48" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i48
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized95 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i49" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i49
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized97 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i49" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i49__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized97__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i50" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i50
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized99 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i51" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i51
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized101 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i52" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i52
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized103 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i53" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i53
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized105 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i54" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i54
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized107 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i55" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i55
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized109 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i55" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i55__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized109__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i56" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i56
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized111 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i56" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i56__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized111__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i57" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i57
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized113 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i58" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i58
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized115 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i59" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i59
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized117 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__10 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i6" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized11 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i60" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i60
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized119 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i61" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i61
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized121 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i7" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized13 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i7" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i7__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized13__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i8" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized15 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i8" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i8__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized15__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i9" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized17 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i0
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i0__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i0__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i0__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i1
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized1 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i1__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized1__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i1__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized1__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i1__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized1__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i2
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized3 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i2__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized3__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i2__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized3__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i2__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized3__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i3
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i3__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized5__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i3__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized5__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i3__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized5__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized7 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i4__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized7__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i4__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized7__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i4__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized7__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_f" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_f
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom5_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_724 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_725 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_726 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_727 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_728 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero iszero
       (.a(concat2_y_net_x3),
        .addra(sel1_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero1 iszero1
       (.a(concat2_y_net_x2),
        .addra(sel2_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero2 iszero2
       (.a(concat2_y_net_x1),
        .addra(sel3_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero3 iszero3
       (.a(concat2_y_net_x0),
        .addra(sel4_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_17_2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_25_1 lfsr_25_1
       (.a(concat2_y_net_x2),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_29_2 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_31_2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_41_2 lfsr_41_2
       (.clk(clk),
        .x_x0(concat2_y_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_8ec07b287d_729 mux5
       (.A(A),
        .clk(clk),
        .douta(rom5_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__xdcDup__1 rom
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1 rom1
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom1_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1 rom2
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom2_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1 rom3
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom3_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__xdcDup__1 rom5
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom5_data_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_fr1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_fr1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_489 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_490 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_491 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_492 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_493 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero_x0 iszero
       (.a(concat2_y_net_x2),
        .addra(sel1_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero1_x0 iszero1
       (.a(concat2_y_net_x1),
        .addra(sel2_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero2_x0 iszero2
       (.a(concat2_y_net_x0),
        .addra(sel3_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero3_x0 iszero3
       (.a(concat2_y_net_x4),
        .addra(sel4_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_17_2_x0 lfsr_17_2
       (.clk(clk),
        .x_x0(concat2_y_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_25_2 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_29_2_x0 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_31_2_x0 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_41_2_x0 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_8ec07b287d_494 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__xdcDup__2 rom
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2 rom1
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom1_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2 rom2
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom2_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2 rom3
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom3_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__xdcDup__2 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_fr1_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_fr1_x0
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_253 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_254 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_255 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_256 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_257 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero_x1 iszero
       (.a(concat2_y_net_x1),
        .addra(sel1_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero1_x1 iszero1
       (.a(concat2_y_net_x0),
        .addra(sel2_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero2_x1 iszero2
       (.a(concat2_y_net_x4),
        .addra(sel3_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero3_x1 iszero3
       (.a(concat2_y_net_x3),
        .addra(sel4_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_17_2_x1 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_25_2_x0 lfsr_25_2
       (.clk(clk),
        .x_x0(concat2_y_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_29_2_x1 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_31_2_x1 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_41_2_x1 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_8ec07b287d_258 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__xdcDup__3 rom
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3 rom1
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom1_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3 rom2
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom2_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3 rom3
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom3_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__xdcDup__3 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_fr1_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_fr1_x1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_45 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_46 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_47 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_48 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero_x2 iszero
       (.a(concat2_y_net_x0),
        .addra(sel1_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero1_x2 iszero1
       (.a(concat2_y_net_x4),
        .addra(sel2_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero2_x2 iszero2
       (.a(concat2_y_net_x3),
        .addra(sel3_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero3_x2 iszero3
       (.a(concat2_y_net_x2),
        .addra(sel4_op_net),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_17_2_x2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_25_2_x1 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_29_2_x2 lfsr_29_2
       (.clk(clk),
        .x_x0(concat2_y_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_31_2_x2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_41_2_x2 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_8ec07b287d mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist rom
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized0 rom1
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom1_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized1 rom2
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom2_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized2 rom3
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom3_data_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_g" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_g
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized0_660 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_47_5 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_g2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_g2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized0_427 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_47_5_x0 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_g2_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_g2_x0
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized0 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_47_5_x1 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_g2_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_g2_x1
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [7:0]delay1_q_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized1 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized2 delay1
       (.clk(clk),
        .q(delay1_q_net),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_47_5_x2 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__parameterized0 rom
       (.clk(clk),
        .douta(rom_data_net),
        .q(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_878 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_877 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero1_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero1_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_644 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero1_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero1_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_411 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero1_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero1_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_179 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_876 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero2_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero2_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_643 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero2_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero2_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_410 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero2_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero2_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_178 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero3
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_875 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero3_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero3_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_642 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero3_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero3_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_409 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero3_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero3_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_645 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_412 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_iszero_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_180 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_17_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_17_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_847 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x1 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_848 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_849 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_850 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x5 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x6 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x7 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_17_2_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_17_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_614 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x31 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_615 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_616 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_617 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x32 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x33 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x34 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_17_2_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_17_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_381 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x59 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_382 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_383 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_384 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x60 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x61 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x62 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_17_2_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_17_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_152 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x87 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_153 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_154 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_155 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x88 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x89 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x90 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_25_1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_25_1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_820 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x2 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_821 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_822 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_823 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x8 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x9 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x10 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_25_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_25_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_586 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x35 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_587 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_588 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_589 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x36 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x37 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x38 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_25_2_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_25_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_353 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x63 x1
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_354 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_355 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_356 x4
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x64 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x65 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x66 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_25_2_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_25_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_125 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x91 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_126 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_127 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_128 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x92 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x93 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x94 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_29_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_29_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_793 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_794 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_795 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_796 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x11 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x12 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x13 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x14 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_29_2_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_29_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_559 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_560 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_561 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_562 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x39 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x40 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x41 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x42 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_29_2_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_29_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_325 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_326 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_327 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_328 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x67 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x68 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x69 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x70 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_29_2_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_29_2_x2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_98 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_99 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_100 x3
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[1]),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_101 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[2]),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x95 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x96 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x97 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x98 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_31_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_31_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_769 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_770 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_771 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_772 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x17 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x18 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x19 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x15 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_31_2_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_31_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_534 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_535 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_536 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_537 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x43 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x44 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x45 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x46 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_31_2_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_31_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_298 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_299 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_300 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_301 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x71 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x72 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x73 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x74 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_31_2_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_31_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_73 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_74 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_75 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_76 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x99 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x100 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x101 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x102 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_41_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_41_2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_745 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x20 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_746 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_747 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_748 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x21 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[2]),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x22 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x23 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_41_2_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_41_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_510 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x47 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_511 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_512 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_513 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x48 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x49 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x50 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_41_2_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_41_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_274 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x75 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_275 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_276 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_277 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x76 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x77 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x78 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_41_2_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_41_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_49 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x103 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_50 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_51 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_52 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .z_9(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x104 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x105 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x106 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_47_5" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_47_5
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_666 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x24 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x25 x11
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x26 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x27 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x28 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x29 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x16 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_667 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_668 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_669 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_670 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_671 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_672 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_673 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x30 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_47_5_x0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_47_5_x0
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_433 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x51 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x52 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x53 x12
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x54 x13
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x55 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x56 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x57 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_434 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_435 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_436 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_437 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_438 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_439 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_440 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x58 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_47_5_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_47_5_x1
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_198 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x79 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x80 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x81 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x82 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x83 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x84 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x85 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_199 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_200 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_201 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_202 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_203 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_204 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_205 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x86 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_47_5_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_lfsr_47_5_x2
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x107 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x108 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x109 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x110 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x111 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x112 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x113 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_1 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_2 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_3 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_4 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_5 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_6 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x114 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i0
   (A,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [16:0]P;

  wire \<const0> ;
  wire [0:0]A;

  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = A;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i1" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [11:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [15:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [27:0]P;

  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__parameterized3 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i2" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i2
   (A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [58:0]P;

  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__parameterized5 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i3__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i3__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i3__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_struct" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_struct
   (y,
    llr,
    snr,
    clk,
    x,
    noise_en);
  output [18:0]y;
  output [9:0]llr;
  input [4:0]snr;
  input clk;
  input [0:0]x;
  input [0:0]noise_en;

  wire [40:0]addsub_s_net;
  wire clk;
  wire [16:0]cmult_p_net;
  wire [9:0]llr;
  wire [27:0]mult_p_net;
  wire [36:0]mux1_y_net;
  wire [16:0]mux2_y_net;
  wire [13:0]mux_y_net;
  wire [0:0]noise_en;
  wire [11:0]reinterpret_output_port_net;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdsub addsub
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .a(addsub_s_net),
        .clk(clk),
        .y(y));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdsub__parameterized0 addsub1
       (.clk(clk),
        .p(cmult_p_net),
        .y(y));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlcmult cmult
       (.clk(clk),
        .q(cmult_p_net),
        .x(x));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__parameterized0 mult
       (.A(reinterpret_output_port_net),
        .B(mux_y_net),
        .P(mult_p_net),
        .clk(clk),
        .snr(snr));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__parameterized1 mult1
       (.a(addsub_s_net),
        .b(mux2_y_net),
        .clk(clk),
        .llr(llr));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_d3281a34b0 mux
       (.B(mux_y_net),
        .snr(snr));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_abc2c21306 mux1
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .P(mult_p_net),
        .noise_en(noise_en));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_58c779851f mux2
       (.b(mux2_y_net),
        .snr(snr));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_white_gaussian_noise_generator white_gaussian_noise_generator
       (.A(reinterpret_output_port_net),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_white_gaussian_noise_generator" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_white_gaussian_noise_generator
   (A,
    clk);
  output [11:0]A;
  input clk;

  wire [11:0]A;
  wire [10:0]a;
  wire addsub_n_0;
  wire [10:0]b;
  wire box_muller1_n_0;
  wire box_muller3_n_0;
  wire clk;
  wire [9:0]convert_dout_net;
  wire [9:0]convert_dout_net_x0;
  wire [9:0]convert_dout_net_x1;
  wire [9:0]convert_dout_net_x2;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_addsub_f8a897f245 addsub
       (.S(addsub_n_0),
        .a(a),
        .b(b[10]),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (box_muller1_n_0),
        .\op_mem_91_20_reg[0][10]_1 (convert_dout_net_x1[8:0]),
        .q(convert_dout_net_x2));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_addsub_f8a897f245_0 addsub1
       (.S(box_muller3_n_0),
        .b(b),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (convert_dout_net[8:0]),
        .q(convert_dout_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_addsub_292791509b addsub2
       (.A(A),
        .S(addsub_n_0),
        .a(a),
        .b(b[9:0]),
        .clk(clk));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_box_muller1 box_muller1
       (.clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net_x1[9]),
        .q(convert_dout_net_x2),
        .\reg_array[9].has_latency.u2 (box_muller1_n_0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_box_muller2 box_muller2
       (.clk(clk),
        .q(convert_dout_net_x1));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_box_muller3 box_muller3
       (.S(box_muller3_n_0),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net[9]),
        .q(convert_dout_net_x0));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_box_muller4 box_muller4
       (.clk(clk),
        .q(convert_dout_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x1" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x1
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x0 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_869 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x10" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x10
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x7 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_824 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x100" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x100
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x97 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_83 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x101" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x101
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x98 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_80 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x102" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x102
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x99 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_77 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x103" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x103
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x100 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_68 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x104" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x104
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x101 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_59 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x105" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x105
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x102 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_56 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x106" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x106
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x103 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_53 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x107" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x107
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x104 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_39 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x108" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x108
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x105 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_36 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x109" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x109
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x106 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_33 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x11" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x11
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x8 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_808 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x110" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x110
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x107 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_29 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x111" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x111
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x108 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_26 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x112" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x112
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x109 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_23 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x113" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x113
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x110 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_20 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x114" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x114
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x25 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_7 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x12
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x9 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_804 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x13" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x13
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_801 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x14" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x14
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x10 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_797 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x15" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x15
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x14 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_773 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x16" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x16
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x26 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_692 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x17" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x17
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x11 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_782 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x18" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x18
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x12 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_779 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x19" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x19
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x13 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_776 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x2
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x4 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_841 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x20" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x20
   (x,
    z_9,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x15 asr
       (.D(register1_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_764 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x21" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x21
   (x,
    z_10,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x16 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_755 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x22" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x22
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x17 asr
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_752 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x23" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x23
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x18 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_749 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x24" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x24
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x19 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_716 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x25" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x25
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x20 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_712 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x26" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x26
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x21 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_708 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x27" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x27
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x22 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_704 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x28" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x28
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x23 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_700 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x29" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x29
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x24 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_696 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x30" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x30
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x27 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_674 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x31" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x31
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x28 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_636 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x32" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x32
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x29 asr
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_626 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x33" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x33
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x30 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_622 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x34" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x34
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x31 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_618 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x35" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x35
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x32 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_608 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x36" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x36
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x33 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_598 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x37" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x37
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x34 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_594 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x38" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x38
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x35 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_590 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x39" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x39
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x36 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_574 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x40" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x40
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x37 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_570 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x41" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x41
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x38 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_566 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x42" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x42
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x39 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_563 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x43" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x43
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x40 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_548 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x44" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x44
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x41 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_545 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x45" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x45
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x42 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_542 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x46" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x46
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x43 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_538 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x47" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x47
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x44 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_529 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x48" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x48
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x45 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_520 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x49" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x49
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x46 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_517 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x5" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x5
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x1 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_859 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x50" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x50
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x47 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_514 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x51" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x51
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x48 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_481 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x52" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x52
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x49 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_477 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x53" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x53
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x50 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_473 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x54" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x54
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x51 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_470 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x55" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x55
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x52 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_467 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x56" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x56
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x53 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_463 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x57" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x57
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x54 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_459 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x58" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x58
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x55 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_441 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x59" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x59
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x56 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_403 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x6" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x6
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x2 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_855 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x60" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x60
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x57 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_393 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x61" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x61
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x58 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_389 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x62" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x62
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x59 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_385 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x63" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x63
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x60 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_375 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x64" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x64
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x61 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_365 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x65" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x65
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x62 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_361 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x66" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x66
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x63 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_357 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x67" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x67
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x64 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_341 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x68" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x68
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x65 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_337 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x69" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x69
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x66 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_333 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x7" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x7
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x3 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_851 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x70" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x70
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x67 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_329 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x71" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x71
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x68 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_313 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x72" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x72
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x69 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_309 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x73" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x73
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x70 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_305 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x74" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x74
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x71 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_302 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x75" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x75
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x72 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_293 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x76" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x76
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x73 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_284 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x77" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x77
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x74 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_281 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x78" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x78
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x75 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_278 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x79" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x79
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x76 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_247 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x8" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x8
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x5 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_832 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x80" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x80
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x77 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_243 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x81" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x81
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x78 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_239 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x82" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x82
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x79 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_235 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x83" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x83
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x80 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_232 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x84" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x84
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x81 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_228 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x85" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x85
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x82 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_224 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x86" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x86
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x83 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_206 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x87" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x87
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x84 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_173 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x88" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x88
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x85 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_164 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x89" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x89
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x86 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_160 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x9" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x9
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x6 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_828 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x90" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x90
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x87 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_156 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x91" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x91
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x88 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_147 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x92" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x92
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x89 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_137 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x93" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x93
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x90 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_133 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x94" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x94
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x91 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_129 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x95" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x95
   (x,
    z_7,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x92 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_113 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x96" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x96
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x93 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_109 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x97" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x97
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x94 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_105 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x98" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x98
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x95 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_102 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x99" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_x99
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_asr_x96 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_87 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i0 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__62 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized0
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i1 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__63 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i1__2 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__31 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized10
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i11 \comp11.core_instance11 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i12 \comp12.core_instance12 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized12
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i13 \comp13.core_instance13 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__1 
       (.I0(z_9),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized13
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i14 \comp14.core_instance14 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__0 
       (.I0(z_10),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized14
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i15 \comp15.core_instance15 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1 
       (.I0(z_9),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized15
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i16 \comp16.core_instance16 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__5 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__1 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__6 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__21 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__7 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__8 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__21 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized17
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i18 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__3 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__4 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__17 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized18
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i19 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i19__2 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__3 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized19
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i20 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__29 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i20__2 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__5 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__32 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__6 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__7 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__8 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__33 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i3 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized20
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i21 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i21__2 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i22 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__3 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__0 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__4 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__42 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized22
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i23 \comp23.core_instance23 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__8 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized23
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i24 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__51 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i24__2 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__2 
       (.I0(z_4),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized24
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i25 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__52 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__3 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__3 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__4 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__50 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized25
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i26 \comp26.core_instance26 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__20 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__5 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__6 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__7 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__8 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__26 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized27
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i28 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i28__2 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__23 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized28
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i29 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__3 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__44 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__4 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized29
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i30 \comp30.core_instance30 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i3__2 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__33 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized3
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i4 \comp4.core_instance4 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__34 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized30
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i31 \comp31.core_instance31 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized31
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i32 \comp32.core_instance32 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized32
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i33 \comp33.core_instance33 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized33
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i34 \comp34.core_instance34 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__27 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized34
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i35 \comp35.core_instance35 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__26 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized35
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i36 \comp36.core_instance36 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__48 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized36
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i37 \comp37.core_instance37 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized37
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i38 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__64 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i38__2 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized38
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i39 \comp39.core_instance39 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized39
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i40 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__19 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i40__2 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized40
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i41 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i41__2 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized41
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i42 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__27 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i42__2 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__12 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized42
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i43 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i43__2 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__15 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized43
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i44 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__3 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__16 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__4 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized44
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i45 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__3 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__55 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__4 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized45
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i46 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i46__2 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__53 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized46
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i47 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i47__2 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized47
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i48 \comp48.core_instance48 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized48
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i49 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i49__2 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized49
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i50 \comp50.core_instance50 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__61 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__6 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__7 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__8 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__13 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__9 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__10 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__20 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized5
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i6 \comp6.core_instance6 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized50
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i51 \comp51.core_instance51 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__60 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized51
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i52 \comp52.core_instance52 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__59 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized52
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i53 \comp53.core_instance53 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized53
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i54 \comp54.core_instance54 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__65 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized54
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i55 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i55__2 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__13 
       (.I0(z_7),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized55
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i56 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i56__2 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__22 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized56
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i57 \comp57.core_instance57 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__39 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized57
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i58 \comp58.core_instance58 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__69 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized58
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i59 \comp59.core_instance59 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__68 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized59
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i60 \comp60.core_instance60 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized6
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i7 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i61 \comp61.core_instance61 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__15 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i7__2 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__38 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized7
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i8 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i8__2 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__36 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized8
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i9 \comp9.core_instance9 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__parameterized9
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i10 \comp10.core_instance10 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__3 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__30 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdrsr__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__4 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdsub" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdsub
   (a,
    A,
    y,
    clk);
  output [40:0]a;
  input [27:0]A;
  input [18:0]y;
  input clk;

  wire [27:0]A;
  wire [40:0]a;
  wire clk;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A}),
        .B({y[18],y,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S(a));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdsub" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xladdsub__parameterized0
   (y,
    p,
    clk);
  output [18:0]y;
  input [16:0]p;
  input clk;

  wire clk;
  wire [16:0]p;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_c_addsub_v12_0_i1 \comp1.core_instance1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,p}),
        .CE(1'b1),
        .CLK(clk),
        .S(y));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlcmult" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlcmult
   (q,
    x,
    clk);
  output [16:0]q;
  input [0:0]x;
  input clk;

  wire clk;
  wire [16:0]q;
  wire [16:0]tmp_p;
  wire [0:0]x;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(x),
        .P(tmp_p));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized3 \latency_gt_0.reg1 
       (.clk(clk),
        .d(tmp_p),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlconvert
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1_189 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlconvert_191
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1_423 \latency_test.reg1 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlconvert_425
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1_656 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlconvert_658
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1_889 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_187 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_253
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_421 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_254
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_419 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_255
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_417 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_256
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_415 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_257
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_413 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_45
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_185 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_46
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_183 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_47
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_181 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_48
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_489
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_654 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_490
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_652 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_491
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_650 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_492
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_648 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_493
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_646 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_724
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_887 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_725
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_885 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_726
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_883 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_727
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_881 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay_728
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_879 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized0 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized0_427
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized0_487 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized0_660
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized0_722 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xldelay__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized2 \srl_delay.reg1 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__2_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i3 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__2 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__parameterized0
   (P,
    clk,
    A,
    B,
    snr);
  output [27:0]P;
  input clk;
  input [11:0]A;
  input [13:0]B;
  input [4:0]snr;

  wire [11:0]A;
  wire [13:0]B;
  wire [27:0]P;
  wire clk;
  wire \comp0.core_instance0_i_1_n_0 ;
  wire [4:0]snr;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i1 \comp0.core_instance0 
       (.A(A),
        .B({1'b0,\comp0.core_instance0_i_1_n_0 ,B}),
        .CE(1'b1),
        .CLK(clk),
        .P(P),
        .SCLR(1'b0));
  LUT5 #(
    .INIT(32'h00000155)) 
    \comp0.core_instance0_i_1 
       (.I0(snr[3]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[4]),
        .O(\comp0.core_instance0_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__parameterized1
   (llr,
    a,
    b,
    clk);
  output [9:0]llr;
  input [40:0]a;
  input [16:0]b;
  input clk;

  wire [40:0]a;
  wire [16:0]b;
  wire clk;
  wire [9:0]llr;
  wire [58:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i2 \comp1.core_instance1 
       (.A(a),
        .B({1'b0,b}),
        .P(tmp_p));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized4 \latency_gt_0.reg1 
       (.P(tmp_p[58:30]),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__xdcDup__1
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i3__4 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__xdcDup__2
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__0_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__0_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i3__5 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__0 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlmult__xdcDup__3
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__1_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__1_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_mult_gen_v12_0_i3__6 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__1 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_43 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_1
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_18 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_100
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_119 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_105
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_106 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_113
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_114 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_125
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_150 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_126
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_145 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_128
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_141 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_137
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_138 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_147
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_148 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_154
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_169 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_164
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_165 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_173
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_174 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_199
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_222 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_20
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_21 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_200
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_220 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_203
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_214 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_205
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_210 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_228
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_229 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_23
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_24 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_232
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_233 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_235
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_236 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_243
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_244 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_247
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_248 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_275
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_291 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_276
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_289 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_278
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_279 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_281
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_282 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_284
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_285 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_29
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_30 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_305
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_306 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_309
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_310 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_313
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_314 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_327
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_347 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_329
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_330 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_333
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_334 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_341
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_342 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_353
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_379 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_355
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_371 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_356
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_369 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_357
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_358 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_36
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_37 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_365
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_366 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_375
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_376 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_385
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_386 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_39
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_40 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_393
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_394 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_403
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_404 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_434
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_457 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_436
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_453 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_463
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_464 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_473
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_474 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_477
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_478 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_481
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_482 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_49
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_71 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_5
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_10 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_50
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_66 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_51
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_64 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_512
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_525 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_513
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_523 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_52
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_62 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_520
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_521 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_529
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_530 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_534
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_557 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_536
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_553 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_537
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_551 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_538
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_539 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_542
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_543 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_559
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_584 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_56
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_57 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_560
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_582 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_561
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_580 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_570
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_571 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_574
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_575 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_586
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_612 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_587
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_606 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_59
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_60 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_594
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_595 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_598
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_599 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_6
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_8 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_614
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_640 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_617
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_630 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_622
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_623 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_626
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_627 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_666
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_720 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_669
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_686 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_671
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_682 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_674
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_675 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_692
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_693 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_696
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_697 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_7
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_700
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_701 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_704
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_705 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_716
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_717 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_73
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_96 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_74
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_94 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_747
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_760 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_748
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_758 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_749
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_750 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_75
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_92 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_752
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_753 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_755
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_756 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_772
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_785 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_776
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_777 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_779
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_780 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_782
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_783 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_794
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_816 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_796
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_812 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_797
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_798 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_80
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_81 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_801
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_802 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_808
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_809 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_823
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_835 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_824
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_825 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_832
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_833 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_841
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_842 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_851
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_852 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_859
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_860 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_869
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_870 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_87
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_88 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister_98
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_123 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_16 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_101
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_117 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_102
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_103 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_109
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_110 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_127
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_143 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_129
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_130 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_133
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_134 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_152
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_176 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_153
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_171 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_155
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_167 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_156
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_157 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_160
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_161 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_198
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_251 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_2
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_14 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_201
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_218 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_202
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_216 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_204
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_212 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_206
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_207 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_224
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_225 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_239
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_240 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_26
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_27 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_274
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_296 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_277
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_287 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_293
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_294 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_298
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_323 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_299
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_321 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_3
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_12 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_300
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_319 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_301
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_317 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_302
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_303 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_325
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_351 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_326
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_349 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_328
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_345 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_33
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_34 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_337
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_338 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_354
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_373 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_361
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_362 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_381
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_407 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_382
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_401 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_383
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_399 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_384
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_397 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_389
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_390 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_4
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_433
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_485 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_435
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_455 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_437
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_451 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_438
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_449 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_439
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_447 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_440
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_445 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_441
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_442 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_459
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_460 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_467
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_468 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_470
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_471 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_510
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_532 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_511
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_527 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_514
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_515 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_517
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_518 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_53
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_54 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_535
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_555 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_545
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_546 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_548
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_549 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_562
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_578 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_563
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_564 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_566
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_567 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_588
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_604 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_589
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_602 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_590
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_591 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_608
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_609 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_615
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_634 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_616
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_632 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_618
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_619 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_636
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_637 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_667
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_690 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_668
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_688 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_670
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_684 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_672
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_680 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_673
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_678 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_68
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_69 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_708
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_709 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_712
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_713 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_745
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_767 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_746
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_762 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_76
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_90 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_764
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_765 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_769
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_791 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_77
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_78 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_770
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_789 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_771
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_787 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_773
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_774 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_793
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_818 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_795
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_814 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_804
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_805 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_820
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_845 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_821
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_839 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_822
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_837 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_828
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_829 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_83
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_84 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_847
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_873 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_848
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_867 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_849
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_865 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_850
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_863 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_855
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_856 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlregister__parameterized0_99
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_121 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i0 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__parameterized0
   (douta,
    clk,
    q);
  output [9:0]douta;
  input clk;
  input [7:0]q;

  wire clk;
  wire [9:0]douta;
  wire [7:0]q;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i1 \comp1.core_instance1 
       (.addra(q),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i1__4 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i1__5 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i1__6 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__xdcDup__1
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i0__4 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__xdcDup__2
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i0__5 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom__xdcDup__3
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_blk_mem_gen_i0__6 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i0 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized0
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i1 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i1__4 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i1__5 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i1__6 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i2 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i2__4 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i2__5 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i2__6 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i3 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i3__4 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i3__5 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i3__6 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i4__4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i4__5 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i4__6 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i0__4 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i0__5 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_xlsprom_dist__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_awgn_inv_mapping_dist_mem_gen_i0__6 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_107
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_11
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__24 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_115
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_120
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__12 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_124
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_139
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_142
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__34 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_146
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_149
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_151
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_166
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_170
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_175
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_19
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_211
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__18 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_215
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_22
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_221
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_223
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_230
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_234
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_237
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_245
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_249
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_25
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_280
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_283
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_286
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_290
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_292
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_307
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_31
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_311
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_315
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_331
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_335
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_343
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_348
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__29 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_359
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_367
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_370
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__8 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_372
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_377
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_38
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_380
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_387
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_395
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_405
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_41
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_44
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_454
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_458
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_465
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_475
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_479
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_483
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_522
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_524
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__49 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_526
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_531
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_540
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_544
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_552
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__46 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__47 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_554
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__25 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_558
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_572
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_576
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_58
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_581
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__45 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_583
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_585
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_596
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_600
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_607
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_61
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_613
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_624
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_628
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_63
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__38 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_631
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_641
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_65
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_67
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_676
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_683
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_687
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_694
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_698
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_702
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_706
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_718
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_72
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_721
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_751
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_754
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_757
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_759
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_761
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_778
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_781
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_784
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_786
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__41 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__19 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_799
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_803
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_810
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_813
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_817
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_82
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_826
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_834
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_836
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__17 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_843
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_853
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_861
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_871
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_89
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_9
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__25 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_93
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__36 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_95
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__66 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_97
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__28 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_104
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_111
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_118
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__23 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_122
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_13
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_131
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_135
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_144
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_15
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_158
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_162
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_168
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__32 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_17
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_172
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_177
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_208
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_213
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_217
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_219
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_226
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_241
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_252
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_28
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_288
   (a,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__31 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_295
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_297
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_304
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_318
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__58 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__30 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_320
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__57 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_322
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__56 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_324
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_339
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_346
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__54 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_35
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_350
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_352
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_363
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_374
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_391
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_398
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__28 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_400
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_402
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_408
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_443
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_446
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_448
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_450
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_452
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_456
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_461
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_469
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_472
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_486
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_516
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_519
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_528
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_533
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_547
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_55
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_550
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_556
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__24 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_565
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_568
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_579
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__22 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_592
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_603
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__43 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_605
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_610
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_620
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_633
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_635
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_638
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_679
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_681
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__2 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_685
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_689
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_691
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_70
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_710
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_714
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_763
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_766
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_768
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_775
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_788
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__40 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_79
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_790
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__39 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_792
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_806
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_815
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__18 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_819
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_830
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_838
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_840
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_846
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_85
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_857
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_864
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__16 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_866
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_868
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_874
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_91
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__67 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_182
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_184
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_186
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_188
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_414
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_416
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_418
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_420
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_422
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_647
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_649
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_651
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_653
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_655
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_880
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_882
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_884
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_886
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_888
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized0_488
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized0_723
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1_190
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1_424
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(S));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1_657
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1_890
   (\reg_array[9].has_latency.u2_0 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2_0 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2_0 ;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3__0 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(\reg_array[9].has_latency.u2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[7]),
        .Q(q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]conv_p;
  wire [9:0]llr;
  wire \reg_array[9].has_latency.u2_i_2_n_0 ;
  wire \reg_array[9].has_latency.u2_i_3_n_0 ;
  wire \reg_array[9].has_latency.u2_i_4_n_0 ;
  wire \reg_array[9].has_latency.u2_i_5_n_0 ;
  wire \reg_array[9].has_latency.u2_i_6_n_0 ;
  wire \reg_array[9].has_latency.u2_i_7_n_0 ;
  wire \reg_array[9].has_latency.u2_i_8_n_0 ;
  wire \reg_array[9].has_latency.u2_i_9_n_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[0]),
        .Q(llr[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[0].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[0]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[1]),
        .Q(llr[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[1].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[1]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[2]),
        .Q(llr[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[2].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[2]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[3]),
        .Q(llr[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[3].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[3]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[4]),
        .Q(llr[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[4].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[4]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[5]),
        .Q(llr[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[5].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[5]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[6]),
        .Q(llr[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[6].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[6]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[7]),
        .Q(llr[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[7].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[7]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[8]),
        .Q(llr[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[8].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[8]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[9]),
        .Q(llr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAACAAACAAACCCCC)) 
    \reg_array[9].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[9]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_2 
       (.I0(\reg_array[9].has_latency.u2_i_6_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_7_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_3 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_4 
       (.I0(\reg_array[9].has_latency.u2_i_8_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_9_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_5 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_array[9].has_latency.u2_i_6 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_7 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \reg_array[9].has_latency.u2_i_8 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_9 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_181
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_182 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_183
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_184 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_185
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_186 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_187
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_188 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_413
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_414 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_415
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_416 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_417
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_418 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_419
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_420 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_421
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_422 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_646
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_647 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_648
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_649 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_650
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_651 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_652
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_653 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_654
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_655 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_879
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_880 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_881
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_882 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_883
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_884 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_885
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_886 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_887
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e_888 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized0 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized0_487
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized0_488 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized0_722
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized0_723 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1_189
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1_190 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1_423
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1_424 \has_only_1.srlc33e_array0 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1_656
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1_657 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized1_889
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized1_890 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2_0 (\reg_array[9].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized2 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized3 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]llr;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_srlc33e__parameterized4 \has_only_1.srlc33e_array0 
       (.P(P),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_10
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_11 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_106
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_107 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_114
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_115 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_119
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_120 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_123
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_124 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_138
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_139 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_141
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_142 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_145
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_146 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_148
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_149 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_150
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_151 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_165
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_166 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_169
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_170 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_174
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_175 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_18
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_19 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_21
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_22 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_210
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_211 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_214
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_215 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_220
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_221 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_222
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_223 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_229
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_230 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_233
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_234 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_236
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_237 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_24
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_25 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_244
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_245 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_248
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_249 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_279
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_280 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_282
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_283 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_285
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_286 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_289
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_290 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_291
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_292 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_30
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_31 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_306
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_307 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_310
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_311 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_314
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_315 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_330
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_331 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_334
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_335 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_342
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_343 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_347
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_348 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_358
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_359 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_366
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_367 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_369
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_370 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_37
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_38 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_371
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_372 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_376
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_377 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_379
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_380 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_386
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_387 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_394
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_395 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_40
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_41 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_404
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_405 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_43
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_44 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_453
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_454 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_457
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_458 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_464
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_465 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_474
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_475 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_478
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_479 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_482
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_483 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_521
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_522 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_523
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_524 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_525
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_526 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_530
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_531 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_539
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_540 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_543
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_544 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_551
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_552 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_553
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_554 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_557
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_558 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_57
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_58 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_571
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_572 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_575
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_576 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_580
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_581 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_582
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_583 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_584
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_585 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_595
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_596 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_599
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_600 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_60
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_61 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_606
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_607 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_612
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_613 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_62
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_63 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_623
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_624 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_627
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_628 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_630
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_631 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_64
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_65 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_640
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_641 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_66
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_67 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_675
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_676 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_682
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_683 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_686
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_687 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_693
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_694 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_697
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_698 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_701
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_702 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_705
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_706 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_71
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_72 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_717
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_718 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_720
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_721 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_750
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_751 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_753
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_754 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_756
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_757 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_758
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_759 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_760
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_761 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_777
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_778 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_780
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_781 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_783
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_784 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_785
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_786 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_798
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_799 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_8
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_9 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_802
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_803 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_809
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_810 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_81
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_82 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_812
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_813 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_816
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_817 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_825
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_826 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_833
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_834 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_835
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_836 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_842
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_843 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_852
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_853 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_860
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_861 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_870
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_871 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_88
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_89 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_92
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_93 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_94
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_95 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized0_96
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized0_97 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_103
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_104 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_110
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_111 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_117
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_118 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_12
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_13 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_121
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_122 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_130
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_131 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_134
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_135 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_14
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_15 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_143
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_144 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_157
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_158 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_16
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_17 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_161
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_162 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_167
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_168 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_171
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_172 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_176
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_177 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_207
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_208 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_212
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_213 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_216
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_217 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_218
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_219 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_225
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_226 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_240
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_241 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_251
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_252 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_27
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_28 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_287
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_288 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_294
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_295 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_296
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_297 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_303
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_304 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_317
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_318 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_319
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_320 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_321
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_322 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_323
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_324 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_338
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_339 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_34
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_35 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_345
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_346 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_349
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_350 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_351
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_352 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_362
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_363 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_373
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_374 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_390
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_391 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_397
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_398 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_399
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_400 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_401
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_402 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_407
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_408 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_442
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_443 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_445
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_446 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_447
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_448 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_449
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_450 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_451
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_452 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_455
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_456 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_460
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_461 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_468
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_469 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_471
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_472 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_485
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_486 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_515
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_516 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_518
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_519 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_527
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_528 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_532
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_533 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_54
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_55 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_546
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_547 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_549
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_550 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_555
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_556 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_564
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_565 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_567
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_568 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_578
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_579 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_591
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_592 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_602
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_603 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_604
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_605 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_609
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_610 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_619
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_620 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_632
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_633 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_634
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_635 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_637
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_638 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_678
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_679 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_680
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_681 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_684
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_685 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_688
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_689 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_69
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_70 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_690
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_691 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_709
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_710 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_713
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_714 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_762
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_763 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_765
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_766 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_767
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_768 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_774
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_775 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_78
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_79 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_787
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_788 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_789
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_790 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_791
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_792 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_805
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_806 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_814
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_815 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_818
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_819 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_829
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_830 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_837
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_838 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_839
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_840 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_84
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_85 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_845
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_846 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_856
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_857 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_863
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_864 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_865
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_866 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_867
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_868 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_873
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_874 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_reg_w_init__parameterized1_90
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_single_reg_w_init__parameterized1_91 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_292791509b" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_addsub_292791509b
   (A,
    a,
    S,
    b,
    clk);
  output [11:0]A;
  input [10:0]a;
  input [0:0]S;
  input [9:0]b;
  input clk;

  wire [11:0]A;
  wire [0:0]S;
  wire [10:0]a;
  wire [9:0]b;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][11]_i_5_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(a[10]),
        .O(\op_mem_91_20[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(a[9]),
        .I1(b[9]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(a[8]),
        .I1(b[8]),
        .O(\op_mem_91_20[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(a[3]),
        .I1(b[3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(a[2]),
        .I1(b[2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(a[1]),
        .I1(b[1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(a[0]),
        .I1(b[0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(a[7]),
        .I1(b[7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(a[6]),
        .I1(b[6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(a[5]),
        .I1(b[5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(a[4]),
        .I1(b[4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_5 ),
        .Q(A[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_4 ),
        .Q(A[11]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED [3],\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20[0][11]_i_2_n_0 ,a[9:8]}),
        .O({\op_mem_91_20_reg[0][11]_i_1_n_4 ,\op_mem_91_20_reg[0][11]_i_1_n_5 ,\op_mem_91_20_reg[0][11]_i_1_n_6 ,\op_mem_91_20_reg[0][11]_i_1_n_7 }),
        .S({1'b1,S,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20[0][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(A[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(A[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_7 ),
        .Q(A[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_6 ),
        .Q(A[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_f8a897f245" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_addsub_f8a897f245
   (S,
    a,
    b,
    q,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][10]_1 ,
    clk);
  output [0:0]S;
  output [10:0]a;
  input [0:0]b;
  input [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10]_0 ;
  input [8:0]\op_mem_91_20_reg[0][10]_1 ;
  input clk;

  wire [0:0]S;
  wire [10:0]a;
  wire [0:0]b;
  wire clk;
  wire [10:0]internal_s_69_5_addsub;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [0:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_1 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_1 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(a[10]),
        .I1(b),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_1 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_1 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_1 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_1 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_1 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_1 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_1 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_1 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(a[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],internal_s_69_5_addsub[10:8]}),
        .S({1'b0,1'b1,\op_mem_91_20_reg[0][10]_0 ,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(a[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(a[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(a[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_f8a897f245" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_addsub_f8a897f245_0
   (b,
    q,
    S,
    \op_mem_91_20_reg[0][10]_0 ,
    clk);
  output [10:0]b;
  input [9:0]q;
  input [0:0]S;
  input [8:0]\op_mem_91_20_reg[0][10]_0 ;
  input clk;

  wire [0:0]S;
  wire [10:0]b;
  wire clk;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_0 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_0 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_0 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_0 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_0 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_0 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_0 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_0 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_0 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_0 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_5 ),
        .Q(b[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],\op_mem_91_20_reg[0][10]_i_1_n_5 ,\op_mem_91_20_reg[0][10]_i_1_n_6 ,\op_mem_91_20_reg[0][10]_i_1_n_7 }),
        .S({1'b0,1'b1,S,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(b[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(b[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_7 ),
        .Q(b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_6 ),
        .Q(b[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_58c779851f" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_58c779851f
   (b,
    snr);
  output [16:0]b;
  input [4:0]snr;

  wire [16:0]b;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'h88800000)) 
    \comp1.core_instance1_i_1 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[3]),
        .O(b[16]));
  LUT5 #(
    .INIT(32'hCDE09A17)) 
    \comp1.core_instance1_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[7]));
  LUT5 #(
    .INIT(32'h87F6FFE9)) 
    \comp1.core_instance1_i_11 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[6]));
  LUT5 #(
    .INIT(32'h0AC4148A)) 
    \comp1.core_instance1_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(b[5]));
  LUT5 #(
    .INIT(32'hB0084057)) 
    \comp1.core_instance1_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[4]));
  LUT5 #(
    .INIT(32'h493551C0)) 
    \comp1.core_instance1_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[3]));
  LUT5 #(
    .INIT(32'h425E0041)) 
    \comp1.core_instance1_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[2]));
  LUT5 #(
    .INIT(32'hC5D257EF)) 
    \comp1.core_instance1_i_16 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[1]));
  LUT5 #(
    .INIT(32'h23BB56E8)) 
    \comp1.core_instance1_i_17 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[0]));
  LUT5 #(
    .INIT(32'h02AAAAA8)) 
    \comp1.core_instance1_i_2 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[3]),
        .O(b[15]));
  LUT5 #(
    .INIT(32'h1F0FFF10)) 
    \comp1.core_instance1_i_3 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[14]));
  LUT5 #(
    .INIT(32'h9FF0A01F)) 
    \comp1.core_instance1_i_4 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[13]));
  LUT5 #(
    .INIT(32'h74C0BBB7)) 
    \comp1.core_instance1_i_5 
       (.I0(snr[0]),
        .I1(snr[4]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[12]));
  LUT5 #(
    .INIT(32'hF857E80A)) 
    \comp1.core_instance1_i_6 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[11]));
  LUT5 #(
    .INIT(32'hB87FBC22)) 
    \comp1.core_instance1_i_7 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[10]));
  LUT5 #(
    .INIT(32'hA61E7A8B)) 
    \comp1.core_instance1_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[9]));
  LUT5 #(
    .INIT(32'h1AE7D742)) 
    \comp1.core_instance1_i_9 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[8]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_8ec07b287d
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__2;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_8ec07b287d_258
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_8ec07b287d_494
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_8ec07b287d_729
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_abc2c21306" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_abc2c21306
   (A,
    noise_en,
    P);
  output [27:0]A;
  input [0:0]noise_en;
  input [27:0]P;

  wire [27:0]A;
  wire [27:0]P;
  wire [0:0]noise_en;

  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_1 
       (.I0(noise_en),
        .I1(P[27]),
        .O(A[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_10 
       (.I0(noise_en),
        .I1(P[18]),
        .O(A[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_11 
       (.I0(noise_en),
        .I1(P[17]),
        .O(A[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_12 
       (.I0(noise_en),
        .I1(P[16]),
        .O(A[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_13 
       (.I0(noise_en),
        .I1(P[15]),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_14 
       (.I0(noise_en),
        .I1(P[14]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_15 
       (.I0(noise_en),
        .I1(P[13]),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_16 
       (.I0(noise_en),
        .I1(P[12]),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_17 
       (.I0(noise_en),
        .I1(P[11]),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_18 
       (.I0(noise_en),
        .I1(P[10]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_19 
       (.I0(noise_en),
        .I1(P[9]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_2 
       (.I0(noise_en),
        .I1(P[26]),
        .O(A[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_20 
       (.I0(noise_en),
        .I1(P[8]),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_21 
       (.I0(noise_en),
        .I1(P[7]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_22 
       (.I0(noise_en),
        .I1(P[6]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_23 
       (.I0(noise_en),
        .I1(P[5]),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_24 
       (.I0(noise_en),
        .I1(P[4]),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_25 
       (.I0(noise_en),
        .I1(P[3]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_26 
       (.I0(noise_en),
        .I1(P[2]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_27 
       (.I0(noise_en),
        .I1(P[1]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_28 
       (.I0(noise_en),
        .I1(P[0]),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_3 
       (.I0(noise_en),
        .I1(P[25]),
        .O(A[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_4 
       (.I0(noise_en),
        .I1(P[24]),
        .O(A[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_5 
       (.I0(noise_en),
        .I1(P[23]),
        .O(A[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_6 
       (.I0(noise_en),
        .I1(P[22]),
        .O(A[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_7 
       (.I0(noise_en),
        .I1(P[21]),
        .O(A[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_8 
       (.I0(noise_en),
        .I1(P[20]),
        .O(A[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_9 
       (.I0(noise_en),
        .I1(P[19]),
        .O(A[19]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_d3281a34b0" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_mux_d3281a34b0
   (B,
    snr);
  output [13:0]B;
  input [4:0]snr;

  wire [13:0]B;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'hD058FC28)) 
    \comp0.core_instance0_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h152878E0)) 
    \comp0.core_instance0_i_11 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hA3BCFD0F)) 
    \comp0.core_instance0_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'h9362774B)) 
    \comp0.core_instance0_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'h697EF3B7)) 
    \comp0.core_instance0_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[1]));
  LUT5 #(
    .INIT(32'h1A50348B)) 
    \comp0.core_instance0_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h777EEEEE)) 
    \comp0.core_instance0_i_2 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[13]));
  LUT5 #(
    .INIT(32'h9494D444)) 
    \comp0.core_instance0_i_3 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hD2D29226)) 
    \comp0.core_instance0_i_4 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hEF44B073)) 
    \comp0.core_instance0_i_5 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'h67D8302D)) 
    \comp0.core_instance0_i_6 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'h9C88B7D7)) 
    \comp0.core_instance0_i_7 
       (.I0(snr[4]),
        .I1(snr[0]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(B[8]));
  LUT5 #(
    .INIT(32'h54043F99)) 
    \comp0.core_instance0_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'h8D465FDB)) 
    \comp0.core_instance0_i_9 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[6]));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_178
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_179
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_180
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_409
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_410
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_411
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_412
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_642
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_643
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_644
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_645
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_875
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_876
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_877
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sysgen_relational_59e1a5e0ee_878
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel__0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel__0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel__0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr_261
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width_262 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr_497
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width_498 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr_732
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width_733 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr__parameterized0_195
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width__parameterized0_196 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr__parameterized0_430
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width__parameterized0_431 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr__parameterized0_663
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width__parameterized0_664 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width_262
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init_263 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width_498
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init_499 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width_733
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init_734 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width__parameterized0_196
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init__parameterized0_197 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width__parameterized0_431
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init__parameterized0_432 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_width__parameterized0_664
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init__parameterized0_665 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init_263
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init_499
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init_734
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init__parameterized0_197
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init__parameterized0_432
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_prim_wrapper_init__parameterized0_665
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top_260
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr_261 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top_496
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr_497 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top_731
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr_732 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top__parameterized0_194
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr__parameterized0_195 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top__parameterized0_429
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr__parameterized0_430 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top__parameterized0_662
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_generic_cstr__parameterized0_663 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth_730 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth_495 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth_259 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__parameterized1__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth__parameterized0_661 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__parameterized1__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth__parameterized0_428 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2__parameterized1__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth__parameterized0_193 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth_259
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top_260 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth_495
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top_496 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth_730
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top_731 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth__parameterized0_193
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top__parameterized0_194 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth__parameterized0_428
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top__parameterized0_429 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_v8_4_2_synth__parameterized0_661
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_blk_mem_gen_top__parameterized0_662 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) 
(* c_a_type = "0" *) (* c_a_width = "41" *) (* c_b_type = "0" *) 
(* c_b_width = "41" *) (* c_has_c_in = "0" *) (* c_has_c_out = "0" *) 
(* c_out_width = "41" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_addsub_v12_0_12
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [40:0]A;
  input [40:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [40:0]S;

  wire \<const0> ;
  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_addsub_v12_0_12_viv xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) 
(* c_a_type = "0" *) (* c_a_width = "19" *) (* c_b_type = "0" *) 
(* c_b_width = "19" *) (* c_has_c_in = "0" *) (* c_has_c_out = "0" *) 
(* c_out_width = "19" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_addsub_v12_0_12__parameterized1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_addsub_v12_0_12_viv__parameterized1 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized1
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized1 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized101
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized101 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized103
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized103 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized105
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized105 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized107
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized107 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized109
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized109 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized109__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized109__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized11
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized11 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized111
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized111 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized111__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized111__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized113
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized113 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized115
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized115 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized117
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized117 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized119
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized119 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized121
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized121 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized13
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized13 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized13__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized13__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized15
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized15 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized15__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized15__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized17
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized17 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized19
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized19 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized1__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized1__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized21
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized21 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized23
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized23 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized25
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized25 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized27
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized27 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized29
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized29 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized31
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized31 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized33 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized33__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized33__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized33__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized33__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized33__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized35
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized35 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized35__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized35__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized35__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized35__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized37
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized37 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized37__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized37__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized39
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized39 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized39__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized39__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized3__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized3__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized3__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized3__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized3__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized41
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized41 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized41__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized41__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized43
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized43 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized43__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized43__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized43__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized43__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized45
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized45 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized47
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized47 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized47__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized47__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized49
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized49 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized49__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized49__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized49__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized49__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized51
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized51 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized53 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized53__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized53__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized53__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized53__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized53__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized55
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized55 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized55__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized55__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized57
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized57 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized57__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized57__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized57__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized57__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized59
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized59 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized5__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized5__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized61
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized61 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized63
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized63 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized65
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized65 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized67
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized67 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized69
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized69 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized71
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized71 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized73
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized73 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized75
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized75 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized75__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized75__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized77
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized77 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized79
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized79 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized79__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized79__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized81
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized81 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized81__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized81__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized83
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized83 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized83__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized83__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized85
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized85 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized85__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized85__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized87
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized87 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized87__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized87__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized87__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized87__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized89
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized89 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized89__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized89__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized89__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized89__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized91
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized91 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized91__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized91__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized93
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized93 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized93__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized93__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized95
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized95 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized97
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized97 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized97__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized97__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized99
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized99 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__10
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized9__10 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized9__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized9__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized9__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12__parameterized9__9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_c_shift_ram_v12_0_12_viv__parameterized9__9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth_743 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth_508 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth_272 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized1
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized0 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized1__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized0_741 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized1__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized0_506 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized1__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized0_270 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized3
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized1 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized3__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized1_739 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized3__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized1_504 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized3__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized1_268 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized2 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized5__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized2_737 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized5__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized2_502 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized5__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized2_266 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized7
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized3 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized7__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized3_735 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized7__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized3_500 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12__parameterized7__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized3_264 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth_272
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom_273 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth_508
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom_509 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth_743
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom_744 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized0
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized1 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized0_270
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized1_271 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized0_506
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized1_507 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized0_741
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized1_742 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized3 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized1_268
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized3_269 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized1_504
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized3_505 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized1_739
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized3_740 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized2
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized5 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized2_266
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized5_267 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized2_502
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized5_503 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized2_737
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized5_738 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized7 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized3_264
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized7_265 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized3_500
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized7_501 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_dist_mem_gen_v8_0_12_synth__parameterized3_735
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized7_736 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14_viv__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14_viv__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14_viv__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "1" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "27" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "12" *) (* c_b_type = "0" *) 
(* c_b_width = "16" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__parameterized3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [11:0]A;
  input [15:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [27:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14_viv__parameterized3 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "58" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "41" *) (* c_b_type = "0" *) 
(* c_b_width = "18" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14__parameterized5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [40:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [58:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_bd_awgn_inv_mapping_1_0_mult_gen_v12_0_14_viv__parameterized5 i_mult
       (.A(A),
        .B(B),
        .CE(1'b0),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom_273
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom_509
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom_744
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized1_271
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized1_507
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized1_742
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized3_269
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized3_505
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized3_740
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized5
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized5_267
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized5_503
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized5_738
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized7
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized7_265
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized7_501
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_bd_awgn_inv_mapping_1_0_rom__parameterized7_736
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
INaBf8vh5mCmDzf2yp77pxZAxQdyEQiT/vG2dEgvrFjseUnGc6ldwH4JvdnpZSpdf/ihioPyMNjl
u6ooyzv5TA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
S5XIZZtuFR/MZffuhwdnvE3H9oRWM4uXoaGZTa/Dyk62O+Wa0v41pjmZELCiR7uodZPFQfykZ6K9
2ZDMu8dB3afQRMs5lnd/53M1b9ke+MNEeZ/wzjUcsJghubnEAwzdWeW/0tlqST1WD9B/KCxYqwH5
Gj6IZTTFHAXcaVhnCT8=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CM6IcdzP0PbD6yMSqylmi4JE2qpmxiNeI+prjGwJiD8e3Xsynu3PbGKJAOpOxtR1hT/3mpBcx1Rz
Fkz0QBh4wtE8fiziv1i+xi8T6cqC8ClamjrpZ//sn6dh7NvwSYik14MlwVuei4DZoZJZF63aoPUn
RXkQ13wtK+MkYKBcPVSZMFZmaCU6jMMBYclXzvRG1JqqZoa7mWFTeFZePUTXG7Wo12QaZ8GUi0AV
UIshoN25yn5e2Xr3FyuEtm5AvsZb+iLsgLeHBtKBnsVaHQphicgqwgwv6MQQF6ZNBgU/aACfibDS
3+n/mMMm8k1cj2bW6VCi7a+c8LmCf81NlJuLww==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ehl0CusS7+JNGq6HfhyaBMy68nccIdIGqixoEztEZfkCpXuUYsdqw6G9MIJdWdu0Ck2acV7K6IVg
rzb8/bNaDDVWp48kupToegTkOdwDkCejEqppido4BkJ+iEkjPniz+aJHlOlOwmauETy2hCMuuC57
oWDprzGWlsqbCjqzKrXmPYm6fNdcOa2DiOYstQaMFNbPU2ccrbLJAiYMHNDqtPNqWxKBsD67kiGf
2eOneDOmdmy7YkNsL+cx8MJc3BVUsYBrpAEsGyFMkmX8a8nYz8R/wlFQFGQAd/t5XrfxFNI58mj1
AHXbcAMhGKVq9YdKeU/vSXY/NwMqp12xJ1nUaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
h/qRAwiPuqY/Zg/QWqbaYm8xWTi9SshYuPzyL0UME9ZDDF+C2CyGAugh9HzMdD0kZmT94TKmBgLR
dKP28nlE8VCCU5rvbjKxfn/wNtNKHCvZ1hns8CF7+pGuelhxGvXNmYKFw5co8+4grYFaDXeoZZR6
S5sjvhqtSVD3+qq4vYWRjT2Y/yes7L9dRsLq2D3iZ4xjgVHuIbOQLT/EUKW+9iYudT9Uy6YTwB+5
mSb0QK3YfZdGwZyXB4S3mdF9vNQHdW/rnACq3yngF+lprNkh3ooQKdGqtxtz8KSQxNZOAFE+koOw
h00o7AKpvDAp3uNguLvnNJH3rugOhh95b8Jatw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TsA04vIYHDZne2CBj5bWCBFH4MtNoFDCn/3DNEi0BwutuUf+X+lD9kAO3kl352WHjQbF79Ssm+PT
fCYpODgWdxSVbzaHFpITxCQ4HcIJhUeW5PC5tw09Tand68D6eg84qRguH+llbb5jdGJkJeTCf+Mx
pupkkLiDvNyTYWe+nqw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
rx9hgQkvaJJTJJcTjGFW1DrrWiT+xanrcMvFn0Z3KRXlZvf+SE7IQgGCiP7ZDA6T5z1Zv5nzS4h5
cVi+CvwC9UMZRWmLDAjzASJ2nx1g9BjbYe2vHAUmyurIiR6LSigTeM/9TlMv+fFwJbqwuH6FJ3/z
Vl4tIMk4NrqkMn/riOG87SjhesepM6kcQOBgDGzLTG14z3qeZG8OPzxgApfyubmX4qdD1oTgGm2u
Q4mQfFxEye6Jqkn4Rzjhifs/ieNYomHlK7R2/72QJj5j0WyYBIhvO+09izz299Z54ZP2ZXaRMfDT
lU4lQNqQU14PX9Yk9p7sy2PnK4vTwwF0CFIgSQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Al86o+F1gfryURyeucu1S/9Nh7IiXjfEZqKm4pM+67Oc0Gol4TfKqU2Bs24blJaK9Gd2JUurKA6F
zU6tVc/waf5l0qdlmolqu3KC9G/dCDV115SOpWNdBYDiuwe9PLCVgU60yGhRrUdeY/DrGtonk1yY
0mFtyspG8HpppTULqbquB3qljqPc5bnCN38yq6GYmqm5xvBPoX+VA1FdeXX5LNi9YS3KmgzqMvvI
yjwKPZCJMACf2//q5uu/Z9qMRLjKh6BzyAkgbOvM+DJMK2qPl2nfgm5FzvII9gzTlL3TEPO6NGdv
bgJ71OmYZEJOZuJf+peY9I5Mm3OJmnd5OKkfWw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HMbTVwMTmfWqrWLx4Xn2Xpu3s3ZXQ8zg17C168FwnADzr2m4bbw0XE/fyic3bME5lya4m3Egakmm
zclYSzumCJV3mvZMJ+MrUKTS4/b+tzLvroNdKyu9Zgs44XLimABdwT0nhj1hPC5MGpcqAW4UWCL8
zHJJZ5KVcXm+4EgqocURuVrqcd3qW72irAnoalZGHKVJ9b2qYyJKFHwcdj6Jpgy3zdh12BqieAMG
3LYH7kBB1TRHwKH46ue5gxbGRGF79V/S0jaq5wO/1zz13KtQg6UyDXrKCD3R13xP6yZRyZQD+GMV
IlIMbCQJ3Jzi4FiQ1pJQfBbhJKtE4+EGm9nFGQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 674352)
`pragma protect data_block
z5zzjoF8QjPF19X1hwUc1B9VIpXH6RMntpYkiOoJAmdG71wh04c2svfyjkBukafwX63G6sfrnUNx
b7y2RJeERSXKPReoOrfpXmZs+SmXME2q/MNLm0iurKA1ZfCHr1U7DGYfQn5BdKY8Ss0JCpWVp3/D
Wz3FtzrccVYhhy8HjjuXDvnd4R3QcMaC17GowPmfaOgLwvvPGvTJhMy3HtYqtAdrfEcFswoeUHRA
Onrz67DEArn9KLitwwh4QUYcL+kioMMPdJcd9ZQ8s1rdTUswsWSioF1pTNNmILasdTDBnRKhwS7B
X+e7NhhXnObGXTFfJO5GYBuv0HuD2iFxvfxt7lrBuEwKCRjPTh/+0gVuFGWPAoKtrIisNNf/PBap
zbKtfLO/iim0Hwnp/+o/dtirphWlNKBHjz5hcd7iqw5fAZZ1dZNWcev//tmJFgQ/yT5Qj1Y3m3Cx
ekeAjBUW4vkj2QXPtaPLNQ/8eZuqozhWzk/+al+Bkwh3a4aA0wEzZiiBYWW6cDQGglLfupkhI+l3
VokPA2+r1qhI9IUiIk/EASTWUUDYbGoD7z4E7PqSJ7ZxxITyblqg90Ucc4FC4x0DliQaiZsiTonA
8hiyQr9JZlupNEjHpcZx80GHNAFtbzc/RoXC/8fyXdPfOQq+zs0JtWqqCyOHgasN5+xvZ6aFF/tx
UMwDHVNV5BmziKHeY8qEwDHDnVNuk+8eeAgLV7jVlXNoh/gDuxPzGLzcLNMwHOwDJTP9Ywj0QsZ3
Bt+M39VL9FLgTrNcfpm5PKyqPx+xsJdJsSsRfI3HhNXIqQl0hJTuPjVC/0qbmvJ3YlEvMUraFeMc
SSgb1QiNhs7GtoPcs7Y1wI8RVSOO9uJ1DI8JpeNF/8I4gsQU0rMsz7qINMR4tED/QR552cODOSdh
TFqbF73U7fBnBm+j2SKx5sTfC2G5mE6SLeL6bK9kQDG3Gykw1aRrhXaifO8ygnWpyCGNgTL/bqR7
6HVXGSWVokihgbjpnjDvctZIdTUOOyPPv4BNW56YSccoUeWJ/4FHNAopckhbHjhUsRJVuRp1GGom
Z+QKIP+M7emGkgmSvkR+yCPvj/l3c1WPjWERa5yTvkq2yPriSlG84S5kolIr7Llx/pOJuvDyvzRw
Fv7gwveigO11Xwi81gjEantjdxnwPSAiTVoYDSFLRfxepzXy2WskHh0fI2S67ctBh+360WIekaln
FfapIh6u8PMzT9acCgKVUWnb3+f6gy+3teDV1sKI5UxVsXuJJ129/q59ia8nzcCVVoKcq6u63YEy
KZYXPeuY7d8y0L56VYPjbdN8qxjPHP3iApBs9ZTtK6kb70+6VY3X6lmUxrkvLnVLU9Vk0Ov/pIpI
BkoujcYz8nXvzc04p/nihWEnFq7X40JJ0YK81nVZLqYvu5EE65b0eZJvE+gSKsvgyDmyi7NafrZZ
scmhPP+i+ZTclWYGzN02Xx6S1PoPBID39d3U35RFxbNM7Ea2GXHEwzvwm1a/MGzngdGwbxWVeCvw
F16hSAgFvJfkcph17/6RRy/3BynM9Yea/nanZaGRhuhlmbdQnuvG8/bTkgfcWwapL2uEtvwGNd+b
fyr2OQscL0JqIebQppp6NwJ8Ms5t5IuijfE0NGonziv5qriJNdweeH8XG8xZXv7/adgBXl4Es7z2
cOQzXqqy2DCi+ZIxnRkyYwkGCqbrBHCDthMmK92HsxQVQZ3z3eApBB21yUjq5tCj4FzFkBA1xc2d
YzfWj8U73QcZ/Mr7Qb3FR7zgKvNsJ3PmSK9CJceCowy8lFFro4nVWhxYgTP6Aj+OmgZzDwyd/MWW
0ms7qSU13fe1BBKE1dvRYhAGv4ypDUdBW/25C4RlzxuKSVK7KnYMn57pdAxp0PxJGbTe1QQLFEtP
AXK8eWwORooxDux1JyI/kkMURY7Wql8IyhUODCetIeofuyvSihbz9RSMyUI4jUE3hVjFsIm8jDfT
6sRCug5Nc+ocQaFLPuBmOOcOQ6B9NqS3IVaaBbdbLHV79UARYAdNZd3DTm711T/f4nxqKnZGrU61
vzkUKmuAP1KUzPZto546s2ReCSMWNtX3EB62o35IUvopIDHpS4RV8q8IffBp/zdzf1RWqCvIDx3P
rY5HTfeSCdLaSZ8mN2yqGfhHfw40sUwxFgEI9jFnlFy8dOy0iRjsvlgKkY2vO3moZXSSzl2WHMEi
LVxQvaZQhykECplu6s7pPAZj8wMHHC1bWk7PkNL1T4yYZPHzn0hZ7LV3yQId/TbAHiKvwNufGFtj
VV7n2Um+AhwHoyBgxOFTjiCFNma9H6wdJuxBMtJ4+0DhUI3teMU3Seq/hT6CNyp5Hy6p1JWtjzMG
ZbqWOifh6aWGXU+fJ+EiMP74TGHYu0UF5bbBLGn1EebN33W4/ZYRyQqmIE9NybnNtYMmWDZzDUvm
HWMFXx01I8S/kw6FjKuC2KdDsoxbZSiYv0GZYVfVyhib7OxbNq2A8bqhYeaR51qnW5lY84xtrWTZ
iSUwiuRBq3SOzlMCmblFLvsCRJ5NO5/X6jUQWbiqdQzVu1+b2eygHkqSycoAtIwx/hFSE+eIlesn
HxylbxwDxZREni3n7iyCtvo4j4+ruX+CgSNfzR1lVIT3JYkBs8TWGGRs5IDXRcQoww4tuPE1Yw5s
wTuG4ag5C7rJbWAOpaH5a5Vfxxpi859JHG5Gl8aYnZKCZSgcHI8YTNMd53VJfEzsaXT3IWLnt6hL
R6K5Yc2typEtW16hdQNEFZNywWn/Fn/Tvyeybr+umx5Jd3OqYm9HowoJ6aEXRfJL7gBqKlV/LO7W
l7cFY2gC2PG4/legjqh/kQwI+fPcgaOpoVE9tLXDdvPIJzCVT5wq9n4qxsY2jqAyussyOOn6mtBj
Wo36q2fXRMbxj9R4vW3zMoSRvdFo2e0bLgkHwPfjwd79GAbOVRPI34QhbL4u9NeQiGfExuXhKwMp
1DfSZqN4q+rpgTL9lL+zqsGRcUa8KJ1pX0kv/n/64OMz5eyr3/OdVXKQGjHkHvwQupTkVKA2dctM
MbHkP+diL+NbxWPAuQoepmzgHqkZ4XrNZmgiBEW9Sy6Ucqxxhk5l2H406GPDTHbH26/ypNQ+hnfx
sBSxB2M58aVAHXJoAyW+GgABMN2Afga/AW8dq7yO5IWC2rVXFXTmBqxTg08tSENv5X22HFVPAVh8
oH0XQbu7sY9IcM0jGrpPNTD2OYAx6zxJQY4eTYZEpeJjESoYjE4beTPewtlEuav6W153ftkukSKz
nOvXUmw8byM0fwxTlR4t2l1/2o5SeUokBiNUPr+t6QxBMGRYeN9+dLbyfIZ5yED0lz4P3KU8sNA2
fLisSmOhY8K9NB01AYoFLnS/bUmmwmvgLf0f7O6Iww4l2sO0pByYBXA+g2Vsb0XkmJXaD4DqLkQ5
izl6MeHI5BmEIHDVQ8vijgmI7Zv6fW7bYOkAQQgiqhl+USsb5qedJX1jXZrmmGEOAIcL57zS/ISb
q9QUMCpTFN1EaUj1fSyEXKiDZoPA1/MQvDcSj2v585+5wsJ59TWduRbftSMMvdiDr1xKtUE4n/Ns
LLSbE9qEOzQg8bdmlbVAIB01E+iTsW8zDojIamSwyXZU8vSVefBA7v9MhNmbW1oEHr2d0sngF4t8
Alz0UvBmEl9hySHrqzB3T31jzknPfKPSGcdMzPs0Kc1y4Wui/HlImUBl6pRKf0kJtPAOLCLSn7MP
2VlHTYF2ZAFwdkAYRK7GlXKMKCjkna34mhMOVnOc2FeswmB18UE95qmzM/g3IPvJ7TuDdY6nhXXC
uLdF9TIE2UGxziuxDbVET/eNn1SJO9XLEvoib1f6bGRXLO82jkouLYVnuRLtctKLHgyI+rDpjz6W
NKIoLUmKk0bLtgb1XVJNUUYOLheawd2rwcVGy9T2klsFO0fawFdXi2FhXntfeYZcr6KSnAyFudre
Gr74cMthXEYg1TWRfS7AdZ2e8zxsDRhloe/D4T5/tCu6AaqQ/EP6Hv28TyP+iIVPy0DQVvcvibS/
HqnERAAoCwqlcYvem2b/PsN84exBQcW22RlYNl68r7FJ8I2sPcq3K/jIdIiWK5+0yd2xHC/BB2Iv
9aWDTzAXfy9tJ8falYhDV35ClnGAl44cQECaB6ULzIwNlIGR7Qj4qtsQb0at0i2C28k7u3wkHsWO
CM5QOLIIE8ZN0q371ptUeSmLDKq+5Bc9+EjHLpx9lftBC8Q3u+vWiziWz7VnT89fVoKHp4wQzQvB
g/W3MRUuvBc297Jyv7MbWhxgQj38t9sqMjdhzji5UdwQ+W75hevskcjxTOUezBB01YPPn0/XVrZh
yV5X9c0VJFMV1Lcs+6Quck1IAw8gcPiJM++OD3lVpFRS+0M4q/0mOhWrasQx8C5xSl5dWM45YUZ3
9XSUpMPDdufvUZ2KBhhxmpEE5TqyDDb1VtKnArdYbPkvdr/qocj0ZnZfTea8tYM1sd78iEiuzSA6
BYBoyDQiK/uz8YsYCu+SK1ukmIzRPQ634s4w5Ei3I3sqtTw0ikvqxFOiuVVh3U7dGXIanoHkeHQ6
4U4gMsUuKPkIJibK3rNEZtSlDU6w5vC5S5Nx0mY57MjUd7YfR8kmT3ktrkgx258DGawl+1btpsm0
iwWa0xr4rP+TBDJNSHdaIAnf6/Lz+Qv5Ssd2P+96/nnyz0/c86Ub0v7V+4OPhOmuT0WfcvQP1lvX
0Dv52DcmeVUPSH7LWCh1+BHogMin/vJDRYASQCym1/dg1sSbb3/YHXWtBgt7kFARIMR1aRVilTwV
+PuAJh95YH7hV6dSnJdlWaKChq15gsfiNj0dQ2TlsJmqmSoye4rdh68622Fi0QwRvFLuyOAvKx4C
SdGnNvA4xw4LthbuhaE4g5PaU1H4+9e8L/vyyZuKX7c6Pa/uOEBya2pApjOLZKNf0taUxtUGN/c6
nVuza0aYdEtST9rzRYC09Ff5brGr4B/FmMS2px/ouIZepU3PQ/8dlrgk7XVT/SRoqeNNaVT7VOgk
K5VNcX4fI/hhfigO1ZsJUruALnBX+nByInwMDfmQqAxpAoF1bexT2ZmPERGWRl/+Ju3hvsHbL+Ls
PngfJ2i4liUkB/RmM5M6GyoQ8lgM4n30DIGHHIv2fMhmrChfAQ7zGtGNKNsX0pkCXOtpCPzt7XvV
qZsMqRsjYNlD6cR6/vmb6jOQ6YWe3d+EJm67WdMrzovIGBTXKkDQsnbZmLilSicrjXPVd7PF+Mc+
EIeA6Vxpc+8lzNq4Hc3p8EvO4K+AsnnDMsmRY20pNMmlLuf/2Me2W2KM00kkkjH3RdD917JAAGD4
Nv6aNi4xd9B5WcdLghKl78RjlkgUEhZiDOCHKHQieYI/FZ/8JDw7cLBgHaC3iiTt9FGrGhvIqjZE
SQj6923x6d7uFVzH/OvAJmyqhIboC14nSDPAP9CLkaU+VoafjT7OInGC9p/Hr9Jg02ooldCcZe5E
c3CIe61zzkCZIAAMtCbZadKLBM1pWh7rtGf2VSB+Pq44PvQrwXdHFtBS4dnUeaLudRJoC/3WMk7Q
jph3MurNA2zNadi8BtmXBR3LjTYuwNbOd7rzCISyEdSAhYi9U3fQvMC+yOysPBWCrK0ePUc0YGXf
VUgWs34k2NNZ/XBzo4BqzNrxL+aqkeRjMoFOJlhOkven5BU4Sm9Tc0ZZZ9Q4tNwM83k8HoLLURUo
F2PBXbnBBEZAYnPUp9JB+F3pPqcGm+aAXCg1qAMX0rVayGDMrRQqmCAkPPPAxQjK2x9lMvZ8iPzX
d1K3K2Spm2UuGaFeZuy0D+Sd9S9YdsREKQYfN7emrOQOrVCEZm/Y7XNUWZo1mejrKc3Mj8K5IJzH
CqDVM0e4IjCa1dFcTF+EKaw6DhUQU8Sxa0d3HVUERn5vq2et3gpfj6s3Ak6avPm23S4xYmp5KpFE
NJOhkW4SbGxzgRuvKVCnnvAFyQ+cKQBPiwpwkQECxejrR2sEqHLDIbU5HnHDZXeOKriBjI4VCWRr
UxXLSLenrb6lZq+Htnvgy+PAD5wI3EI6eirbvF/dbQtKWd7sWWkuqPkPlNcuC+AaDiPR4blDeOoO
ZZRtPqA3S0pIhmBb6xoYQXgQ4mwxGifVfZ0UqUsUoG0+BcGheewFhLiVaaEG3pz0C6F5qImrayzj
fbrE3eSrQZyo8DJr7edAl3J5uIw6WXjSFP/VFiGcHpdkWvOq9SCe3ayMPoDkFT3ijU3cWTVEyqgc
Gj29kssdjAvMUcnFNbjx/0Dak1WTyyYLg8Z0jBnfOHTTWH648I0vU0fp4B7lREPvg68MQHwtKnHR
MJtaIHqeuj8hV59+dnulYXPjQPLuTkJU0LI6UIxR4cxwAbFTv+EZcuQo76wwNTcrkOd7m8RgarAu
9xgR+qIQoP7AmFKp55NJmbfegjYXV621G7csSZSgqkUJer227z6BGu8/V4z+mqJXQfIztqxne13t
JZ6N1z9bSgM7VqlKzfeB+a0GYqzdf/yauhVdECJUDS1vrarcDgn8x4BEzd27dsKONivXgUbk1184
N0UaoOQzM/1n7bje16z6V1h6NwTxf+oasB1eGxW2+jLEBycgG7oI7V9jV64kQIXNaGV483jVRgTr
E+hk5DDr4v68EwwpHFhXAijP9OiMv+Snwy4m3rxA2Ea+6Pr6oOV41YHVIaFhxDrbwHLg1gVDbjdt
5pf2bjeNNcAEbIM8+inwPeEdk7LpPIFRP/nIkeJp93hhlKDX003uXrqtTmqtyhFXhLD5nz979AiM
rhMksx4Im//fEtBDzCf9jux1Ri9bVWoc8Cp7q5tEnGqu+U+QDECEXZ1h3isSJo+rJbxkccP50tC+
ZjNF5bnKQ0/IjzDgX3y31/Jcj9kkGnXlmXO/LJmFXVCEDZW+ShLelR/tcoszXEmUAgWUsKRS1Wjt
z4tnwrX8IDpfvYPWTDx9KSK8pdrDel6BmfVCQi7u/c5WeSjtVRXNrwZQ9dpUYZiFY6dSkPUqk2H1
mbBu6v1ULclNTb0aV2qgwYc9kLPMy9LZQiaW9WGVHjHCE9tRjPA9A5UvLujwrkze3WTh60aL4BYL
cAXdR23W80I3S9igsVpCG1bovpJYjSjPR8YSgMMv2lzBVRVjkJHU+Xp07Y3fycyV4G2VPSMT2miy
oF9KE6acmHpLuAqDEVQbgpl3NXV0HA4givDlWmKBJf8uC9Wap5y/zqM455yq98+10VB5CjyTpRib
WJbxVsh/mv0PVU+C9fZu1nfjozZz/EKfRzZElonfTuZ3Qe9LAA3kD0bBFkwg2Xoy0pMh0fC6OAJE
Q/DslQefrpcPXeSolJtyrkl41QFS4934kyh9D4P+e6yKcrfpBm07ryvTG8ZiqnP/reAF3nKL8qT4
4PWJWUnl8ZiykmFwGtDD/SU9AF2uilghZ8sABQhoxAIOCmdi8zwh1VM8DAoV8r+5GSlBVh0yIi/v
jajuBdj9iJ0tWJ3kD3SbDN2oQ3Ix1H9Zg0ABqAEbbAWDPyaHPi9YptS7RUyNfnbTvGeLhmWOnh6J
68XSbCjitVVtVX93/9x/DudEaolKR6RNtleOIojL+HvJGYRYnudN08IWRWo7dqZ80z/I0QyIPgaX
Y4HuMWIKt99KKDgezRwHWFR3qYHXwAtx9yie8BMvOERY6fxRrVd8DjuPFqkpjDSLm20hprEnpEU+
rCj1fMPps71U0+PF984iB1Gx7CnlMg+KJx/0rAAqNwJBfNCgOHVaO65m2OZSbOMWw2ffb+dnAhMF
Nt5ioO8Ld+E6pJAp4qLgVHNvRSy7FDQzL031X4wXw3SVRvzpXy87gRt+EwaA9+zkFjxrclPoV8Ym
nBlqDx1/FMS4OyKhFz45aTLZX2JM9P1BCkTsDuAXHnANCKF9zLbd7uWd4TK6kZofrD0aliEyP6zb
3GN0FgK8KxzDEo5f5tYHUiYK0zir2VhjBZX0UWesu8YnjDoqh7TY+A2vtxSTxyKNt5UHg9MPjswy
9DkenF0LSrUiYwd484bX5nWynES8lnC92M7EltzN8YONoiakrctyW1XcM94klT9+S6VLOGHyz1Nt
sf7sldoHJZlsUcSF4kb+905FQKprEdBFDknTokYDDTnow1x8T7InCJOh3MIT9VuqVwfaBdoq3qTN
lBGjj34gBom0UeYBdD2Nk1cYUARG9JXLIjIP7s1Q0Er19nbsLzWl67FvfbuEg0ul9lZqkpfQf3aw
2xMLAdd9676Vv7Av+vARu4Ufjjhq7QrPd/woaokYiahobkRQIdGee9t1dCpqolCMbnwdvDGD74PW
OALrfwP2DS8M1PhHaBZ8bJGgixqQ3KZNl5/O3FJmWVBKEXlSjkdkpPfabC9XbWEMyUf4TQnBHUMP
v1eWkjHMvedAZeAONa1sc/vCqFyZj0OsnXq1/AJa4TR3FTu9TL6nH2MteqUsa3x9C2+jkjVDKcMC
GwcrNHJLW71OFD/ylNyJNdN/gRBFVrB+V3QsUkVzD2jJstc5u/mftvDal/R6h3IIfPTD/pUIK8/R
8Eimv5YU3uq6vAjtEWMUnrP0u6NdDaX81W6Knf6qwNOmBs4FPxMegEf4BovxVU6ehy7P0zouN0Ne
JC9XFX/KwNOHzz/y+P90nR2rFHlPqPlT0E75SdB35NVUk144yaRlEe5Iic33Uzj1VciJdz1Ss3Du
lTtaLyIIfq1H3RM+FR6K9XVt+aAjKbQhkuSPRWR3P9czIDTao42EugXikN/CkbTghFYS0SzVuLnI
RGqVTinRdyhS1a7EnC/OsVFVjxOI6O/Ubduiz0uEMIAXjEIj1pfFupbLsW+Lep+zCv6f2xge3lvf
EZ2ZGXhMms9dWp0beYZNU4yvgmq5SsLDaA1rF0hA8sSgZlsaMMan0RBMpSZ/j4N7U7uxqYNvZZjB
5EYDybp4IZYs0n9Yx7kqx8V5hCqbjbTx8F8sEyeH2epz2Lq86XZGh/UdWtI4z84iZSANkdsq56JB
4+booq4t03hFzegdoPHa4wU4AcTOhT/Xd/ZsD37M20cnMWxWe9nvkBFnUj8AZfcQH3CQSwpd0u9h
LVDFjX/anazV+BI1sLXVEzOdi/9fP1b4waSrw/KHq7ZyNSfsuJdETlI+tN2V8de7k70O4KEf4ouC
yuytEIMx+fhUH5G5o1vVo8hGNm5NFuTU2UsdNZKjISTNq6IG/ibRNuQAPA79cNz/ZOQaNPP1Qr0T
MBQGp2Og1e3EeRVktXIVAdha7UwUZaCodQYEiEfA78L1vlArUxMMHewfoyZ18gCVs/nH2AFz6fCa
svjh873V9rjjZ05OoamjxWxezukFZv7QPOWqkEMNv8A9b2CGBhX8kcSncN0qnkwOgKE5aik7g3Db
yNfFEC8dww1bDNch83F310uhJEQ13K0XMmILntWebgnZSZvjAOnqre8FrELYIvsVywUALR9i2KnQ
Utw6GO7lEt4VVoKUxySE04bMk/TiYY6KNR4TSlkgdQKIBtF99pDpsDT4N0i7Q3nyrJscapSsVdhV
8Q1OuFlGrsZ9Ci7vNIzcAtXSqzDAYN25EX/dbUWarWUjsroP/FQqQIRGLTxH4V940gKLXUV8age7
Rj6R+S8Ds5z0QVqcZCZuxhaGl1xLMmamzN31WdNPSpd69SUePRdNiJAsVnsd+c3UKhHCeo1Slx+K
zxvoGJQ4ZJC7c73x5mwC3oeKZly8v8fv+FBjOdAqejRGWPCI+FpZZ0o5pYvvJ3qXeZgOS9Lqg0V8
f1hOqyZKga8q+9+ujHtzW/Wlz7WzFT8Nwz6QMCBZdBGtxiYF9rIHHDAA/ADVT/I9imE6zVHbLzVO
Oe8s+6XE5qcLOtNYqViT/rcpoUZw7wI079I/6Y6Qzg4x8Jtnmxw63LY3sWr4smEA20+21oCPY1KR
tl97XfbnlB7vC7aDoPIXtE7/Ij/aYqxD+lEkfqDiVZJqHCRRKVX+nvPO6B0eEoOPC06zvRcs74oY
5OpiVaA1Ymysuoyq+aDATzoGejAjS4iRunWDL6hG+FuLwx9fS6WP0gM4T9TM2oV94SyLgS00mP8/
kOOsq2E1JF4Kwoj4J6OoDC4c3QB8ZO+Rs0BMS+zlTO9dNelKQ0VUsQCH2srpAPwTo44tFCxn3ick
Rq6rSm0m7KEVSBUAp5kyxJCclsCYes80BzV2gPY/rdpJ07QoqIYnj71VccdHouMvl8cth9xgB57w
1wYqNoSjwEmjPPPq9DxnzImTEsUfKs7pJdQBU8/FZ9k0wvzHg/de01+YvynmuZOE1jjzGfnXtSzI
VbS1PvPtdvQdIOEfliM6iThXZfYpcKKAeJtMFqGWqjhz8aouZsty1KUn6FqumLKLUJlFrsLvLXdA
7rfIx2gmIuND72SeRn57SjcTlQHGT0mBsdSTHTLxAayGMkwTLxhMYxTOBH9UKhilnL9q8T/0bvBz
uHiZ5o0G9xCk4pSkYfj9dHbmYsLuZRkQe/sUs/Naul04TqO0uT9g/5YB+IXFq3Suknxem4o6B7PN
Be8b+FXuEgmU6dhQC9wueFVVV9Di1rtWdQhGQt4hyg69Ur9QzOh1vV2E7TBua2zV3D9KXC1uHMRO
kwpDvQdNM1BbM5Oh5ES7R+0UulUblwREdmHsnLrlRuWndnAQTOPUW5WbXpv6+IwsfussAN49X95W
L3GSYyEwLGfwYUlg4VOsnybVfUkC/aLV3fJouIojWSyOUDMOrDRc72n8l1OyA21VGA01LY0iZJ3l
yWYBtfuZ5ygOR3nvoHxgdM7dK149MKtT1WI2AR/u78XeZxQVC0vJZIFF1P8Sga5aHoEb+5bMaYeF
1PaY27P2fw4QiR5uCAQa2Ba1p5wwQqvvRqD3eRu5Ifz+k28bHQiUBKVPWQL/O3td+G5Onqw5ng/r
9Jn3OdBvALH4ry1QCjRIDwUJQzL+rF5v2559fLLHqpW6KfkCQaufkK39pm6hgAHX4ZkMabbhEKJM
wqrWg6TnU3yW67G0d/L83ZlelfjKFvZjWA2tYUmtk5lv6cNfQ0zJWKDx8i8rOKw2wkFeTh/LEm7v
iyUJYXcwtP0az8yW4zVz1B5VfwDSPZB02h6w8ipWv8H0FX8aXejnXuhyueDpOJ15U8LlqBS5SJGM
5CYjHL4XcDOOd+SQFiLkfVKSwY3putACTTeYrvsTUABw07dPkoZ8mhhF4PPfqZjxYmPveAgCBn2n
i3DgWg3wKuuvYF0j/rmy8mRXTgiy4kb3pMDZb8EcAsHXBJLLVByEKXP7PS8BgaAnQRa+RCAT24Zh
5IBIIEd4r444fagWvsp1JvUroQ4UrGVttATSveAd/URnJoggwfSspo9DngjAi8AR4tYKsakokb1B
CYGoH1PkadS2L2E3vxF7cb3E1eSVWITYtVOo8C+wwmDADeQKEaijgb7FEDMscAAK8pfg7wqASxto
c9qrX9bU54SD+tacVe6SxXvn5VgRK1smK8CuMBhOnkBzH6IHBcIzUKnCPBWnmf+1q8zx/iIa6+sq
b2wV8stnEixSahtCImtFjp9Wl8WGpo0fn7Pz5aipROiigZ2G6HUTWfZVGq85ourCMUYUWCc5DvBE
p4zshrntFuef/+XQCjq+KH3mwaEcPGUUCcdG9t2nH0Aq/4EnbL5Vva5FS1jBUHc+H/pig92UEUcY
A8LmG5xf2gNQrFMVf0lZ+qpbuvIrfyD29uKzps078HN20oVnsagYeatwhL14LJGkmTfi0H15QMEh
LiZ8t3YjkZO9O1DtRMsWYJnbOAVjqxZfYEW+V0jRy17fb4GmZxMyTazbomZFsyit6dnRWGnRMc58
s2ZZBQ0I4f8vuhrlVWNaQkaLsoWBj8rmYYdQjgtzV3B9UOzLO+QY976rIChKa9pWzGaOzPRZFSyS
Nf9VjFKA6EffawYCj2cZXRZytC2cYmjbefAmBawcG+FiLnZuFLKy59LiwkxHsYPDEhjK9U0YyZQA
3TyBFbHjpbAHRYoVl785FWR+XKvgC5hMvfq9zxtBvglrvWHNIvOf0IXCsuZlX3O060LcfocRsBut
UehAHUV6OVgZ0WDaIQUF4Yit3pz5imMjCnl4lNpx0dUbBi7EJ17A8DeltcV679OB8PMCYnfKvrmh
Ce9+J1+FHd09L0FClANjSVqXUqnCjSnl5WTtKZ6JvMQXr24v62iXfZitGQ8wXfV7Wr/uMB/jmy5T
j2qXbmEyo85hzpVgH6gnoOW9slvUo+/C+MdqOzJb/ZQ84gS392j1IW1YcRMZhuDVntktUNYUP6vg
+fI+fLE8z9t8sVn2A09o9k21be8u/LAXIyF1bvoNBWEDXsluPJDajlByeqF27sW7rQrwB47VbmBz
7vk9x9Yj6CmAslD0LyO1Au+pn6mpmQYPemzRsxkm0JJWQIlBh1S4Jan5uInVf5KcS/+fDWm5tYvS
1K6ozYa0urFWRsNyekMa3Zh4gL6bkW/JjVVlPlr7u3lLhnlQFSiFYK/p8luxD9G1fIwoYQQZt485
G6BjMuhv3vubry4mFFnADR/Pd9tYbPn039JGWOj1BiqRYZALk/XeASHhLFBFR0dLRTVyvwoa1e8k
tO2MUw/w2TdAPHMCkyVhSNne61WOZwWeI69OQT/zbMxiQprqjEKfES+5Nw6oInKCt11vC5OAEaHE
PtchEro0R0sgb3s/uoMmcQB5aBrJKXlI1EP/cZuecUvDne5NXx+1DVVb60zodd0k7KKHTOhAdVKZ
xIvamKUD97QBvbMAGKJNIuyvFs382R6CvgLDq8tYV3bTc7YzeKGt4qde628WAkooqfX8mSsog+pY
ZZRbJ48olsxEn7kzaUt2PwJ32iqVIG3amoMCanWfFTXK7l9phHLkOTEh5oBi/BXZwrLgj8OqV8uZ
TAng4Y1NM5pXlQslIrrBWcGbqucDf7ptafo07TLnuAt6x4XaXFFN/aAxvF6OIqrm0nnVwg9jja6T
aw2331fjRM1AjDcoSR3pVyHTjA1C9K0ZPTxNpgWxmMJBpqTHeWO1SVDfk7doWe2+Ps7jKfrfcMWP
38dwXHmG6hzt3tq75o/zJjcvtxMdF90ZBLExI8pav6e5nxC+IwhTLRjXfVgMn3ZkaIOonxabzbmH
gibqpq5RsJlUsGvyy7rOHDoNQz7sqabwClsMUmaPYwN2d/qm0WVmHYul0yLiY+EKMVNZyR6OZpvD
zvvN2KqvRMpRncuDkZwRUI7rZ3Yc2G+DWdKb60Q9M5Bbt2CEE2pEWopZSshM+FUC/nWUetffaeSv
hd2cJpEo8JCxl2Tc65l6WjJpLLf1onnocswdRRa63VVSSlrUVDxj6X141HzJQUUbqHJYoLTMG6x5
ZZT+YAVlI/nh6/fSm/cge/1joBhygf9JiOGXmcdhLN8Upjme5dWyWM4P9sFdVPjzuqE35P5XurlQ
f9SPH1FPRPCSeplLNla5X1gMeXGRAk6UQ3F9gVbvc2EhnHB/Syl5q8AFfT7RCvp6pc4oYVd365dT
NxJEAoM/gTeYydrnelSwikUxaLItQ26N7JkVR+LdeMm7pyrKBWL2mp0X46mVFHj8Ns65v9UAnF+2
WUXqSWETCTrKSFykQiqUKAe6eBokS4AiFmRIXK0fJVPxIiX95yv8r9BnyZxGempEVte+8f6mBDno
AGJZ8HInbBZMhpMedygChyPDdxAt2zlQeS9LwUB2On8DdYgjAUjtq071ZRSWm+fwp1l/7Ttfh/kw
QK/z8qm6CVYVm06D+N3W0ngOgBUkr1GFRh1GW08WKIOwYlvu0HXSYk/ugLq/WvQ0lGIrpw/p6hgy
NDS6a9DK7VYPoy7aOnM+zcDvTQ6IzyrTtY9OfShEfZZBFs6wKw6ZoQ6SsHE/PSIqEsJbTVXoBJJW
+GrZi+R1kWBC8B3I98IIIxVlWZLBkLPJlOFCD0uSx+9gy978+XSbcPKKkv4xNNuLdkjFCMa/fxNk
YA1G0G6LaQrAeGnyMtfE1zRCFu42KQIHc3G1dEUQ6zbGiuw5VsPSsLQGD8WtWa1kNK8W7EjuD7ug
1XGwmy0ObdubuqTjhieLj3Hd3diSl682Ud0EL8I4DK4xuq3IStgvig/tpWNs4dNEyuKqFp1hXKTg
oCRlMLPA6aYnXl1j9DyJdFEFaxK+N3bY7yB3Y4FCxpa5EcA+/3XLj5W4QDnipMY14Chr+elAvkVm
MLimz8d3vOLMXRQ4/51MbdptkwCsliOgznCUnmwutqwIanqEyj9eKwF7yXtRdzmwKXx/4n6Ezexs
GXOMhkMRCshUqf1aSYwhI30AkOCGfWfRizIhO0DnPGWWy23lxZ5ED142zqY0tm8y62Y/6NztGQpn
O4LWdiTebao18nGahXvketUDh4bzcYZktjrVw4JbeHczMuzOj8Sm17ucsrQ9UqHIyGUHBdjVpg/R
J/gK8GkSkARWubX7d6u/6lDVAqwxOZf3CM0v1JfSXtjoIvKHXbte0iVFkZtZ97yMuyKeM4fbFDi3
XQOqUCvyy0NoMgAx6jumavaLQNqBdA+wAnim7kka8CGxIYMSkQ6OpnLHa0jOqn0KsdpHphF5SFPO
Eh3K3TPvF09QTdlACxMFlqI+8wYQKDIj1WqhvmjG6Z965cG52+rN9gWBmV0KsAcu0M/0/GJcj4v5
hu5/qTF0+wArhPkZSgpLrGmS/Bh0ikiWPnhdqw8cQd6cGJLbSQbKPQkNN6unArMn05nzUXM0Ic7A
7kS4jLniWQid0vClo46XYqcaAR+9MjDeJHIxxku1djj1xQWROzkc+TGbUpq5QyODvfA3/jjlYCqP
Gr8Rb6POZDC7ztWyRLOuXfSMP34+ddf20zReT7W9Ga/bfDHTw+Ct1zt6VZhb9Xfp+P3yVr3A2xxr
PPoUxoDfDZ2scR/ga+eaQFx9NcktV2OstDLI1cvsK8hXdb7T3YRTrz11Kz4VNlo/SkA3+uhn5wP+
n+VMs7dlcLElBAt9WKIVHDGpBoEnI6XwqK61u/7ELrCo7WKP8E0zmzjbBfuJbx60tSz1seQvmvm6
lLxQ7Wv4yRrIyrk50kko5ZeRWl9zSjAE1HhZX9dKxT0125JvZ2du5E78v/0yg/U3K2GVNeIgFWmZ
grUOFzXgQpmlS4a9O0BbSxvzVWkjS2hpZW/qwIAVa0M9AKcTb5emG/NX5ryrx88TMomerRlFPScl
WZ+Ssa/yr9hd524anZBoR8DBFq5xqlCUsS8YXFg1qigIcs30au3lrxJPYwFpkSjNlKqGZt/CyUX4
KuFJdJ4vXpQ2QEC7e1AEK1t2/IecDBRVJ8PdK6lC8caF0WleTiPvPYFTc0dDQHOUd8wXF2asmJ2I
sVqiBJ6ihaxbbJ4iLoLThmb/yfVQDX5ExVdltrUh1X9fu3e5t5Sawq2iBugKxPSAj7+9FH1+NPqV
c50/YNepD6KHzL4HG8TXNqYSHc0TUMfSdWUKpC5k3q+Q0/CCY0/cfHtWYlIwwT5DCI5Nx5OjjWAm
o1JzKLgMA0xk9xNcvnS0aLSnLr7JqgaSCIF01FrmgsNLnOHFaFDi+pxUrZuqS+/tUeMFt/zgLqqK
YDgAJb7+9X37T/gYgCdwmDAKD+h7iTOWZsSt4L3YthLGPEeOMvgno26Pg2XB8tkEqkJ73AAx1G84
inRCNH+2VKJ9EmXFBs36NoM3Ea7Np+bEpFxLi4M2aREo01+rMsqmzo7tbqq20NLQTHJW9ktmzxTZ
bH2hwalNGbkk1JRKWXbrWkn1/kDdm3FLmSEkF+JD0T1mN6lKKFa4lsRPP07MOycSm0oxhM2uiNta
xth7uvATUWcyPnYGCbSR/QBtcQAqXG3HmurBoSjnlN8gL6M+1ydin2IMwNJUSg5lGjcGJSPcbDfK
/MXTOSprEsbhCZY7RzNG1hmbOAFyXrzx0rQ8BVe6qVOuGry5wniGgDRR/a8MCErPAtQyl0GOwADa
PpEIPGItoMXaCiS8SUPnrjsXa2HUuVCFqzwnQjWtdXXjMnit0ruXFsRJkpwYOalNUO6PdN4XQDoO
6JSWSHSRtr/hWzmkLWRQj5x4e4LyOCGy9TxTI+B5vtpEh2E15cZIsq3Osy/ugW+Q495dlYQTZqa/
RN25Im4HBxE9U2kkQgpnJmcs2z8cZ3Rd6SNShL9dM6+Aj67X9bg4ehwaf/GmyQLHUA/EnGVdrnIg
pIv+xuU7nn1M1nV9FAfq8BpCRl9XUI6Qn7klDqDo5xr/NkGychbq/V/zkvpiGFgX0noxjvAIv2Ki
Zdd/K35Sg9B/FprFAOjJTaW84/4j7BvMJ7KCUUNnh+LQymuinTPmkLSCY+EGKQQpqEnb3UZhEkA2
3Z4UuC/ggsQeo7V0wRx1l2dBr8OW4bDoC23yb5rRUWW3BItpMwIhkd2ILh35n1XbmrGFfEWl/Xh6
1YPtPY6sAg71ABKjOwYJ3ofQst3FxwJlC5fNn5U3L346Dy2t+ruE3oVlfNnbyJOWbZlOx6VW1LGy
ufu8g3Q4pCrLmy0b5f8I9Lf6EFGLebJJnmj9sOo1t1r+Izdspi0jDsWP2KJmPwIRB9dUJdV2zUV/
xEvT/B92d9tUR/a7hoAhAQRqBGJ11ezUDKlEwnqxNRRSTagWIxSvuKa2DbvaSxwsrDOl1jJ3sC91
EkCZRqEjyhB9AP5p3sd9Tka5QFwZ20cuddvoh7bGcjRnhmN9h0lbiDxbQRLAykpefnuTVTDlZM7l
992yUccTuAr2aE9O51inxTGJAYN8yqTx2FKxQ8NBquX6ZT/MguUhZlO1t05ndtNFA5/+1RGXH5jy
yfKSKHWBowKEwDciAxKoutuvpK1mOj5/4ZHfMnfa03GSCyjquSMaSaOa7AbyN+cHthHltuSEtt64
zoCw7yXTcWp55yoo2mXhdViX/Wzjbo6h/h9NQay2oBkQ8fRIP61nUhoyV4l0TWxeefv/kzsAX2ia
DkHYE1IxAd2HcTwkSkuiQfVgXGWKMtZT3GlascUP9gW3qpp6bpQCwN64Y2SeyjEYI5D+dVx0qoGX
OF9/0PUDOsk+jyBJRjAhRrXKPiULg0aHMto38iPqIDFLNz0IuPNEVoU0G7Lz/3g6TDlMIvMM4aqa
Fq1di//Y+l6vt/RpdKxCmxJTAAVR+8Bzwg/uq68LE4bGjvIN6bfcLizGWcuCvWt+Vz1P7C299Q2O
VPbq5jXy11r6zXEnItNKUqYWdISNUokvTHeyp6Qf9wgsKA3cpki1W/MtWaP1CAtxZErrAed6TQy3
sbCYCRrYUuvo/hy7EMD6DrSY3zs8Q7+pTvAiQyFec56zMEwJrbxI0xgOkDs0x9a0jkKInbRsesrk
ysQZHgCEpHLiNqmbvshO9lyELH+M35GMM4VBTw8cAscPqcvejBkDjtapzcPGimlARihLXuxJkB6C
QFy3fLJZdI7flbHHM16oIfJO4KljWzPY7qkQ2rXuReohUwrJGV4I+kr8oa2MToTH/d7WgZEEtUBo
dC28NyfiYAAn8VrmjgmogHIMxCNXhmiaF+TNdE+qOBN6nw20xuy1lN8NLyhpQOcKkjCriOEPTltc
+TlCs79dvYGnhMaDSXd9DnhLZ9mSjumWqkzMN5+uwqOtzIHDq82mxQtuycyxn+Os9WZGls15T9c3
MkPmXgybugDsHVwPDeCdWiUBY72IoM0bhTebOIYaXmS+vcAMmrHK0Lg7iBN4q2Z2aLjXG7o/FM1B
PB2Or1Z/ImDd1O/ZVnAQvpaT7f+JpbSQHnIgV82y5DrJNbYjFcDXUws0Q2Dvz4Ede1Gl0TpwYKbd
8VlF9aWvgKj5oPTn9njDg0OCADpBJTKhS1TjAquU7MPUb4nEQffZl2a2WC6xv+R7USZDRSsWsmrL
A6WjpT463f2uHWHU/DNqnEY3BXECH8ofgKwCNA3aR+p7bbnjMLWOR6vol9SILZXu5EPX9jhmzA9W
Fxx2uhdXutiqHgK1S5/jv3nxqPbk2JS4SUxkOpSDzYfbaogyX/YdTOY8kwn/3H9mI1IQG2AqJFxu
Wc3Lz/KEtpGrNBAKVN9A9ZHMLayMLxT3abHSGPkRixq8mMIpPs9eQwsUeI1D73d9RDcqn9047Z1T
40QRNzo8kL7dou3LMBerdEyatF4+wSO85SOTP0LHMo1ObeYsqQG0uehSgJvXcIjCjUYY9/+C9nIP
XuOACL4SdIvQLvhMFWUab+HqVtG70vugu837Zyzry5tnHo2+f+5spncTISPj8Z572JrMcI00jp4e
umU4ywjfvbYb8qek0jH+1oRXkONjUnS9j3B/PGp44D0f9tqwSDHjxpVyXnBVsTo2c4SuOLiKxqkI
+ZPjXKY99aLv4TK5EyQIQMopZTH0/kLlNDTIzyeCDU0KYf8tyQxLPJlE90Q8UW6QqozanEbU0JzP
eo+pmv6KzuXk5my6IE2Z4vcOk5JxcjIdDx7qchWWraWwxcjVj/L24VikxxC2PwGBDk3LkJmeArR3
RRSlTqEfl7n1AcxRRr/dMVoVqyQBaAkWrOGDfP5l+DVQH/yNRkJPHEsv5PDm8jcA0lPHhAkbWG1J
urM4SEq5NDTvxwkUilwoHuk344+qQC7Plo6HS+7AePrKOoGGX80Yrj5uME/40R5HUHfHc3n9VIUT
Y2DeiKrAwswxZU0+imN9sIcOQQipcjeSZiS++1m1qx9zEDf8V+Ix7zL0LxUXLZuZVTMYwkAWJ1Mx
Ka/UVgZKlsymOs0tHGn+VdAZOIzzgYt6w1odu9UySr84u018Nn6LwjV8GE4JrK/W/g6bqKXhvtgN
JyXUoyseDMMM3A0paWaXpTzfUGzc5k1bhvqHsqfSf64kN39d6GQimFF3bRqKJeMgCvPXdjcQTRCO
OcuBCe7PBVorDfS2mDP4QkiYnQtH3kPYNvqul6a7NDddCOPwJpKyK/6pYxGpfrzMcHwtJ/k8p4u+
krMtcf9VlXePz0+BhX0Dp6W3y0H1fPNU6y5rirHAm3RbuaMuyNmbUugeUHfiRqehejI8g7lQDuUK
LU8fTngQL+22bqIasuQGCqx3hnxea805MlU7BNmNCX9zkKxc3YGT+u8Dbc4NpVxLAS8/cErdIpBK
8CRrLc2VI469J8t3vx+ciY3+UMShxb10aWy5l0dcHDJCqxGw9L7jhhTXwiC8L+2rJ1CXOc2dun39
1CZK5v1NrvVshylgIT+/YMTvg91/O3XliDNxTGkkqWC247XwjYppzfVY64EUsTt+QTZAPsYt2NGU
f9KsyVMbWI/fp/Hms+0/kjlMlZ9sZur+7tKifEZxlWmGbQNp+EqC5xnwhCmU4JoSjBuxwXeqsc4D
Rh5uEVQQ4KKSnE4lDqhB65s1AJLgwi15U0efjRoSAeTUxr6LEc3PA+RP7BHZSAwz0hcld8L1HMTu
DytHCF40zdMHxhGZw8aInkcbn1xM1WnSTp0nHO97O7CivmxzKaQXyvYSoRaZPZ6FogHFMYv2FeAK
+6Gi4NRHWh1gVWRXFATPTz46OsahFFqaCWzz4mTGInhWMGIwG8ERD3LHY91KZViidHKva5t7r1zJ
aOdAZfi/eI+kAUauJd7jCcmxf6njevdA8aN9TT6zPhpuUQjnci18wi9/iof4LCXbKG7ODM+qkISJ
Iy4eawFcHraoM9Z+6/FYbJ8QXbsgb1e6IkelcizcsYAIsJG8vwOLLwkzOo6RoB1fi5BNku/oAhcV
ju2i1nILl0/5MowLBCtc0qvAD/8N9xgaOK+uODevwCyMFVCDpspUYzd9n1bTf82mFbroKeOEnfvX
TmfI3rSsKryC4Kk3zb2fhSTEkfBs8WC45KAmhpsfhUiWQw1zb8lTCtkaPTiXLLPjtRmAGVEJycnX
qc8rLKmdeHa9Sn29KmlEJmhnzgbaHkmalnB1Y0QW/LIYj3+FVz706WQPUs2bzWt8Bebk3vpjpTxl
egsEpFJXWsng60rf5hAG9EUNoTpX5owBIHhmuTOOAbknMO+cKcThiHFG6+VYlVVNCdUuBp3EbD7e
bX7n2XO+PNLe8TKLV7dBIebl0YG0BfPyumtbGFCQfx9rR3BdmyJNmiAD3Co087hMSBCYpRfUlMjO
Ry73JtBV2ZqzNGwrJTOTw4Bzz0oF8Fogan/OqAawOq2IEgY414OO31qIHTRiPHX5TUV7efGX0axl
cdX+sxe1gCAodO9HIn+V11eWrYGxujyr6jJIOqa8jpzuayPRuZQzglJUcyOdVDhk2n6z/cgBK4Sw
8/64YefRpTMyrlstJ+6fAV1GEIqIKP2J5ooROf1sCMFIznkJE9fWsFDjBM1ztU882Fvjd2ZXnYwd
PO5B9mB6ELs64IePMpsfviqmQdYgDln3sAI3J6I+ut7b+ciS+qV7zjUwA26I7BpVngOL5WL2//pV
zw8z9c0VLDkLo4eMjplPEADFwCcPPgVsEdn00CWUXnJqOYyhb2d5PsaCvPM0hUjlLxAYndYaUHWy
+mni0IPj4ToRtnZ+cDdvhYks9x2EZy61L6Yo7fGfL09CLy4kqa2/MCZQO5StrjdZnsJA/cVcE5ZD
OqeD6f3CA1LRbqCSvuxST3bkZJJTmEq3CcM3pqzxa95Jd5BpD4eRoSvK3zzasj1eb2+WJUXNcWRi
nA0mUEfBFAH0ln2ior0wyDg8aQ/1z/nzkS2QeuCah8xb1slIc5B2RQ+QFKqwF1HrkdefvzsmGMDp
6WFdoDT67y4zMiuf02AwYHgREilkeqwoTC6UNv+k8JPlDMBHPm/WGqpBvPL2a/L8BcNLQasTHrIe
7G9txFCBUfDySDOxDpSB1IRCPNCHeflkZhZ1if84jhtoWuKQNHwhFk7NJYGykUL7ZbhTj5TEevtl
9v6yjn3T3hoXSuwDpkTXh8UhIAUoJ4QLhoIq8ssjtVLQlEsCymIVVDQ2roMuZz01o9QzyGKsBnkc
2er8uJoet9qK/Nz7CaxytjMetAKgY2gbLnlWgu9l24p+9aWxVW8HSFsLHc5el3l7FW2CiClRmk83
1EiBUMDiUVXXGl0rlcnoHzoOO/6jBNkK+otZdMxbEtKp6z+YeII9iPs+j++xPsOiY7aZ5BFcNVHR
Sd8kZMYtBUkfpc2VH0XDqnsfkPY5TjHc9bkfE80U0uXKx324Xz7/iNHwQQ7aDNJ3uRtl5h+I59lA
HkFI89rT34qm/E8dhF7Wfn6dVkoo42bFON1vbWYaW/IHmmKnhChHVp+lflxUM/JjEwC57nbvO6yr
fe6+p5G7qLSP1/q8PV/XnM9m9CYKSzMaLiWTXxRn3gaMZZqDNyvHiHRwgDzXJQl69XUntwe8rQPz
c5J7GGIYvP50jDDCyv2VyjEAWV6/7yt4/F3FjRTCmLZs6lKCpmi3OBft4VJ8u4GEWr/aZBlUneXw
U4Cz9XQ/4t6qCfCN05OcFDas/v43djewsmPgXA9v+zcVtUa2UeAiydPdAtxRrFXa7FPhd6gA+kr9
QoTKwQDccI0DJ3no259KQy+69LQHjoiJslQ7tus23PDmyW/HVIuoFqOLC9rrQp45SNs22kgKgnfA
Rh31xFTqfNBPyjDLyuvO90cizoSR4K68gSO2i8oZrEyLAA5fOWihNdyC8IgcE0odZRB6n+4MQ3kD
GmBHyMafCQGF701BprpsHGJjXdw1p5boU1zwU/8LULHvGcvJdZzUBTmzemMq3WQ5hEKdLJhNrQG9
nopyr5mxYmhF5gvNZRqls9byXnd3cnS9gOM5Jfg/OtN6xBCGOc+CjA3GsXGswO26mNTjgmB2L/EM
tT/3suFsxoeT9ry3/WxVellpTIw0NLoePYD/w2rDpYCD5xxoWQ2QcF6uScMemyrJgK9cdv8Lt/N9
cy3Rt84AFR2oMFYiWTElAOzWKXC8qM6o6d15//hjZu6hfPN+vRh4RgsSsPQYFksqwaUlgDAByKVi
ABEmoqE7JkWobSlqwdr6AENPhOxQ4s3vfEgvlJ2Q1ft+veCGcVD4ghzT12JGbTw3iyz0BE5TN0cX
3hqsse00XNf81ZIRpDetJFlhCpFDW4qA7C9TEfNRT1+FrtGNmOwINOqw3heygu2dzYWoomkNBxlk
V4tiwlg5yX5gk09UUHVItWkdtDjgJi0dw2RBZzZ4yyKD/Kquqx1ZhpV6hcZ23DoEG2BfcS67XRWx
DHBiTbVFfqVBrwzFIXrQAB592XlKe8Ce+CsfLl1nuQBqYji+j3KfeAixi2XJViqRSsKbjojaRPqu
8swu1itv+J5IRLnrvZ6nwTP0ntJzipKr3VWBBzKcrneMAg7yegSSdJgeX1a5w+dsRX4+qHVyRm67
KzuykimZ7CpJ+b/f7DefdUOL6pg0rbLaWOmMlfFqym51syzQwbF9rnQtS4rfx/kv8C0uMjMyDGyP
bHcKChD3OuK5atmy0HcRnSIjO8JSfmKL5Grj8IDQkYOjj5SeJet26/jryGHy9ocTO6Hqm25mglwk
cixGWFLRxKzN3yfIfnll5yEblsseOQwj9Ki7pCtFHuQftz6DMmdRF22k2iYbonwE6YLQjOUNM5ns
1VzF1nIZWyJfA+36vPVyZ/+spkJ3027R2bihHTdgfNbFWSXTS0Nqvq1XDkrpMe03bwTXENEEoBGI
hw1KRqD8B4GJpVDKObfwhwaWpEz0ifb2A5fyyj3mRSVCdlXPDedF/9TuJm7FW486wc5QKrQ/U7Vs
G1enkCLmCQizBIAbtvKzuNvUvPZ/OxVw0Wo9KoNJa4l4mZK5VhvQwKfZ7q0d/bgs2GX/TTLY6tUu
Lxb28MkQvbzS5NPrQ3vm9AU7p5AIiB6lIwcWrBt+BgEdyNY57SQjvGP4BfbEtJ48mVllPPcxLQo/
z45mHczq/8wdohnKaB3BlEZN2WvZwadO9j0JhJ/ZsX1fiXxcg117UQOGXc9clXMI6U+QdKNZ3LLG
tOo39EuqmgbJe+Z3rpGXugMmp0eCMXo7QWWr2vJuQjBFYILfukNOBIDJwZEkvh2LQFGyoMznYUAp
J9/MAEhR4Y4vMfpC8DixlczmCSBMPlaOaYdZRRosmAii/elrBsb7uhBvCM7AW348x4zw8i9+D+GK
YVH29dWlB6pun/9s8KLR8bYP4opEbKco6YP0kHwDSkzCe3tSy6qF5yGmzLTpGAKHPu05cRySCslt
v0KiKN+uPQHePcF4/JMFAgdmst04b1xiYzeUY821XX466LsZ7KB6KNtm3Jp1lz8NbKs9ZPhEJ5Au
gxChsTVS54ufUyDJOVHkGOpKTfJEBlM8Lfv8Z8iaXp/MBKQJx0pC5MIz/aI4rt1VpwosDGU13NYI
YF5g4Mk3J187SG70idNrkaidJ0IPL2MeJzm8QKufTBBiyANTZXkfMhL248o3zV/BxscUu5y8L+vr
gp6cfEpHTR96IOxEIopCXuFcK7SzN9LGDrJUte03O4kO1wt+JxVvQsdhjGEQSg48KZWLMxEFADOl
Lv/PU9zrjMvMV//1qRDIO3RHhuEsgYyt+64ykCgrbi5zxuWb2oVGYpi+waSqaFzSQAaqhoFSoHu6
vV4LJPML6gLXmC/g94RNxjdy9OeMypNWo+9itSBJ/cI8pVT30NjjCRsn1SsSzWInf9R7Jjx6oz1a
OWxWSN0bAatb53k2HLFH6eZjowpTGamFWMD1mlKr8dzIAwCb4g9CAofQQ2SXLkXTnA5JgJR7iiJx
GVnTN6Isk1tPdzaCAcwXs1bbk9pYkRQhHybn0HODAzl8R9mpbow/+VB4/dCfXbrtmioSeQ1Cucx8
wesgjL7pdbahwJpC2GBcEShtKbeB4cgto0Cx3mEjYnsAGZAoaDnDRVKFrPjkAS8Edhwf9gphbUTJ
a9yn00QipLs0AmGPyxtL94jWV8KojmyKTaP7nMkBDDfzu/GTaJdLdcdnId9ukcoAX7GaHonSRvaQ
DIPIuKqxU5YThUhesZOeroxKDRcClcdXbN1gOc7MtZmkDtTxHWZvvvYkRL6PfxvdsbnSt7/zZmpo
CdKcDZWjWmvm9Er36re1oSOn79JlAihAeMqOknySD/cIwlgEzZeuPHWRMePSztKI4dUi+cqRJOqA
6dWNpLigmROoNFVOmicvG02LeIfxAXbm6XJtBc5mRpVySTeacENmcmIWOHFo9hSYCln710LJEvfp
KqPspqyfuYsc9q2K6p8+/bhbkqZB5w6cVoWxDqxnjywq16GlgY6sjRyyK+9KY6EAMiwpXla8PHON
viqe966ai5cQ8z9KNE3iu+gdn0cn5Z5xDjA+o66CEu8Ei+r8WtEhAmY385hm6CqQOmHn8kRqslC6
gZWclYtczEXIGHkW1tvsZYWrxcLg78FXG5aIHCM3wr1blqAkuVt3e4FQlG4j7RNwGvvwdzWxT8QO
fXPRrRzVwfqWJZygSa7ka6tSLogQhUeQcjm+wfiDJzSM6mwZSO3hKbXhfQNfGcIjqSjMOfZLgfhv
tJATzXJOj1C53nXSVE2NkoqlNFheLzxXkp8RgUIGaLIzf9eg8geGxD7bN+qrLd2yTWRk/qOCNiB4
WPwLH94ZEmXFX1A+ZxOGsiQVuAhLmvZ3CP0iE271tzhzmuieWz3+jjoobdIaG9eGDWLCvPpYgae4
t0VtaGHo8mHLjzuojwL+oxM+MDhoI6D6TD1w13u8zr+OccWKB+yCT01/NBk47XQWXDqanZ8GIs4B
GK/Ds2IlWRA2tzJO5NvrFzXMVP+XagEId+W5YFwgHqf3DVRe6rwXvXbmZduk89VMbyRWOluuVM/D
AzZwFoUtAC8EoWPu8z83jv6Kf331WGkmWMIHbcDt4LaIMIzb7FuXBIqgdETFulbPFfVhZjAsAAVA
XpPFX3cEkreaGsTGI1CuYnssnVRq+kxP7G71Qk9vrtMAAa31J0pBNb1rL63Fark0lYKMqFIT4Bdt
LBBu9+5jOqHTajzMUhsdKQpjT1E3XAshLwtbebHFIDrxxf7XVC1rAiCYhSLUcW3/uAMVuj9tlgYn
C8RFWGD89vclyytwN7XIz9c/5b6W1URNEcP+qrky8ZNASYLTk+JMwlj8mqdgDBeZSUkdS95Dradv
avg7RTu4mR21VEfm4oBurTiNzc+ycJ3MlwmOib9QEfCwpvZqa77G4uyMeE6WRG29ogTHUJ3h1w1u
IAqqkBumRySUccpvv2Jc4toampu4YkCPhSROKe1CV4zERubmSUIVpjuRRJOPoGds24s7ljAMyqZm
NX9MdIBsxJDOIwDmieYfJgZmav3K7WrGpI4+aizu+nHdPZ3N27TLGnJFVbTaQYslA1JpG911wopn
45peP4fGG5azmzQC8g443mA5Z1GRj9e0YswawRH9Xt73Bwgf2tbbygIs+dtfMhTXGrJ/vHBXgS4O
cGD9cl3VrSzbkAGT3GEycTDXaqLCDX1qo6m1WQEFsYn0G2zcRLBXbgRLoU64IQ7IOXfsK1wabvSF
IXAVmmrXX7yqKUn+rn4ImzwVlQTU9nPtlVwN1ajMJiIFIllJHdoo18eiiFls8mhtdC2r9pLgm+oa
UKukbv4nCJlJ1PSoKnebzMTsgqKm2skyfJtUNF5TIGbCuH/Qh7YIoRoiXRKCRMouCK2eVP5RLWP6
oV5XbTJn/k6POWt+yYAlqHcc1nCTuF7lrmn34r2P+37qCboXw0+7ldtR3IYGJmgMHY+gJDu6WY6i
qQiwKSsaB3rNdnRaru1i3zYTWEuNYpKA30LBlzOncoZk5ZZimphRnQoFMxGdVKge3dN3Q3R917ra
B748SP3+vqzYYRQ+mp0y2iW9B5fPQwwh0/NXnkFlHUZ5JE2SY56RrnLYzaNNbwhmGbq0PKdbB709
gIcjEb9kYFXB2Ke0X2F0nPlifcX+nZqo7XNgIdwTB8vKPmMRSaWIOCgV7dJ4/PKIBpHxhy512se0
3xOV4D1GjLHaMsnGZbL3Bj5lRduWfy21dXceaN6Ks8LKcEMyeI/iz+lciVLgkLGLSUSOB3iMOpSH
bVSxcWFQQqi/LT0Nm4Hv+OSf8XyHFuDa9jmBXJTF5NGOhC8RDnV3yPolDLqx0A0NHTVOyDWxAZUV
EgNt1jaGZHOuuFVlyNQcsu6Sj+4tn4daDFyxGupL518RwPRB4+BxHGrCKgJfROhmQ/zFf5Nyt37n
4iJZRNtutDiHY251LZ+zz/Hv8a9emNvYyr42YPWYrjMIegUbk5YcyRvdD3+C8iUAu2299PTumh0c
antv6asYOSMr7VHesQSndLjrGpRFG7oQbHzHwgvGaeJHGTXFETtOEcVYwOfFNmJy6GiEUrAcxdks
tHutxAmcu4H7Ek6m9sEQBkR7NTl8AOAdt9VsvlE0qnhSAu4W1rcEN0siDrXTybJB3eFHWy6iwYGa
OD+HSKal21KokZEzmdGl+WXJ06+RraYADJoX/rAH/C0uwAMUqOlFWK861zUyLjp9S923yLqdi+hf
hoZ3BaV75o+TYlVmkOn+RiVL3JVqZQpZlU2gHtU9CrmYVT1MQQSn/9uhHHwRazBMl3MjIzmi2anc
arMWe+8iBQset4j3GtJ1Cxeho+NEyr4VDKOuWXdIAyXwyPFa2+L3FfmUVJk46ztgNpkOSeInFHYm
sgBxR3GoTEM+JTv6PPcCUQI+XnDV/dswcwf4jYDIGdnDoWc+DEfzcs1EN55DY67s/7wCjYJ5TV2u
Jc0qxmhvdsH6FV2J2PtUGd578DeIHAn3TkuSuxLlIk+NUZwOMXber/8ltrShU+paM4TNr8yY7CuB
x/Qw6knPv5oTL+Seqq+d58j29lYKf7kuYGzN4XpeA9sWMmmXUW4ArcWEWRds0zbwV0OE+Xek2Hsx
kuxiZjp1SXwfv1Jd5YuUWaIq1z8Rurax4DPlfM91R4C90varI2oHheNfrv5EIcRx5nIzxKYshXoq
PvWeKqN/zxb7qyTTrsVSKy8Zt363IevJJq/DltMjuMDqnKfI9KS/eBjUvd2GvoiNe62xOrK2qCPF
Hw6ZRPleDJ4gdeoU0nvJp1DDKn2aXvE9a3aozQytQOFLABsfELkZicod8lqPv2zcjPrK+Ve/Ndv5
yG4eZgI1c4SjNArO/Pl2RcrZECXMa5NSuxfKEdNzFWC5StUo9KOOW1fE/ZYQYU5ThcYj/LlgsSDi
EP+R6LsvPesUKnkSyShn3C+bej8jWWGEWeBs7m1h6ka16XGMrSLuANMl/o6lKgWBxrAW205hAZXa
fzks8xYUL6vJZ6O+TnjbJsT4tTEeNTBvT+1SdWMioefJG0m1GUf4Nu3uCPBcphVmlITSzpMJkcry
NPY1ljpgmQw28EmiFXRVmQDq5tlk+p0/2plfFhiD+f3d1zS/LM11eD2TQMkS2JGxrIsw/6Mtl7B4
0/TzpXs/SdFJN5fd4dnaVU7BW4rkoz3bCLdAZfmLDCEDhg84v9HQAezCiwO28K+pATFUahHT1+UA
0jnxfF7Y0/kDxAc2C4thmcRKmD+teA225pdLink+2MlXX+r00ziIchEQmBM7XYz+qk7gk30KIhNR
oKhxFREPk5QCftenYbr8DsTZO5DgOARPH8mh9sF1y5mxQR8Z2x8TrpNBlRK00i2kbkjVWZQZvOj0
mdPjLlk4f0ccDVUQXHTT4JAYHg+Ght8+EUVxSX21y9ccKCJRzILEADd5ZZ1YhIcfMnRRAnOPIFRh
ewDp0cykPEWizRGarXIFlmnGnnxw2PAhIQkJsqvQ44y7GsBC0gL2GVl0/tiJSbU+dA+eB9VdtV5x
Tl0FayK7GbiM8G6KVzPMFAs91ir75yQSkn6EWN5SAsPmbhqLO+gETNdAnciDwBttSFSMPaqvtYd2
iH3x7xITAS5Mg2vV6slKts9KdvmWcWbFkls4i6RQVpm4g57dloamWT95r/GU10LyGJy7zIsBOEHN
sV9CnBDK39g7uCN2cYu2D8uyUMIEmDjwPOrQvqfKvgcmtII+NQ40kzdA3flBgSjfRVLKfsMytrui
lzlIBjIFn86Elw1Y9eakrvJRMroFVGUlFuGAV1K9LLjFXq1skHnkQKztgFiHaOQrXffuN6EouGNh
bDLxFTQBqY6/f6cJJAp+wXSm5jeyAvdM37QiRs6gjqyp8RxjrdlBHeeXIuTnxgMo8ykWJuJAVQ8i
6LmuXlrHm+xOog1GiZvXMqFl8vpAki9dehUQj8SySQjmiFs1qqLI4lt19PaN3fE6P/UKtdkI2X+4
J2xzuUbCtbrhYoJLXZtij9xOPom0BWmTy1PkQD5LjlSKMjr1fzKFZHRXe0e9NiyUWfhJ+oa/dHCB
B3wKG9Zy+v/eru48p+sICpVhKvNd88NjMFuBjInWP0xBxIZCSeRZ/DHghVqkBSjd/RdZPLiQbwMm
hbPOofpHuzqN127ZKZJx1x6mXDWFp/0nN08qCelkZXb3PNq9cIAGer7Ud+81yRdZtNlbrkEJWl20
d90+vJNpdM3gLohLOePkGhj/iGbj9ZVgBOfZb/MAzO7z4OAm/AH10IZWMRMwYv/YPy66zzx2TPW4
k8BMleyt9Tw76AYHg4Oql2ppNbAPcwFRWiraKw0w3AorW7Zh+JDYQEDgPwjtuOVQc97OPvbInM8o
KYxZUWfsrKkU9iuVqBl+3Mx/ejY/qKMeBHWNSParC5g+BVLi9sYzvv3UhPlTMFanYP+MvIp0Vfrb
NeMOVZuTW+TnGFcH9/I/jz3M8vyVgIpQvIFzJfE+fQzKzwIS+XohBDZc+nvgkk4BWvQsoU+2TFyo
6C+lQiQatQMkolcjiRLq84uCEUpXOn4P1pb+C/aY1wy4Rtcns84HCbKgp2QFUpRZ1HL8Hk3xln8G
X7Y2Mt0s9C3cH6NWEGpBD2SS1ZnEMKLy8nS8wHf0/qMLNKpMPsJOfrsCLKPeSb3wIew3Hp9nQW+8
MnRfQFYsyy8Z6+Pp2YoipcI4m/OYKwB9hs2HSl4GTSt9V2s0zWBaRvpH/134yseId+/mGKIzicRj
Q6Dr+isqKlJ/W1+k3Twmy97ETaOm59ylEq3V50DLP9BMBOGFK1HVNurdZMtURvZtXQablyLI7LUa
O2XsphAG6U1ozdYvQZ1qi75xZ5Lrpxb/haWHLtN+mLmiLy9ec+CBHU9teyomR+auYux1cOUJ1CtK
naazCUuI/sh9ylJkhCXPyKOntrbZxdK4tX5z1FZj/tePmYsvm3ImA8X5jo2gjK11xCTH/7/mDv63
6Ztum/2sa5AkoGssz9oQZzlvrqnLtvY+q3U5RE7zYJGQMsp9qX9vgHv+IMEfpGqG5y/Ev2dMtcHW
oa+ghdnUOm+Rmx2l528o9wO98EXbjORyuMFg4cqdkgsBKx09c4esTEVVOdAXKNnn7pIHMhj+lAU7
/Jy942/93tuf+I8c4r2eUNZRmXDEbtRPi9mSkc324MMTj6S+ESROzUOOHm0XLamHoMppelsIw33t
TTqP5NHVl4B0itt2zwyfFRJh+4W9DpG13BiJpTgCM+Svr0mVnui58cFEj+pwIyDww1f5jyflgHax
maIjg8U6o+s3v77cu4S4IEkqoujUej6WyD5oq6tHQLtu1dgwv5liaN5mRHkUfHRjN30MKHhmoVdr
dRRO5QCkqMe/Fp+D4cdjKmT7CnPIPUs9MyTndZ7GZI56PLsFhcVcZ7e7Md1+himQc02WKDYPn+98
8EiZNbsQHx9/9wkJJcP1aDp2ybyFnF9PgyA46MIvf/lMeDhbckZyvkcjc3ZMvVhdJ0fR9aO9klbT
WGdA2D+8kVc5VPMfBM7Jne0WRrgS6TRxoE86rAiloZYRJqihbL83j3WFtuzWTiJ3Fuh1Y36ZuaNq
hsNbmgRe1joT+/ZYxoJPKl50k+FR2aVphJanKx83uBOlFiIelqiZbrbgAfwPW0NheGCYhmSUcVJA
ovow2cQ8pm0ph13QhAw6W3fB7J4G43twYsOmChDSv7ZKlI/+apMXcQdSZII9acpwJB58HDmGUTBY
dADYmIcqffJfEIqf/yw5r6GQhGIsXC37J7eB/JknR1FVHRvXpMwmFLQ4hDhBxXCdgpZNrjcloEnq
/hX1guSmG8em1JBiu/9UL7rvhq1WOPQWe6jmragfvuXuMcLnLQPG7aSYo0/Qei+1nE2WPv/i1anL
yv8EYQjZDoyeruifTRQeQnKKNT3HmoitOtNQchq1QsYxykkvw2AgK8V4zSveQTDw9mRpalD3fLzX
NOc5A7xnTUkXMhv1wHpgZvt5uvA+jdc2MdSk8meCcEo5Zg82g5JJ7H4iWqYwfHieqNNjFS9giexc
E3lDRIalONueZHyewWcPRKB1iIAeeGkH6k3alDnoyP75uem9FcknXSaFhHYECkWfl1AQM8UhFYGT
RpLIr0VZ/pdzWPAxry37pLQkGWgu544+PExPlT/zbC1bd8eHi2hMq4udgxZ86LdeiaxGVVNGqOVz
PI8lXm/+1lbjuwUG6+mj+Sye4l0lxKWm9ajSwdqNNiq447vwYfHNbUGCMmC4UjD7e3F2FqrfHfg3
bn3X40+2V3YX2tJTc66LDd69DhWopawIUG+MyjFaLdkHTRz8GYX7V6Gk5wSFsYgDR+6HdHDIv/y1
ZhrAaJIItXndHxqLyr8opBdrMfIEA319M+QP6H0eKGxkbhCOgaTYzlwuO/8JMcuYsvSJnrVjSQ6Q
mpI2w+ZmrHWPfPwebWXqCQj17hLdJPIczauJJDis/QtGIiOlBfY8hvmwhB6Qomige/2TBxE7SXU5
0gFGBye8L5eSpGHDgsdiC6n+1TiRE3EygltHK5m6UdOQvzNbZDQAazOmDSFidH6DxRKASMLTYCpE
WdhpoHtjblBjfJ6kX5kOqvFp92I/bR/TGu2wQyHFATR2lQeqA9oauVftBArUTWiIDGb0yk1CRhYd
L6stK3WoMahhxs6Ktx3Q22L+skoD2iiPx2inkEKN7jGUd8w9NxOD3Kz2Y7qLkPcK+bwaft7fqjCN
pIGNIAeOlWrYyU8ydaJztFgez29o2Z+AAYKnGPTHnuUwPkygYQv2+bSLOJYa9GYqP1adpViM3vas
S9zc9ATwAy3cCmB0pKrnA1dxcFRRpyeAfVXHul+KokfxXFEa/FjV5a+wlHmx0eysixqto34kb0Yk
pga3qfmH93eGT1s+S2CQARNp+NETa3F3BFIo20Y3cI9s0V8/ZLGGQwqjiZhIXKEG2MCi0ko3bCCI
5O4hgC7jKJARmbpbHGOjFxSHggeKkhe8sdBePpzvhjSl2m+tShHYWozVlTzRKJ0oughpx+niDXw3
UXzxNUQG2Edq2N1ILvb/UitBQl0EPXNqwZt9guVGCaEFVXQbmiP7BrDabajTRSiqUpaqBPQiYFMP
rJcYBlrVtzQvx//9WC9UnC1Cx1/cDZiowE/RSOKhda28KkcjMpRQEseKT31j4+ZYDeb9/QNfFti9
gVdJ1nLkWDnXhHyQ5XwfJGHJwJayEJcdAhRYMUhOOWyQ8DszbseyGLDcxUFmQ98G3QVbbSuZBVMr
xojxfsoHug3sOcXeNsO8Pu0DjnKWZGD4KTXEULRRnCRo+4wW6QRfQOmdy2fRJSnigFlBnKMDYMlH
5d8WCkNxPmbuBsebdnaphWMoMgerBTgN5RFffAiX4kZglfe6Gu6v32gSvdsJyJyNG7dNN3OB/fva
XEcoPiZ0p0KBSP8s7YInpS/HsFfCafPGwIukRMtg6Zc5N3fWg/O5wPB/Sbv6SHUN23QbK3HjhTlF
oeTE1J4QFk6lSNRmZYXWIMO4xGc5Hr2oN72+R7yw+DfK4g4+izxUgHeEGSYg6uL31L+OQ+nLEeLI
xXFXzNgXm+VnadguSu0g26K9BYdwWoTt/2hEPcZqzItAprGCLZCIzU/+ks13b00UAZcYAuU5x/5w
P/I2EluqAYmSat20KBgWc+rTqCjX6WP/Tolrha4BLsisDHZNya3MDVGqd9jwVCF3IGX+l1iBVLb0
XKa9z/dDuCC7x+N6TKPHwxzlwAWA1wcKsMOzjw7+zM7Q/Hnae9kCSRsxLV4RmW4rxTn2MhHz0F0N
uqSEWD0dtIqvOu2BKDMcwTje+eCaL07DpRF/PGlqNbkojQLV9/yiRwG8H4NgdCGO+X3lobqjtTOt
XSmtKYc/QFtWzZDDChQvQZq/YTsLv8irShsrJxUm5Em3nO/sKm5Fq7JY7RSHG9r96Il3EfTIreRO
tfK2bPm97j3zWOeIXng64qiX+SFJGSfgA1M2dnMNm9hT1sV/AswF2bK4A5z6NX7aq4XPDuzh27p/
lGG1Eg9ZTFsccI0BRJkzSoldlSkrBl88dLa5lfjMeyWZR4aJ+YN7NnzcyouftXpRu27VMH+KVtik
UHVZYId8BQ5Kx9Fkp2c5hJM+AIrskpr5CMgiBP5IWd5o8toMYlrdBBwLReLGKmhgQii6JsuQQXFD
eXgwHOlbo4fgKH1Req7vIJ7ML3dF4vTB5VCaJ02LL5VTC+Bcn7JwtTL0HcROVxyFp21dd+PXEbsw
3f90I+c/XVUHkWov19loa/2SKXYkOWXK3rlubqmRXnJ43v8W47NpJ7dcbeBwWDsvJqtEeg3bkcy3
eiZ53KqpxRREe1XYNgjcyx63H596fWjJunpQXji3iFyqUYbDrDz/fMmqZyNMIppMlPVbvW/oqcJP
MK+Os3LLVI80sXGnMXB9Qsp5tMvZx415d8idaNXwnMaPRo+anaN3EFDYps69ym881A7ohuQazsej
7FDvVP130s8P5Q69MXvU+44d6p4QadBiUOsnZD5FQPOsQY0Nbu+7AA1cD8jjk9xCuPSGibxVIMBA
Y/Dv3riK9OCBoyPxo9OJ4dTH9CqAm0s9lnQtTyXW/lUVFX79xJ9BVN+VCo6yK6xHDEyCTn57kTNS
1A2MAKtgI7owEfaqoegdXO16dw1xBD8AKt+UvqWLZplsEG6xqQ+aT8eL7Pn0S0Dwxm3UPv0Mxta2
MA6mu4LbWPKbaT+eCpQPUKyINhUCutpXyKMrtC3dVLyxxhJuAVtFNccjWdYH0kP6gOxhyK+uNJTw
giCUyCm3S1qYWeEGufU0c8+C23yjyZFgfaHljzJs0gajbptGHO6Q5rKOvlPYmoOks64pPmjEGIr+
aAClyLJoov/zBU1+Iwo7xBzLrHD8RiK2BxARLYZxz1AFjiKuUWorD6sxObHLifYAaGcRWUha1BN0
ooqNkJ8CUOpE38UC1opVQbMYoIyQyJqvIl451BppqT8MnLTiKbpUfWLUIVeJsPhdFiean3N2V5kp
u+LJLBgXxmcx+WwNpJ46+EK8rfWwdGEKaoDmh1/sQpEFJ8dd/DdY2rMGEzbai3DegV2J1jSfu9VD
8eXKmJcVpSpRhbRazDyPUrsRwVtteAG8v8r2jXKxFL02B+/4pm+pE+KpZ8vyO9Vl3nZGZr8kCvx6
J0FWH9a+lSIGl7pN4Ta4j8eUVW1RlM/6N5WF3w1ZQ8y1fy6smmn2uwb4e1jWc1cYwU6dQbI23g9h
+yoFRRCmd8PHmE2L3+yIRe0pj/xoUy51OF8q0n7Z7IoL1HQRHOuDZp+n1ORbU4L5wgbHYuqXTD00
bGJfrAH5D9aTw4uPdbstjJHP8BOm0HKqqazo1naAJrKbnyYn2IIwzPnQcqmXWyoaFFnopkKhej5X
ebSig4j8Og7RMInOxBgjbpoGIQOeVx7jlfhT1TgET3AY//5CDFAIqHp565QDdyw7woKMRDRdDjlM
ys+73+yKOpOUh4y0wU6pDdjnDXo+xkU8AV8f2A3BQWrK8Q7Wy7UBxcwR4SIdUS9r7Eb3GrZQ6EYB
wehER0q0Zzd9iSFt0A31B0ZLxDWCfcXhNLt+ffPvJpVIa5D+qH2N2Z6l27IaRHSJglpsJGwQ7Ea4
N2ekwFkuVB/JuGI2FqUl7+9Blm+TDgBcS9F58XCxlbK/y2moylLVO/k00hkzPv7cxkSThplWGlXQ
gWJS91fKcvCCmkSgw7zig5od7doqVOIM+6Dohv+L4PddwDZAfiCGXao4Vl+3bSUp3r8csDipYdyJ
7wtZNvH5owgJmBDgxLwc58fENgzulEeOF0CWzvlpFALlI6ON+5cEM85t4bGn87amfYi4eU/HUbeq
cL0XDXgEQxvsq0clF88OOeMxHbxWBdoW4qq0IAUBYFbM09ve5Oo60Jn3Boywc3bVHf6JaJYBQFvD
nxCI84KMzikyZ/N+fTNhVgl9q+RYSvUTp1Mj5AFPNceK8w0Ie3HPfpXcNYZebAXM+0gz0DoLa352
b16x/M/B6nYQCZ2AIQo8PNpcrqfEcc1i613yjKwdbhEcHv1awU5zkJPCQ0F9I5BeyiDz/iCxDVd4
dIe207zKed/vaJT3/Vyxr3RE/cTyS5baD4hPoLeJ7ND83Neu2nkYOCbnbSPEBWsZx+b/+U6h1MfP
BCQap1w+28BcBL8ddTm9HFodhQCPhtBWmuPokiHCmnr+ytdkapYnmQ7nA70xgCL58AD4qxFQElnL
Wyak0wFoy1cSpJoOjVoaYCzg82CM48US5zarpKvxPKfvde1nVv9zIJeBo6E7Ci3mp+SeXFY6rrTr
ianFdBwDcp00X7EOXNDCGuGfds3w3TSpspC/cxv6FYbE1SEFq2n7PU9JIz71AHpj4aarwSwYp9x6
Zee9HVn8vB9/zAzWpcoytRwT5+jKrvNTEMZKn517iEXoj9wqPSIkAX7mjWy4A8O8dYpgdgR20gOQ
IiiMJswi/KqEyruV9B5+iawKo5gmRgtHQhMZW9zgWFsiB4Cbj+8impGpVBdlfXxQKJl0iyyJW27T
ur2jfluEMlk48rYyRCzJB6ZMGzUK4V9tT8ln7okNg97NtI7aLeTxreCbIHXpFv4Xbyl01nYXIERc
fZ9sCzrvyqiu3OOHH6exKws3mXyo7EiUVUlgAnLzrijx5F2xsSx5VaQVjnNrptpNqsMBvJthyrZ2
1NqdwhWqCXv05MaBdCDrfQ3Tecx8Vp49JN01oYBz4Sxkh+6n+5f0O/dK1fBxIo+dWmFlVV4HP6of
VuoZJ5DlKxEe9D8eGxFAmD+xIG4UPBbS37/dTd1tMCLMsMlqfxh7fbwfLhdr1Q1/KT85SHlGPZsq
Gt3Rfex5RJ5Jvdd95o/N/sPTHwrn55gR5EdXmvGP5lkMFbLZ6EIy8x72f60SU6x1rftNzRQ4qpte
gKrOZ+tqJZE4Cy3SVLoqepymZMkJLFSQubo1ex299srvOV1dCChFO8REkMObWnkcdngZ4hdunL7k
MC11c88Olt9QhZqKF+B/4rH587h8tKtGRuXbIUJIkh1pvS+PKTyr9kGAjJmCWYrcmQb1MdWuoNJC
CUwItPMGUNsY6q+R+tjQ4g3gXkrT/KjPUDnuft+SgdjoaRBVhZjSv+h0WHlP4vTSE+TowuINdNEj
q+/FNYVeFSus+58iQA0rCUtg+XzipqCKXQEopCy6xHSK3m7DlvPvj/WkuXEqbD80s+i6gMKaavgp
09MGJSwc+H1rADX3uOkp+JrcYnOG8n27r+s+JjsK3YpJyAZN2pAB5scmBMji+P1mJAVuxguMV00L
yJoh6HvTqbF9PBq9qFAU+SXs+4/ns7Rzr5TyyHeIko2FjuwEYQrIbDKWCjXG6G6LsdFz43k4NqmD
kg/zYtNxwtQMGTfNw7t50oNNO5I4D9we5dNtmnDvfYFcjRHKhQlY3B9QMI+GAPgAV6TuEktPa+C2
ub100iVKkBWgV3qHmY0bwjhX/RNJavHgg44VX+RXdUxKrP3nEZPf4Ut77XmTER/GfkpXFlNPbAaO
F6h1qCOqPs0GOz9n+XeU+Q+Fq4QrgJjeMguElYTY6/doK1WrZmqVyHdJWjLaZOVkRQgEgMMEaza5
deZYIToGeMAyoirCTV5v6ZvstR1ICDqcRqAYJjlZ+Aj0d8iNThqS93ptsqsTuM/mBwOya56zBUPa
OqiWwadVNbiDHLk1XjQVA9BfdYDeRl4Ipr23MtwSLv05OSRb9vf5fcADDzvBbOwUQgf6X2zVoNki
d1skzh2mKvpoAPN+r96dZrPvGsxjEVfPW7iKCkYJywMsd69xoqqMvsmemiWHKKqBlL9/5kZtfJuZ
HzW5jICBPQIPy91g0oYiOLJv8PwdxYkrXoz973Pm/yp1KCc8dDlktMFmMq0Q/Yj0jREqbOGTVKvn
Mr71NtaIKl/UhuEyCB3zy/bp1Fb3wLZGSz4s6+PPE1LpO+lX+iD9BjBm4L/4jOmHLb47HoVmGkvs
UE0MTXiQrmpK7a6V3cs3TRzGfu6xueIB83c0xqQA72o6qUydqx/xiD+O9GY0eE5+J0GJOR2oZ8MJ
N5l01yOnoRp4R86CcvJzuHKFpf3ylPUqL0DO+KIc8DUbfOTRj9aWdIo/4at5hAjTtcMxby/Ynj5G
AWHSTkQigckLwc9nFQSc/dF14e8ebJ/7n1pLvy+l+MxrXZRyNY+cBJILMj85L0eqVKI4QybozRYZ
UUKgwWRqAw+CEKWZUyognE7Q3S6Sk4lH3CRSuZgyrC1kN+SWmH9jnuUfQdKLoBMSBT4NGS3lSX32
6e73T8Pk1PRnDVKMTFfobaTLi/FY+dJfNZSeSErFUXsGpAzwMrNdH1ZzMCuhXIWZacRbiQvne71U
WOET0784qqGecgRP7pFY8vNyh+XLYH4iPH6nHVH1znCbIUw1tCNIxcHvNh43iEOO7Ejpg/Cf6f7h
TmPle0ZV+99gLzThmNQMvrpL0nsgUe45kjRGwlutvEuGWRoca7DQs4k2hy066e3nygD0Tw2nqb+y
6oXrWVs2F5ZfO57whpfUO37ocoaxfY4fsD30PkEQTWO1fm/h099mBqNyrcD9Wra6UaFvlRq+4DDK
S9rjTSF7VKdLYtX8MnTfVrlqNBb+t0EsHv+tMEu2Dc3/qvxVKBmu/wzZMWAVPaUj4D91DCuUWvS2
jJ21h3nrgRBqgeUXF02wpsEjpn0cMKqK4inF5KHJCouf5LJmVbRytTIHACjdOImwWptLHOuj4eb8
k+Swo6b3BX9IOiL4KelggrR79zCNCLQG/kcqfHQxDYXHgoq3Akxvsq8Jt/fksFxo9QKsYnAxt41D
lXYdta1d/+a+NML/Z3+J7wN/gi1J9Pz/aVXvxHDnv2OU1ReqfiOIQn4ZgN79OEBOtfAsehMpu2aC
hrw/EXPRXOrBSRsFjGM+ihN1IgHXmDeHHofpvENs81hXxjVdl3MlUy884Nuavga/UtUR+4Hui0xt
Aoi9PZynjTf/SXqAcsDqSXNWoY0R74vL6Giq95AuvJQ55cNMpU5LESc3DbHVtXJUb/R36uhISLQM
i92avmqu7HXah2qiuXHcOuabcNM9Ac+7KiWolWySHflUevyKZ6XOoF47aojeu0w5iWgUhetUZKiY
Ql/mfYaUyvnAo1RBKf+poF3pdv2aoLVu4y9MkJcvHT3OQ/DWsA3jVo46uQdugzd2yJip93zJtDkP
MPADCJAykHmTKL1SR//FhYsaTh2FapuVhwdE2a1s2vTwy2oGyLAoYqIxxrVIkV2rJ+TwCCMMl8pO
s60ViVVxoHV1b1AocE0vtqAlYFHu3VkxVjT4SJiQ23cy8BJRG+o1Wx8qEqjlFpnfjZMEOdlECry5
RtglvyFF/fE3/woLzXXuX+lyyA9FNjOZAK7ZRxr7FDtD88d4nzHAJVt046ztmwPxSueYzTO2QthW
beaRLpf9V82P3i8dCCQyTNkrRuetznfywN2xDuyvUBggoYPiE3Gl892ChIEcGkms3HHnqMN/IO40
JX6Ri3mYM2hN6Eblf8FNltEW8oRF/VFZfOHee6WIiUQkseqDA8ElvguW1tKFzBaLLqs9VKr98GFb
3oBILl4BruZZIk5mwo/X8iLfP6LbhaY8dsRjpF5gd1REUXRFEe/a88VHsYlwYkW/62GvUF8aGAZx
WAndVs2MJ6rxEhU+c3bH2KbsqL0uMnBgCvrO6ExfCq2AqM1UU3Y/zaY+9HXOjKxvtaZLY22xO9D7
obJk/IDjLu83wyW0XCtFhUCzxurvDqsiyfuDHWrROqfdnMBd2v0LL3OLiReY1TWOxaqKIy/hLKgn
nD3OC3wV9QcjUnBh7Tv0QMsNqh0jCIlO0LSjGr7bM2WNNmAR7bt72hCrS+hP85ZwrD88jBEeyeSD
yICn41n/06haTomBDR3OvghoMd91lf9SOZ9jykcSjBoegl4auvEyGjDeE1zj9CUEwBlTL3w5hkYs
3zuk+xIWV+Csi7AnCX4fGg2vqPl1oHjezZ3ybx2Caj+dOcWGsfKhLaK+6Vtjd3WQNlAQ7mftMVgl
RtMfBMJspVJlE5wij0k46rs32lQLsBluSVHBQRofHhbJH2s/YxoZ+x7bR9AKgZQIoX0JbrakRbEz
9pjqPYJu8caQ2bQTctiuWXNAvMYPaCdKl7JU4OzuodnFS8UD6Izjez8t/c2W932cvTDIWe0C2aiD
ttewaZnx1v3zrJ6TfgUZkew8iq6XmUfSBTr3g4JMilpFGeWoX8o4eNJ6ucccx+NJKPiEb0LtPwuG
fTut/Cez9ElY6FAc4O68UiIYpk9A2KTjuDgGfJPmoxHjh/FXyTxPB6sVeoDacXaVQN3xyyC3iZ5r
mMxlutMPWl/vP4C4mld3eOk9oEAkDkxmaWXs2lX/Wk/II5mNkURaxJbhi1r5+/4H4PH4fZ4rko9s
KtXN5EsvO7X+SFs+qu6XymYOoVX5UCz87Mw31mvs64pJBSPdCK6D1mmJjHpjwYtr3+/1/uf8GmZr
epThn1KZlv8RvhybqbwPUb+1X9YUN1h3Xlakhr7iuKgFmFuPkusgrFOOXifQeC0pl+jask5ioDwt
1SpS0HMucsHani4ABkQcBod/q0yVALzrXIdKnm6ZKjX3pgYBUEBPJr56di0NL/4iRx/9Gi0EoXQT
6gotFYaM+NthtHhOBKxoa2dqOgyOypDlYkrrYqwbGL90GR98EhZ9KyEtjtUMNlKqiKf9ku+5Ma/b
zC1jrkZ6o6LgsnI42Ya2ZlAjJfrXt34F7Hw5uaVsZnrPNvLQjYo12gLGEdM2h7mL7TixfG/MeQ+o
j6itrwspVaYTLw0QE+TUwweMQLLczFxoStLoetfuZwsrq2L/0yvn5FkPMQsT4El4rMDa7mbZCHKB
fD7Xvtjzfjp6okPynjx5ZC3dTxkYVKSi85CvlUMh8oNRJ4GUiaxW0vZ6PUbDC+izJBzmt3OzORNk
NGIz4hXaYJCaBetDad1/hK04/iw6KuCR8x63MWkpk5zGxRJ35wLv22S2peZ6EaWDIg9C2yYMOms/
1C2OoUhi4lEbFb2BKyVVBwnnwhYyenWljqni3NiMR8CSiWxPNk5eExE2i3ysCYQ3JMFfLhU/upXZ
dD3Pm+DwAp1iJ7IOsTwIT9uE0wYB1YebBLEhPRjBPIRxSx3Nk+h8hFKcaH8XMv25In523DfrqRqG
DwG3RREWfBGhAMBae59x9VzjbTvB50KsjHKMYWAfJke7UxacVGEzbTdDoCxzsTYnrwKyWtB+3FUS
ZXpo2321kLef2fn5F8ElBxDalrXOfzzpk1IdsHwYS5e6d6xAxWiNcMtgo0e5lwUmsRvcQOs9F0np
o9+mfNUiEWgd6Kr6ovMWg9ES7GAkTiy2t6VMCe9/p8Zc4/FPdOlOcDaW/CjfHPa5Aue+ehZWDhCA
EMuxOtFFOhL3KFqG1FeK+oBcjgK4F0W4FJeuERSz3B9PK0tnkzqUCs755pQPUR+Qz4lBWuGB6oxw
b2mP4lbFx6xIiWZeUTcSC7mq+OQRSLWUj47p88PKL6p4++G0PZffpHrI4FFrK/dYtc8NzDzMZzgu
IJOBiZ+X4zLtsj5CPoBaNSMcf8uySAxHg461rAnstduUrKf+co7UKB+32V/m4cpJ/NkWeq9MkxSh
WizSrNZng5YGg1LPYHgniXr1n0vNl1o8xSbQ5N7mQAEstKoKy9W9mzI5mMaf9GAAx85/JPIGBI9A
E48KfO47P2lRdrw+PhLekWM34y80ybgsvfvYIOkluBXeUFcEaxecxdRv/ferVqcN5aezYxw6a3Ak
hNbrwMwD8Hc74BEN3iuLElriV3hcLKLnSPc8tCu2Zjnk9BLHvCcWjbFiHw9WX2zZZtzOcM1OLmhX
jjf/PLI1relMAnzbgsS4ztafyPSrqVRhFfe/XNtdamjIR7Iz2mjKtzD2cf6u35NcI1mjLWjSdL6u
XgN26FVOSZMsetW3WuOQ7Wj13rYuNDVzQc/sCtkaRNJoJvuXoLWUSEcrZ/Q7gdZp+NQfOz5tw+ph
JVacFuOFa8LhvyBm8gXVKTbEAtessFDGDfjzGEvR1XQioewX0UYqn6HHjI1Fq3jUPwepaSsvrR+l
Gue56XctcbrWjjixcZrffx9C/Tzg8AWzKYP4xIYyaQddYEYsrRJLGgHZxfzCvNY/ZSKW1OXi3xcI
uSZAvxYheJddgRVmPZLN3f39MDddm1d1CIUN03cSOOBC4DiCFdr6u7QM4vLkbz+vmWn59a3Me23V
5XdVwdeBqvZnD72M3MkxGjrpeappPpB9SXaA48c+10lOvDyciftgbviPBnFS7yiqG6sj1VEeEv28
/CRAZSAOWFezbyuqZ+vtqeDh1H75ft2yXjkRd0HGNsEyPgt316mmS8LhIEYW6zRvdj7pDXRWpL+D
EdrPRFXu6yQ1rM2cX+pJ3Wvz/OrDyxxoyzbA/0hSe8K4mG2urHBNriKrKr5h/qRCwpY+R8XUf5cA
er58/Mt61To+3E/byLcoH1DoWHhit4uI7SwfM+VSlrwfG7Q63moulXYdnHWWD+2HOwIwcK6VU+na
6Ny/P6LcPcKDSkBoXTIEFmgYig8Q/4Bcg/ZYbA94Tf9cCB3M42Mrd5SmjY2R/nCUabwjLuGo1exO
oG5zuOYbI1dTFUXwDvVh+o66T3q8bH8Kdfr72+v+Xsj4dEsfLO/gkQ/qoHE2KpLLI719PiMFjEm5
Ip4s4UPmeZNH6N+VAeIVOj9R4XFmKbVGkdxxdW92X3GPt4oWIGhcnHPz5q78VDkC/ZNWITrIRDSb
Xk8AzMJKBXZ6CXPwKAc+Uyg2JuOhW74PFgbVTWlmBY5PJTxpNJa7ZGtZ8G+7/fPXh7PbnJSIsI6R
dOflYVc4P53ud2IftXnzTWIKMNzsG4skTMqgoK/fCLVN6ush3JQD/A9JzMl4N+pBJUBkMiFE5aYR
WLIUPM6P7lXFY4saXE9aI6uoo3Qm7/nUCapUxEUjcGb0FQsDJJwvc/3p3sZnmGm8yrHt/W+jUD/G
s7DSJD8oZDBn/V/7wAxQbydCqWJoz4QP3HyPI2Psu/jcOuL2brf8SrcHDbcrwz6cXAF7YC0S8Zon
AD5/BlJmwzW2yBCq5rku5K9Z22uviq9c3rOuNDjgVTEIqaTyKEgrNxkK9xBt0gsVtUkjj+2b5Igy
ZxzIj2svSlS+5tqu6l4vv4PI2121hH73h6EScLEPo0Dwk/SY123bCzBMeQ4dey2TWmRIGanc8P36
PJpVZstchMDcOje31pyb4ZqauX0210Mjh1+JrPd0J3Kcf2kefemPIsXkTTE5QtZ4PM+KIu+jbhY/
JbUaCPg90B4NIa3FZXp1wgaxB14JkY7i3Nanzv6K9c+EprhuH7Iq0X1FFqruYr3vJHR41sjh/f6i
+YJFfeuMtcSbvzCa2VE+EQbyPA+g101bVhg26AOV3c3UVvpao9n5UV2jr/5VMPBVQ+wQCLyESZ9t
Zum7pzWEI7ql9f9oUfxJL2XHItVjdGK3UFuJzXBueSLwKSaXK7/gfjNpk0JcDdba75WtIvCeRWay
ixGKDdPQfOj7mBfFHsahTaVwsqMDzbqnfOKvPoMH2drAhsoAOyp3sUmy7oVDEk0WStbbzUltb0Qk
JIr+AET+kTps7WFNn8fYOz3QjAztvZ6yvHtK5+i/OpCTCvYj9TUFtqNQ0dD6Z8XnLdyzi/fu4KaV
HSj7fzRcykgNtmmO2nPsJl5Rcw38cyh9qB7f3MIfZLSMbLdj9hygK2lB1dmIhUO7QV/oobALg7rV
q2If8Y65bgK4gDENnm/k7dF7oIizrjzMI1UvmvqGj9l5nticaeo/DkDfl1o5nlYp5wmpC7200dWK
6MyJupZll0q50jufoWcrStMJC08AdP8YUh8xB3B4oxkOr5O+ZbNa0c9OQmgiT8A5Vp3IBn1HoF7+
SYCbI+bCSTuaw0IakcVVzo2L2uq4sLhXxWG52g3cbmoI5tErPBHk6RBb9rOL/YzyGG15Y0xUPE4B
/qGWK/3P2v1dS2FpPP72uEsOFkFmAqvf+69x9RgzVZfcsz8b1O74Nfg6KHFrlINe/gRzMkCOavKL
fX2MNlJ6JFx9tpDU0pLJgKT2nC9Xfxk8pO9U9aNl/VwLTm8n/gEJBPj5aR7qg1/Z5+UzkdzKAA4h
ky4jQnDaql3EtDWGhDQIz6DO8GlyxSp+c+FNNAGaOwdhYl352+rBJ3VtMRslS21ZbS90IHWFxY+Z
nXZAeoZhxSvPeCfxrWHSe4+Hw2OTPt8QMlUu0iYaeq+FctmeQJqCfM6V1uPNYeBNkOtbTPt5bPR1
RDTdn4UkLMx5fVpDWvxEQ6u8r2dKY1c2GifG9617FId9lrUA8DEmd7xp+Yhu8vs95chTqnrek40J
TkJobdhIH1/Tk60/2PmICvK4W57pOuYyYL5hxtnQY/qFs8yYkAXrspfokd+0NI5/Iiv3mi0wIpul
00PUW1+Ecn0y5GOLc8lcvjoRPdYBJuwdu4hOfBlSW81ZYGiEPVOel6R7syyF2c3AoV9M32TwBsHq
G91VCr1Se16enPcIRv6sRhBmIdX/b15LaK975+O5cGTtwhoPYcaq6g0tRbiAZ4d215H9kZpL0auC
5Pj0vr9LSny/VC+WGxJzw717ob2o9mLqmC/fnWhW90ECb2Y66WsnN3MitDlQtFf9HAaNXXVDAgSp
Hon+vVaR+zmyYVO5YxP+JMHyAe4GXQr8her7AuF9CnugfSQq9TtmOZg5rE9HVLvpqEjMfNfq2ERx
GxCDa/eFzMT1nys8dUh7uJjWxeCSCMXuYSK+VdTbFBi1nBYqLDGWSuEF+w4aGz5hq47Y4CCL9Puk
mTVO/XfQjc6vvTGchx2aIvJGZUNVfuAfRLs/QLH3FKtwf3ChsGHiTMJ2zqhwtacl1YC3I18yn6QS
KDLa2M5Y8siwqfBgViccKvjzRf7a6a3XGx74aI/MM6zefmdXEIlQ51b5KBnjS0Npmgv921mzwo81
Ew8mks9ygYnTwIJaPdBdk9glQpRtGo9i49L+TPXN9Ac9odNVu9mfJqh82Ghqj0RfuOqYuv2tdB86
LGhrdoOcbZ9ykZbB6W1HH1SNaW0W0ZIuT3Fy5CtZprb1Fh9bSnyf9m3/I0v61UKD1NKxhR8z/+3e
kbYMExAzk18YV+7M6JlSDNVrTiTvTZQLWQ+FNPro46V/DjiYOh6Wig3kDG0C8b2P9q5QmIG3TBxg
LZzLyJcMsRTuGdnVbQx5cjVM5hMCVy1j5PvH7u44xcs9fnw1JdjqqqF/SPpDyQ2xPmxrOsj3FjJp
Tb4QQNt93sPIH50J8aTayt8HFylj8iMIRrNhRv+9YKvMYjvRtb552hip0LO4KmzHmR6d4eevFZNw
kqT6h5+J7lvuiViUVky7JrUg1RRx2b2oj6Wtq1RrI8XeUex6Hq5DbU+ofRWlYmqDUbU83C3M92RW
IGmuKEamkK7eB+qpfb1BrCJBsIoMIl+MFBP5G310Et5S5IjVtDl8kQ9HXO3/XdkeoLND49VXFXw3
gOWfNl/v0bvM9TNxXb5HaU+NfRa3T7es4rIrdneyPhGSEJrgccrNcXQsREXL/95nrepAaYs8YmiW
5rGaIAKMHPUjbMSjf0CrPzXuAu46Rg5SUhNRto14UEGvkfqhB41tP+QQJs9uTsxnyns5WiBkdZvP
qRafdbnhA+jxZ/T0IpU4h7+CABywb42S5Mmtx20IvPT9h92CWWkNfHjcvfUzP5k0lPWZOgVn13fT
foYV62rl0bhlxdtWEAas/CfiwOHriOTu/zsuMPKNBASwbKQ9OHikXPz91SAe9ghTnyx8Em+uf9fV
8Yc6fc7Hjrjwg2bZ8sSrI0SyNDG0PMj5PoZ2pAU4rvod13nV5Mb6KcboNYm4fKc6f5pBFeDjS2bf
/W/4B5d9V7Qm1xXzBE9uvckDK/Xke96XwCjk10h2zWYNo2PPIvhVgqixyfhRvYtgYSw57/nuQlTE
zmSV+pUVoR+G4FazMnZYI6Tq0u+E+lvloHqybCkA7QGh+BpzCCOxkz0l4FDEF+6l8DrzKtpnEQIJ
X7oH6Xnjat7L6XY9Da5q03+qiS6VZNwuRNeNterb4nYGisSud7mb/JvPg0Pj5L1IHBExPRkr1iyj
dFF25Fz3cZDg7jptBiVDrAdeyQ/BG83OFcZ2s7hFsA3CgjiFRTgs9w5W5Tt+nLXQ3shIjp7nydl4
fBrMizxJpPpNVrC9alnWn71irmrKoDWrJw3UV6fpvql3HVUE8YP9YH1UISp0Krtx5mrZBVszxU1L
u7xGxaNURigZnPXeaM10dtm2td9sKJhysi7bZfcJ6zu4MZNXZXYkAlPWW+rR8E522cTZuB251gd4
RLcN/ZDs02UGoBneGFrw7b6xOKykavN/aIig91B1VQFtff4sIK44qS7qM1tcTeSnwW433q5onNDA
c6p/YngwjmOpZePhri/NYAA63HsKJSVAFgKsTVONF7LXBp8OcIbrSXZFhHqmdYlfGnNq/N20NPs6
0sVVkF7DXU8ENSglnPl0yoJoFQO4QeFr0GkDryfD3lHLYR3/ik7UxxtofPI4qpHqdnD8zOO/tJnF
hIywVo7QiwqQNnpZxC6WLHbAiNxeCMrpzGmr1kwKwS4TyJvHL4F78uzMNyznYBEKtt/HBQhZvNtH
bte4Qr5AC7UMWRzUO07BWTLH3Tf6vZKhPeRXpJzhxQX05cE8vfzn8VfqxWIyiYJy7B6LO+fxlmYX
ngHB33PJ7sSyPzX5jhb++drtY8r77iP+mDpB3Ew5jYZbWmWbvpmJSM6GyP+jFA3VWwGZ8yN5xn+C
zneEH+hulG70OMhJgr4QIyIbsT8Qsqp4ov2DVlid6kW2lYDCN9WFm7jmqxIVXhD8l+cHNWjZE+QI
LJIcxrvw/bbA5io+nABv3uPh3R6CPsE35EhAJpl6DHynDwokaz7tniLSVLlMkBK3fcGgyotSdWR4
91PurCZnxpzEbjkdjh9y9vTYJBtwafOtnisDSzLxFFFW6tLDfzHfhI+vEJA2ODVP4m+gYTQITWal
7JvYjSldcFTCLDInQyMssLDRxU/Cg3gvmdTBVWFHquJ59c1hQ/Z+p25M7bWTJe9Qj/pNBLnr/yR/
IYTN7J91IadxedbtU4HmKkj4IzzjgPH+R3QG/22nLBZU5XtU/E+G219J4fQiGMuSz22Dkp4hNARS
FhfsRCaZw6XM/ash+LlkOhGbAPjCALuISTfGBJbJt9UPOruIkQIPD0WN+btGin+lkyWaMkBl7w98
qsj18DuXCs7paHd5/I60uW+m/R+DuHKwE0xFafWsxcOxZ/DVP4GhO2keRvzWtYu+o4JxQtNM7SPx
ybV1dVd8TdBs2RHIRmhW2/EQThKt6b9xBU9LPPQvJjKOFWWcld9+1YjKm0uFOiaL+xjtxNV2w8Dw
Ia4saLIi+aSuohB3XuZavmVKMKeYx6GXxWPrPYCvlX3DHNxuWbbe5h6UzQSbbH9ROe1Rce+XmwIq
hCs1KlQt0vyf9eJJwm9Cp3gE6K7Ld6vaY56VxUglhbfKXh+W8Px8JzbZailL7MOn2p8O8FbWgODy
o8iKqwRoAeYGaIOZ3blNg3/2/q/O8jEaS1gJbQFc6DHtiN+kuWM8Qo5dHBBkBfknwPEjq9HwXTtP
wlAS1yNT4DzVJpd6TdJ3rSo1AmGezsrrAFFYeyRomPbaT1MOfLT41DCV3G+aUILL8GwpOBltqmJk
T3Y19TUcdHZ5PpHvFskMwulhPqK1CN75kztOwsu4W5aAUmlr+8U/7nqmh7fCrOTN68ogfd3NXBSw
jusFWcRdbhIHnbke2kiQAx6e6TeALXutiWkyN2eBQv7EULO4G8I6WFRQ7ez2PnwvGpZGKayyukpV
iO9R6+r2RWf/A6TOHsdIhPFpX34ruBIByV3gS2Lv36fSadwBO0suR1yX3Cixo9fIgyNqHIOlqFcv
z2Vx0byWiAsVe9e+toIaT/swn0OOc02xWXB5iaNTQIo5JJvSIuVobizC/Qwk7QWH0D5u/QhIB/Vd
4G8jQRp3c4BA7iZLbIrTNZbXC4ozLndXfh7eXbCZSp8DFlkqqKoZ93mWO9WuXCaYD3tmiQRviinh
Z2stanYM+uYEMT9FQpsNqcG2wx8W6UeDUJ6d+nhSpElV2QZ83py6Zfq8VrDmfYuGe1m45OdAC9A7
L9hHXbRa60LToQrAI0KImyF4dbsoLRCniWCGGBKlIacngDk7JTVWBYvQFvrN4TKTV1IDl4ZHMODU
ZnI+2+Er1OQpWwtiHWQ4jyXMfL125H3VonvhyYATSSNTHV1kf5O9zspyT28bMhNBZGhSOI0p0l92
/2LTlKWhD7iovi/Edyru3U88ndOdG5y4YskX6IUmpoa1PIfB92crydPST+WKBvnTodwuOM0Utacb
TMeoZ2XiH3N1oH2AA/DzdcM6woEAW/5SiywoivGy7fUohQeo8ohcclbbSeupHnJSfK0LNmMaJdYk
kjU77hZjiGzZ40ik7+6ZQKUOJFd4rQyGEZGehUjbFOElNa2QUTGksEUkIp1CClxNd6W0V2vZBbPX
8RbtJ2FAAf2ohpvQh4L7GOEactrJKm0No46DEucNMHcH9se5DdXaMfit9R2lT2vBdlOD6IAD4pZT
mnpaNubUnVnABtchKSmk1AJ2J+B+7M8sf0Z9Xk5dUvuhBS+IqywDtYvil9XTZYZuDQlYDyoaChBA
RflRGeyr05h6xavkGdmIi/m06yAaM1tA6rdD5Uss7fFWhFVeIVMAVmlmzVjSNVpcLrQ6uwmlYkKC
xNnGrQq1etFUBKAQR+lcCjvw8K8yIFl+iR2iMaW1lW3yu56ErnGObcJSBeMLUSwg8N8MO99ONXyf
6a3EU5yLkgrFxX5DqrFgYzMssw4UEXvl0PTxsTZAG20BYN8cZkRhBqyzh31fnvb9Q8Wu7hAUi2Ty
eJ0RHuLd36wBgTyreIzxBdMY04IdWh1nCdBrNbBiTHpxP1kyZsg6qWmTW/UOrd2NpRm9UKYvGJZl
J7/G273rpV5girNoepwYQrtvbYmuOx+GFuWoQPterS0G33km5DMeuRKTV71fZHaZ+Y6wFXk+iZJb
Dvh5UQJvMxqEydKGLtcujDt/Htk8NHw8agJhdfYS20y4AnuIT0VF3Ony70xX6Zb+AQieLkxTsjew
0u7Cuj2gFSZDXxRiinV7oN3j4buJO3fFJTTOyuzFtlsVxip7Z5CbuVQ5FzQIIW+zlzhTV9HOAxgW
P7JC/Qgaw5pGXtVffBAMREarekCa2HyQoc/lj8TvidpUS1uH1E87Qo1//Cb6mNdWp4rvqoN8ipXV
E3xUrJVPOdUb/+R6faLdEdL77l6I7SFzWQmyOoA46zaYi5uFErEs5juREmXIKzK5U0/QSFZUWZi9
T1gkcP6QS62FGzuwWXnEVOJTQCUZCuXeeZQpNQicFfFiiYWPylOtKv1bxQPVP1/vTVOm8J7fqCxm
KhwVDVNCLMtpir32BkxoiGcxb/3N2seKIQROWeiNNwTDWUdJyW7KWXC4kdnWJiyxYmRIIGmX/dK4
HBV80a8/YHZ//ti3UWYfn3oZfk7eC++8H+4oe//D0QeOQBf/7IheHu6wqNxf+tkn9o3Ew+NrJ3F+
YWfC9kOVVDJbACRAPXtl/iCwfElHCbFF1G8qGK3HK7+FJzeJaHEp4ETKAmnQr8jQt2Hb5B6+l17x
4lJrN139iilPMWEwPrAYjECsX1P/xrCOjNJ1VJKkEfgjxYrLQ0hZwwJlIue4gbnBC2j52R6zd1IJ
1HhJRUYoiQeZKmCvnh2Y3AXlPOlczTgDohoP5PMgDxKNHX1W7LtqFmxUN1Ep5FKattuWeza2Iibx
gOXxaGlVS9S1DuqtRP2pnhG20NonP/FJ1io06C3mtTvMPTAx6r095r8K3cPUo4xWMDC0zN+2pNqm
GxWWIJqIqQYgAFg5mDPUjEEq/XeW6aaI4HbOWevJaLCjppaiq1/URWXSO8+m73A6qtY2qaFcNzZW
5rOwOfwrW7KdFH34/Tif5PaLgxFLfbuSkGOD2911FGzdGFNnHnlqDolWpRxvf30Lk61geAw3ggwS
jcZB5DTKWwrUlQpix0lPVLYbxzdu8fUiULRRHpCJI/xbHNSuuFrBg5YlnrSrwjiyG3xii14M8wd9
43aIXqyj4rFgN6oVA8ZinpRjTWA7Yt+I2dPYzBeL78W1XiM1iOv6F4Hu0KU0CxA9U6mkITllHC+T
LTfMViBBzAclwXL6XqFYmqVPap1/y4m2m/E9F4lpHYUp0oirLAJrxVq39tlHh5b8IP7U8xG234kU
k4rfaZ6sqx0tJMbtutkwl80QO9C2xIfXMeggA9SO+HGxQ/R3v9R7guHxIet0qVCc+1vWXoWTE5tP
FpLOM4kttPrzOCC+l0aePeUmjc/nDI8XFJ/imOVVEkUTsfTL8/kNZqxeBhtVWHrRzaN1GtrRywxf
5HNqZrioAj/vUMI0Z1Zg9CiKjUFN7uASMH5eIAJOHF+wr3RX+Fh4ajcrmi8XoMmOoc/kBX+1PjKn
rhDuppzJMe+TncM+GrjUEPMZ/2+tLx9MjWADBwbCeRkidaVOoXk9AzuNNLN/JUpvzwn545a5tVhU
aZSYriG/ltTyzlPloZrdFUL+7p3+G1GihKNMvXyN6tMWUDq2+tpmWLeAgjoMTTFl6voBxyatV9VM
k6bhP/8b2nXQ/dUJCdXHuZqTGpK1Zy/osxslc91st93m/2zSKoiSDGL7sxEbu/jN/bCqDVY2mBGJ
Go1XBaRCwist2AtQzbSpgJjP9FUrEoUahv2K/EM4P3L+WC9WBG812hAcqe8XOy+ZBLXqkoaClmUF
sTcF3lbqESITNQbdy761mRKrNME3vGZpX4pXgBngiC1fETCAQyBgUSWvwz74ZeO/Pk13HVYnQ7Tm
ESFYvcAihd5bOMoNKI861g2LwjO0BHjR/lzFvcV8xn+3xsRQt1koSAfNErw9nZ7up8JOn4TngY72
FkZTORx/3NvpzEmX36pH235L+ow1gwrJAAScuVzTzTPHwKfb2MiGcGFgPGEP7owEKN/NRNVm852H
EYOq1tq4d9RSppfM43w8QCalNr3BjQACJE94y1lBUzhvVK0sVslvd/+WRoFWxXh8Gb7UOfZpMIZA
281PQp3qdv2mZUxvlvslv2XvBN0nroJbKRLho4JBCUH+5bhp2fqby40RyXuanVMGkYoMYMzLg1h+
Vx8RIO7aYq8cCLTi1lU50xJhy8dkwBmk4lBEING8zpDBwQbrTxptTRY133VqLFsBSrMd1qkyFz3W
uFNWPmqUx34+mtSdfhU9MtlQEjUSX1HCo59oa/drKl+rUSoMFHpL9nzegZB5u0xLTLvbRQzDdzjH
q5wAb8+ojinbQMqcICxI09Fos5XbacihfWVnoiUMpYMD4DMh/mMRCcJQ+TyWRGVRwNlB3PyrBTkq
Rzpg22auUfXWDkVNuNVeYR/uEgDXYDzt8MkbJB4y7acvf0f/B3y3CKoXlxOgcNKj3OzXIpT95UnY
Mb5cD6PAu9GM21jIz640vGpUjYWLr9E8bcJ0LcCqxSqVP/h+9I3yMFOFdnahCFActV1fhHsC8Xdi
hTI5rFufN1gqsx186Kv/BBZr8L/BFfI98Krb186Cf8ZPBNTODp+0AnVhF9YVGCiXHY7nctcE96i/
NkumkuUTIadRGKdkBxksiezp2dFJzaDM0PperCdICz5cezwDxl/vhxJTuoza3Vw65GzgLfR8H1DQ
eGav9HJ0CjPskKwOheUnDpWADmbeCAiPnR1UiekxAC+KzAbvOGlpfsy7wrmAAA2kTWInE4brVcue
s4Dai7VlMfL1rwk+BnTl5el2e/PTwyH4+TeYMVaVTVDdcRkKT6P5jMQt2If7eJDwODuSIRfXnalx
fU3TvwWawERWVnO0T+av+Mgi2zBIfFF/VASftJ24poHqe8R7bJdrSk+Z5+132RD9hProSQS75sx9
KEbauXUL9OtePo9fLfWkNjG6JdlDLCuWWXCmXzpyRJlX0dNel4K7Wl3vXxFWziQPos9xTuJrdVil
sVqhFgRy/yspsknPKDtZ7cdPuyV7AgegS4kVynOKD/PW8LI+EpnBRd3RkBP44G4fKlWE4ZnuXoeP
xSTnabdf4Bg5e670JcgT3UN/Ji3aIsJKS5/c4b4ivmd6rk3nA33k99cXeY8rbh9b/o6BOqbRSsTk
OO9u/fqDLZwSlDiXqw8ryChHE8arOvqYfd3Q26Hfkj14MimAvuYXkFT0g8tBBZhFbnY4Ei53d3qH
UbJuHqhSn551sXQ8i8uGS8NYQKf6qqTCbGAt2QsUKngtvpsm/XnreZ11zCpZ+jep1UMmhhTnBTFw
J9Ec2Y7cwGkiCpRUpRiIw2ouQd5Q4orTWl+yuSSIyzdKYOd79BoGmS2SJjuMUS7TiONSpDlEu3dO
/NGtNp93Y5AsUiW2HHfAzXPeKqTjLSS6+bNhu+piMqOEQa//u6MPBHOXYAEHsO2AvMal7NnZgANe
jIG0gotjHrukSkt7GKG4GO36q7HHB6qWkfv0ETejZZppSbOlVElopao62382HDWW/qy+6Cm16DqI
9ODsQvbikSsxvfom1wiVBEv6hfFzHte4N82XLRA9Qflq4P9byVFnAa00HfPBOBRW5zTk6tSBzd2z
z1/PQZfEhht9a089H9SA4klhSgw59goKb5B2KfT5kpeJYcl+yfKxQpmN8raal4djN9X9Ys++2M2p
+px+ij9hl+PsGaC+W2WLUDNPQ39fzbyUstoCGp+rP1waKuUwVNXTDKG9sTv6Qz8wGC83eQWVruU5
b35AsRVdQQikmeuLOyMeOhG40SvzFZamhfXfKngVIDfYQy8hmejUGOF4Geq3hmada+aAQOZ7cOdt
2iVA5fsz7PHVs90+JEntxUxwyXbNlUs7lNc01E6yFo3o0oo87PqjctjQbtkSSi67kqZ/pTvxoUgg
SYFf35/nKbLqE0R1ami3rHx6BqwpP2CJV1/VF5yQ2AMnx9XvpOq+7FZWuKUJNoLnBaBMvP51R2RM
asrph0T8p8E6rzNQO8BWQ23dsicWS25f7r+uPHQGvGpzqW8loQ4awBRCYNi8vhyCAKWVnpHvyRYc
evoyMvOsM+otz7j0HRmrVIZxqDNn28OA4gB8Ngc0VVdqOeqZfF0q+EkBYYZrvHzo0eC7hKzd0sbg
jGlf8o6rphuirVqzpgIbVbQy73bkfalpkwfSdHjohPn9TPbiaoM0QhobYyUlwAZi8fjhSdQaZ0jH
RGBU/UB04PQchui94twx8OTJj9iWKWtAgwM+Yh1nxlAk9hZXpLO4tzy3L2G6WePqctLyl8C4GCWt
QaaM2h+U0s5BICVwO61ilq8q7IIoi6T66UC8OgYPByWrbX0xlQHAmyJhysJxKpOYIN2VXPmzVbvz
62pbCVjWl9N1ZwNc2EiOSdOJ6rC4gbCJjxU+PSso71o2kSQyn/EBtpbNzHMP4CUHRwyK9IQWsBsf
XjwL+9ijyXrFDyPRl9Vr07afsFBGF4fGR2dVCjCugD4I8mA5NJpijLTzXFHhd/z61lHq62KACTaZ
K/U2FXa9LnM533nC8ipPFqNi4s6Rcc3nIIJjQE2ZvMt5RFL9PRy/aATjnE12t8cJJsdsShMEwkGV
sJbaDbFrRPEuHPxgJvtc7YONlKKMjRLm27KAjLk2wO/MRqyi293H14P2jDTSKfk1Fjg+Ob+njybx
/MiZaXPP0XrIXJpioqEaT64iumks2zDskTxHDVPC4KpUuKkDhhX8balMMIqk/b6w9PO6qMPeq3m+
V5OuDQDEJ1droA3z9cOmUO54TykIPHFqcuXNUCqE0K/D/DY0hFuwXmNgT7Q1jyzLK1F+BscISSgi
/DCbgxAh8tYe73p68v/uBs/1EV5OxOXltEiwFJTe5/1W1CXy2/UEeyK0CYP4rnjRprqoDwg8z8OE
pCvBXsoJkGsk5pK5LI53znWJbNGHsGvogUCZhNrkYttYrrFGt+j956J4CyXnm47JSksG0QvQNpwb
doigqLwO/nPuY1by3rZWowmbydBa49cNjrlprUG/Q+5x0ELP+iMvlkMgvkCzbNdQp550M/jv4OEp
iaMP7M9F4opVQNsPEAcEMR2JiRM9NpgyLctAaEuTqW1/VirI07LLU6yXzvP5HkQQ2hujt7gH03Aq
5xGy+Ghp45sXRU7ojvZebMFuqLCeXD1ZcxIaeQyEebe3dUroOrbxGcvPnZ3oJnMpbLIy6UUQxOBN
HGCDZIf8lpEXLALBr9xpfe4eDR05s+y9ZLYtKmB0K6uhVQ97v5t9+wvv7ME3scvNNs3COmcRNX3D
KfwsU2XSjYGG8koyIwIOvcl6kzMhE+B9murX349BQ/lVDSo1XMT30aj4e1Fu+24f00yHMlO6IxJg
qZfTmwpHi6vvXZIR2+VCurv4dBXlmdIvApUOiA5nNhW8f27rcOqwJVQxsmZopmr7dAtqGE5kAjzc
Xn0PqgS/HjzxvGiy7B0NokpeCgbXVo57qUP/3v7y4eE9nv8Lh+IAkvPNoajfkd8ivYi/Lna5Hj4v
qRQbWx+uGOEl0VojXSDCYkJ3a35mV93KIUwak/X6W0TYaxf3YdP5AH6Pt/6mr8hzycDdhrRH1Xgp
Bm648oLy6WVr3HXZd420nPNkXuMT4WMUkS/Vr/4yYF+Z9bj4GNDaiBCpygm9MEDo3l/UzFQjttPf
R8QahQC9U4oahFPGYkrbtuRprQPxLXPOn34OlJi55oQPKHqC+dFAW4L0PiurMpshydffZh+z1COF
sZT1b22h2Fp8URXKGX4Dft8AH+s+uKjqg+eZa2W9SgEGZUjjYBiLVDPOVG+7vE8XO/DikGTWPPvS
npjiW8vqb5I2AYGNdUXRoUFLu63KWrrJ0kR/WAreeQpUWgsZNT+2CF0j2eoQhZp3J4y6sXSP2Co0
LCbuTZQTnwigHiYNNqxL9n+U6vJI/x4yxpAM3it49L7di3haQB+MCVv+ZG+zdF8snscdpTExdIwz
c/i9tVltl3hlaqqi5JkuYCoVr9SEXBWIhB4iEbu/PSqUoNhbhhpoPFqGUSsOOGIgqfeV5sxNqLQr
icI7DwtlR/bqf1CiB2Dq1aUImEccDxKiihcglbdbGIjGOxbybROLA8fx+RoQEpj0WNDLUG2kbzDS
NEfZCd1UwsxWYI7Yt/aEATuyGerAdWflrhdBJ7ToDTO1gwggeWK/ClYpaO2iTzocanF+krL3qzLv
DCC56C1c0wYYFOeTq0Y30XkNNZHInRqsyziktgc0Hr7dtLFaLrynoLlkxpDNJOjqiaE6LZLMKCxk
Wz2LaWcIVDrOZySWxpu6hV72hAvgm1NbagsNRvM8EFXp3rAZ5dvOcCIg+/u9+PVWV2HAMvQfbHqn
Fp1Tt9f+/Vzyz6nd8rX21BfDNVsSWg1IkCx6u4bgQwx63Zt0CZ3HdfMlUoY+/QSEdPEY4PEObJy7
gfkbug0f3a/0Jf1leYNAdf2uHd3Jfewxy57O4gcxuB8vMHmKRizz5vLcSJIwdJAV4/DZM+Bbrk19
tS+6ba5u8kkdar/Gs800Xm0EykwXUxS/f2zX2v3wHE85KUnqv1/9n9XQSw3bRN4Qf+bbK25QE3Cf
EYgO9FC6CUVJOi1+0LT5lamTTqIlt69w761p+k15eE7dGO9ppGrrkJv0xfgKVpdpKmE1QGCCKq7X
pfTKaHq4Vuhau3ISJLSPNJxxbRi9m98HDa8ezn0+DnpI2UlKHF5EKnCw8pVELuPdavWsRyH0n3w4
4PlnDrnvQL2xU+gKJO3viPPvI79nZ/HbfM6R5BT5EU9y+CYsgKzUXQQQ1i+rZwAlb/X/Qutn93cg
MdhW2ZVm6Tg5UKYl5mP9FZauiuqPmuHM1jInRDGxNUOWYQTsnAt5aPePwbKOXcPMmnYETA9gik+p
lm1U65a8bUuzfbwMy9MwLVZU0pQWNBwgsyvgzhqqBIEK7fF5A9KpE9ZEleGzRGGPUBD4hHgkaX0W
c4DmeE2C4Uc1zhFA640lttO0vbZ2QzyLKxixear2yZmCtiPvcXVYDzq23FvsSJ/G1xlXNgyaYb8i
8FlmImOgC1fPUUqAqjavIRJt4AK4sl2uplalDWfyLTzvgBb+k2gDG7RlsSaHvTGYBNanuhBSQ/rT
/4cGUzdGfyGYECRzzAmIewHSjAo/A9mikJcMqYZB9Hyq4jVQJUZSFs/pt0F28+/6mpJfheYa+EaE
18bwJUm/nAS4P/QEHLKz4EAm6cjmW9xqCFgLzV7+OPP/uoJTlwlHOUws/u8PIPXM0ClQ8bLICS8T
U4uohouLW0ZlJRhodwFa6G20QZirv0PKLAgvrmGxvJoUsMT4BTzU5EPdynAI9RYn/fke7Iv+bP11
fpeabcfh2x19stqc/5804C7iktCzzUzjRt0lRvgSQ+XMEeAEtF4k/C7Wao2ipmhinoqpqeZzX2Gn
MnHUnxpk7nVul8NdPHxujVaviuPROGyFIIbAsA+J6k+BpfDXRzxlCgV71EacmkGAPGu6svLpLMza
8zg9wLptnFyvTXdBg73M0dJnCpG43eazkEF4o/xs5eKisZVdDtgtpkVyjM2tBiuFgPGiLAReFiQR
lVHPDW8DzozH+uaI1HUVuuWaCU4Yu/yAIikJ6ie9lPqFG3KHTEFt+sx5ym4xzD2azYlgF7B68lZO
3uDi9Y4Kye+LOmenwoVZL+2+FsrkBshtVMc4MfPiURk3a2dJWL+itzonc6cpttf9sLpJ/5NoEPOt
becnlHFpTAXBLCSrAE6Cv0Yaz9KpowxfNkRqsKlQcPHuxGs/lJ8Tk4+fkultNvcEZH5Uj1d2+uCl
qPxgK8BXSX4WZ7eh9MUGSH8N/D22iKtor0uwajCTl1ybVAIuyGAWrG2njgaFss0g507fffgy/E5c
PEEmPkBw55UzNmxvntp+Uw7jJUMnfFEAWbznLpDUq9PTthh/f0lYAXdKl1x4reUq9aOlDbxjywzL
Op+ZIhFqPER/7TBnKkiaVePVvRxLhsEPbA4YUew2Kv/rKyXVeYsaoKa3QZxQ5yPr7EVDR3etJSQY
NjiMN/WjOHag8VfH+kmwfaSG61ImrGZPzarxP3NoQsYwv9UdZ1LH6AjSbZ69IHEs/pRAwbjbK2wq
Vb6X8tIEJ6dQYCOiANpXD8nzQLOHB34yu9EXXQDSq7AoWqwbHqLOzAO/7cUX6t21hW7JEeNKoEwy
Ui4J+/tL8YxiwgoYmDaHPekep4iK9au9u/596+HTGJvXXkUdMU/eQx7P6jR6R+am6jDhpx32vVue
FFkp9r7/u9ySOGnDOAVahwKJaCjarVOVe2yvESDK/xK7LM9vE8wVpOjFFjBzCmdCZDrrTccHlAG8
suBAUHPhldZdn4LtFyfZRDVOSq9sVkRK7XNZXeZXecFCmQe7v8+F6IC4eAY2Lz8wzHDcw4R4XUf1
KtxaCblTMB9sjzhHsf7zX9AqHui9VMZGizsYezBGaP/kvIW+ooDj2fEoYihYFlHWKYCqQDkGKBRZ
KXsIVwQdyZ538K4bqCuk9DMZiXKzmvsdZF7s+Z8mChrkayUAj1ht8KcWFuBY9ZWK1lReVT2gujQK
zbrzNKe3pf7qauhYVVShJkZBJX4zebNAU2irPVeyGgjsdGsRV/njgZwpHLUcnLMk7vpCxcefgvj5
tEdDXWTP01r/nb02C/J7CGecPwhHqxFHAyFAnSPBKsaUnNnw93g5ZDR7ZPkVkfw5aEQgC0MW5MA2
3IhCCeB41Nc2p8d/zuC6n8Gr4WFiFJj65VhyfJftES87kTiiRho9pEU7E/mtM8JPETQf2kr7O2FW
9bLS+bQ6bGZI/5g588HKMtt4Gsn98O0heWDuRBKR+ZdHt/4QElU9xBy2jQNenQ2eNlUTGJWbazU0
aSFEOT3dStAFgQmZ+WuisXYMrByXA4smMB9+eG6ZTxetcd1YsqVah137+9fcWZae5Sspf338C5HQ
RX+VEtcR7uyo1jp7JjVlcL8fmvY1BJOueecdyKOCtsA2JbHcrl5tXW0o6i5eT1VMhsoBZ7yTrILQ
objmfPB65ZzK6nwrqyROk6+Lhkt1Y9c0GtmN0yecrdMfKeNz9L8urCGANTdhQ5zzbUSryjYF5S14
vZv4+n8K3X36OVHtNo6D5OSxoud6BL8iMUsD5YmekMAigjh7w0jLFKzHFwaHNBwuO0J60ePbbW07
grsuLjiLJer0wXc80wNWPuWh0O4Jkiitep0OSbXzVu7jbE6qCET1MAPXgtOTLSpr5Ft3Z/LmBoMb
ErICapyjp3QBa4ukkt1PU95X3L/Tbx7r2OZixFGjf14WvveI3cWaG5pdySyUfGGr9db4L/GP9uuN
tX33h04LQd/S2179daY5U2ONrGAfX0XudsvigXUFb53171mlL4fDnG+a7NVe98Nt3LdWUPMJKZjn
16L2tb8r8Uv7eANu8g/Hh+jwGkyO3qRVBSs1PQ80AN+AEP3JuNAfjaoNEk8kEtaXFt8sB6Sk50yO
5GBjpV2et0RTspA7Y/WdB7emR7FOnYgmzGPEfayOxfqaYEQYXmVREWZkfEKJt+dtgcEZVzOkgffI
O2U+MWb1yjQuve38c4GW9w9j0ls/k/kx9k/TS8/Gu8dwB9IOL6oJhmt9ruF1qe04usVX+FTU2m5h
wDkK7+7vM0qIWJ/NJU7aT4idNI5nU4Dzpp/25ah/oltTx5rMxVD1CgClxD+kw9ONtoD3IAU38LVd
eihPMmDaRkOanHMuhsG2p49s1DAeFsIqB+Y8uJDvHJUFlC5NpFFLM39r15v7O3gMx6jxgitB6RQB
wu9Aj6wBj6piT2IpyHDCpEVdjMkeIuL5eBxXqPQYSKtsQYTsIWePVXPo0EKix5755Yq/KNttOb30
Q6ZuwsFTW/xd9KO+1lo3sdiQkNU38/IxIOFQoIkQPu4WXX224UeUr/mQNhh4jpOsNkjj3mKb9W5X
8JoPDqqbMDoJ1o1SITWH09rI4lcLw4wIEV8Ix1cSRL0rCK8SzHNr+OhoNzWjnGZJDvkFW+ECA56H
FujHI0cuQQv03N8g6Jb3wMJZY7qAZlR3B9FTHbiu+HelJTFATGL+N4UHKyfVi91SRX6TqfguZ708
710PbxuzoTvTSOp1In30Vx0FuzjXl20M1LU8z4oXKIiwoawVtpaZC6nRQUTv6Ym83YAUESU8fE6m
iKwMS9v9WV5GpEZcx9BODL7ES3XjBi8h7iCcUvK5Y4euYwefBBWq5PiHxr53w++tt6yx2On9s2cN
CYn4vCx9psb04APuQDYa/PBLI7X+fPmVaivAfevm/pzVPpcZJFAu3hFWV+IY0N05veweGEf8jaqO
SlHPNJrRD3Au7RbniISo903gZIZjIb/asQJ504/8sS/qmmo7rB0CW4fc2D31zS38hWXMinUAee5G
HHurjGoreV0NamSj/qV10vTza1VvHDqBwagVuBbfO3dure5mFq2CtC3qiYcoZalucbgLpHWqg+Qi
bAS++NoTaymrqtGLYlc07PKSzNpYYBJzRDymIafo3lvicdgr0hWW1B8Mqnr4RDxomg5C8k04Ay52
/1ROZjaUUbxeV3W3+9PV9V81nITz5FYZjVQ9hUj82Mrq7uc5hsi1e9PLXoF3DOeXDAcMI9+xrDEV
2MK4exR1RY9g1gf5MhLCaTJIBSslKOcGdikFgq9ympVujruQkvvGYqnPUMmFKNPY3svuF60658O4
9H9g1Hkr2U+MOIeoawyAhSL07i6pSskRuF8IhNApHwndIlsWfJzphVcTd5cfJGAat6bN7CT3wprd
z7HIuAnTuJfDS43UK+Wvu9miKq0t+XgryCZIxXNVgpMFWjj25Wlsvy9PCirmej4NCg/WAehrdnOC
V3+zXkivYoVgulpmxZ1e+qMxHlaIyVn+McW5MUcUbGYk7ASpZ2pWuzYCzC7g1GxUUvYrfpoob0Jc
R/PJ5swKzzuwgi5X5jiBojeWQKP2O0hvYO1os3vO2tGl25gbmTO39zhzrSQtQ3jqKHLepS+4Nrpw
zzs1H0DJnQMP7c3E84RwOPH5GgWKULKM2zoVjh3IySNWkKisGYiWPTzmQFIVQxadvHqkFRCV3K7Q
uC8nbigWBWHcVMiQiRjoHq5RLmPVPpsup2R9RFS66Fhkeq5gcbNH5omx46DK/7hJYMc6hM3kDmh6
RMtSmgMPaJ+29BVm3fEdww5y9EcmOXmOl2ozWEYpqw0vOc1+WmGRf5IB3S7y940dZp5s2RqOGcHN
aroZBsDOiHBIs421m9aCvI8iUTqMeUJCH9NCWl8aAf4EbAo37eOG42NJ5+urRG0WbOHBrGtPDEzQ
AMxn463XRFA9a1TzDi0sPNXGrsf69nqGjRWVRBfGx1wqwESEjCPAnf5FGw3m40mlctzqklRZBn2w
ibqpi75H/6lEZEWNVpojm3Gzkm1Ue0lI82TfdmR4oRbykjV1EMIoU22lsruxJaWbrub6KMNVCO86
l9D8xk8msCAai1mObc1LUaC/di9xHDHPilQ7rxRzLHMtHv0dCSpD0orkRI4j97MxzlzAnehJvxQ9
PymAkS12HECz+TU0U5rW0X2Z+9pwqCJ2ktiTM0E/WYKePfXKV21L9SWgk4SF67k/A5p5lkYZTO15
MXM8YRnM4qQ6ovXfTbNZQJEa4RUqvN2NwhtJXz42XH2eDlDaubx++fRapPj4KGntW470emoy1bia
5qiNEmG5tIwaVe1i2WYZC83FnT0f9OeC/uPgEeKAN49Yfhfwet7W+EOXMPcHYxWyld28tY2sp5At
NBq2k24aewv7egEEKUyWuZTbowEMfRALCWhKZVrKuYRFzapk3j03r8fyyTkSRlfWDQfihIyXTF5h
6pUrJjT5S7rNxMtBHVb/BndXrX/0B2HOByxphlroCL0pI3NPJiJB+SBMbkSMPbsklHImmMymGmUJ
Tj7Zwv5h4qZPamWPqGo5s39Ctrarw9RDw257k0RzgfVtvM2n0aIPhjUgmBFYnkkmDMEG0VJQqUP1
oNvvkm+sejTjfPrTBaYBAcKmuoIhcEXyygEiZCzktKj3b95G03JOqfziuAZrs/3mEyIl/qagLEfE
JRMO3pFH7wWwO1JzWTm0/t0roF81+B0QJCvo69aRdbwlwob+DKTIYCSyHdHu+0OFTldq1Yx4h8/2
LYs0ByVAQNBbLeSulJDTzODuESjk9D0F4ZZzgeN0zoSmu6uKfELSM9RfvASZxryDfPLXSW5Of9QG
9wqKb3NBCDdNbnBzkCB0XWQbxPkX69yNB6/4Udx0uQJVroPpsI+/ZvpUkK6AxTYOT+QuVJzF//kF
vXSCuk5w3U3Ux31SW1NO0U9rF2Haa0RRakHaKliKnqA3bUWZxDXlkqF26u5ba1qOwr3woHKFUCx0
A+BTZMbnGH7yo433/tcBLheKcnBix9wOf1WtYH844U/dmJc3NeRaW9jnoHhCVqgV0nzbVr/yf9m6
OqhtaFCnplRZkJmC0o/zlCx9v5Rw+rOKmBCOizYd3JnB/r6P0Q5omCkhBqMVdYIEbcEi89/hLYlG
ygXAxVzKdYZW7AmtBWGo0jsebmkKyDADam8kRJocJ8FWv4jx3NkvrOp98pJT/OAsvtdzvF7OwaNe
55JGCsUdXMKFI8E7kotXTvDGotBFfiL+4kFfj6pdXah2ModN8WF7z2hRe/H6TOLF8GF+iu8FjKeX
LIekIHUcLdrgRA6SeE8dDGo09AZ3xLI00zt7ZRJRAb4fAZ4jgUGsgqqW5fq7DGCzNkl9FtuVgvn0
E4Ml8CUaVpEAI3fFmGgNPjkzt8NAYGShfn2VRXzgkOsS7F2leDUo161UcfrLD8wg4y4ydVNBzFX9
xjQSpPAtQ5i6XPyuUCBm2tuMWvShP85XOQRUTf/mYwKRlIozi1xr7prvmKVwzsdgNTl4bLG7mAFW
HH/bZXCqCQ/15G57zIFdlxnWSVGmkhyZD5TDF/ErMCLUEOWyuxd5M2OGZzT57a2PFsbVKDTrLAuD
KjSjlvdtvAQMaM2IQHTMcNEldACqecooXGcikBjtl/+3b0PvBBaJq741zVpIx7H5g8L4NZWsGJzo
NGrMhmZguNCs1i85icqPh/nECzUOo8zBjudRYkZqy70Rk35aN34Dh8//9WuPBOrXMD8v0QMPDR6r
13mYkYGo8B8BpXUvji2abgWNfWs5bzm957vtGUPlfK4Q9KNwXDPudcXLouNomsYjoQ1DlY+e7ulH
uQX2uN9Mmu9Foted+q52Wl3SqnrijW5w3bkONhKZxCCwfsYJoVFMWshuvn+fXa3M2ahRqZ3mHlvw
NTlPlQ7zTk2+4Vea+4Kp3fbxOnLxyfFbZbBLac1hdqux+1HKDu0uBQBV/VMOUcOmYZy7wEjP43WM
9mRgt9rIsmXWFHmsqqutonGPzyPCj0W5VV8FrU0phrbNtcO4ttCSnHpRihbId5etuVzuFOFSqOPx
CIM9+AgchA8BaAn+mfhkcgd39w/ldnIbJyE5Ye1df+7p2nS6jKysPpYnSIh8c1son0iAAZVx7RtM
44b0MuJWezBXv696vTGdbJc1IZBafPgAPHEGGd+y6akmnmldjvkUf4uqIN9GMPa26juVH87cWYkH
DtJtx9/wrfniYvWz4nI1ZLHYF+jKKG3D1j6OoztnWgfWeSJrriH6wsPVF0YA6ao8VbqBnszibj/y
OQt/rMK2p3p/WTBqaTsCozwoOgF7K7zIrCy9Q7gLwH0S1w0cqsZGsSNTRZiFxldLf01UJG85VG2x
s1H7FU3FihdyxMfeSIFTQ6AdPqAFz1NCe7YXjiIhP2LYfvWmSUOpWie5cfJd1dvN3lwB8BLfc07w
7MGzEX3yoSfqrzNqfKfn+qvg25vmzLWbNdCHoWLwcxo84Bn3cFfX0C3rE1v/cVe5ui4ME/TxVxew
Ol2rvR9S/ACvytIg1MFLQSDwapWygLSI/GsiacuNb4b3tGCEOKKWKbs0ExqKlUSW3c4kj2C+747C
Kmu4tpT4h2r9fTKuAKS8O11XJCKCYDUZbWxJe/7RmfIp4tM3m8epQxN8E9OgYVwJ8fRPwtSVorzC
qgkJrTtvxtUeSX7hd4VPhUzFq3zJhlIK7RP0e8JqzaRwAgvL3fd8SLbAqA17TJEZUMay+8U4yfwA
A0TP7habfQvU/gdTg9HdQqOBSnDmFQnvg1xE/xQkHrvgiVgZbZv2Q6AZvdjHwCg4R7HyJgM0TrSL
Ygl+qAD//wUtAyXt/J4o8yoGWCtAxcBreNOpGGi7g00HF9OOpzEKk60dfxpq/Zei/jIwD0Tv5MS2
aPfz1vSydqWtAKAZJPwuob8KN1nQCQ09xU7Zh/9lSrBb3HYHnS7Ibcdvq3raP55blAhaZA1D5MEo
G12Zy+C2Osus35/hPCPdO2Lz640sr9AZjQ8/Zm+7MLcboZKbnIINY0ZCngjtWsww+2p1/j3NEJqm
2LTterXSNVBawJM1vp9+cODt5AAPVJARQsBOoCAAwyflQij10pd2MJl8fZlk0vhmYFpDueQLfnMz
7QnpmILvNt0cJqnR/z9TC4QDCBYUd3GAOKA0sYRo5w/8dxv1vNCGPrfXmGcQ0/esQ0B6XO+XDq3E
g1nVujk05BPf3w1suYiHFnxIb+4kt80fEsVs317+ydj+PMBpnQSasb4+RnAPox5Vd4io1xZlPR7S
QaAlzM4/EgZHSBhRAND0Rw0KRn8RpxTHuveJVGbmqOQsQq9X+jQEIDJL6fucNvX3MwEH+2lvlSHp
Idhgu6lmGUY4Kz6Scnbr4csbg8tbKMOwSt/yGHjxQVLVh7RwB4Kqa9k3CE1xDlh97hM9dQjFT/0q
FKowYRvWDBt9qVjpvsGZ4f2AjSQQJxYNIKlX+QGN34qu89ftpj0Tub9/Jz8FkOSW/r5aswKhHqYi
Qw09wYlrt3MxHqW22CTjI1jZItR9AmgjcnwrTU4K2Pwzn2/kptMphflH/U3gt1/o04mFlJZL36EY
mawxIdaOwo+gbIyxsUbtVqVMugzqep16y8Oy51d9vY/4nHxjQX3Itkcx7NNt7ZWaLuE8U4kfTUYU
5KmVO56EVOr4jyPbf7cUWBr6N3i4La7vQfEdfxSa49kvX7ckQgerAAFBXqT5B/MUw15qmM5+1D3L
nd8A20An9SJvhWgYwMXHXY8+gd37yHQJCStm0XJAouH1gLEvKt76DNUC1rz66JxTjs3dnz005Jun
cVegbVIHFDiqeSjEdX1Qe1EBW+7o73/ZX/v/4JeMsWU7EyZkHjnoY8xoJSj+QJkecWZPiCzRzQAY
jedu1pc7ps7SLKQVe+6Yag7ahLgG9f6yVPm6v559cUsqxqdL5YH0RDWQvPg4O07rf/dFi+f30gI8
qSuvKZsZRfPKLDoqGdhEHqD1JLcET4qSRaqqTMMfOy3hOjDff27U1AyyRs3X1qnzs/GnodtAEB/V
6h30qAk7QJGpo+KQHAQR/tTUPbwFHXGnWSPeiu6Q8e9un7d+b9UXUzcCpcgljcOnSQgqnsH7SsPX
TBoWL74T812KOB+JvVrNz/7UUrYgN82Qu/mKkTqMVWBDUSJTYOi8qeY2j+nkjCcp227cCZxPhUgU
+aRqonqmTMdAdfIit1ZI4FPC6wtrDIyjGeN1JxoL5chPeFwx9/ZYky16E7oAkx//wH4q4jyNIusn
zEoQhRRw9CoRZ8XsAv5M6t8RqocCdQvjcuWuIoI2lE9NgSIFEazHWC2mBMseMn428Z4WQpU1dRuL
8J1tX6QM0/vIaN0xZMSdmPLkIkm4A+yaYU7Ks4NhdHd4fyIwQU++kdpL1xQhQH3z3sTrsaOiqF11
pM/e8rvoay66U9ed+vK5pIKOi0KLCKoxeOsI8fx2Ht/qqgslZTcZgFX0ziDRxBQDdCbWGseaKTmM
kJe5kVJYXVRLrjkvfp77jK3nqdE8INInKoNwmByVDpyZuqjMXwawdOa0o4gxIFuFKI/D9pGCxnVm
7Z56oH8xmlzcyIWgRNLI694ib1cZgvUk74qJP0eRN3FwdH3I0bOGwItYqtx8pPrfyrrkjV3id+QX
4B1ptE78wdp+HErB39g1SYoG+yZE9IE6BVHG3kOD2ctnyTPGRk+XYRl/ZGY6nJtQmJd/bN7IhPDU
aAEQj2SCezZ6K9fufwtSVpPICeNPJ+QIsZd8nlJ6/rQC7PeYjOi80loydRBJs/1OgXmL09a0GvbQ
yAdkXWWOiLN5pExt2yG3EurYhLFfxsSPr/8InTxrmGMqLFghu6NUv8EalPLpahPVx09WI9y47HcA
kOXJCXsT9iCqHtG6k+DKaiTYFhkvb0j1EQ70VVbfNHA1o/hYZ+F3NYtwBl6kOPPRU/CwBKdS3fVR
WSWtxpAwglyDhpBZeyYAnDej6ltyYypbUepULf3uCzeTrKsbw3gbEAj+BGiWEgKswAMU9yFin63D
un8NDuKB5GThGwWftJWnQwgmn5GcbjwHtJgh0wxCffke7mQ3sIUNwytOQw080NFR1vAnECbTaU9m
p2OvqLILcCcPT2bocM9ivkXnf3NoNxu+5k+bgXx/cjaxzgXIfFlTkMD/kYZ7pNWPyChRxCPvVYTV
OjYyNZ+mDFSfvSAAS9pwnSKMOXFE7xPGZE6OqfXV2Ph2F6qn0/4+EAtgBC4tu2ZwdxW1RMObXiHO
ZWbkE0oJLoYkB75jENama7k+7Dq+Qs53cVfjRipVvUCUpdh5Oidbcys3xh3GlP+OtJACgGFb2vRS
CmySpxQu6tMlxxnsnHT7donBnAzKRVKPBAmYxXv6ilpYSg1bJSLBK5HYPyAgDga2FglYx3tSiug0
ZLabsU+h7893wEm3/8gutrHTfBgYx9vTC+J8FfZBAEqr+q3yKO2mmIFUAkl9R1RPKO+RYnUBlsMQ
uicQIKfrZbCXWFnbfHu+QqCXe6/l2xQCV/VX8v+rxj4CwnnL6yTJCkZVcDDovTK1+v4amvkBWdD7
1ErVb8rkqX1f3cYUv3gjeB4908lhgvw/xpnwhCqBVmOuZErL0OT5pkwZSiIlJ4HtPn5yIR0/OaOZ
+MIgkQp8TtBAZmd/w6LpKSUoZmR3JeI0W6lQWeCNpZE9ETKSfU+LpFr/pjQEL/2mSB6Nlx2PBisk
EsYyHr82WVkYxJskfx6CvYe17UtswrmxqTPSu3gtcE50iJ32BX0f3F9xBygUjbwbZO9a2gbZs+wD
MKMIby6Iy6euEJEXIbgz17qP7N9fTCoE7bNo5CHzI+dB8lOkI7BoPCYRg1KJeLOYFejc4Qz+D4WA
TDorEC7J78TlIlSR7vunTWfPkCsd0K3r2X+EJqr/HXy87VxVj37bVA+mpzPVZ2nxL/sZQf5URDez
51LMLD3gG6ieVf/Gi7a63PdVMtrQT+4hB1Bw4jb6YonpoFwQ8qo8Py5hGjcx5VGas7ULzyNtDB+5
OISuDXkwUZHeMu2sB4oeLvfVUHhtOPvyNeKbHaFMxCjoi/wwETBCbsUT/j72fnxlvyE3K8Zsn+a5
XgyRBsYXeVsZ8p7KTDC1iGux7h6PvC7HgxOcTLSfXjjPuzLra6um+xEwPMvhx/mA9WPknZl7BPnk
8NvrbbpeCkhvyMRKKMo5eD+dRLKjf2G62UhIKy/UHostv3L6vvdLxnRxbDxBoxFtaUpUtW0k0jhG
WEaj9j+xVpIC+r4Eao66WwEmn2/UeCSDoqLlK5Jrmak9prMMbQlG8v+Xhx9GqC+9ZIBB6XM+OlBs
2bHri2BrKUxZnd22WuMgDgyU5xT+K4OuJWKtb02bROjJFPmGH+lpsRgXdL88FNV3AzMaBL90K0Ni
wvV8jeDn4yo7CK8P2gVAGygGFWnEqOZ7bSGeIt0kkNZlRFjnRiclgc0+WZ7PgKL4m1p14J25qh/D
Ezte/ktgz8z0fgchud3YWPMeo/lmMNLW2AOf3kARb3/Zpste+s5ojcH9ddCj44Y8JlJPwtDCi65S
ig3PmPzaIUJS3AiqPeUmICC62qLQRirwMdAx3ZY3Wp0xZijyePrIDb5BpIDNyWy04X78wC3l4+rG
V1cHqhRjqp4pqN8GE4KJD6C6HzNTBMGbGrfO4lekc/xaeHYD1Kl69TboGlq7XIfqVLpGPFXN4W9w
fpGHhy6QLch+nc7fCZiOtYd+a3lGIcaVHOKcC61wsoYUd6GlbPd9aBEzqzxs+JrssPIV7XFHqyjh
hyR5TglPilMD1MbrzFWP8EpFw2kBgroI4nxoeJkp+8op5EWKh/vzIMcrBWSGw7nBUVEMRjHgMUbY
IvWXu30JhtOUBBCZmvBNP+cqyvVtIPJEODahe9JCyvZT8ZDvFqTy4KB3nfMZlau87LIzx2bcOicz
brUmfe1AbXz4i9PI3W0xxWWGu3k7QFXavwxXyVuPRp3rvCIaJGMtrexKlf6ofI941/240yuEW6/p
hk98TQXXy8z6xI/btMS2FtN0D8Nz2O+3WsSSmYnJOFo8VZuDo5tQAz1mq53m+zvulMb01EGd27Mn
mFSDC8/OZA94tEvOfRhcVwYBrmWSv8TqGJyQSjxHO5Awf1XqInUW86ggskkoLl59QAr5Zk5WgP0T
gJ7z+uRgOAMgF8rdoJBbkhLTAHq6IRGljg4EyOFKvx52ChMhDCuuR2LSSyRohmM9oO+X56+bF0Vx
6Z8NVoTLxRrtiFZQ1PhEl/63Uj3otvazX619VnDWQJ8SzhSh1Ee7s6u7lXWhfgi1JWNgKSDed7wS
mQ18ZSbo3hWmj3wtOMD5+KsoJcFs4usfe1+3Pqr6nHe5jr15Vir6TxSuYRpOWwQ8SEnLPBiLfh9s
/e8U9LXk2ABHAsatjlxoWtPE/f1ubkmHYt2rUH2eGS3ml41K+URzjmO73pypV89hv8r9kHbmCa4N
mYPUxQQCy4nXXdVCThGns9unwBOP7FhyBqwYWuKwqzE5hS1rs5CN+DHiLhPOulDl730C/TQM3KVD
x5LUEQgqrXYxDrvcM1tHd/PrGILgwWcufW/g/l+IWUcnLaku/wbnYIrNDiqwLIpxYX6C6x4NjwVt
ncVY4q+drzuWncjmhEEweUYAH1LYx2SVRo+RmAvO57wU+AfBJGgCX47B8TJMazJwcKnNAbeC7zpe
fFJnhWWCE03M3jxVACyq4fCV+neoY/lqwgZGpcwV+Cl0GbfiOgQdssMN0he8GB5KD2kdPCWNImSK
Y1EJRcC6Q5kzivFu1TTN3iEHl8b8ClJJ8Ka/BO3eqL963yWIrsrG0rnv8U0zu1NKlmP67rGMwOIw
jpl2c/wWF+tn3tdgwuUDgVbFsluZaEWcMjHYfUtZzv2f5HPDGJFdzjS/CNgotHJJ8DyBJKi+AfOy
JuFcpBjTnNdUVI5HPPzGImhpOGLdXuMcqwNHUdGfol0igm8+dH5NZ/nl/GTn/W5Fw7kST4xIoUcV
X+434Gjqt5hO0eN9EZ7YwxraXOiR9aCu2jd7FpMb0YOKSBUdsmG09Be8XbvwJg9Eri6yG4U9ZEX7
/9nZfxFrSfC+kXxM/MdB8TzSW45Fz1ouOY2mZGdkMgpuwASyceVYZPWf3nHbZqb3O43WJLNRdkOP
ytRWnSByuHgfnLRyrmr5wmi259gdM0e/6GALrXMFzjsjTFt/00x8vBor9JZqS8rsxVl5CElQT0VH
ANCAhBji47Cfzd/v9xoCQXt4xme9mk1mMIatoyHbxHfR1Bok3/q60nAZC+fC7HhY2f0VfWpXYCK3
iFsDsBlQy8I27tgxYayJ7hY5Ywq3S2mI+iBdqvrlh98Zfg+u3jUmaV4Zz5XULFYCakJ88fglEoJj
z70E7wtduFAEutn8VIj6XSjHuRRTkqjXK9+Jl0r/DuWdbAKW1qQcOG6Bk2vaMpVGPD4AUJCHhvCW
Si0c6eO4SuB+cqb4rU+PHo3aFGIow30zAWlL3Oq+II3eupltXfaKpHW8TTwn2giP+3pwX8289/U2
RoLVgEqWNUcHROs39j8YNNWIxJfyL5lLX7AHvq3SS67yrFTUCeVc7wS+2PCnBKrMBgAR3UuNhw2W
L4Uxr72CWycEFQQU73YVYMjQSjXfGx4JigPlVFv5QAO9mf5b/DFJhdXKmr97nL4+LRJVdv3YmGaF
XMjK6IF89MScFBZVmap/VQvJ6+qRfoVOlcEgzUM/RDOm0Mm5KVAqRDKxUwM27CptRlPXTTX7/B9g
72c5oym7kzYrfwfefvaFrZSwyD+G/qgzq5cIDIynwMXvNsOSRCCAA+rtIyJEc7pjgBPVm72VFenS
/xOW/L2w2OFEuopqdiH0uGcFK6CjNY5ZaE4ZbmESwjIoRrBw3lueF4k6iK3p1LJ0HbrGBaHPnpnX
qtjx26j2D2Zam4vYBNGX+r68T8rEYLIjApm/V6v1NpYcqcs/3OwqoWS7xgTWgv1m4bB6ZtqftEQ0
hFIqkGuIMTfzOneX8jiOyzY0Qa1rM4yPsYqsl8L87uEp2KmQitqKEa8lOWVGOYHAEmOTb4v822ek
Xofe2eFeQ+UAy26RknEe0KLtz0AMgU6PidzkrPi+AHrISQJbYbrXtUVsE4+mk0TM3Geis2iBCegN
kPQD7rtjjop2kq8BxD1B7lNMcNRzfCArsla54zjappBAMHlCXniakQr+AVrm3GjBwzDoIEBJbiA5
J49zeA9550VgyL/6Ysqfb6qktLMCnq2jPOf0Kx4g1SlPZ5+PfBC3tStdaDRF8ARcoJhLlZ65dKQ7
XmpECh3DNe5Ia2UI+eiDRGtFNjqDNU9iz81fuekgwvCCiQmXZA+cvJZiAQ35pnbD5NJmTRSrwCtD
FIG6dumTM34vzC9mT1xTMj5CcfVIpup2xNY8h2HXG8mbOr1PtzmTT+Gb8Ht113nTGDEvH+Lj+i+a
n41DEo+YCIiXpNi5Br8A/b6w/e9d9lsRKcinnzQHwC3/sFbtzq7IorJ+0zUkBRKMF6+thHJZ2gIA
t1dafQAS3f73+MQg3Fdl+heLgLxMyLipp96bDcZa6jFuJT3qYaQ9YUKdD5hKoJkZdZhPE88cMYJe
boD1ct6Prw/mv+Gl49xr2q3smpOgK+z0GTSwDjBnKJ6f/e/PonBM/v3lH43hQx8EIUiMgkYCXfzv
fUfAt62SMhRS57e+ORwhNqasnZJTGiSTHFvZEc2TtEQz/mzyflef6cX4xzp0EQuMgCS/voToImWZ
YC+6kS9EwF1PVDH/C+D3BapNBnm5Q+LVXK69P2t0tnHcdUNMMLhR0kS0oCiWvA4QSFZ9QPn/uHxQ
B0yzmyyHzddZlGYNcrzbUaukeb53EWyGVdjO5q1OYddjb9Q8eabXPeFly5PRUiS7dNRrL5jM4WiW
mGV+MOBxs1pQNXCqU4xavYi+OEHRmXTBN+nz/WVyjlyArzZtaebkASjTnFjdHZ6zJQEOfxcLK0F1
jpI3AThaHWbqjbE0mRHCerdv3zGauzaLkCzlTdrZS8VJnN68goTCpF/QZ7FO/hA41glbj+J3+KeQ
L6K7IMZMroAJ61LpkQRPm3+qzSXlPQeUSnweTr9Mde6QEEewfgOeXp12Y2ebnt2Y/4byugMTNF71
dFBAtiPLqTpXrwwIjqg1bKdzIj3hr/IwyHcGyGJyE8b2W+QbNyE0kyaY5xlr+ZSa/TCklqyz+Xjx
u5+z4hZWkF99oso9Xhh9N8soQ9uwgGgY70zxvOEkkkEIXOUALmQF9VTSESGQsJikXQvosJ7v1LUq
jE4Zqid3mgQzne5YW2rPoR7AKeYT0FTVFDlwivIXitpG00+LWO8Vv/uR4v2YijnOrTkrwYKeXbX2
k4IhfB6LpO5BWYkRwIlAi5uKfNkQgQC1YeptmYEKJBqOUT4M1GZyfrkS8mWM0H/fFtJjLSz3sGt9
CAMHocfPM8xQEhmSqF3lOsFsUP5ZsVvJa3XXb3Gs1y28L3j30SFb2tRtH5Ly8IXBVi4SiWawDO4p
xzm2rzCCKdTkR+H6S0vkZPBV0Zb+v6vQw3s77CdTyyl6fxaYtJtvNxvro+9EE/TlWpdS7aGxql8N
wrWqZiQlSTLOHLXRDlqmn8ynFrZ/q6/WuX9JqYuOjTz9yyAM5bfyia2l/6MjxcBnz2PLJnbKqviB
Aw3TiIcXh9TPyfh0eKFpvHD1JXluphWJQPyQaTp4O8bnAOlmTgso8UD4VpOoJ5sOFrm3nYedDdMu
MDysh/3fWtf0wP5+MMLYEKq0XMyTzqWq8LcneT6GZMyPdnvMcjRmgF6fD6cyM1mF1yk+L8HcIAth
BATja6KFJOlHyRUySE64aUpjhMW8OYNUGgxWEMNO11b6FTMOZXlFaG1V7uO/vXcuZmbAro08lJia
Qy3G0mXaEoU1KcAT7sU9oOQEWO2gQOpreMKkIo1rZouHNUog/dEtFJRyfdv6GiN/B4UP4crJTek2
z7yUHsjeWC86trEjb3xWkN1pavgTh6WqnZRpLvSPIJw4MU5JxZuS52BJouQ6ZH1qPFs2yyV+8i37
vZ3c3c/ZMsiOp8jezjmObb8eepdPLVKov/RULuS5164rtJ113Ke0LDeTuTCQuPQHJ0W7GSBunlig
aLOcNRWzLiPc/8LdYT+IrZV2zD86tN1ZA6YBvRmLRmuLbnJlb9+0rlKQjL3EBA+VcklVzXXR6QDq
nVRvRrY/Wo25MU/bf7Cn0bzRH9SnCF+4gpTfWLbgoqIEMYaOuCPcCc1DAHDaaAUR7Cu2OmyIDLKK
zsNSsbofU0xzRvc1o6VRwqY2qb6/aRHBPbbMv9J+Ydulib2bS7fuovW8jq3ba96alFnsC/WZJjKt
473Dtj0sZn2x4IUpmlpgwpXcswmvieaQ7ggcB7Fyp5xiCxz5FCTOagQUpb2BIKARuREWvxpZcYik
EIvKmF5+aOmcdW+NGg1fOWtdwb43+tbCYbCkumK5nRg0cx4liRBlfZg9pRhLbvxhr0/J7sN0bFso
9QuaDi5wpz7lNKDbyldbIvBv0lrECS/VMII9pCiQzweImXEe121c7Eo5NfYlD5uMGI3i0iUqTp1c
KpdovYFFsEJ3YKPlVL0HQuPYXT6kTeReTGIxPyBWZpG6K3F1mNC5brOgTtZkYsYwiBuvlisYGcv9
C2dvsRCMvWBRCOHK9IQe91f7eLmc2S1xjdskr3SM32+QDC8tQu2NH/I8ieBWcdQgcEiODtg9Juol
rr36vuzm5kg6y/yXg2Kjbvdk/LW0n3v6cEhhhWjZ/3P7VYaoMu5vrAGLcy/IDUAkWCpHrM2D04p8
0D1IFLVF4KA7lTAvz5iV2qlsq8x5msz7i2VS19+YlvJvi4NkwnWYJ7uLauqdMEvprrBkTcpawOdN
8etEsEDZ/36dpxt3czPtiRJoaBF7F3zWmcPIAGO45MApbNnImzsZzc9raqc8CDIU3LLFqfmygQ4H
JEceeu0YSPaq07ouu1vR1qrPckT9L2T6ufFPXMtq9hzFf0nF6xSgflNLodr0xSrQ4Y8tJniqaaua
t5k85dLlrB66/ug6/bY3pa9cNHr1RJjfI2huXHYdW9zCMdqlf8mT1xtzwUEwNo2TX4tvwa51DXB8
cx13Tvrbg/N+GXMSNklBaKWbCiR4u4xTZtfO+frJviu7av4MtSGcviBQNS3dHMCbMJD+iSJfqLRM
PnK1kH4xiOsPzP8HSV38nG9j39Olu6mjWUdeFC6OWZFyn77OSjLgfsp/+2RcQEZlb6wKOovg+4uM
RkvccIc2JQseQnvuB6ToSAr+M+cqawwi97CGdOfpEnTxQsiGPPbgh2GdZrpVPNqa8p56BOKOojpP
wcH5C/YWfZsqIr5BHUEc5J+szAYGw4+a7aLlDhTthgrmHj/DUUEcTvMwc8mL/stYeZfJsLUdaL6j
QJ8t/Xmcd7QufDJQRbBR3AulvFhtzd8qt4uL6Qh5Td5JuhSFmEQTUfK3YzgK3GYSycZvsCrPQbls
QtWl7TSoTPJPsZPEOiTGW+MfjDpYf0kaqxIjOL3YTa7O9cMARRaCpklHZdiwm/z5UFI8enolo6G0
pmDDY3oUvjl77tApAkfGWUWtj8fYbr9gqE4P1PPta/WoPhNjbYJvP41JK76IhOnkRdDXjzAhn+dS
Bg4vwaP+Qxnc/lU44F3g/q5fScQj57BWTVaG4mBoPHnpJtQzpk4Foe/lIkeG/YqBA8ov3gqOEKGz
QXQw6i2JDKZkQelMt9+rB4cPwYOJrhFMgU2V2kemiZ7ATO4VzAoTrD/DhWbixb9eSl8ICfB6ZHgI
dPOLbBAQvewZK6hOIdd6N5bNIPaOkE2yUfEJD4r2dFFlIaM4JONf4KAYiCM/9nPsxKjN/7/zsr3J
H1KMgmYFYj5ybLQ0yu/n4eVw/lREur7QuD+lASwi3PRsU4k6kfBxWivcJHz3P7SRPPBqGiGy+iwt
J6xcUGZrdoiU9Lct6YTlC2bElYoQd0ATZS5Z0utqq45QfdZKqCMsUau9ttp2MtFIy/PBGDRFRzB0
k/l1lICU1vtDjw82qd/Sx+d28kLNYBFkF4BrjxvQCtGOuWj3vJ4EAxCbYkjKFFJIaeLafBpvwAKb
7W1ffu9dMKTV51I0z3qXI+FdPkD+yoD2vimdFiIbkbJOYwfUQ3HSa/YR5KIPaFKBpxVwGku35x7z
/miI0jg31UDyyi2gD4HxCHAgaTm0qSJfHn6HdBBcwAg4dJiIepuC8shlMPkYqmgcuT564QlYBnsG
bIvXi0/gap7tAA2uCRb8A3nkGdmgqs6bkap7CfzQsigNC33HYkghxnnaZT4eMrfqHzymGTEm3rLp
eEdRcFE2TGWOfOB3bgoW9cEqVO7B+mTYMfoH4riL4+tITG1RS84xKF5kMxemRLGp/lV6s/3lWKbq
B+6SWl62MrMATOCNx7p+PAPEZy5Fc0YQNWoSgCjL+WF6K0Qmbe69LG7WGvf3k+h0RWz6gyQcJMSk
CCNyuXUMgqR49mSki/d+Wr709abvNZVfUD4iSe53jZcQG5QHZ09QOZTO9d/c0P7T9SHXVT6ROxfJ
IK0ak6MWBMWIAfdLLuNmCOD7FoUarkGqY6WzM7el5vGSOp4fcRuU05NmIGtof0xIFX4NL7IGlDD9
ciw1XebCZ8C3/xK0IiGZYsZojq1cezKQC6iiEHmqqWEQJzHbjzfKQPbOfKzwbJZB946SxAsn07Ym
nNeyZzMM6Z0uAqVP4hAuU8OuRl8h5M0Dc4wXwyqf1SzRmvJApXhvMr81Lp9sU03oJI7hezZtcdaG
MxjXAx7v8GR/DuLSCllV8w7Z+5tSxJWInk5/C6H88Edabodejup13JVltXl+Ear3hnJa1Jod0DyZ
zHktHr9EmKbA7w0RjLqxbPL6R5jo22oLgftTc4E/BVSmCBlLrfpMiv4+4F7unQpZvAxHmoGWqhe8
EtGp28UJvha/g5Hu0vdWiG+zezg94Hxi1i/D04Pl4DCIuvbSBBF5cUAum0q9C9GTGgEX7lxetZgt
zZ4Z9irMfBq7Ik2HYrkqmllqU62Hdpa4Qdtm4ByBkVEBzs1QKua/vV00AGQKfLvZzP3GhvrF6zL4
sNWX8H/9dNfgx1CfBS1UsXKzCARZJhqgYz5fX1Iavj45NBsYhgRc3z6CvIL1cj50razhy6r9F9mb
DYDpQEhpab5QCuezgEgIbQVE8/YV/PT/yyQojO/2bRmKZyG9vFKsKAU6ohaaXk2Tra6ydQhfNPbh
dlVLq/4GjpxkdYdTplrrHAYwn7IJGqOLk03/mvUntQJooL2qFlpuaxQooiiMU5HdV1dgpVPT/96N
WoogcydkcSvFi9kpFq5F4L9ON1uEY4F6PCaULlP8OIaog9yNCzztD2JeSCd//5UmrG45puC7mz3f
uC9GiGvo71ZgD/NeFdVo7k2vrhZ1Edvp+FDidkRmcrCJ0nr9DfnSYC1wmrjdfAwtPyktaQFi79Ik
Y6dcbHL/tlEqCoAY4zK+x7G/xDFd3UmJD8NmYG2FzdhXCoW/QUAMC28CLTAAlfxwpoeXrLEyKXDl
X+QYT/mjooWhemMAKRTSCYnrBGaN8aqhp9214e/W4XewpmcbwMCOmV7ZfTzrarZr0ZiVW0oH0fD+
znJOB5QiKQ5uCDqIcyb3hs7OlRS5cEkXq0h1w0WwYC0mojV6cOzm5Z7RvTCFMhN1kRJh+JnDZeZM
VLVlZ2dXRKH1ojndzFE9CW41mQDigMvg2givQOfVx984VfSct+lvNti+tzjF3m2ut9g3XxnIrx47
tQYP1R45Nd71EP6Ys/T7iLDnzuWUF0UNnhB8Zkyxy0XqbwFSjdpjCYSZ/ZvpEuR6Bw/bZSQIq5/T
uL6XtI1ckkSos5anuPjzaXzN27tuzMAZzveK8w14BLDpKq6lZQZ9h/9Wski3tqKnLxl/ei5VUwKj
BuJ8dTSpikfjzp0mm8EHIvhiAsIgwXl7jIZu19zo05IcK9AGN2jsSs1oBMhH7Bgzt+53rCAaLniV
tYb+CUuuIZveDZRLjCgOB8WM1SaFbNiZ5uXEX5ckEL3kAfp+7gsNv0l8MWMrId98S62kI54CPIoN
FqKDzx+0QrzauIrEgpJjkIjwHttzIMFW1nyF78aEQ4YrVQ0rTBaA1D11ERHNZfsCJhKBFz58D8nz
1xhHoRe99Ce0SMOW0fdsHpY5otxovrqxyKuewrX6FP//wyupkzq5zPAKNivransMTWkHfjTj/juP
MWFuq/rMzQ60ZmvFMLzIewt6bp+S/uf/Q91/kOrn7HDQI244LndgMP++bYtWLa9Dm6PvnzO/yScg
UA1R+FZBVZ6S0UKzbXwv7VuYpJ3zSAc3PTF689i8fw+FQewtaDyoZVO2SZkJitQhbOrxrjaszVrj
HpujH/4M1kMttZ6r0nwN+H9gz92Q614c+PkQeiAlcIFqtd1NLZkU9x3Wz6Ejvail4cQD2bIEzl+j
2AplgpszQzmegEpYinmnlJ8Y9BXoTNILhbk/OI3jfNTkI9O8HMQ4Pm/lpA7CxVYNnG/WzHe4GENH
Iml5M6cAIRAXVCV9rChZSxKDPfiM2DsunID+VsbQD31fKfi4f1CPI9Lfrb6jMtEsNhqGqt3frUlp
4NIcpEbqJ3clGk/wr2XDb1XuZDqCKmOuY+hcbhOmm3WzpKxfH2JVCPz+ae/Y96r10QSmDKMbftuA
c0wq/qjNy8rFrXM2ihtXiwc1y6WLSjtOyxixN6nDgy1wnwriR5ld/xPfJb+XzKLvroC0OvLPFeAr
XzQeZ60rJU0nbDfWwQD9+8hNlmFDI8MKWOU13uIuLIjZWkXJo2j5rE/x3VlSonqpRJArqRN/dClv
ONFS3G4HlpGUeYhG3M078BoItPL5bT+JgyYf2HIyeH+bgSQQh+7MkBTrfFysT81hy1pOXFWGEZY8
eZdmzwrHwJlnB7NC55W0qktqaFTjA8LA+aBaFrXy0p3sr/KXL7TjXH8EeUyzD8NCet5g6ZiMElLH
iYeAIyq1F1FSNgp7J8SwbSew1FhFsloa+nB3DX3vAlBk5g0xRZ+iGWsgtGtTbjA4qHxs2pOKw+j+
1eDv8NAydV9GGWVPwAfVIdTu0qpINzavubE5i/e+JGj/5zrHHfFwVupesoB5/STMWmRa7pt9Q5mW
YhlQkB8WLhc9X+voqM03l4ndqifWPa2WANWkiarvQLjDUyyIyg3KIDOEVKJCr1rSOTtnVulVwq4A
0fuiDDZ7xXyhCwqEWpQIxFumxCi0fp/DDflAV0DWFG1aqy8T/wnUNGwGTrz9kso1T2cmqGVQZFTP
cM10pCD7sv9LGpwGBH/PyXASe9Fj8PRpboSGQt1Nf8QxbmdaEsV+6gMmxkzvPSKu8wHAAS7hyicu
kSLEQkDLtCkKrPURn0m/oHkeWEa3zVwqE8g1LcqVXFNDAzgAxm7kMbMpsbmKWyqhj85PLZFsR6t5
8+KVB9CtNFptAVtHNzulXrPOlBp7idk6JP2tE8LuvmEkW6MRN4Y2ZrjQOKlYGN4ox2Uwlh7EEdvB
9oq1ih/td8CH3mSpnNIsgpJo+DHEBD+fnhQW6Hlb3FCW4g0yuRKbvfU4vxRKZ7U+7JdUEpRsHI8l
9rGL1fUaoC9YEH44gJrf6ebMHVezRem75UlCHQ4GSDz7T54V+/AAxMSG1tRVBBhhVSvKGdvZjgUj
aB8Y1BnYtYD35vkdhDk7NLbyNVqPQZh7QyvHG+a4ZWFbjsOsNtZCVpGr/nvggMI+F3xbcuCr/6Vq
CxTXv82fTn/vpbjDng3AhVTID2r9BP7hr5ibkUJQh/Sg9n3hWK+Y3HJ9EfPRrGVC4SPoAz/RSzjX
kAWdHmuYu9erQjY/L0myynDGP5latO9PbyiGCSZ+Gb1uusc8Wq9skCSCENQtUczHvD0ZVo0WBKZ1
T1uSuGKPVcN7lxvyc+vsTq33U9libiizx4TXpJpjvl7EohMKhgBRtrCutIXobUMoE6kzFOGf3bHN
ihkwu5QeCLhx6m+tfaPlQ5+5XPt3+ED/MJQ0ebCCMRZ7aUhTXqiP1z9Y4BCXeMpAsIZPhiddZTgS
iQoNH2syrEZbnRdtaYq8VlWSbQlreQCdWP0F8lT19qtAIE2lCcUIQ/o/ddDl6hR5K5+VL8GMleiG
K2wtm6hc1+GpZwABGUVacJi+wNNp4CQ6DASKQUAjUI6OpIK7RXTGg0uX9TkjS3WEFuTV7rER/ZCm
T4BJ6LkSv3gSqlrlcFJLEYIBZqQaCZkwy6Sjs7HP1oZL0S2Cn7+0L4pYEmSv+9O+huuPeodGrcAm
nbvNXbkIK5XHydzeAhBO6JCGG0pJXoMfYAGhDTL3Cw6sP9GTrdLvJkiXrVLh7B2LX+ER06GVCwXN
K4MAXcoNckyclbuYLT0aanDHRyFgFbRskjsHedeFJI/qI92YVvI+2aYAYZEhi+PQAYQIp5MY5dF1
ZuEduvI4OgJMyUUEXXJ99WB3/DikkwMX/Y2RCCzn1dgOgNeGhSw3LNL3CduyIMcSy3SuLu9tWOM5
3BEkl+jD93PI+Jp6OeczXTSptdbWKh8wNG5AOqkgMX52EQ5Gl6Z+lvxmGUmL+Wo3/MF7BUd2hL3i
3fjOCtFiWuaGpDEWFl+/pAtk+8VxifGgUvg8nSkz05NPonYicJVhit0BMgpoWXTYuUnlarLxkfDz
CKFSSXRbONbXNtKfX2AyujFwIvwejDbxQe9BvbxVdb4CUiBEyieNXL7cleVdyLNDY9cRagjiCKM0
4/LKiHSPpvazHvC1EPlrTv/fTzpULz06Gjq5W+I7nRknUliO0mBMrCEFL5lLF//Y1pjUkH45ff2p
GhQjvFjOhRJc+9VUnQcLTCGhrSenaXEW5eVJfW5OLyouLiX+GiLjRh/k/d8z1HxKkcBRJzxTqCDI
xpvA3s1W+cEiQQ93ryaEYebsREACpMU8V8fPw5WdFldtkPJOU8mWpHUmSxBmZ04+FM4/5xtpKT3L
ESAmr9618QRFBHFI8rKLDyioNVsLvR/LOeKmWJZekZIduvinOb1Hdk6/UEQU39iqOvAElaHVatt8
1T5r236XrYPRDExD5cxSL4zoqxiujoF7wUn/05bGXdpVdgF2xxMB2FiNx+JdIZaAryj84LxGauFd
EX14EQdEhHtZ7wRYUw0BQ8LxM6ATSBsJalxLQ76d0V89ySwqRuT5c9QQ1d05t3lAC/XkC9xqyeE1
8bBCak4M9TU11V3OKyF3aWGCoYt48g8JBsn0r5cyhddwBF4MWoiGw4c5hdT4Tu4N0AnJOWk5Wx9b
ASbcLQ0Lc2lMHdKH14s14ILknbRjKNCtK9p4NKX4KxedMuj+UiQPG36XSVq+psZ7des9w5aER4ch
KABCHveW3WBZ9IO6aQRGSKO4uLBt/zd7ECqAt4/FnHu4AlMhcR7vfBXrdkhNBS81JXnGK4mOQmjo
8bBCwPEowkF5dsNqslV8nExsp6XSRUc7K2nVL75DklcNtHMkySzV79NUZdIRgXTg1CECkNlgn13D
F3k/CdvV7PJfufkenbZ405nA/7E68nDd2+84Y+D0lpSTMFiCedwTDHfHAQU4Hu9j4Evfg6Tsjj09
pma5CTXm1qisVf5hB5sl6NxQCfeXO+56YobOwGkgyhu3wuAcPAdUypk2rTWyG8Lwv7oUikYGIlus
M5yWAdmP5LtohkuVeZNKLtHJjUcfw8tZT9ZEa3O+PtbWGpFarvJvph+3ZJwn929yTnk5ehBDKE2a
D/beSsDxWELtp3yY1pDCB8KLbrRBvGnrVngdT7pX6c9M/z9V8CVgLkL4RGZEKrcF22xZgjd15syB
acBg59s6c95NOSDLXKo7kb85IYm3g6Qpm8yi1MkUQIdmdr3G/iozTSJNXqlrBQfMycxXpiGQz6tv
8/CXD44HeBL1Rm8cFlHriAt4MsTzZXoZaqItkGKr911gG09axMPpLe6gmHsuyBO4n4KjqNqT6XwS
7WdixwthqddTSIrryDGR3W0e+YmFAfcMddrbDT/CB4ZjPKpxS/soAyq8S5PHwaG38OyII9hzGsRM
SAlAlt0yq0XHexHwwBBkLd0m4SlSqeB1R+rjAz0T3pwtNNEkCTkNW148SJYVgM+7V4WXwJZuUsQo
fmRXTMIFiAQKKnaMBIPUB7CDHAO6wuO0ivDL6YzX8a26PQ3ExIAhNbqWokXaYHg6HXw0Q6jaT/tK
Uq691TY/G5F1C498xQtNwNYRNGqwiE1kSBvpR1VuM+uXNrgZ1s0qakGDn+MrGKT8V/FJqxcPKsbp
xpTA3jHlNaeJ9bIgS+t6aBY18o4o9ykKwBz6AgYsW5jCIltVlv82aOvmeM6sbTKLRMcWqO7nK0GX
fKw0WQh97pYDlCObmGkgMeZx6v5QdBnYTrvUZSmG4zbMm7vO+iI/MB7OXNsHMUD303z3rdk3pdi8
NjMPnFZOmdOT0LqnJxuQU19inxd6nV+UzX4M2u0XwKCuyrSdDdBmLhS5nMVoOmGTlgz+7PvKfCSk
IUGH8rSGCQ+Mfct7yVfSj+iSdD89tQaQpdbQ3UrKHvue4BZxp+lDj89GbhwMl+LgH9V18DWoGAze
/OnDwKm8OI6YkhJRocTKbg4s/hhetzCyJuaMDZTK7o9cyYQSC/7wQwIfR+i6uL3GItkP4twPcHm4
FwBVRyM7hTSVMzYnnI8g5AIg5uo4PmCZnRrtj5prsgDZKSOnzConZYHTXk/uFQTYwLm6eRrIa8mC
WF8n+TGgBoHdYy3BBdtRnSv/yphYTKTUGkW8JaZTO7QJYPm79lq+D6byJtp79b1vfZgj0Ll7MM5B
6e+DpGw3yV7kplWuIUQY+NVrEMA5AJkD7weL6lzdUZy1i4oBW3SIR6nF2uTc7WE5RdE5BLOdEwCa
yOHSLV0xJH1DbFRoneo07FlybefurOJvG9obOPIguiOh6++B4iVPKgLnyZanf4GGj1QhOaf/Vbwa
tGZAnNnS6/t5fRVNkU7qeXsc6xb8VaVgAXYoCaopx671tOWCbctJYPVsePMfSLJxExphUwSivQ40
cpRQWnztL7BG4x8YC9RLZjCl6IqV5jCOtokAUfqdy2mYslt/UQhP70HwrPDXbIr4921Znqilm3zk
Ly5M4TWJLJ/2WhsY5cDEUFSEzxB6P/KKEqEoaMt77RtQwnD1voelzxfQX7N+JBbLLk20XAr7Hycz
loqsCxgNtRnZtgLTMGm5AJ5KsFHywqHcDSmfaDEwhotdoR1tj7k8dJbAjM1j0jtnnl7NBQPgZqrv
DTQW/Wlg4wtBQC6xxdkzN9b6bHUsFPmXbQIefHFAd8U8q8mhZ7G70wVZSaoIipmeFZ42lg+x2DM7
81A7D/hNu4/EXV6TAUprQnlfrM8suVdNQAwSqiC5hmuHXUekogxBKBxZH+Snedfc4yLcUafS+/xv
spJaYuYxIWZa61qdUzlQjyqgqwyNyFAOCpaU4FfPsWUaMOJV2u0C5vAGo3cifew0xsBbiFKqXrEX
Kzk9xQac2Q6zz76WaGqTPmweRRVNLVCD0x4b54vuomgzOO7/1C3eEyV6N8m270Rqpxm4IssMe1FP
zNVw1uWGXGGtA0E0ca6qW+QMT/8ecVTgTaAnSaEBqR6iNd2htmFd0Mk4EYXugaKNtTnxUd7CflLd
+ynhTyKGnOyo2MrLTi+y01uaOyvG81CesbE9PNaBJE9EeCDbE1Bj0B4Gtt59R1jHwiUeBhmp19Ya
mzLmvfFOEWFceJUGZC88CeyowuNC0HEtQUXS3iarmdol6e/KLraZiK0vs6J/qjhWZdDtZPWJKNVK
Eg+o1zojPppz1OxDk54Fc5wli7UcD+/nwvBU/hwSK8yo/yjniv+G8bRvOCDpwjMML05EAwCmYeip
0KFlhpz5uAQ6c6CaeCJJy087+wYhioKrUKMWGe8Vk/Sy750BS71q5thnt/VscFD9opFlaIp99qdk
uAGywecFO/TgCQam9C0voa/DX07OgmO72xoRnGHRplLPjh7p8s6yZVH0DhQrOS4P/AhIr003IURZ
/GAtdV6Z8RSOOTXH1mAXsmcb3GBinpIzaBSf4vVK7iXDt44dZv8ts6P2pWcjQTmSSNXV21DdEAae
aHeUBsH+3JM5X7VP16GJm4zxYdlZNH+Urrdl7hnj7Fu53M8liaVlNd9RDJMwVL9hocLx0kgwe2+J
rT6MFYgdut5nHvIi/g3r6RAjlL0vbzFo0gGjb1A/NiSs7UconlIK85TALVkE3wOyUb2C/RjmbWnU
b3Wlwy9PZHTFH2JJvME0PuCF2JqTGUS97F0phEa/7IHB4o/cISluSDTYtJdmMx/07nh7Orh0XFSv
Q7zTZo1kDbGyi9NBoV8+50t27TK1kRif934zB9uo6hwuCXLoMuJTGTCDh6iU5cvDvJGM9CgNwXdC
1DAktvTEwlaJ3yZnBkdFyDN/Td/5LjiGTqmhzdDvXtZrM0Op15Q1t7IdoNmPfgmaXwHc5k5UKiVl
ivMDAQI/QsHUr2jSuGY+aKPgKxBg18N+BAg8Te9KRKHY12uF4Q5vbfWiKwizmWfv7gR5IFAGR8a+
bdc10jxWBzsVve5o0E85/BkcJXV/WAwqPxiJnDvTlHMfc6xd9GlFglXwV90LHrXa7yd9oNY73Pg0
MxUYSTCDXNrpzlQ3H+aNxhdcZ72GTuHVTzl4njUAZaeuacy06FjSxGTgt7itoGZFsyyG+PKtCjFy
Wb0zqRxIt9tWnzoYE/D3Fh/ntv/Ug6PId5k2h31EvTo4aFjYEDhv+nbNBETU1/fHHfo9Dnddo+7F
BIyof5I86+tNoaqadZUqlQ20tmwAi1BG1Z6eehOvnPXi+mUkhNjw+HH1OrJAexFFgedn2xEzcXg8
+DpNJvmoAColgwpN3cKHded+6ok4DqrgCgveVj6hvl92iICi6a4R4EmVWbtYP7GmaM0bSdt4GOlV
hiOG5spvikXI70yxjSYpfweW52NRqJx4Ufb9Mepu9YgHqbG5V6MH6Umsq3ZfBPguHxN94p2fL98z
2/6OQUroELSKW+RgKZgI0Om7tYSRQ1jIFOhT2Rnv16hLX0XmvlQvv15RY6asrvovR6SFMB+NqOQY
/zraDdGr+97jsRTIoADm6fZyhZr3IePxfp2dzub96VzeaxkLk+WmLM3pFTcvnUlFCA/fkspqcnp2
3vZuuOuQ9ySwv942p7vfnT5YwZeCgcPaCGZUkYkLTtImm7npLFqxkk4H7lDqgP8EvVRjofGPmDgx
wHVlJ6ab3UJt7hjnnLUjmg5ZlKA8YZSzFk7wbZQPvhfay9YSQ3PhR7CbpMXx3+uZ9ytoyO4Gc7C5
NxzlQAOtq+Le5rz9hC3eZfn/mk6TvC5wf92ng8eg4oQo4LzqsnnJortRoHx/UUh78XSm/izXFVLW
ANtGOqMvOg6mJ1CxYLR17hZFUKhzkFBgahQI2aGSBU+Xg1Uq+z+8RpKFXn/d1ts2MvzVhU7Am9Fa
C6YrtPWQ+qv7c8WsHexQXWY5C7K2WwbUxAKATFF36zcLuB81vxW42BFHviRW64UJwzJUQgPoeLse
ap8y2a28CtX/Ewlhg+sZaz8RCIk/iqj77kD81tDuVfxmjIrV0rarEntfJZJsYiRg0ukavEvObLeZ
TAG/31jd/YTqi3cc/FZern83VNrNFSoiIk19Og57FcckmRPSzInoIsu4Fp7vMAgxzgfNzefIHWLe
uEQFd2PHbZ1bW9sM81MLQt5vJRIJhNStTAKuACLi/6vN6BXqig/nhl/ukYCDpThlc+UXMtQwk1o7
sqO1v3iH6Dgp3EObcCAgqOCxSMBITDu1x8ZR8TjTBDEZ2qSL01wBoB2+zGQlWgTvet4hL1Y/BzFi
9FmWbo0goqFohMopQS31ET4HMtvEi0CS/z5YfTPQLmHMMW79C7xSC3bwefRmedacU6D4aQtleTHs
3r3BFLL7VrWtrTz5q7ithvFeX/ws3Hyweca9GW6dneY/swQEXuGtaJRH94k3RE8i6oI8qja7qc2J
R+BGEc1X04fA3gxaew8P14wFQC9Pf+3tBOTBOQVrzuzO8qieHXZ9Jc6iGsb8YKoHHl0FyZzXpRUw
LKbakKv8EjALLvy0qfdppNMTP2hsdKkE+K4QRr38yq8O+l8DGyFTF15RGJJ7fd9J7etGqVkLaCDj
9fuIPSyzDkoyhPw0q8UIDIbUagPZf1zzOL+7HvK14yncI3ENzC9QKJMtgywyTkrq/mke7tjpXpmH
SvoepoEjsFuHaWXYylubVi2b8DkxbxUo6CCW5Sdx9vYRDvAsAbpy1vxHw83A5CYr8V8P0oOTWp+E
CgCQLBqorcDkkkmdE7PeCyOog3ACLpCvPJOzpTN92sbNVp/5CO19XKML+vNMyhPplsV6g9TUXkoG
FObXSmvN9n8agsXsgqG5wY9ZC99zjCY8jI1V8SMdlEzDWGvmVj4NDpfrG7Nbd9AEFdTD2xIJejBg
kU2eX3XyypAHIowUxiNzMPt02RVMMMGjGi2y4YXPS9s/NQPXk+emRAr9YJAV5R6kruCTiRABqtGG
08v91coI2ikmGbIRdO9qhqRlhaolSuOpvUdwy0JmFgNcwxnhghXd/uSURgYdIbPdBUkeslXBb8GE
wVPDdbfscNYVoPNXwJ0M9JqoISWztHbJD/6owRhDO95zMjtEh4eEN/9k1tUa8UCgUJ0iVA1FWcTI
YrsV72P87aZr4+nqD/+t+jDbwVsEbnkw/rLXHgRtxMThNLtyqjNYNOTeBXhywltrFxs+DgAII+SN
nL2+rThkmiKQ5s6BfJrKHsQurEWkrv8A4F4oNwYlCQDsHT+9e2JYtqE+FkGmDSycYYxI2/ISFJsU
jzdZ9nefbs4LifXCQHeMBingLaL8b+pOmZ0thxNXGzQ+M+TVgrme26nT0vbC+jZgpDuK22PE2CLe
cqeX0Z5NYHMNaukJamNEPTOrWfFX9peCDASA2vCZZRDuth9ysCnLlGPMKRXTnlm7WnvDfQbZRTBJ
l1W97X57sVs88BGFU7W15GzPC8fBjQp5fxvVESGGosdwhQYWsk+w+tnNAdtUc2OXeB9ZEgqg2TaE
QvAk3OFoAdqWo68O8fnYJR395Ba9KkjF0AuU6OaW/n6vhhAyByywBQwZe6NhyDL7bJh5lljkAkLC
+sJRhVDKGdp/bvs+a8uOclAaKJzg2/9b2DJYrlvmEI/i4/elPwDTr9o++gSQhrqM39fgrohAG8GE
xMcb8U4h0wpmce7aEe7fR8kaRnhllMElOYO/ndSLD3bc06ww8kzXWRqEhHlAcI0e1LiTgHXW1FMU
pV+te5xEW8U8Oi//ab3osok83psUZbkd/ZxtWphYrgwbuK4z+UrTabSNgLiDPfZMxhjhGaRknn/3
dbZkUNejFhkTH0T4Y+PH4RYqHVlGKspuj3bPmaYBJR+8myhL4o4Rz7mg3C1WyPDffLOc5M4ucjev
mtjaUyhtU69jLMmy6JalHP+UVWrzKmRlTvtBLUv8C81C0uInOCU+smkhljgZ40Kjrl6+sQnppvCT
q3L0UIJQl2gflg1xqxnm9Ukf/IalA6QMPEJLzZstAYwXVV80vQqSczLhKrqdtjEvpqla6YwCd67e
LCRWL+609bdqyk3f0T4FwGqCfC4sZk0uNrkvhEZ3oY9//9dDeviCIeEPp1yH3yQSjUFHHCp3KbiR
JmZr51TUOXNcNRJqOit/ffc1gY/6R/V9s7kiUb5QoSphRbKgLKU8sV4lwpfq1ev5VDi49VU2yvIO
bcnnaY/4kSu/T6ULEG0Gr+cGYST7TQZEBiKVoh6jBERE7PKoomMexOZFiK3HWmn8qgqqRIkaoOL2
c0Mzum542glggCDNstoNjL1NUBAadowmzbhctUFu94QsE4drWKS64VZcIFHBCjcgmeI5N1Ug0a5P
SxAibE0InMcrGoTilajltX00/wPWTisVxeTAcxZIqK+QraqswinL+XfPqIMdW/xoHJelcnX+y1rt
lZzBXvziCASRqZ0t6EAbC9sPNdEB7JNqyNZ3ZJvZFnwop/6oFfAM26XdZd157X1XfxfZUKmFRb5r
p7SICq96mWu1uLTeqxSpS6FnEZzPNQayt9e8n0HWdDcvQUnK4teltzz8yDgH5HRqHEaEXuVX28FJ
DmVmsI0srdPIkczyBEIN1CMGr8jQ+zpwe3iEkjL9JEIRR5loDONASsQhaoxbaAFOi6W5NWuuMDxl
UGGekgttVvJHsx2xtxT0CJpTaVuWdfsoBgoPHfET/Qk4wplNB3coDGHbzG1DOFaDraXSVutrVf9C
z9KKWRWat4NvGFKC2g5dQnVgyQPvTw1GQLUJCnyegjL22VIw2r4c/E6llwbT9/Pvrd+h0X3NdGiO
8l3tBcC3xa6G/LsINu+lEmmfTuUS+9Ht/t6eWGXACbum9nz8WMNtuq1XVQEtpHbN8TgVfCYUcDqa
yKZPem9qxsyvcwdums1FieUnTGx8IwgMTGH4lyCuGHMpuEvxsKQ2Y4Akr2dljiXcVFsLd4tmqiNu
cwptH4fIhDlPVJ3qDJQEb6KKa5kxi7vcpnOUlk6r9LGP8OtmiRXaSnEjyqIgp2Imk4YqI2x38IoD
Qv/0Y9q2E+wQtRhKjXoTV3OMbUg0tBOzB5CSXRD9Cez0tRh87+7wuB5rjL5XBSGQ0M3ymzPftXYp
h7YEOVvKVlN7T37XF9pwN99WDhg8KDK514uO9/c3fLSv3g5HWb20K/ivUyYUfA/VyBB9/xiRBWi6
myZZbl245luK6sSzmhhO8Qq2L9wKYKyK7N1WfHviDGABE9WHqbmsDprkiLxBlF5nl/ddwKXUUHk0
s0pu0HUPBFGcBArSUzamCqpdHs9GQ1aIPxLMEbcELTDuvtPx0dcBdvbdYCzIsxMzDeRSkzLJNHkZ
He2RajrKunQS0JwT+JZslCdqttFkNKkHJySg22LJa+jSIqaF2NQBVbpmRfWdJh96fIWCypz8Qp1w
0wS/4J1duBUXs4Gbch42wxYbWg8grbzv0rjYNdSDP3H0bhOQw+nAQpTudG7Ttr/QCLeOBV54t9n9
ydGKdicF993b/NN6jb9McvUf9VKSPjrz5B5nkgf1U3oNBZ0BY/QFuZyyy+dAmme7rk9+PcQ70pAi
e5DqhjRgol87Vyh/+VDopJZTzDE6fNsmnnvB+ZEmR45wYo5XOEexaomXolH46q1iZ6yogoWHMUuh
Y9hSaj46ZDrgBXWMNLYhIeCnFQVAQn+Piy5avIsWZtyiz4S8DvarjsNGpCyf/5/te5DB6OY8y067
Vwsg8meOFuaOoI23WQp7LGc+7cOxZdoNiw+W1t20/StCFnym2F81NV9SJm09ETeMe+7ZN/QiCIAS
xL88gCj6bXKEQ3Bl5Epi/G57qyoQxjvjLLPfPhWoeDVnnpJN+A0XCNjgYx16M90sSVO8RxOf30jl
8x/2KyGsZ2KzNbB7RqXlOR1+Cn4hn5Eu1skSfmmw9xnLowg8diA0Jnb7qdAIoCpjT1JMZljNDxUi
E9k0yaCKNcNiRxZuJB6x8llS+SYN5NBhMNQvBZzrFP1Lz/zUVfcwaKXkUxDZjEWptphfiHe16Fs7
yGTyEbCUZz69jtmWQEILaNAUNXAuhVIrsUPIh/ed34VxDgmwQM/CLY050BNsTd9WY5aHmCtHxDwq
6+8J16hFaprBx2IHGnBw+skzBKExNJdnsSfRDKD8fJO9UduKwp+0GgXpCIenF5vrJQkbK6sXGz4S
3cES6eYVS+Yvu+G1uh2P5KlTopk1l+zSb9ZBgfqsHRnJqlALsacVMqWZD8MgdvTDyMXNM6EeH8Ak
z8rzrIwNrzWFKXYUVFwEn1TSeQ+ZnYdudk1SQpVINlOZoVT7/ZI6AoCrRNZDpnsckOUEq1jMRuON
wyPoQeAxrEk/aMY+r2T97cEFxZ4UWPR6Ty8QSxmqExdSfAMSogC5/p6D8X+wIrc+ExT/HPL/vR/H
MRcS5evsOVsXGFHES+U2ZhZom0pLHOCXN4Usz+MRdALGZ/cw7vLbO5xuLNx10oe3OUBA4yhXwWIc
arxLpNzM469JaKfILh6srRKOs2/dUwNQ2gZ3A2giu/odxXy2lKvZxrMsQGVzwv7gVy3p8bzdXHrv
XpGuS3kYbk7ONmujFcHSgledMG7UhvnYYf+leNU27tuCFzjMBPCEepokWvzGu+rNFA3aJ3pFXlNw
vs5jk4ytPw7Ndbfb7KTuvustZi/1ogmtYG1iqWRwfJoSyMXx78JAf8EwTiZiaWHJvTZpFcRPx6ia
h4mY3GyWmRVqM8XpbwxouJJ3VgVW7apnilgWHxVhgPdzn+bgJ6nEb8xgJiJiZ9IxxelmNRtX7qGp
yr0vdOcfpxz8sF7kkgRV8kwZQxL/6uqqoBfFf2uUABun8M/jj3jmktCPGFkd/o4cUSTZKqB5USgs
FV1Fx9XiUDNfFdQCLwBy3TgoIDZmLCLv8ng0d8QuS62OFKnx/T+DOcmJITKPiQKmVBBc25oOYzw9
O5WHnzhYORTLJGQh0E2FTO3lh5zuwI8n8fTOhVitiwiKIw57hlHiwr8PilYZPnScX5wxG3Bul4Y0
lNHEV80dvhRtYsOEoIlZuLLlqK3rf8v+NaOsg5JMAxO6ZoCH5gpSt1pnQjlbcO9gYSUVAn5gjSBG
3uUXKV7V6ei3sQGN5RXZisMuy8/6K4p1r9573NzcA9OLy76gN5MxOP6X+KbzUhlvHd/Af+I7Cahw
/OJDixEJPlC3yftbfJdwoYEKbIoN+hmFqHMLz0ziQuuYNw5pqJXfhYP9Ix2Y6qkaEaB/DD8XqMNH
mfYkeDyV7dnycuHouvCJ9ZP8ZnnOAV0yb4ASeCG94rvwHmCMOrEn3R7PpVM/4xJ3l4RCt5XpGabF
48+eEurVu4bg/+neyEROnCXkCqQwwDNjHow01BRelkMIlLmRLe6C1rB1r98i64XjtnrgeGtx2XpP
cmYGzkoI8FOEOTHcvImXEOPD9hBdTpl52Sq3M6/A/uxi7bmo680PnfszTDt4rNWgsW+g4zPKIjgr
EI8NSyn7gqULtLK6rgaRqyBvel0J5zrq/X0a07lGs+p6SSGRszPWo4S3wc8Q2UeriuGYgZkezFIL
SVSfqWVOZUJJ3XAsmxskZDzE+lbT+sjNuC6XkKQonyKMs0P9hhCtBDsSpyDWlmtXvZvmFIiXzh7I
SStuFWAv9jWPBxzRTRd1CpaNRgzCLe3ooiuCuCx3qUVvjrrpP0rGhHSE8rKCVp9pv3/Do3FrZno6
aPDYWhLOWxaAHMoZsM5hF7fxD6gx9jT3biWNUKiyj96cGILzcjPv1lKG6pmiohCtKWpul2l0IXTB
ptMETqYnLd1EgYujgTOJfjX/TGcjNC/Z/lwy5oy492x7UuxAodJwNgHMbrFd4rHqBWjV2Tello8v
LoeSdoDfy5HFIQ/nNj86okSlAz2rI21wpIbcdmzAJq7tsDAYXbKXln6BJhAD9juz+KAptRG5nca3
0GLO5y9I3EEeOWrNz33xtAh9+VK4H0meY/5rZvjpLk1Nsph7ieDgnHTvg4zFjTeCdQRtF1ZdPFL+
0PVCpa78YX2YUOJ4UO6YEO/XwDGATJycN6XR8XLyRTLEiefPeyitpWZSOzv1U3/tzyTKATSLY4p5
QArOxuAz9GaOUuqFyaxWJAf269U6xRvYXpvEhsN1mUgFmMA83XsZe3ePadQqahr1ha9I2EQLTH2m
J+zidNOR4PiBZqLmVM8IIhyahdJZWPy7CETjfcQ4hGahQXZcqbokQIND/QWctT7J3cNEN/XOKtmW
gdVkJUABQPVV5MV+giNcMne8UKT5DhpTXenmKXwxCpTaM1rqQzJQ7WlK/Ul3d6XwHT12PE0UjE5F
Iw/2DFEs8OekfTrLDS1IElteaaGKSgcrSNJfN/7ujB/C7/Muujukayq7W/8WcN2B0oPYzKJfJPC7
vLK08EcbTiJLMdMHcpoEpk3l+QDBDUV6BQBZo4I2ob5+64wgGf7Okx8IO3tjRkTFNmWisBYD3t+7
vgzmSkQWeKDa0ZhpyuiLFcbuVQeTo+VsYjbDK0R2XVk9rIHPYMy0VK1f3Y7bnhxj+CS0CtB2ICri
xWFxISxtzCmXfWaWyZXbMsJUW4ZCnhT27fE6sb77AWXBKDPpf4HzdM+97MKAsOrh5GgrOBG9OCdT
9tFeL5ZHyay7ydyWbIJsSa4W/SoTMzqqbieu/bsFdh4ZaioDNYCLTOn6Si+Zwznlu2HcvPnVD02W
0+qVs5ZonQgwIBtWunNIx6pz3SujXHPvwQuHPGWWBCY7mJgJLIWNGZCQBQNzZCzDGEiMXJWb2/WT
QmCotFnoLKbqXTDwp1WznhOPDIBMhmtv4IEJqNZqQ4QaeNp7QfJKlspQmR78S5yydx6KGdD9uql7
Mh7b8MdgGnvQGqnvslG+uIbKtKUDqQD9IdW8B4tLrb9udWUC4fCV9QFbnCRMEmskau4Cenm8RIL5
AbEzzCs5IXSk+E5CLUZ+XY0jA8jP5N5FML078ZUsXR9ZN1dkP8x68bcuu0Xu/wQikc9QU1JzKeG9
Tcfld5WtMAsFtlXyITc+rlz2HJDGsOgEt+WSlK8AXv8ciGD2+7Tudib5O03yqEe7SuSqFRhom9i4
NC6I9IeNEYCgBkmQXyL63Z2IRTl3fkCS1ZVPM7RN83LoxyGbLzk3aqWJ++UKt3ZtDcF6vdZJUqpF
Jxc2I/mx3eU6ecYtXAMsd/04d2rPPBWV7BaNqaoQbv/y4rAcp4I0AqVMfgjBi9qGfkWhgdSewWiu
IUlpWQTDf4DaA0rTsTH3DottV+lN7ZGXHP0dWD5mARC7TNlZYiYG4LHNnPJcHZec8Dubo0OTe2tf
r5IVTI5pQdawjegozMPqCQHb+6D31LnX0XWBGPlmknly49Yy4xdfE08cj8MrFVgcLJLfmhjghd77
vIQ9EgjBsa3vyluwg7odKEYlJ9bQuea7xoqORkB/7Uc4+/ATEAueUEdna0dogF5Y3XMh8XRyEXiT
eZZqaKQ4IHoazCAxbPBWzXFQMaCDkpPv4jBpFwpOwgBuNjgsIEYxvpxsYFGXt/qAg7BayfJjRGYk
pXf/Gq3Jd21pIWyBEswK5HCqDQXmv+yLI/EinmKI5VgrTBmzOQOtOfSg8swdj6Wj++GsJRCHXU5y
f2/4h20YaA1iczjZBmCZZ23n+n/G7Fm7/RGd3eRKr8/l5rS8z0nyIuTF3QOGyg+tqjAET4CQvuu3
kQuXo3Q6pZZ/K0NWMGaTHVKtlqLKXli1qsNtBLcAsuFeECUQ85V5x0Hv3IzeiOdzjN81oxmN7B31
vWpkanpQ1KOdQ+Ps/veTYZrGNRtUXUvFezuoHInj1c9sntvCePX0AMCEFqm5N/HXbX1O0ipSp0g2
TW1BhnDeeDwJddJJ+hlAQkhqMb04+UWGtzY2Eu0DxGD7QSqKb6+Y8XLTPM/riUlFGg26TAggo9Bg
LS/raflkFpNfxTFCC3IBsejlYPCnElGG2H/5HdLntiumF8jJZAwb8KtOnzIIxxb2L4lfEiKi0iJf
ZSMhPddbpzUs2BjvpjWSIDGTMiT9hmUXCRmr9R9qj0nU8Dzh6ZVrQGyRsyZfmyGpxY5a+v6asnhl
1YXNFKtWUoTePMg9qIZ3hrPHhfdOaMNztpkEZo/mqHm+BQFAC2MTaXkZd7bwhA+I0HKyjYOv/PsJ
VyGfjd0nCanS5Bd0wQkm//oHRZXzs5JNiPCr67xbpjMaDk436rPA+Q+83VIJ2JRzFI1vMs+O1C6U
hIlrVeM9rVEDzMj+ZUVPQ1g4lQ0sLoEiDtpi25Q7pKisTbE+YE2T8U/+5CPss0c6nwLWuUXGKtTK
380lcCTVFS+HULL5FM8k8WQ9ooDq64+kpov8HJPvRDqqOOlHDRa0yNoWVW7IldcdrqAg/mICySWZ
c8MFkwVeY9tnBSKCAdrmActhMqDvXoSfxJR6EWKlT9nFQkuDBDBsAs7CtyPMknnIISgWr3ptYyIa
fzsQhzNfTOmz0fVEqV/vqe0698wrM54qq/3FEKyFTIT7ycVq0oJqc36g0mI7vnCPklWPpvJRXvdO
xStmpeaDR7eind2UcOBEN1xARwVN31sujVqojz99ipCtOD+WdhvUTCSBMrrmGNsq+GEXfLfT39Rp
up0Y/ZfnqaFOOoRGlqWgZE1RbwFLPNeOVXMQY4/RhSIbBimsSjfR4bkZNwQAh/B8sGR4yyyqf9oN
6FWHPr9dAUs+S9idhUFZkWZAbAY7r/1ApOTQzegWgtbp3eQ6nSCLtFoLsmMyOyhyhB02+c3Aqeya
yrDyHgu5CsM5NscIu9vlAdI+iS7p0nKFvByw2YD96/hKyUIYsuunOsvxO1m+LoJ/lNk9J2ynr+5w
wNzkirBwIK0SXOmaSAd3S2Z12EXoTPFEDKsqKWRwKBCKIDQ7z+DC6R+ArV28UnxvW5W+MDkWMkvD
AxzqJdtGFMXsKrY0biw36ssZtzPIsD8Dn6EpS4rHtqMMSSFusWWUPhXhN5W3JTFF/TWjK8LDzPgg
o1d8vtdeTVVWD7VaqnVukLIS0ZRcClb5zZUm7q3w+dvJRaa2NxwYS+d+zaLibrfxgnQri4lznawr
7Oc0t4e7zWVQuCX9OoHwc4z6XlQrskm1emPstLsreOKQXnx6AAUQgt8eKQ7GReNNr0YoHX9pF24F
nhtu5soToLtj/O5N7svEr/b/4Dk5YmJq5sBSGDqCTJCBMcYlabgMwNbPdV1eLoZR75Nj4vY6KIJn
mwmgsqVxBCeL/Udu8t5ndyj5OqURDGQgZZGEiyxDkZOp1PeI1MOhLNuNHDymDL+Dd9IWGrr+xLlO
gPBLzwHBP6HqjFULckNQhOOfcY22vTwVGB2vxowb5q1AepZEyELGVp35LCF1Qu0ajKKs+QUEKUzi
AG6sGNFjuo/cdqI8qea9+iaZh5Fzok/kZyIo/rCI9OZrW0ZA7PiyIiXeUY1Hsj9tfCr3Hd+Htc/w
YU35PXJqSHNkGXWrEhjAq7jBnbfn4DYuOKj8pith7yFq37MlRC8TjaLOEd9NlCVwQfi45SShkOCS
cdyuzG6lRAFCGoK/fISidiMfNn1UU8yiIrBGFbqXYVCBcwzXYTxCXnhJSQuwSgj8UC5A/lFkzvjq
cQpvQ5FIikjmP827a5oysTB7Pqu7OgwixmjxsA3xtApebbsNMPXnWAv2fSYhdC9XNOEiorxuCT8r
XWuHeuBd4wx7O+HfPFecDEElY1lZ0dayZeEAXaGW7Mr2aAQhMxbQjsTXbS+L2MH6B1SwRTlyRGNI
lOdBQUCMT0ytQYgI9IvtkQhjFAUDE6Rt3pRettiC5sEvelDMvqs3AR2iijW59gMIqPKvTN/fgkFS
TCoVMZP80Wrk7/OPb2TH15ZtobmYLrw0CvYOjD7l80aZqm7PXA/HjKmKYD0dZEGlNfOApK6d/Ea6
AHcp8ZJ6vBoNWE2p/KLGbnoJy/xpvdyGE++ncehIHlXvFWbYR4Lx7FJTxcIvvngtd2dFVGrD1/6O
uqT167UkUDyNk5aHS0AKuGPo/78g8H7rqLDi/Sr2+88HrbaUf3dTk3INW5MfJfjY9udeLazVx7S5
Ogk3BQ3S102EnjoPTVvAMzJWkO1Dvmc3LexU5aw/O/Z0NSl9cVavjEQEKD4fnuPaWsZsYf4mM46A
LM8B7VoWDx995OESm6/uceC2prA/EpmUyH56hsWevi9jWV2YwNhW/aDbbKH9sN/o43+yWBpzRIGr
Wy8r6yXyrHiTJZh+v2VFuv8JwONKIsw0u8T8mqfFXPosuJpPRTeHwBo0dZkeHJwYBxwbAvssOtWi
vK3tLhdiTlg6s2EwWZs7ewLfDeunDt6brdM64nhJqsneEVfv9urHA3akX3oiKQ5uu7K0Vr7Z9Q5v
NoANodvW/M7xry3Vje9/cyqUEAr1D+njMYT+cjfp6QaGcYuViNpIKqJzb/83P2SRzu2JVTRJLpPy
y8X3F+9oRprLmY3jzNPmlgl9ilaQqBv5YmgT7+2ESc7RKT4Z/fSnScZDoYHGvdumK0emS3K4X+cF
noXzPrqB1XzSnvoO3bKjOWrzOoYew0aaY0JnPJfdAuxITqmmo+MLcBQllVvf/DJYTjHXgqun6H1X
VFUJ49QFdtq+5tCh/sKI56gmus41IQ0mTvlT1sZz9t38xzd8POdeVpAnG6H9A0muHJ+u1wGug7Vs
LubC5oJksmHXirSuTNZNX7U4hfy20wLEnY5BoYzjttlb2Uk0N7Oi2cJkos2vxxlSiElk1Coe5YOJ
uwFsEUtbCaeoFfcX7tyYyVVVmQTbDlDjsw6kiZ/GYWLGRpC6VvHZ50o8/FBI92YixHkumDAtlzGK
2Vo44qW1DpE11lL9aCMyXm38oYw5uFLcHR3D6BPrfCXTaTdFnWF0AXJL/hMJloznHUn6cUYhn4z5
J0WWw3v82/BRYKPqCUt1enaFw2ZVMmws3tSTnDsz0FFuGNBzcgDGIdR1+UwXJqtx6IvoBFh3odOs
rcQ2GklrcdoSnWKC9krm2aBaec0vP3LgfGOsIldULsaqZmWIJ/nnR9O7KDf9bOqQdwn6nLq0MRZO
bFDw8VpJx5XvxFWqF5m/WtLtdEYHPNg5A8EV1nFEu1Jbm3gNMtlbzRnWITtG9imXVMm9BiEcj2i3
q++4wRtKODjYILFtG0UQdP/Id2sjNoHc7dZq7nl2Uv6DQxvVxYJ+KbBh8BV+lkbj6Z2GW90AP/sv
uvNkG5wNnUid+vrjlXUSlvLGV80VUZcBIet3XT5zHT5JNkshz6l2Kk+I7xnD/zgXB8/AiyRlt4LB
3UeBsz/z71KFjjQjStFUm3VcJnJ7NhfrBYCP7HEbz2DG7q+9mdsvR3CmEhX22/9OlO+mDSPiFgkL
sIzGxP0tcILK0pEgYpP5j1u3M2gPDWoc4Fai/GyCOCjIAS9BP52XiQm64uHmonw62DsMEi+EURKj
HOwp5ESeTf5ubZegRIWjvVPvabK+GNv7u5JirLxq290ZtCxOsrujUBNgV/jt28fHJizyzgY1EAVE
w3hCORq7CutW6JOkWSxz8CQlQtQkq4zroSiJr/UXnC6q1ZiY0fjdJtR54dlMNQ4urZzWlIXrUAH8
Ik9SuRWel3Etj+JjxuDu3YrVNI9XGLjoO8QaTZEF7RRHMxrcoyzQZhvqF4em+3IudXf6Dbm/+Cci
K3GpNZ5uBXSTurVG9lilRtu2+4ss+De1sg6WDjex9kVdmbPt2cMo0OrDTWGLis1xEUNEe2UljK5t
Ozye6zHLqRsp6MnQDAvY+1vq0/spp50fZI+nCPYxMwwr/l1AOQ4Nqer9bpTLHiRaxHCqFjyBVoZf
CR/oklWKAj5k2a2aWTvQ26ws4RGKjSdZYKn5p2hI5beGiQp83mMO8GoayjtPvMGddRsxBwDEsYTX
/jWD+k3idmTNEN62zrjSwTV8AkP8YbKd3NDOFOOWrkWTuwf3CI2/tebNe8HThA0pnwRxkOURT+hS
nl4GHjEZ3RpnjSYiKOJtKpm+q1IrPuxxP+k+KSVwnGkxXOjUsGtUS1iX0ksI9TaCtegnKZa7KNLl
xgybX7bn4WM65Kk3gGJSfoqq4qs0kgz3zQyB5hMNxA269/vE7mnUVJvrBpFFyhAhU52k3J/rni5I
IKHHo01DbGRv9Ea8TefVtqEV4kIBgbVfqUrMrTi/LTA+AnM38SxDI2SxQjFxnl3XNOnJ5/si6Y8G
0s9iWTvt26L8dqjWpKuBvrK9x+b/YYiwmzOpbZzjoC6zDyq+SOHR5H9GQ2KOO4Yy4JC+Tld6a3g8
X5D4EXD15Q+EXioXLFoYhNT5zGuYFqWZjGjqqenVAClpFdOl3WUt5TpqSo3XqRzwfphBEQVvzSy+
osSJG5HkwUKqtTki+IBemqP6lxaL5wVp30QTMTT+uS7kVQ4tdPWxYGtC8pPxHswATZuoreVTWwLF
Qe1Okz5G5T7d1H90a1gS3ZfHQE9dqkutRQlEYDkHuJ/zKeUMGS/TOqbAj49sAdb37btenlpj0Q98
/XTmRx2j9U1eNccb0mbxPZd5i/XYwei7eDqsclaokgKdHSXa5Idd10huPgD6nthNzdJmpNoLfu+6
idRW05DTrF4CbN/sFauM3rtVur21DphqnGWk+ghRXLy+lDpmo7SQNhOWmvxNvGP71iiRujVtkMAb
BTQ49wm77iwmJL8ZmVlcTQgGoIY6kOKOp+K2iILw+r0GCirG32BpZJNI9Iubl6YNHvE56t9ApjHt
X5/dyOQQTuwFISZkVZUmPQH+YmV79di52/nCa4d8FTbQZMjPRsBbhc1sjnAh6sJ7s2aqzTmDGJhW
IawjmnMx/F9SWE+ZKgKNHAFIgZFBqGQmZiY/PqhmVpVuzPhtl9K4czKMl4+SIElSTEL8HhR/Tdw+
gNSkGbtGr+aej0ypwwrhL7PRH0pgdu3WfMaV0YNFizm8iCiAVyBQNdzCjjpn3EV7kHxKcDmJ3U0T
eQcsT5xzJynPpKHn1YnsnN0jwpxetAyY+yn7v24OUC8gDqB7rpWa88SYXyDMQdo5WpL+RhOsoqaQ
+6SHi3rG3+okXi4diOvrJL07c81nmTNpvDgpvxl+J4tsUwDVIkXOIoAF4/U8JmglchKEtkpzysuR
sW0B/Tb0Q2PVu9AxVrbNvSD41Kx/uapr78/lK77fp44n9SJw8pFr2R0KpyImJ0QiDSZLwMDF73gr
lfeZGxAjnX58wX6NGK4irQItPEtNcWRXh4JPu7plawfJiUoGY7WS837ZJaGjEFb5gMS5z0J53j0T
TuOyLURF7P85L4gGFnJjDHcngSPXdq6z1yOoyvFnN6UWNsmqExjPCo/GVH9IZNnAipTIjj4kpGZD
7KdyWX3PfVlEO/acwQEh46u/OrjCgoOZGxe1qetZgYfMJ4s4W5Euf9IV8qepE1Qvv6i1x4B6dGnV
icAzykU10q7bLuj7aGwh7OwRuv/VzBabGPbWag9uAsiA77oLkszT4VIyH5ldTig9HO9J/YUl8ATV
i3bLmliBBy+7oWcFuKTB2CwKqdUPnU8ChTQoi+QEDMiD3vhsKMs11ypyw6duJmYKfy9aI+ergCfw
ByHY4WlJJgQj/ZEKXON0H3PWRv5WfN8fvgD+1NwPvlZ0z8CQNqMAqCFM6pcQ1BrFqp8/DVk7UTrK
x7rZI5BFbNjDqhXUU6qgHZO5YpGBxYFvQHcEMSEerEk8jwAPrXA78tCYUcxPTnTxZ9/txC5Wvfcm
+3vJcfgCysUEwVfQPXY+LODiGp66rlPnqu4PEIKvrmfYwcqEXS/0kFYoqUWZMgAziOZfhMAn6pKA
5uMHmeBIq7JjvAl/DKR5tEsLkdDIq3F+ce2cMORmOtBkT9eAPMPMOdH49XQNFMTigRr79q9X6ZqD
RSb1f3U1n4rNk3FZOw7NDS3SGkC67Wke/hz8+26xBXycsOmAcpXVixl/vE2ySnzlKQuBHclQqu9K
M1vKUZs+9q1hw0sBiFpI4XA3tzfXiFyzwBjcMhcDvfo9Rr8k/Z56Q1q5va4NKimLC1gxbAV7La/C
7f065Qkzu+qJVaCRr+boFswfiJxUjHuihCV+GZFg5zEICjZWCRhgmamG0KeMZZ6y0Y18ddKdfqg4
WK4veq+KcUY+xPm9DSTwvJXHGOeu/R+svM14ZtFX3GcDBiKfsaqWDW9uJEEa10jmWCWyDjz7zSki
MSPSpKm4D8PnUYXHInmxuakUByyvIOF9Z0Cv6Kq8D5DRDRSQIGQLwOtUeXynZstksFnu2qhRqSjV
JolZ9eA4ro/dAa/yFcy7oE5U2a6CYrNGKM6Uo42SZgdgQv6pJWzD/pGHvsO+yoicdy344vGBbyp9
7J3pOUc17Ucjkx+xD4V38nAz3iAAa7m220WlrnQsEatCa01+djSoCQxi3UvxCKcbWlpJKnHHGA6d
LX/LN6Ws89ZT4P3k4qpvmicgKNd/SxyJIAhNHIVMY+7OYp8TCyd1oU0WuBC2ZbKfaKADQYihmFxe
oWsxDsW3CYXAqpKQ4QX3107IHlt6SJlPBGVpMPmpSBO/nVhhcyzxJjOmOBZNBLbNbidTdlV+UOIU
I0fHoIDRnGjcYlqKGsGsSMVfVEUGoU+CTCyWGKKoJusI+uAe29XnubdkSFgIE2J3GJk24cPWNtuJ
E14/W1BM0q/tzspOtxq+vfAJ5SFgRSB1Mo1FUxjZnfbUQjY8DEoK8CS09u0iTQHIAbQuQ7Dbnyyl
bxuJSW6JHrFpr+2ggZfCeeJAbUk7AE1/IjbGeEYbAD6uOpDbw0BSX6pGvyBh2rk/A31nICF/SGYq
xPbL/BxWr5zxWwXnUO+55+nAyBA0Qt8tz6pPh1XHZu72osEnUM1WN/vH/14AbHt1Q6VdPryFTtJg
dS1wt834kguVxTTtcPmYM95EZFP/uk7nebRMUvB76SYq5+vzPyMHwmPj/3FJoI9U7bGdtV6FkDxB
gqepl3TbukyBf+4ikyx5c5SMSse/Sk3KtxUaw9JkRZCPMm5cXjD/ZIBGSs1Y/XxuJVbMjwv9CcBb
PQsVMjnYWrjBZTJrzs8Y4y74YCHh4jhXUiisL82bIsv4rPO8iOyILF0Z7Lnuu/x0IfqBZlspbyFT
hKKE36SE0ZCkZIcevy2QaNzvRfHe5lPGkCU6WbsaoPQUCEQVoE4tpUdFrWH4YHnHL8hiaUzDgLQu
siTQfvRN21GWxwlqT5/UOs6+6RBfE6MLrlWqBZJrezskntU4x0KNMDjcaDpW1w5PThZABpPmW5Lc
MnCP7agLEkxT2mE7M2nFqJ8HnLSobW37ZZWElVLLJ0d2X2/3O65EIoFu4BJeGvEBnNXxibnmqI4h
mQDwZFOBfirpJOlODhtzYWomYCPLWAlDFI206tmuk0QqeBGfIAcY1CgECR43VarAZjpn5NOVRS5V
O+RkREVSTPEtPTLYJFgdGT6qeV02xl/mUpi8PZxcKU4cthDyVNGZ9mW+tHZBzXcrsM4tsNRPfOND
F9B5adDfw3mKZtX8CmP+5MkRDmqb2M4u0dcdYZvb4PIadCkf3Ofq0ImoDIkFWH1jlRljZW8ZtN+6
lI3oVjKx/1ZwlY8bpVJO5gHOcSxyQdw2rysBFgDEmFMFrtEedwQjGEkez7dzB4Bzo90YlO8Mb/3y
ZKOygdPEIL2jO5gkme4GUjWH4h8pTy5T/UbKAthfOMVy6JqtCmPKSzeqhc4XT83236X0i+PX7zO9
OYmF99un3l5zoAnHWgnuD2Gu0r0vcFWuIZZ1HXreMW7PS01fF7hvZU5QiIWUEfS2HFXQDT5BUEjS
r4u9NMaBks3ei+UgSu9sYq+CHC/rFqg8DQ1fN7HNzxOApKslVWFTx//mYQI+drExSeBB0dQqvtf8
bip8ZzOKxB1d2J0M+67OGtNAVFhT0GImQbwE/p9ho4RmAV4oKc5p7NsxWdmLfwDHPbDZS0PIVqPF
Is2rBCjffZKjwmZKJYCFhkLXbLBc/JHZnZs1x2fU9kHZNZTRhzzlkGUFuwKq3rCyyc0ZiE08hevu
FWQXTS5nv1xyP8xwgoPWRCVTwCi3uw9ejP0XFspo+vwfClf3Sg9m3Z6Uo0fPOyvkZMXZqNu1Zi6U
R0euELd0jDO9mzD0R7Fw48wbxBAkcZLshjrMBkzwiazpll4mPT2tkzplZcw85Pp7xevKzOwg/i0b
98kSkqxKv79ew9EfyQK9EYLNM4gsY+a44nlciXRYfNAgoHoWF+QLcffiegJ0AavT6zF5NyUNFw3z
q7wJRSlLAgqptUujxO3jYQ723yGgkZAbUIhd6HF4QacKpCycGcPEiklIRHkyzhJ2vAsYDJwCvWcB
dTF5uuqXPTeOJZQs5J3GyJex7bQrIxBz+b14w4Wy8xqC4VSqyeJBZ1Y2PT2CU6zxPmFW60wfv0oA
hcN55nGFtHd6yJtN6pTvPisFJgXVkRR81hG8otzZZOciMZwG/AT60wrf+T/JCr6kLpFILUBXAiv+
xhZnl0TZHuexsgRQxTjFw9TY9T5M0hS2Lndp3Cl1abF3G3INuE42Rn380Ganpk1bJwOvIBaVY0l5
E2WcgKAckon7S4WVEpgFGLCIAJOyUQ8FMXDS1jqgaBfz6bx1bxtuH3W/DCvGgNgz+Gx3lrOYpmyO
a+wwrWOCxMVPa7ugNmWt+r0c+UQUlo7OzESoUjLx7eYmy+2M9sfNT8gTVUV3+ApEe2uoGb7QhHQF
AeY3j0JyMl8ShamFTTTE41AU9dLlzN0eHiWKpf5dcsDk8KElZAlt/Uy8clmaRJxcYajFKQylFYIs
dnYZIr+hWoj6deB4zjUhTTJiekFdxhCO4yjWmISTEsKVkKfYYkVaoQ5KNBVcfGi39TB/d5r4McCo
5w4MpKiJZ3jKemzwOf+Nd95JAPf3T9lhoaOkM4dtNQdGKCbJrN6I3iErX0svB+lE3hxuIVBwGodg
VQMUxrl8VFDOb2Ltkj6gGQOOB06Cyqc9fgKgjWNSAKXg+w0j18l23bVzXiJzlhUyDzsW4YY4dLxL
1+TkFxX+HWBmeMHfUgDSFB/zvJTHx1rbYwYFBhDgTXYrVYt9+w8EvfDDF+DF36eMTrkKQSQXubYH
86nJlu5kozZoKU2wTwrp56NggMmKlhEPGtHhv1ubUcG+fvtrroWIg1QXYn5/jvr9uPirP+ry5Oag
7y99FkhciwzF+d/fU5bh8GEyGuTFBJe6ClsrBiDiaET/4MN4VKIi2I3z9daab0qd8qAud4Cd7Ir5
zWOmpB0q4HGsVKPy7CcixbaUcEm9kd6dJ9semfVDIoNVN3G0oLW6eXnTxCG73WKvJ6ThVoEVlKyf
0gc9GM/hgA26snCp67bscxtsS9PnOdC1D4uWE3ZUe0eEBJNXI130jX0vY52QJ/eFY+uki77gn3TX
5ukJN7+N8jP3yzHYzlLsHTV1ZuR0f6nATIRMqd5Wtkgj8FqoqFhgZT72jmruZkGUZxtouPjxV7+8
hFBNGJ5xDj3MgMRxZls5Trvod7dPdvHcDme5Krfi68ZC81fraNVVDXUrViMjRRU4ji3aIkxZuPsX
YZezMyh5JsidC8ObzpgWZYC1JpakfHA/E0d19AnMde3YsrYZfY8Y2udk5jRnkIMzyVx52fHO5OHS
PCvSwYdr6Vjdvp4Whzrzb3N/elzffu/iTYcObsJDiMIHCWbvHhGVwaDv334e2Yl+neCeRL0xBLQD
GOKaqXLCJ0CIfLMa+1i3DWwXcel2TqeJ4r5HPcHadCvZV31sRCe50yR76GqP3IoNEaCtsMWWb9MV
0AFT1ej4Y7JwVHgiT44EXfFzBlsBdK8jzh/0NfvxbH+JwA3bTSmkJ892ieh6p3KHBB3Ns2A1HAR2
MlvoXsdxXHPviJEhY8pNiSPYfVUrx+r3NcB5MxnEHiJZJtsw3qIm+uItLboy4l+SHYzHjr3EXbe8
RnwCddsgGJKJ8empDobEeT6aG0wQvHodJgU4vQLOlBfHbxqxtgvIoYnmNZXD4evrTWJsnMtGuiQJ
bZbCfkbyTHIT6ccB4SaF/PCCSAO4fN8WQmPY1UdGe82tFRQXspmMv8230xtxs4p3duEoCqbyK8SB
heNJ10M47AeUEA8v9KVo5i2SkD+vSjjUlzJMElPFbPtqbcdgKiVSPOvaHmM7ROfolTtEg9bTmd+2
tJqiM+8bADZlJm4HWmJ3vOs5N3uVsHqOAPUoIgVWVEHE+Kn7g4+e7ORj0mPoKXwUJNsDs/ILhzl5
YWRiLRnQAHE/dLwKiJ+DvJtnh042iHue/og20OvgviLg2yvVRzDQeIN2FDwItHNurgVRSZ+9uGIw
cY6ZlsvxLiq5nbWuCmZmNZFe/N7Oy49F631fbGcbQmlyE7XG5WJtGEuHoyMcFrwhQKu72SrCzmYw
BrXz5KdkBbUyFVVCvSyDseyqK1uCvQ8pSi57RAcr+5oliBDdKc1FB4hPleo+ffeazcpUIYTilj54
1D/eT+iCfpYsYSIpOSiGERx9x0b8z+qbjbfRTpNjBCFZaP6I9oMH1d5kYxQdBBVu7BCl6UdqRaT0
FwrAz5tD2pXEGsIoJ8JY4bUk2elXVIUiS5kWn+Pmq/tBgFt8w9yAlzJYpGJ/6uc/wF58SSujF2W9
e24zaWXJ51fEbverWc9zaM8dPY+0zUYUWAeTw5o53RwW8295jU32SdfG8spBb3Jxtyzj5eyjHKLP
JqjyLBQM1udvFOAavAPD0XE9SHrlqwwfwdQqy/8aPV7QH3yp1decJwuhV7xXAYP03rHIylw/2eXN
/FFt2NFhL6FE9evzcHPGHOaVR8g+kcCsuZjA7n/jVydgKih/VgV89TvOftHyV4XDECjVo1b7WBXj
LpWpKhQMv5Iz0vdElem2fGDe6SI7n2yKHfWEYL+D3IY0qyoA+68OaBPJVWB4uWMX6VEjbw3p57YA
5ww5tRaPjXlZCJDlO/97rblssYxjPSdRH5GWwKVzr7NRjUxazkhtIQxQQgCopPjPvpN8IegQcCk1
hmW8Vct1AjRaPNStbxEZpNjL4yh+Hj27jMEVzVoknUZhrxkMqrPYJRCpzYUOs2HtJKM6r5GmGWds
7XslNpVZ0JPHPdr2dl2+uCH5AzsR4v6DCB1jyZ6FahcKVY2LIgGL+1XBBml5nhyXZiJfQFfbD1pm
lpuV3Du9nmJJxcYv1CbJ9W+/rDoodF5BqhrSqsvpBWtzpbe68zNf7u6+76K8CCyWVepmeVRN9fdi
NlHKDtunEqEJbxzZ8VbpYDMfhth8lnRISfQhNiHQkkGlu9EIcX6j3NqY+BAnCIgT7GL4IirTVeGE
aG6drlDSJapw8AVKuu3HF9SjM1tg+T0ljD91MocFa931jKyFBgFWfpLckYnzbohuIpj0wFT4ZpUf
J+RjsKZKEh80OSRU5iWy6I0VIQf4rN7YuzgDbxwbVS5xhU6g2IqlpbOYl7oZ7DieCueqG4dfa8Hj
JyvsHo775UvhWm1kZOGCQ9RWMcvptpjh+oaOJtfZ424S+OfWPsslUD20keH1OrtVk1yIxMjEhffM
j4kEprEYPP+kcKWopqpOBqVdXPWTjeb+6c/UtcSI8/XBFyZewwjrfiDKuA2A1y1RQMRu1A7Yc2LJ
1/R8yf7fTHxofEnP5SiPdo8z7DPWecz4D7wvCrfEUiINuwLu6MPHajTEXSyqJQ4SwlkNm/+WsmgY
zM96VuT//GX/WboCThIzVU8S26gwaHHfgH+dGqCz/rJ8/Ctyi+uHonXj3VzGaq6yUlA6sXQAEmTB
JVGikyQUsrqTEiEv+/y6hjweFKUbJiPmVwQwjjml4AtPpp/T5u7RKjL1Us0+r1X6HizlYaZJADxc
aR4ABBAL9dI7hKYPogI3D/HnSxwijdxiyCKyg5WCcPByIKZShiQThTIA/Va2PNzh8aJOnChL2UX7
3hSdzkupwOQzIxHBezpqxHGY4byoXJdP/yAa7NDke0JS+7pegTlHVVI81YLehcngjDxgJ/o754rT
HAsQZQcff7Jtcd/skjiMZcdsFYvwulYKQj6jzYjvRbQzkQs9BaYtXvF4FQZnhEYNDsx2QUwcCgOD
3r0sgD7WCffop2OyOKsN6ENl+NiRQxM1Hcz16cwQotzD7ckF7n5o/xHhSiCXSiHF6cgNPtawnXAu
c9LTrismgJj/1Yy1LMoO2mC1MQAvDmajHB0wMTp8A3lkKaikIDSXuDaiRMgj370HV/wfFuNRfZsd
5vtDolii+yxknsp6s7qfM1RAUsErD66uLv6tYlt7Q5wq6gjVGjO8bQGuGlwCzvJOop6e8XqqPsiE
ZT6zKdBWtcAWa1+7/12NyySvmpGojeRqbc5eUYPulX/a2F79MzJ4NSUJscKPdNfcc7KyVqIZeDrj
TwE6K0/8hCdIk2t5uisdY8mw7wO+aEBmWubk/OxUDeL2dZ4/V87ym4jRZGvB/WCJJAlhiobt7v1h
e5VafjauLVEjG/UtSg4QQjv/cv18K6SxQWeMjQcUkTdWLn0U/M4HuqxrzZzoDDaJABFNdnS8x5r4
hwntTEF7aGNz4EABQHV0lsZQ0O5x6E4xabHEq+Yo1CsQjen9iyzMmAWsKqwo9ifFviB7xjTyr5Ln
Ds8iK5CwVoZOs6QeA5LVzjfi0merJcvCeGS1wsJgmM1H/mMmvCSrxTj6ND31U+2hOllEeqmbXEkg
nEGM/LW5/CcflcWjJjpxwaitMVX6oCVD1AJ6de2iM2Kpj3cuuJLRQZGXT8BiAuowDSdy5mZ5imB8
ffSFhv5XId+nD9cDQ7z0TstzOVpJYuCpo1BoL1SnqGhQFz1UGYlu4hFNksvBp5J41L4lFkYXS5G2
xxi1McWiFi4Ik+/vKjc5r3CTci37Hzy93bIjHIQ+A39JAXcDjOaD4G8xKmoD9GPQYlUeTiw7v5pg
xQg768wVyXGIu5XBeuQBxc9387RcJRU2cdE0XkQofzRxRgEyDrPXyKZo8oGZObdys27tnI01ca8c
NY7qeyqqbcvbce90kDGue5XrCV/UtuVPQ2FW2Kc8497S7Gu46bCtAxKKu2E4Cu9nz8CqjfBGbpf3
/gBr/eq7NbpdRk020VMHmgXJWutE24Rvg30yBGYtnSVoGDA+JtGAqme8WdNPZPZ/kprdydARPM0n
8lttdQGRANPkGH5A34Au0rS3O6I239cc4Mfrs9FtDiBl1o1fuYLxl5MFJ2+XSuHBP3fiuDRfOr7G
DAeqyrRLMmRg/zs8nbyT1TnmTpILxQUL642eaxsRw84fyKPKmGgieTjhi3+x0FjEiT29ysiY5KuD
JMj82IsSHxCEaFIcZOKq8/P/A0Qn1ZkRxn47n6nLgjRT9im0DbGjXWaQeMq4ZpMfIfvQ1MdknZms
8RNcuGW79uNalEIBl3tiTsS1rO+ZXiulp9B0e3sFVi1vNE2VDfaUdZa9wgATL2BhrgknczhHkmB9
bDVGfs3J24+lpGT0XyuZqHCyLiJqvVhunTIhWvckVNfwbkGUPLYf1s1PdFWSf+6jl7UiB5iiAfxG
0AUnDg//KGWO2+asGCHfdqksco83nQR2V8Xg2J3LdRNR3U1PIGteu9hGOqLE+6J4YF9XKmQoQTMq
Z9JTm6mMP1hIMU6qm/bMVPg03wmXV5jwfikA5YLhe7XsX5ZkxDljm9ZuPr4mdckoahskAUhPu83s
96weDlLfJf2kHAfvdo0PbGQ0jNGNytG5FXk1zL0SH/b2bfPnaFwXBK8P+ou9sdxqn9sfg1AsvkJE
9IU2T5i1NQmRRECO7p+zAGobKdyQQc6pPaiCT/hIzfImqFmcXcPQXiQYRmcMmBac1eawvwBEDpcn
dF2gB0CuDsCYK1i0Cx6wqxpbGBwyDcrs+4KXPWzK90Dk+bN+WEA9Km8V7V7G67/rI5pRjg8TyfF0
vWm6EY9rQHCbQpw2gMYkSav7patktoB8cOAaCVsLfVNQH7///qGxDrudrhnho2/sRp6WI/D04udN
1c6AEsKXfrsy29oJN4SgLZFa+8T7FDqMSdilz74t0pfQAxU5hjG1OgVP48bsqqfrM8qY7PqFcYDs
8+iz85sqcKNgpL16D0grDkNn06OYEnBCY+EsOhLrN7gvHb1wIP6m19Lah6g2D2DK8vYUO+k+Z1Je
F5J5/VUlW++oxWKN09Yp8kVllDJGhwOG8UdvdStIr0kQwfFWAlWc/21SGPm+/gtfTTyzy8Je5WAV
yC8t9ljl9hi0Q8lmdLWC5eNBUr96vcxMO3jaJOSrTVrNg1sgZkqcb1DrV/sKjO9XCA/9xaFtn+BF
gOWEnZpFE33FDaeZJDT5fShVv0i5qbfHg+z5yjnZz6ZJfMzgQuWXeH+kPudrriIqC2M4PRk+4Wzi
1G5K/9qaKFD6idkl2uyO4iPONiKCsdc4g4ZZrJ5OJYpNrcKiscH4ziA+MrABwnm42Ss96uS2iMuh
bVV0sp0SkhQoZrsee6t/wd6hvXy1EumLjNSigEfIMsmTy+TfAyU5Rdcky3Af7SaANiUn6RMIAye6
H7gt0dOURTtC2uu0JDWdP3GOadjlCOAAUnS+Aj0mQRKIg1OgR11xalWMv5fjZSAicaJFV9PPFkTB
fssVn7uuL5oz4vaOFCBVQqlPYlxGPe006/CG2rWD0buruIO5FdysosJZ4MsbxojvVspjXg7Nx1ns
oXUNVXtBh32fFq4W1yxH2kzJzxl9TzM2mFBb07OEjQZZk7incv7fSV7MCaK+Nzp9kSyUk4/YW7sb
cBVgk0ZBIQ1n+ZwnEKoYmBWszlJSTe+p5V5qC8BkasC3DT7R69mu7VXlGWqYnImezwXTGAdtss3I
VMHRruXbtV+zZP8Ev/dCXUBJPhrsqJagCh9gkbu5NzkKhprZfPamR1ZRVOHXPZh95cX72gudbFc1
XpbFoMpfDdtB7cYA4UlrJKGhsBdVM34FlX5G6MXhOfKajTCEzRN8mdfzPYi5XlXWp+0HE58gdSmT
t5s6QEIaKS+5D6uXGS7o3h3BbG/hAX8KnMtPfR35mcRNEaO+GAZyyxtMboe707qiFS7KN0ZcSYcv
KOqVO/b9geVx4tCP+FUaX+R1FhrGvyuHGrSW+8dFA2VBOcGJHy33PIJU6z9T6Vcstvcdl/7H4eFU
gzrFhMBOxiCN6KjrnSqPbrYKARZX3SfkdLiRhpxhQxqEk3pB60kcf81n67wiN1/BRYM/BslOSrne
t2YVGZRZ9RuMqKoNEIaraYwGEpHbeAndXoQkqcKMTb2eiyRl0CRO4LK9CvEToq5moFpTvPCR5U8U
KI1Orui5WXTK9aPbiJmu3PHsNAq6XfzjnNSXMJKzizO2Uxhsth+4nCKBdvcngf1j8NSiFVZYFw78
dilZbFyTYURZSo3gQfezDVaCYt5O6pjlWTSGckU0luJ+kdtWwswva4O6M7jCETSu1IwWvfcb98+x
gzA4YClSgcDEIOFRv/bJjGXOZ6DDruWHVHZqy0wutV5eVyF/00+h1lfHd7b3LWtL2n2Li8yuWFXo
gf8xmOjBFTz+BXOKSABKBYjHqpsz0igBtbYU02plGyF1mL8ZR+lExobvU1Hncgc6PcXDySjLovjI
cn7LncC66JU5UC+7kxG6eyhHEgYiY8y4SIH3qSjkcNiYHmy+yqYQIevqe+ZAoVuu6C5qiVQmteGj
9Uop+OW0y1N5wRn0tqUL0CH28KUUR37RqoGAP45l8ctTck0zP4p8rUluf65lNKOIM8rDri45hzHk
nk9jmDhHZps62wHx51DcPgawImgQvU/7nmnd/8tBks6m9z64o7JjJXJbQeeiLniCJDufKwavedQ7
CtlBHvbdFvEN/rjOuWxLiPnf1f/0sBd7dBFUucyXf4m2EH3Ry7VFdj8Ku8V9CTBM5i1ihRKBZYIS
+o5QH+Bz58YrA0mJVGch5ghEwpgRx8URzGHbrmz3uGVQAoW6ETelK7kyECLNSNwJHKjJDCwmOHHu
M8KW2EnUiF6OVDqJKwGMQTAnJZUPU/UdcDU2k+PVe/vzcHlPulUMTdZNZYYeoc1Vv5yWWXiNjnkk
t3fG/UiXIdN6QAeucBUYaXQfkNtK51lMG2axG+A8eoEdqkkN992V34scDhDY9AuDutau/Z4vb9nH
xIyKx/bFZEkAwY7jde8O9UnJWA7VMIuPheMpyw2g/PVA34GfJvzx1MPZexGLPbUpExu3bY5aud8P
WVO7EN/b9FUpf/k3CxwlaGnpmQ3jKx0LNeNJPtVEthupNJck9xlwoANhnBYBCFwBOd7ai/Mu7xYD
azdJBYkAEVkJK3FE35lbKoC0DfWfjazukyOqzOj7pLVA5zZlIo3rTp4jSM8fThOZ/u0RpsSC3I5Z
zAA8dQQLsio+YxqEqMPBo5UJfmw+l5ue9uYuLgvQqP1xiHFbSNDbgWTPkT3qshJLK2Mmd4nFCz8U
vxG9UxVNlby5WNy1XK/3SfJqqN83hNeD+F6CcZAys6YYfNXWYGfCqFoFkUMUQz8XEN4SwSW0gQM5
eqIlC+lLjRv15nGG1VG2kveWArL+Ovu7v3YNc+QuDl9Gr99CLAzdDCU2yrMjKNBjSb6fOqwDUHdx
lU50q28qKcSjU744e4ravxV/gNrk+134KJnfa8M74UnJIDTdi1DC+8E1hluKq31vii72E9WcoI7v
LnMkZsqbc9G+GWj7FH63VaN3GXS87q/cf2aeGjPSp0u5Ey34rk9Ud80fPgOeUob062E8BDF4Dn1T
mERxZsnV/vnp42GsDBZkb/ek/iu2sUZSK7u5OpLpFtG3DrsppbFXmn1W+xFTVZEPOs4+E/IP+yls
04UpX0SX+5BUC0l4VAos0IimvaVfYM7Iay67k/b66iTpCA0BBTUlOKnbP36ekPn1xaQQiePxB7bD
qFo8fl8uVrYRgZQxnkhA81PFLQkx9z767SNUr/k2nrwK8tFvlHK7ibW7DDGUe0gE5F+mlkfC2m1m
LRPucZGPsIWe1FQxxdNzqxWxuNXsKNvX0VVEWGUQBgFN29tYgappkOJXLzMjxuwzu5BC886Uvvrs
gFPxE51VLGtFiDOAwDxnQeKZw/dNczbJhu8ytjQ4nBcYo3FnRdv6UUuWVC/435lixCXpS7O3XfLo
qEv4aGGnFwz5XK7ZROhKvwBEn6VybpbyN0KWsPR7FgTQcpp6mwsX2MY6qh6DF/7rffcvRHrGHrNx
KFiT5kjPPN4SGB2o6CIqFNZc25qWvfdtIM0cj/xYVDcpnFEFu77JmAaBuIGdJLZiIwVtkWxFLACr
E9vUasehpXszL9ZsoG8NkzzY9R6rR0TbfUYNQywiIJ9tvm+63IwfWidF96OtJvSiTcXXdyC9g3ss
Ta0QYD8eSO1jgWfMBQEdmQsB28hNAQCVaowQW2QekmiBAN4F7ot85ulPSddaaeKwt5cwXqOvyh7d
Cnu+Juox6mlyU4BW13u5hONamc1y+VIhllMsBau7nV60pIr2W5tV1DvNJKCfHXyS7hvWLhONGJ9w
GD6Z7eWvulDp0rxRrcKkuIL1vkzK/o5fnYJ7LJPgTmXMV83zHhJKyDcX1nb8qG+2ALMKyEclXiGO
NWsALa3oBGMJZiIqSW8qs2ESCE93pmx/TlzPqsIqQPN0ZT+fl6utyrkTOhFO1NPfS8ybkb+OAP4M
O+SKQZAAE/Es6l86DmPsXJwZf5HaIf1QobbZxPMBm8/o5DEQuyX6RvcN8lb1yYaWY3mJIttfELoB
Eer8hpgt6b1WxOLwGlWQUw0TuQU6cfA9Kiv8q+lVICvMWsEU7ZekmlYNP6s3fA2I72SeJUmyemUm
trsDz2JkfH9TSVLB3SZ/4Su3Wz5iRbLZ8EATOO0djg4HTZUNdZNXnSPSoI8lhmB7i5N2Vn7Q1F52
vuWBlJZEMARj5z8axEt6Rlw5G9otqyQu/ghDk5eussq33L7dT7DcbtFi72XU9fuFYNrhahWm+GJj
itcCVhEN46Hr/C3Rt1YZaktFdfGDXgZcvc0doitJjAej+deaiD6qvZH+Eix59Sma8gn+g2QlmpEc
bCUsrVVHxjeXG7OLBOHpKw5vRzb37GBZ6pceQj+C4IaG1EnHMuutgDDz751rtZ4fNaTBhU2g1cv0
k4AguPzIVTmDfGGXJ4bx0oKV6EOm6/vGjgHDh5mCCwglkFGCr99FL41/2/nnXmFhctgGs3Ii2iV8
+MO0GWnkPLvPsm8vpVWOr2ol9spkG0SWy4sb07ybDI+0VnEG4PlxHVnQomWIhQa3xf3zJmP2BUfb
c8wYzL4GE7u4sGRvzi99rvSeMbGNLbWGijXjHfI93XEkoo2xxhRrFS32Z/4uWIEsZ9C+6BNYWdLI
b3pqcb1rQZWC6JXtZRLxrJ6JSlquYMkz+c3ul2pCqhjKI3io2dBmKdV07I+uu9TConwxl2ke023Q
xskbfx30uxID+21rKoM6FKjr7oJ6q/Vs+CIcPLRQCsEAEyC3EnG3Nl+mLbHjfQzXb8mnY8f11Hg9
QGW0KpywzaVsMlMwFXRwUv9BVb5oPVNFUCygIUGOobIy45yreydQJK6EABm+d9DcLTOmcpetoate
/sBeCPqyAhMthwAw1xLEp8WkhzxlJlL9dniWCxmCajmdO6irFh4P6WZnMIAYjvhveDMcIZwXz46f
jkggJM9uMxGmAvMZXeC3oK9UpLMlRJXh5vMpB5KI9ehxN8X7xr/ixecljbAvtonHqHY+HOlJXOQi
Zes4uFdAOjMl7Rl67JHuUX+qYpBJLnQfjqnBAHOSsuifdBuHPzI9aIbygmM7M9bDOUeBPYvwk7OL
Nl82xzKoAtoek9a7qiVq3PaZetLJpET6RFghC8AwMurQ8VCsshgn7tpPy1EvHh++8sy7pBCtIGVQ
3pZHCTGsisVEDO42629rjHDxAcKqH8to6zRxl1HOZvc2QhmJJzSduFkCnxW5AJ2iAQ6T9SIDwTw3
BwYT5nNvTx9zTivbcc6eQ4hdJXWZrvgRo9h/FQpmBkznFOOiPv7oKI9hURKBplLscbdaEeQweHyd
+n0kXEDY1wdgiqK0y+snnqIcSoAdJ1QeSU0D+DIsY4I/i9QcRkzWYlFhICGJ5e2Jo75ltCledacl
ProQOfiOIOp+Qr5Wdx0JEerKTFyjrAjSAv2lHZw8gNcSA5N2L5UWBooPQRKA3MBpiDxVJOdZJRlG
VduSscU1DxlY6S4P1zbekfsmVKTWu3VQBWCo+he4khnZ4qMzbUn/13Q3T1Rvr3ZR8or3NRc3Qt32
OFgbHE7UXVSasgeVO5hawWzcvQuIc5DDMpIW6eGF9XTxJh1x2Y2cRjGVjK/fyLTcV1kPEKtUtBdh
cFOB51VwSt1VSAtdZCkoEfffJJml7C2GHOijk3bG9JBRsjaecxy1/b5ZcVKJ4CPiY5EYAU8CaPr3
QvqoUAcDC7y2ItEwblbeu9TBg2O4e2wtMu+WJflIinBTq6CU2te5tf/Bl9qNQAW29yUWbcFubcnc
hk7iZKlqwdTCDkDthj+bKiUCXbHOXwYLbOPbU313ir4IY+DFHRuZ/P7YHPzEKaI+mqwTSUlUe6y+
uztwCNqPC2/0i3uLi4gvz+JXfCSb0F9YgeW4r6BQAxV3n9lEIRA9wHOq6ebGwI8980JPPlfygclv
P6YytVSdqmu3JpQhrJUct8jVgrNbV3C0GAxpwK5ExKCjaCCupxfidudcOKy9656n6ACl7LfkY7uj
Y4zE2qnUl10Lyr3Z4X7bWcA/aTJ2AiR54O873lcaSuoGf4J/XfmdaK+PApbW+K10PI87rW4MniPE
ZHEdXST6z6gbLZNputFZHD18ejbIm2dmAJZmSGzQK9arzigk/2Yjya74gGF0taMYtKKuI9x/UEtE
s73BJzuXZ8EWrCClc7xSbu14KiA5j5mRefC0QSTzrSly5CUfENSbS8LDUElmGerxmzsWnWQ5yYMz
pJFrF78d0mNskUHGm2EzF61kavUEfV8TH/LmwqlWyBEnFCzmqfm/iGyqVwnOunAoqIFznfJbXEHF
rft/9QaFm5rIehQkPqjSQlrSgGLqWxEuT5W75q7ZXM/mX+fDo35359u5RxfM6Sxy8GC+nXY3Jas0
JcfmmmYr3qBe54PsUd9un897D5vzAqC16ExXHhHi9KtS+mxKxJNrobV6/8/yGFFaS+oGQ3Z1xnoO
Xd81JW7q8GjdXxr+fBjgcUEYaM7tBfFHJCGRFwZGv+xThnLY3qIjEpyfOY65mGMB8ejGgeLO033V
YLteS22eBo69+hlRhjqKyG3axxK8UPdPIRENJ6gV90fFWO3x96U4rO2p37YoddCMQSzdQlntmmZj
tiJ6bqHrNHrdO9eqOoYlknXXCSmIM6XK44k+xkXcJfKcS0uWO0u3sl0IfqaPeI2bpMkRsmnubn0i
4oZOwpLxL3TURdMc2ucIKOiSq8bBZ1YZ0XiDVPB4TpYJIW2YV9s1+IOSpOkMyDiQK7V1cEmpj5xG
9upCrjIER0sHlvz3GSnkh80FIR49RUa22RubTOpXcHdFDIK5XJr6X734VtAzfzVF3IjsdXy5QbZn
fMoncltcmMA2Z6fmwDwVc91crMUh/AX0Au4FCv4JDqFiVCWzEX4uj4afDvjjQBrfRsQDJa4pARvW
OO/H9irRbPeRM4seMgYQu/Lx0NcEq9F7nUXGRdX0nX0oVDzNEoI78CTcimPQ8UFxCpXMD+tpdhFY
CE15nftTvVznEX7jEThgRd05D8FJVYp8RmvV/VA71/obOXxjhpDYloASfvYGdgQXeBOCZnQzojED
o181mHa1fmijQENE7cm2/eFcZUo3g1WHTnJxaIdSf3EHindU+++7i8CN8sH4NQ4twtKIgiI2fLHy
jVyQ0OlIXSO+aehBAv9AZMFt0tE6Jq6k2oSeN1wifmvLEs3ZyDxTOfWSwfVRdOuLGOWXRCB3YLVr
FTcP5OBdLpXVpbdWgBzBfp1an0EtkdVS2AnKuo4syvkv+sGupmzjgFfG59L0gGYUG7dcm0G/Mq/5
wu4+wwk+s90pCgM3HZ2uAJO/LZZ+Ear1EtNy3QKItBrjN9gbFzspbeg64rV6H8g2t+QV57+TH1jk
3qNddbgh9mbwpyhvslzDnAeOxgs/fO7KgIxTdd/39zvb8DV+o3kk942lDWzWtpkRYr9H2+G17Ri1
w4MZJsjSbzgA5ZesdWQRYZ2JCEyCDzvFZK05dZiIMfD+8MWvKQi4mwXr6FbhkFg5dNc+UC7nDjcb
yRmVe8/n7Upbc6gpF3setffu+1h6Yp3uOZJEDXoUFjXeeLKpUJyvRNaEN8hPA6RdW5zBLOFvhWbf
Hgr+vW+P7/cFvHrSpKewnO56Of8/67o0BdR2NGcrJYXSp8pDnFCiZuwOXCBTahKPHHctP9v+rTXq
XL5vkN5R0NrRmYGx/L3qljXmJtS3TMkjjc76Bl6xdtmnu96VfKuyGsP/WH1HpkLx29ABsLlfsG//
x65M1DJJ5KZx8+fZqVoTSgFEXI7jQ4D3Cm/oOnNgY1I1oU4ZApRkyKw9r8n5stV9VxRfhjKHYfwG
1EsrDckWGTwz6IdQN9j5wnSfKH/O5tOxREmYumajDWF14APVQ+qy13Zdcx2ugWeKezcAoaW90+be
6q+XMjsmqSYwc9dI4PSvM6CfEZ/KWO96u0N5GIpqcKEgITAm4eIEufd7QVQ3e80TNSUOxPJ7kpg7
AlyvuHUkZpNH5UuNFLa5JgYQNsUQP9ctx3p4rwAhMTPhSyOk4G1FdmUiKJ/SOB/PvkwB/WJYMrRR
0d1kk4XM1VjhJOdGKgkK71fWSN/Dj7jihWfoYp1Jj7nGTbfDx5k/EikXDBUzsoqjV6mISSQjUgEo
yqmttaNzV7XeQg4O2uIrmk4VeNLUT2uBxunIajjwMhVl8qRUhF1jZ0umcvE/QtdoJGBkhuAndFiR
Wl522R1pN59DWs8qwdjCA3iNPtlzibqgM+U+Z9+IabKpFr++OaeB1BT+R+DjN3lpUuWk1CsSA+9s
Ca7F3t9S6Ox84I6hRovZG9tYgXnKewninrhr8cUZyJdVmXEJ7L6otcGTBNK48JBJ3xSZ/gQH+3J7
fjw8pGRYdLym5gQqRLQZ7+CJh7OSsWPBvZSG69shr7jj96QWJ9sr23hMdzP/o816ZkKGJ1CeDvmq
Q0HhcsBRNFxf7pTG4yvACFPGQEZ2mO2G5Ky8iudX8zHvZ1ENIAD1uPxu/AQtfvXk+Dd25lvA2Cu/
9aX2ypg95Iz+O3XzvzZEGof8GgKvCHpCfCuAuoyq1POEOg1v1JB3nMnSDzfxzoKa/rkyUJSL5ENg
r10L5PB3ApY32RlmtZxlZAaPkusds2V2P5Tc0L1QMHF25k+fTSG+QK2LzwhPALj+NVlhEf9ajUfc
Pf+6UZOvmFIJs6mgqnS87GqO5JhLoZLWv5caWP4ggxYb706sJ2bmmDInAKk+ervedNGqPlEI3AhP
0Xot/taf0ERi4pvsyEDSUCw4/SvA6uetD2kMnVtX0J8/GvKRPhoO9aZsbVgwJJ5dVc/mU7StvGVZ
ElX8s0KZudQtCLr+dmGVXzzxw6zhtbfPb/Ers6Gr8ZbOIWEtxC5P9Djl96NTlmoX/WjkSTMA0+cU
+0sAAJuoxrNCY0+w8HaOZ205YO49SgWVqXih1lDjrJAPH5h0xrN2Z5FQK38Ahu87u3FOLjjSOSZ1
IxpXl8WmgtfuNuFwKwZyRI5GwgtC8ubgb86jd66yezgnreNNj47s8PAWFyZJTziIcU06mWGYuDVO
d6s4vOHcNkN1LYgHoFxtGG/UXnYBB9PAi0pUXfqJIYVqLtU+YRwIYqunuE82Ff00OLnTVGHDqQxH
tdk6RHepFbZmj5635TETe8xUpfe2kBJpJtZ7zkcXPEkx3xBxTbb2QUdvxQM1lVD4fh1Fvd7eA+q4
FKIn2gBu/sIOmAn+5s50MrParVr1/nI+h2tqtNbgVDsAOtvKrjcErF22UY17LIaPP9gMf61v/Sax
xvTfhcAXOglTBCHqPOGIhBpx2DWILO4Qxg+4j3qPg8W1M07ZM89oEOI2lVLPL1DO+Thizdc2tHmO
Ba8ZmsgxRVrawZEUFhpll4Kpr8TTtMnrebhSypYKKOGWzeY6BeapLCFfrKKK38D0BoB53iaN1Jje
XCMy2w+2eemipsie4kOHZRDLdKS1+wYIyTp4G3fAtVRctcGIE8SWF9xL+YyJ3kFuvTWBJtV9FmFW
yRLZiAKzQlzPL5oaV0QlmpkMUPrmAMtiAAWRcBDJz/ramvIYzYsaVdk6guL52uout1QohVz+u+fl
R97Wvbl3kkH3Y3ZykevkNDOTBaah8OJWdh4P/SgjXBdSjkK3bROitxYRK8I3ZOqZMTIB0nDLmu8T
1Ul8kAxkTqbwR34sAhCgdXP2VCs7qC9CWVdegPV2QMvWDykJR/Ua74u4joV2Cns2y86uecjP4Q/g
FrA+3/44scqiiycK+KWJ5jmuXZvB32wyWYKmI74BfY/4LB38m9E2rRcRce+PfY0rZCcJq7NT790Q
vaWT/8BotW/be4jvQtn+kCAw73pnBetYB/CquPvBUU4oDlPNV2WRgS6+VzPn1Ecpt6ONKgEgQ21/
nJqHKzyFzidUH5toPf5d4qPI0Qydd80xjNHco1M/L1FaqA77DsvEgDXkXoSS2WISwHAActuuaajs
D0m/IkjMZy1dwu1ibj3lBJUZ1kccD+mM/D9y7eoO6FhfRm8UFguV2DhrhAvShyuN0W5yMf3f0pvl
cceXqSRGdNI+4Jrqy00RCM554fdBVnzjR1H6xwykuilkwWDpyvz1z0Ta5+lyikvVxWEUapntET0y
10NSxWZK35lrOEK5xExTFirfGE/yitS353lQ0MRWfhTVNQz6eSzf2WWI8drdOyJjCFsWdoTSFIBi
x/pjJ7HF8kfZqn1vzkswRKfLjIHdbJhpwjRHteQwNKrGlG4f0ICatffq1wDWWThKoSjjwuPlR6gr
q+pXpzLmRufdNFDSyAqhVf03ZeKVBkRqTqDDZdRibrfZdDsb+kOt0CKVOvcGXrmDnxIhDFDMoKaI
ZUcXAG0wkqsCQH84PZ+Ua0N8p3e4hE3/tQKjeNURKTHJvN8L8il+Kgy4p7tg3b0F4jrMNVOLDsmd
HxcWhfbLjQ1lgmcr3q5rRTMIS8DWghpF+r4/Ex92GD7gEqd+2xffELCTnf9EHBIp6XxgO7ieXfyB
OFCUsLmMSo1BC5qWE0q63oooLCoCxNK8pEixLkZLxb9+MdaLB+2QYygtICIV4VwGuM4zhK/4oD0q
9pVCbi67IyBAFYOMkLLXA5PSaV3orH+ovMyH3MTwlsynKzuOqdXibgLrBQbXa3G++tYGLsa6FgKg
Tw5pTz6Z7dRKqrZgAXL3wPrp85r3sLcQkWRPAE7sF7zdzlHAF2vciDBymz4Xi08S1Nw8Crx2GXbf
XidmwLiA+zIix+Qi+tQNP1nB3QB5sseQyx2NPIxP09sjRfMH3zdOSgoVyuJm4XpFm/d+pG5KekZw
OSYs/r3Igm6WXYIEujPIm9PYwevLMGJLwy2dfBm1GoyRSWg94U8vMyvwcyLvVCBgnBhRtoo/l4Ww
W3CLD6nGxFm3pXvuLLtQn8qMzsAYAk3lj0vsXW3GqkDrDQdbEyAKqzCHPY2Avz7g/GRhr5zmwwFK
v0y3nYlfzPZcnsFxlxT5gAzCw/M2Ffx3Qb4vLudbVgZ47vpslDuLUxDkFRiE66WpewFteJ8C82R+
Sw+9qZ2aHtdEE39YOEEIYKt1q1y1rPj6w8Bovjc0IHPbN5G9YEINDej8P0ts3wdGxhKni78Y65fN
kfSlM4toAKtljyS58junylxRqXgdJANoZwriP9cjSwG4y/JAdkoy4oI3+vyKGSWnSeyt7CYhHb+o
Hd9/bSIvEad1JthkTg49YLQi43ImIGY7dHwaelpA3+v02OCCO6kDtCSil7NY7PJUX9Dvkl7E5IUl
OXle4SiqAJdG267tKIqjinpVUWv/VqyGz3YqGe7PByhvyMHGmDRGWM/NolZzaUFK6JvTW337JGOe
hF9cuXt0chqAUwSVBIkVoxUOIwW23j0hnSukPfRsx57bsAvbHQIqVh5K0++YlyqyJHLxf2bo3DeM
x5sLpusXqLnA8vonvnxUoE0sMSFUYVjZvsuICOhYm2bxCkF94AAsBOmf8EAK8fBLYofyAZTEdsaO
yhpJzgH4SbHrvYsfOe4C/bB7UQxT/WxJ5nIOoKrZdrhcSoivREgWV0de8pbXHp8bopR722tUQRAu
39YYmdvl0goHiYj2L4JKZmG6KbkAdMTeBqBw/AivszsicdltXHWIz7sFjBoVdaKyqN3ISNa+6ESV
pYRvcJkn+zRyYIumTKRmhGBO+SLYXKH8xHtQecOrrPeScUD6qd8kLEhBCc1wjp69bn4e2NxtDMd3
rAI/5ZlqAxtHkZpRCZyNYOik46AVfEtQK2YFvSksmxTpPmb6pBrtw43MyAwoH8i6qLe6az9Ohj1B
GhTCJY01qw/6zMB/kUjcuShYs6NMcNyz35B7MrlDtwlEE4yruG24h+3wZvzYzDj6idaPq32jnq6W
kYQtChchkOvAD2QxuYr9Ur25/mVivxMde2LsYq+0J1ElA6RdaJSiuseUpd15Rrg+zRKkgIn1yQCy
V8+GuipnlK3fM+Yynd1zgkBNfIniAhDyL61tw/PfjrVoIB/3DslVYod+UnKNffYyw+OP8Z0s4T+G
2CNKO79eYpgBaFWVqysfcJxBJzhhEWpGRzjorg+ix9ZMlH2iJ/7rIvwb8R6c+AUIzC/HSnrAJS0O
VnckC3EXsclrzEO48qa3OlKc9w5nXls1ZoVZTUpHTpTFLkGLKw/Wpke+PTRA/Arx3ShUcDB/e7DU
fU97cWn3bWFpBcGaJKM+J9a2XMzwkyWtkYfrWID5X2cfGv8ulxHJNOF7hf980gNpbgQCkrnN0OwH
Hc41nj80qe8sGovrImGsFoKwLJj2kRSxGIaNGdQdMAhdaXjeqSUTHwHjc146LCVmhOOdGHobk77n
eSoTU6kuJib57jvOqFZWOcTJta615GaObVCX5c04tjiC/j+JbaTT2mhYovu6EPO3i7iAUPglztJt
JAsjtLU7tY2uaTfwmqYmzM4yiq0R3AqrF57xJEOwW5deiWGpD/kgt/ZT9Lv9AUvPmL76GRUpGp/3
CyVqd9oJC99aSVOhIj1VZnDdPyNOQKU+iSWKE8zHXQgyZ//b9Ry8jj+3fJQGD+3bjz8ZhPpoTMnT
J8I1mny6v70juQxaoW3LPecxKxEpCv44Gsa/9lFnY/Pp5OSRaAYvbJR8bLMM4DPsieTP2bkx/jVD
hEPdRNrF2BG4BX2OgIbcHl9RjgzNcuk+C35wO3oIiXgvcU/gHLxZ9VKfgiNbxa1DumtsKyaeHbbL
SPIcYzQo4SYKGOceWNo5RO/+9TXQ8LDt4xEPDnxCcgNZjdetH97Ej2WiyQJZjmAn5mR9PhqKuuwG
usKCcYxYl+7EADu0jKBzYb2od/jkyZ9H+NUYt51ubZW3x9EeCJ5YBwgHtV1A8ElEtjPN3d22dcls
QShty5VXSF+LsrOR2pEpirPJNfLOr+IobfzeqJOPZdZNheTtjHyOV479CS4uuCkuQn0tWTo59Up9
UFX//+j/nKys5A0sC6OpAku5kEEl1hFYLk4z/qsG/jD7AQiNhOa5h/hVm3zXYBgcmndWV5eT257x
IJ1xQ+xtYcw0uKygBVBfxSLbzTFLymimwVtaeGIGkMRQAweUw0MI0H26orRjlnZ1ckrWgvMIFe5Q
pVpZrZ+agab0iDyaLe71pLhf7CzeMUIL572RX9G1M7H28Dysckki8jLcCXk6fYI1gBZamsjYMzOG
K8QOIj76jX3u6QWtkrOqsbdIYDrzhb/F2ryqU1aDQyFqHDcIutZZRMQ79hRPhsc4B7Sc+VBEUJpp
Wo53Pd8VcleIz/p6kz3bUlkJHwl2y0DLKtD3mCBt75EsrX/4FhR8WgAuuZ4cbbc7R4SQUMpG8xEo
sYQYHiWS1sKW04/Yq2N08YWNoh/qQPZGGXirfaFptnU5jiSJQDfB9isVtv9ZQVMbbuDBdnL/HNVw
U1ht2NXc8TDcOKr5jXpwHlq8azp7hbgTabnWFYFyoBKbKj4oFzYU1jXQ7RCJQwFiWz5pTdnN6o3e
OZeuE19Uj0/kw3dqApkucEMM4dRoTcB2erMP8JMMX49u2vIvd7pMI2WDpfhc6mIMlgPWGXMzi85r
L75hWtmaa6pFY2wfXy6k8WT/9XxqTqpOUtUvo5vRyGWIyUvr5v7m6pEoXFbuAHkKiYTSSs2w2YK9
vBp0Yuw6n5L/OUXkjGQS14Au+3a/sSCsqv+OtkOrn2qLZMfxVyrcb5xJ2qa1aNIXIbDEwrz7u3r0
W5xDRNeapgG0i8zABOmNc2TLhYsJ2pi+suGrKf21FTvNdHYkRcHZEAB8lFIyPQ8wIgGmpdRs+/tH
lXv58XrNO0Hf1VbxWd+7pppvVwfD4Po7aJpSR2/P24fBAw/7lpMLBDlc71GDKE1wSoz1dVO26NUe
JJVnTEyPOk4L51JaKGKjrhD1PRR+ul53jzvqlrO4fjFUKXhURvG9bfC7cz+LOtSTV7v/XF0ETRtb
EnjQ0c86S4PQmvzA652sMqKP02dH7zFz+ljvuugm5CBuG3X1VSYZZMzji/+vWR5JNHcLB3SP7ihY
Wr+RvEecs0iIiCuMs4XL01hEW0Y4iS5DvLRpuN6hQ2Nbqmhdo2tY3C7W9KjTUKRQeiHWGO1ok6Ka
5jlWrFh/5k2EcIIIlK3ghrDBM+KIXoR2Xkmb/IYhzsCOjF90ylDRio0JbjMnVwZbCLtFf5vSIHg1
abLfr9w1+uobwwdhvgPzQX9LI3U4pxnBiO3HP6Bg4M2N/drQFfgK4cBhswf5SGGxN2cEw9EbEdCX
ytVzJEJz7Em+xwt1SxH1CSZTJNZIJxj7sPGeICmebLGdA6ugIuohGUFeejFEN+1hG1MJOc4C6c0c
CC/sXNEsW/ak27YvuO8MnjyNwPrII4xbcx1VYhyK1IgY1moUCenq2tKQ3OHxWAcnY1J5Y3nnLkQL
+zpQTnyu06KWkbcbDSZwzXGpisK18Ll9IwoWz9bmcCMW9FO8GjFc5zkIlByI2wmNh7RmkIP95qoZ
nylWAfao5IxGi7zxDsjEo6/ajr80ncMn58F77/4mFwsa7kpUmupXtKxhHrTRgPctzSUqVltD4CUC
KsfK35iwT0RW95vGaovAT3iuZdsz8GJLRF1qWOOB4CcUbEWSZeRQhnR2OCbLuqDYUeQBpGdNtLSq
i1EXMpsc0Vb7vRExy6OJWX53BAG0PMOI9hgx9HmtXedFgvhTDcOVWh1Wzkiy3YEAWBwf7FOXgfbs
yd0173D3uomkhcEpd72h6TKNOUicNzJdx+Kjct2Ne/rpA94vP/IgpgCyn5mPdgmxTPRMcfmjk7s6
0le95OcGe0fcrJ9XQzXR/5R9fC3LA6Gu2tt2BB+2+EqtcCC6tNbClRi/ZEbRjPHgTN73+WlRZ05t
84yOw0B4QU4sbGvsGsGwpjc1mOQjr0L0gvFtOIMI7+T/wNy2cXnLoWPSYVI6/5bH0XdYvNDRWsiK
dP9VMT6HmNVo4OHPacgJ9nOqigyRQ7KguucJ36AmhRXXaRFCE/JEGkeEpZzJuXclHXBOMFgj/c87
dFgFb/CNt0LTqPZ4rGAKMfS12J0NeI8nlGdQNUQHO/rQItT5kpomLqNahZuBRbI3dScSRB6+dtQ9
5UKE7MzpwRe30Ih1sC7DZzCiCYhEZUc9j3e/6wsjr5WOczrZj5bHf/9m/vbFdyl1gxjD/SG0Bv/1
hzV0xF5Rn6luyDwUtJT3PCDGQdje5ck4smAzzefEx//Ur8Yhdy40TTmWnEi3R9l40/KaqFNWI71y
0CoNvo5J1MEUGvffaWgmFzI7FN+3zWKQgZhJPQu+id1PYIp+y17z89gLMOLT67G/rMOU/1s3ROg5
7WbbHylqgQcDBF/HXQBis8j3RckRRmhIYO6R0Ncvx1EA87DIJqEwpgKnoNw1h2WhbCMn9z5bxabL
dpac1777b4ecbI5fvwDiU4+HlcoAhgWRBTS7n76Y3XqQabQ3S5496nHPtKX0AnnkwYq704f+rsEt
IyPt3NyCejuFJA323Nnq5kz+mX0QeCKXWhbMvrqUEkPcZGeVgFSV7l21H2kbzJpvbeAm8EwXYe80
25993eIVOZWjdUZMEG/jzFiQGv6RIyj2a1QDO+JCYfptMH8KKFgu1UwKIKcejWNjDF5G34kt++BM
x5jxhn9IczbWuvUefl+VcWIbOTnEPsyNIKmGDmX4gL3oBfzPUoBsau3EOYlvvftU4dbxpptNq9M+
cTn/kBhYFMNddGobvRn8PXq4sDkPiNRkImmrGpNuChrRnSIVZrpAZlyu1cxpktWmn3rYr7rdcOzJ
ONZRx+YLGfAHmue/EE5g0JVr/s1sCpF2kvYTwbTmlq/rXP5H7D/sChsrH/DPbs/0FPCAvv0YzKMt
3zzRtPV+umOraXAZhOzEQdHDnyeqr0C4V+liz2nzCyWHlwrYPL+scxU0WxyzhBsCX7FfpANyOYW2
tIGB23d5UgnkBFPGJryBQfJuY/FBssh8DLR3wRm82cffuhyTM6NmkL1oq9MqoCPAK560aRMbQJlT
4RB/elhjMNomO+zkclbXPHzc2FJQe76MxEF93JLwcGqNe5qiW7ZK5TMMYfcs9DbtzK7guMbKJtEO
Hvb5iPFqLtIo1d21CeC++sMHt/yPrXh2oK97I4xluTq1J9iO2SysLS6vFcW3fVMNKRqvUY82psmq
wOofRUBDkVT1HTvYpRa6msnXLdU1b1wnfg4JKt1U3+sdO9nPfHyca35GEqyWQKkgWwTCjGjjRFNE
plerRiXNsbuoPRifshvCJeSlfESR3LJRiTv0b05LKY6SaiwMViCvvIh+FW5T0vhqlCUIUWYVpvQy
OsxXh3s1ShA5mx3Xp4VrrI+qYirq4wCxPQpdvvit9ZyZQeDAc2H3pZvFKy2zJgmUA+u2B7UXh3m4
2h9MEJq/8Zv4bJt8o3ACUQL3Uh8RerbJ/JGtDMGEbrJDTgDAtg+CzWe5MD0uANHXTLJLITX/mu64
OC+ThXpuZBBnRd1JumI4GZo/hIx9U3t/q6c6oWbMAeG3t4rBb+2rXFzchlP9gOp9em89RctlQOGt
hItZ06f+PULVgWVMag5T9xHyDNolJFRvBrlbDnTXQrndHH6QcmcJb+m3Bo3tgkiK2sSB7+xltVGB
9eYbaOkJyq9aYre5VBfWOUekFNOVWOlddxkCJYcYXxxwRXhpgVuN3LWC7AgKpa3K0Jd0cLA5iMZ/
RJIRWkmPNZGrPNHRRuqvR/eqCkuKf/EJ6vY+SMYvowq85F0iIxf66nLn0kP+2kEkZED5mHZwQ0cQ
9EsHB6MbmCERO6FR0sm4Gd0Q5Rn9ZpJTIkTbvXe4fwWCqslrNzttJeXfNb88tNruWOYXFMS3vi89
Od/rrAU7EIb3GUJYjpuj6CrEr2SVhlBifDGuKInwwAAykuCyvyZUBcZZDiJ58Vz3Rn69v2aHB2uy
8SJOF0b7JhLzDZ54S+Tvqe5URkE0Y7p1KegYEiM0vB3cq/uwL3wLqvEqrDy3GHUo0K37dusUZdlZ
8QO40nFRsc2YJ9cz0rt59iFYgpnjHMclhG5ruE2+kR6OkoBi+YmUn/9AKu1Ngwul6jSLrCH/Ropm
K3GQIUJEy6HqNEYuYaTRV/EQqwYrAKeneHnvOKVs4h4PBMxAtJ/hKVeNimgBV55o/R3+Ky23an1k
WMkt3yi8dlylH2Ygo6oSOB1fq1HNRYEWIuBhoitQD+rB1lnWLnxM/AXSo5mfTCNbAVxfAlVYHNLN
EKvsWyFbnbPmj24WCfQ2T+rUJ7LkQO4co8e7gIqOnehXnbHyHPg4/TYoVD3OyqRa0qnEC0LRjxsz
zv6Gu+Txh8m3t/3EnYMyjMPQhwE0BYQ5+TrDxYUE7W/Yjq9RCQxm1Y/W0mNTCzrSyjx6+RamxXv5
y/6+ozAjKMFA2svbHpE93omf9MuqzvIPLrRYRcFLW30uIdGDLwsc/HI5O0DbfvKj4AoCSGkHA0ZC
nd3A0uAgleN/x4ePL0kax5kqYKRYAUe7ZzPtmUAZS7chnmWllp8J3MAhoRopz7hxgJXmbrc2A6W2
44YZNTTAgqmyF+OM2bYJiKufuo5mkGpJBHo5IAXLt6hydGAkVVMD7rVZ12QZuFXhQnoZK4rr5Mdw
ANrWfM4VboxrlwaqOzm0/Mchr9CzaQZyzgHzZ3NLNtaASWPa+WTDuCzDkAnccN7w8BTZCYM1c+KX
TGP0qd3XSiaEBpuF0LADJ5wPqZjED52Fac12wcf7Fvwnf/YADlryiP9z5q3ENHq0Z+Fxj7cybzsK
47mVquFcirXwsDyMH5rBoriWeLBViEvXok1od4CGM/pm5B53Uok68o41oRQ2z2k1ZBKtx94Y0bl/
65MtzHao2J4UnQ1bxYOsBjCElurilCOz51OxTTARC/B3KegcWWrDRt3DV5ftxaM4Rch7QoXwT9td
UnxEEpJGQsPYb4tQkjAS4r2j1YFBKI/12AHVdyrQ2rNJZ49WzyOIAcyoI6+whJUaZN7gbOTKcr7l
n39j1tjoQtEKDWT7SaIJCWLG/BFycxH0vXDwkcvFzu6XPlPMBptSvgOk72PypM6lMiW5Y5Ap2Dco
XDXdPCTd+Y/P86GVrZpA9rpclu8zr3tZzI2OjCBVx6qynX3K5B7XwBYl4n0ki5BcKOGeUqBJXQOD
olCgn9CZdq6Toh+g5jiAtwOrKI5Vg/xlL2EUaW7bJiMFJox0FTIJ1cVlADJjs6+1woVZZd9NjKLE
pdMUKrP76aOnVmX9PybLho+KNKi8GJD73idGmn9njpMFdQBw1D5nAzHfDF1MO6JBGF3aQtnwRERy
lu8RCOTrd1FOWIjweTSynCT5s93g3CtiWCmGuMiSNBtxuoCk8qL9th5bH7/z7hdJynumJqDbfqzn
dt86xsxjmIeep08GxMMjgidp249XBRxmPg9/PdCndwR+H9tKVe3+fNxDElrTXEnR+QdshpEOJrMh
jq73dGxwTse9zrNCZLEB5D2Gi5E/Xu/K4JwNJ3n0bMqQNqEdL5HB955JIjWSI5vM3kHV2rP+gmdb
58W7B2NJHda9+4G1UTQFhnouS03iV+LKNG8Q60rXMsbeVJ5sw8hGJcMEmeJVsMHqTQXtZQUyhJ3D
1h9pXE2AICqxvWXGPFd1E9rZj/4UhHwdtmMQpNSkv2rSl3wiGa+1IrK9Nq0D2nXfBChcr2o55x0m
JmrsPGdNQAO1+R9EbQyrybAt5CeKVlDo6UaO6oAm1bXD01uQGfAWGBG65yWuF3GU6YdceaBG7XmG
gOgPs+ByYnF46tnHvEbAiC8/HTi9Cot4h80Ijzakq3RqI8GmiSd94x1v0U5DPXuLPzkubVybDgR0
CDrsdgnJQL+jRhylW4zpKkRhvQRak7Uzl9TYMy/d6+EOFzC12vzPz6Tsl5ubVwi9uclz1BpUQqxx
PqNIvEJqhWPsrWT9CnndXLYoFHxrBTmttY+XjRazQG18zdzU+Yh5Zz20IDsoBY6nD/ZeCoS8y59J
/v+fB6bnYootsvALRzPNFYTLI2HbRR1mtCFxPKvgcsINv8/9FBfL/f6doeWKIoUTx0T8Ro5TmFr/
UHvMeohIMO9/m459N6yIEaMDkCVEDvdDcod48QEdCYz8B1Jag5L9UQ3ORpe/OQ1pYhrFZAT6SMYo
Al+uayvfsY4Rp4ej402f3+W6Sglxb6hB3B7aMxpafqBdmlmcAWiJHLVm+cSB9F239Ugfiq4hxPIc
5cizeVrzqte+VZ6roRu+BpC3KUx8CjlpVdan8u4wLgsKDvPnvMTLEpVrfwR/1tJZJCGiJV6VVs2F
vGiSNStKlt8mz2sPuNaFuKAK2656g3f/KqA7V7FeFOMmi1wwEIUsOPLriug+igSpwlOkLaVCSm/1
O0qUrzSBfe4XqEMeVAnFtj8qqPS3JjHoponu+OOcTNeh1WEowzGhN018Kd+3RWxFXmb+EC43kTJ0
K51EivRSFYMY3GC4Rl7eE4k5Aj6mWHLajdwzcAE9pwZ74WrjhPPBEJO2G1RttQGUqsYexJN0N1GJ
9iAvxpfnM6lMPs176alJ8lxEW79nuAqIL941ew7jM9H4A7jurdIkmpSoKOXO9UojzkItxUvV4z4C
wPCB33xfg+ChpHIO3w2vtasALL6Luzb9Wm/TsHbBQ/RV7Ni/sw//2fsPg6Ah7DOQPx2y/xOhHViz
BbnmgnGX7Jn6DEU+PH9sPdDVXCaRCaOy6TnJ2rynpfoiaCp7AornYZ6sLDBQXWQwhxDVvAW27/Uw
BIcoSTnnuTX/vTLljHHP27/ygyo6rC4IiJj3TdCkbLip0BLm+ZWeBerbmNL9gAflyGpjcwvClVvw
qCoUlbDcRe3xtsNfesgnk8f9HEqyHTIn/zumCMnFlrkYTFOVloecTf1HOSRDUujCV8FgEXF08wY1
UHWbmVBXxtQcRMm/I2b5vSfRnt+3RLRsV80coUEExfjptcG/q6RWYfo96BXWNAKwh7hXO1wEDhbx
SN4NAGOHiPIv01pBQPTbU+9hQwX+WC5OPDrAs96FJM0gba/E7a2xYdLxOzBbgTfUuZH1INP/Wbct
RmuBTnTPyjKVR1Yd3G4Ows44F/hyyBki6N6Hg3hCCg9P0C9fF2QocEIqPEBzsP99ngzRFQQQsUt8
CHGvUcbuiu6Q0gFVW17Lkvn696lkLUQRdipGsR8JNH38Hdbo4NAzTJ0gzrmtu8rrGKmpCNu92Jbx
tfgBYhr/tRyXif/JcwbrWulk0hbLW4VhtTkM7ULS2eYlxg7f3za+HPMipeXFvfqygxLfw+kiDN4Q
FmWJcaOagLOC/9dDYaK8/OVMzcOTvTZjd3mAYVsQRK9IeziAVYzsErEEbIcIcPpa3boTTCv/bJOa
mWXYJNy54oc5QXKXdr6ORnwiQ9nUnxd+62AVjNTqY/wGzq+tIi375CC8V3lA+pXqnWbCxT4s10Dq
3C+45j3vK2iOWheallLEyjDXPaefoKYIyRaj5VBc/K2YYv0iyxhWrg8wIMxWBe0pL/e7COWJlOT8
vck4D2M98NgenX9b8JmL65ievfkqwA3Hgoopa+XIc6F4yDmZs+AUqamZA76h6XxDuXCQgmTteVaD
yDei7gowQI8hMZffH3TInFsj36fQf0WOqyLx3qoA1aFGQSM4VkosmnKgVgMMFzqNiQffg1ThPmIk
x/ur7TiE7jBis1nPr3xRx5ghUPVjFF9RrCVlJcDO6lIpay2Vedn+d94VxIWpzRf1A5Zh6kCmn/W6
vQb1Ae43Zph/Fcsm6XnMlF1z5QcUuM7gbbHKU0hIV87VqmL7fJXfydWQEcrsEdI6DaOYwv6LEPeA
KtXocFXjB16FPQbng7+g95q34HYVUA4b7XmsLtZ3hEqWMeZP9nP4hX39fBOEseiSiUnbI1wfbQXT
a4oz22YAB8mC3nm9F3sRVFf1V82OZ9I/83H6vbAhBQXP7F6RD3YAnCxVAYwY8I3vS0Tmp9/PCDPE
AyNFZppmRiMw1nLjsfrrXlTBjMJ7Z4XgvdnSt1jyRRBD0NhMGEJBwJ84EQSo8u2hM7ge//p76/7J
Qe0J5Hx59qmwpL/zgtvmrm1XKHGJ8UPCZ6CfXFIQzEZ+x7L6pIw8DnynbeZVMkHJ6CcH+uQW+UPA
AKkwAM9N3vzt6nOmH8jDMzDgybQifCBTSPUSSkaPyHnt7S7nAawMPaHTVV7IV7lKi8xwMVCQzubc
O8xXtykk8p9mCYmLgKFDaySEAUYFyXFjoNUpL4GQ+vfzkwvnkrB/2vJcR/mxzSq35FQi37PzJULA
wKtGBkWlF0EiID/rxGSYraly0r9HwsnFIcJSQG+M+PlKpIpkVp3jMSdbsVx3iC49ClBm3zGkiNoq
cv+EE9l9tZOYM80qgdQATRBvKl5ohq28vXIFbjNiyShQQ5U6/2PfDW/0zAWo7cBBLVdSthQdcLsU
sUUzLdmlHUv8LQIvtduu+mUnbDFAEse/XaUP+cE3rXUSwg+bkzF+IAtX+87dO9sQ33YVj5cokcEH
JbsGl9BTG165r2T/6xUQsAAgJivsIAhMwbrGWBdHiHtrAzY9+oV+khCjHHO6zMn7wQ8gjuh+w1IO
FRmoRfT7V23i4uIy2sBbkt7LXQnW4zzRRcOCAZ2D6s59QBc/C6D0D+X48wgoWPS4fhtsBicIWhqH
yZU/fuLoSj230IGJyzjJKLLIGZf/7pVi0cMW8aTuS448UAHPweMk7LAWcmT/5FlFx2ODtUGA32O3
1DVda6q3k1KEgrPTkNBySgdSpnfz6eywu6tRLN2g3J3RkIlBFSnhGgtMMsjHCj/1LjlAYoNgVjx+
iHt3uIf397p3U8AN1Lxm1udOIYVDvc56A5SJWKuh7M38kZ8kRvgMxzz8SnwDH3uZm4KVcHS2NHRg
Lgbu8jIssWP/ibe5PbhTbi/zoBOSYXe9FztAcHSPwfHq9aImkc5WBv48ZLtdlcpSp9BRp6iAV4Vo
pqoBfzgmgn5k5MGaRuQ8ejlBrMabjRG1vfxw07YjrgLtY8m0ef2MZO3P6faDP9dpzCMNBC91gct2
b1quQjy9SZIvXPsmnQ/kOgh+hVM64vU7QP0ZTIw8FpjWwW+3HAWwd3zI+UZyWKfF16fOCHZ39ax+
tLnfv1gfUT8FMBLpx2Ag9+M4OUEZOXkXrfkQwVend4BUgtucOVDg3PJ8V1yRMJGf6Qzo73s7yUc2
R/gkQcTDS965I+OYHCNZmPmBZFgwoTnlSRhG2PIkvazAMlDVNFKDgnbQLMRMe/wu2NPqeknlsKvE
x36sT1pGHRICeuy/lzDZp2VgRc+Bf6vxIH9kryLNGSFeDWb8KI7ATJ47T53FoQ5HwbotaYrwB/Qw
TqodmhUA2qzb4Imp7QzJ3O9cY16ClMu6QRqegoiDh8+KpBPMTb2nV6gBeAHPYQX9boPYOY0csH/d
zf8P5w9n7UTho9YSd/JiS2GS+c+FUHiwgK8l6iKzQTP/jf0fslwCtIr9ERAWDbmiyUcmKO1RnOBf
zjztk93iYsvF+YCopUn0+ueuVfajsWEvWhXEnsdmtExfYE6wk4GoD4fiu2dWtzeL2xk3TTIseMeK
zZB8ioyvFjBEUrqon4/aM/Y30dInWaZVsE7VbYkae38saF+fob5hbiHCMbtHT4pPbIKTu8z1f2AX
lXri3334YESoRrE1fqMBTb+S9E1kPlc5JuRb31H0mq6A37eSxhHv903pswim/zMQrUWToiHSh1xU
k+iQL5/FXvEXvKPOdiXUIqSfuoKfqaAaxrvZSBv4l2inWo/N6wL14pkif+plksa9bNhI1cQaq4KK
1J4yEkPIwj4S7avERO45nbF1poStYiphTY8F0FzkI2mjs4tiPf7/tUTN2ExPvnT8I+tCV2mBIRMV
0aKUD/QhoJPwb6Owwn2kveR3PNuxc+XnGxJ9FZCnnasEmpR/vFLm1H8/wh4AMo9GtVtyKu2Yxa3u
+RrLRZItP2zWA5qC8CcbaVKpBPn8aw0/bRZyW3Q8NEMmu4zxuTZoGd65NEZODIexpjOoDjVPVrP+
63D7qACimRota0tK3cVSFeMjspkvkbDUEQ2C9V+dSYW7B/b7o45OLg1uoRcj26l0BMMML+A2sISh
zuZM+kIVPyLEOHozCvdcmhr2Qf9RiduEjpWWFPDaFahekHjcCCcd3iwq4hkUk2nnnWQnd4j0X0fa
+6oXs4+y4dzhABpUsBkOAKY02mKhDFNeAuGz1LcKlqL0cmCaz2ufi2ONyGJ3ETBvFdTJF7/peFgf
ySsvtiD5ZUZdDRd8alq4GU/gtP2AgfxIbzX4sqs+wnTs5N15KE8DDMV92i9qFAbZjmsbWapxlowC
w5lOfOnI3AWZLJmj8qEOK3FOM5NOgdylyNiaSCkPvopPML5anCDfRtUUgr1Zd5jjLLVR9TzCk+nI
lVihqHSYZiNmqAQHFXA6wvdeOi4IY4kW0FmA3sCl1MBDSDAftqKKuTcwZ+0m/Ud+syj5MBGeXFY3
KcIvEnm6rBh+T/Ih9Flyh9K7YDwdbcUAy57VY8G/ddXHtEKbcgaVpI1XjEqjuP9YkgL9qvWLn+sA
vqeQSbgZWieIRghQe5GX9Hkh4BOuYJRFzsoXj26c3DhhWTu6MPCxrxukmVdION0cyz3duPayMGZy
97Jkj6m7gnr/uVB7QPdgd6VaSfDh1ll0UhlHyPQN9fssf9wZCvNbLsYCJjdJh8s4/s7VPqrDygr5
L7PTCmHL6yPCJElKc9BwRqvLOVQGU1t66psC1e59HMT4406/+1Ie3lKXMJHYpcV/1jrf7+qBZU35
BhVu1sXyIxUJScLG+I7su+FSJABDZUc6+Qs9ZYKzCmqTXOGcIqjd9CUrFnaFtdi7bwL6KN3GYgSU
57NQgP+42STDys9tr+51rvwcuvkYT+uERxirajFG9fpd9M5dvmGJInQ+X5eXWtFmX+BhgX21i6xr
nCh0QzRpar5OpBFPGewS5kxDTRENtWFngAcgZQKzoKWobNVqy8Sp7qnsBA1riY292vPMf3OI9Db2
3Gi90rkFTeGgePDFrlwn1jGP8xfLH9kAl0xaIPupp0uXe8A2lZg7vGP3Sp3jNz+hAgGRilJmJM0m
T4GbtsirVi5lG/A8cSmAm5+5PNnwOVuf7gV/l0I1mKc31HSS93BbMrWLcW4l73P4rY0AjcE20Tfl
qSTTGOKOAqidqGw3dSXONtrkY8oNVf0RGCujjVRXeIseCAl79YrXp706VB3FF76Q3lwk0Aq9gz4x
P6DKwInsOnpxitqyTOhSbZynCheS//SZZawYuJktEAEACaf7sMP+X3ybOTjmM9736LZcLxwqGHn8
+Br3aL2kaHhMg9ro3iRwNDhijsfoazxHsHQHkZDeI2TlsOK3ZGttmpLgO7X1pfxkUP6h9qCAv9Ee
vcScrICKwpD3Nbhd7s4Q+yjbOFUYok6Xqu99g3fNRU0E+lDzVFvstMq104e5rXxPfn9k7MO8Ejyb
hecNiXX9jlX5O4hi7uXBz0WLhdFqfoSozSJh/lwvI3FGzhsIWnHtuHjyfmOYjSqJGZxOrGTxRO1G
2+WujOGkMJVFv1UtJteTIkzDHZZMVWN5GabRDB6E/WmU8ZmIX8G28nNwHWQR5XCsObPViJUMWV09
iYs6JKfjLp50MtKuX/ReoPOmGBgcjdao7Z5LJugc4cBYr9GnbhKoRXFadbNzW3eSuHb1LrjdVFH2
tHMXxu8LJUOdsBYMjDuCaXIXZbToPxNwZi6gE+0qQUUvaV/sU4pgOLcjrdiIeRQSm99aPxLrNYHh
uPyE01z7tkfeJM+S1pugEPkMuGpb9GST6bUMJIGMCc6xoBeXtOPhgOzjzxaDN/m8CILiInfgkLPp
hH73PA6T09Ato79206FAUbxnSsKpGrNWjVImj6wy8r7D9fj/y2tE7t+dM9riXBdOye8kawmyepSQ
1HnLK/Kj7vdEA8r+o9bQH9QjNj2kBeOk23K1R8wMQJSzawXbApgkz9g/vaDtdCsX5Gkggi8zFCzL
HuHJvfSFKe0t/pfnakEAEGuitvWYako++UOftPm+jsA3P7uZ4UJPTu/GE38tVoPo0iPhhgYlNohY
UiYWtL/6w8uHsQkp23GKHoI1A5KEu16wPijMuLJB6432Uamp4ysv40JyBSCtfk7WeBcW4vtdgNQV
DuMsZ3AHRTRkA4zpTfmOndoBWOA/6b6KXGXxLiMzvf3qBK3EFDph+xwRwTW/GRGGgu5an/QDwAmf
PyCveauSAiiSqDdnRWIv9M7yeWJdX3pKEqSbkcbFwtRprVCL0WODNWeBtPY/V+5ajJqENwLEp9bL
+REyCLc0Z47+YZ/HWTVsAJCWgE768I3vYkYdsmODr2Fo+Wu3ZDt4YnhtZxYxwHJzhCD3dhqh+Cqz
nXKzYLwwkdTWDBQ18Bri7/E+sBwS/6pLFnP7M6nNmhUxIm6ZG9h8LdMK7ELSd9mwhpWglEjbmxfv
2Unvc18AjhvOflL4Ptn7XILukZoWDheKWcAqY5JN7mJwdELHvQkHc55z7e77qfOFMvj1Z8TUFj6h
IvM72001xBG5hyxroQ6Ag0Qhjis7A74WH96zcu3k4E0+/9B0Fc4AnSRitszeU/4A8Fww/EVkmSwP
5XlNmCCx4mYWPkLXC6ZYnK5WG1WlXpUquZ442WtSfEsBK1V7G6DOzsrFb9V6Vtch0Hr0A+WLimYg
selya+SscYzVaMEH6X2cIb6/qlArpw8ExexRWrkQcu/uISV7M3Slquk0mpc0MtKdnY5ySLY66xNs
3/faj8aX/bj/StmsnyBNIArhvhfaNz1odkQ6AfUVZ4GdQu/40QYpxmd05CUiVPthC1WirGq2Tfnp
vECxbkGTzfTNmMykG/vJAdt5pJXbwlX8kHMxzIGaE0V0gPGL0pcx0yZ1nGW9uIzk+9FVrw4umtWU
15hwD+HckDNZh+E0F/SJ3ZlAazD01pxLkr6x2JyvFvDITafhGvU92IThb3S62chmhBT5YOWjE8N8
Q1pZwW2sxoDdGaKaTfpCNaas7G9lt0EdZPK7vMwLJO8lnr3fS4e81AoxbSZTJajMxIaY+ZVtcuCV
oNdaC/DNgPcJqyLq7KpH0i8K32uxf/XuJ8zwWnhHY8YpD6uxrE1f2kcHgxo1hfHMzBwXxspMtBUS
0vYoIOUpQQ8khqDR/E44ffs1v0+Z/mdZzCKoMLovMEGv3K6Cp4IVI+gQmlQolaEz51DNU20ERm21
m3aq3hSAbT3R1GlJ8DfqmaDHcmW9TMRajIIRbez+djaG4oZf94cLpAFWtstsN/bDVGGaj7LsVUHR
vFrkCNDO8iiaNuLzuv5IO7TjicR64q/4oh+bC0yiRjIVpapXPI1XPzZ6r4oxeLmWoGbUHoLDYUWv
nECHCDxSvJ9CruxzdedXwoAXIOJalFdD7BT4DD1V6SN11PBkRWKMyPUaEpkgKnsgHB9uKlB06WP6
jppPLi9MNDT5XEqx4CRTr7NhHtimrxKQYIt8lD+bYpbM+tX+92Dlp8cdNq8k1LhPGpY1RlzCO8oO
PULJ1dKpMxAmrS/JbbYtKfMpqJp/9TP1lftyS9NI2Y+qTk+0QjMmWoseLmI5WkIRrvlSzGGM0ncD
+hRULkgaHPkRQ8JWLsr5+Re6hy0lzYSiZcu6Wd1VSw3jzBCcc5gtHWn2cPCutDtNpj9Skvqx3YIo
FvgWpHqqVbdgeG6US/NAethp9GB3dA8M/BIg240YJzL3D7fESqCtordI+4GsO5NjuklXLPvWX+3O
EK8z8BAc0RmXhA0UYJoI/j3CpA6V7x4YPG1NPWmk3VqTwj17H1MwejtghGsmea/WWTZNEMZR6KHZ
SdhODlpbTRkMvlxJl/3/+gRxOYznsozIejFkeuCDoPh3y+KIGY0EZv28+GL524w+OJBQz60SFnS/
sNl3fLCTxGnPxMTxx9n+nM4LUZLbkD9rIU2/9vXwGCKcjqqgEJKujFZUbcbH6riDi/HDuZ+ok3JU
Yu/DboWHbDC17KRtp2fGL+xIEapzDzD0cB1h1AEVOpBVnm3c/+ntD/1MGuhEqh+CsJKf/cFTOpsM
f8mevsp4wx8zX42NrlqkX1Z4uFdcdSq5cZV1vT911A7Brc3Vd8kNTUYXl/v18ThdN/PE7DmyNHW6
uamO5Aq//7gQjEnuFdVVPjvIH8TmakpcGtAQj29eIU4LkoXRVIclX76tCi9seiwjtZVdYCgS9dv+
Cd4P/g9qnmb5cLxFuFL67Ct0oCJlMPxSGNf423VvoHIioqlIF2jbFgKHyB+gk3dVzb/kD858GFL7
ia4EGO5wS/p/77YL3TsLoBe125QItobHgPi7lesh3EyuQCi88aejzxraZ4lN0pOPwSo0qLpn21D7
Zm4/Ev/UCZz/0D2mOI9Q6td3+FZPbYZWtwPGLy0Ycxv9JTNdSlksldO3PxLMEuOEJNmJj0XPSZ0I
VTQS9DD1xheQ3mA8HGyiHsxOLNQZkbMB23SibUgCv5lxJ4JlCJvpjuZWyqTmPHNe8y8DIvDp4AIC
C/xR1GB0V3hxI+cAKt8cCeFDFn0kKUpbvyr2eVP39QfsfIV6XtXbm/3D3WcS/006urUCSCkefxPi
iJ8wRbXNVsqiSt+sBYcQFwASqVVJdcClCbJN/DzYuC8W2dj03lpcQkjWaasnRfIgFPQa6xqqPwbN
3qOhe4AZlTLRIdKgoU8MMKoUV5ySrYTnf7uNnd5LxizAZ1927hzarywazPD6OFRPLej33qorpDK4
hm59s61FDUaGK0fzpUqCzbnXdKSDaHD+Ecao2FrOq/hoKKVsPfRGB0k4+fCL1xLy3RnYPLFqQVDQ
atrmCwbAKPqGMmATGwNZe75uKarVvvvXhyfn6S0Aj64wGtxSRmdaSDMgH/n1aKvgPkc9oHm3QMwK
UatSlYMQStHf71W+lMCA48Wp5wrNU/Pa79uQa5JuTHioysKAj0m7oXl6GpK4fecAoK3x1oPKfXUR
DdSVIBF70024P9xsthr6vS/8WyyKk8BMDQ/GUGTuQTqCnXSwUKXmSYPKLM35lEJXMYUt8dDDs2My
EpwqJWuQt606MH2NwDE+YHxlZw/OUIX2m3Iw8znGW/sh5uXmPR64cxzdwuvAaF/sx9j1j/SwgfSs
tdx6QkImArmFm0h9dK+1d7JQEvrJd7MDEWtxmwW+QRJNDvfiLtoP/vjLiQVptBSCvpt+ovXvCTw7
28mc1JorQPSprG3VCVmdzo2ePODIHxGXN6t2UGng9oBz8muLJojl33ZJ8zxrt91ezZ/jQjGbTl+M
0oyikwPo95BIPQg5Kit2aIl7flHD6kqMs6nqcH5FD+4qLYbIJed7nlI/Kpj9eR4BMKiPUZnc2vAY
nMadkaPYlJkx+1vxrlYDcv4dMrMQAvlcNgUsUSoycQ5VcG+xiEX/d7wuTlervJAU+ajQHKC+io3u
iTDVCp89sAdJmRW5zhvEJGan7HaON+FFrZ8QIh7ZKKVhPRev66m8GDceaUlHBIkdYO9hwg2f1U40
T5kEsnxVNkMQVzqttR1Wfmw2Ux6/cIuazkq8sT2ZRawxyrnYgDG+VHxt5+JNeDlwhzdQjioQ+PuV
WFU4bjUITzUlIwCrsNDgHOivGai9towwV3T84xz34E87gKECIbCbrHUlOU0rlAvWtXLZw73uyhYf
t/NZvEryHQQY6joGBmx25H1xNJkfOQktbo9zIvbX6e2DILxX9IJloyIFJsUeqQ5x4tJ6j/cadXCd
LWHI2sn4eo+fem1Yh3+jeNDmjqslp7ut+KJobEadKm+ticv6x68qATXkR59tjABBsmq9nhjjVTwf
9vIrVoJSE4TY2synmAg3AUsDow4SO7OxZMNJIGtchMDqlCZ40Lc0gevPrgQjzEaaL9CR/IdjA1sz
JHMdXFcOaKvCxFKcxmEvg9j3auCrzKz/z8xeW5sZ92b3dISuGHEKED/IVF37oiejF4qp+UHWvWM1
8+3GvWrnf4eLlfxf6A00R/szKewhaPHVq8461XKk8zJMWlx4IKbaPdaRM9O/d+4TJdfNTlUi6B+p
vsQ8FJuroWkd+3Ou+GVM59L04Xd8Il/fhZt5SzuiHtZ5+e7oC09V2CrEmT3loCS1zbCyZKXJD+4I
S3cFVoMh3Nmmcjyv0FNarNS3nCdXpxpbtXmQEF1GqpO9DDe75gDZvmA9lxvMY4y2RPuAM8gRzQF0
CQPnzf5e80ezhjSQ0KClHDRnDpORjKit5wcD1OOEn34y77Cc93rV4Z52nw1wyoebUXplbPnTAZbQ
EPSq+9nKnxosUmtUnBW0FsB6W5F7M53gFIDFxCdO4HSgwWcncYnjOtUGUEcaI4ooRapwiQ3yCfhE
sWuoxT+dU6qiXhEP8RYuoRQovAjdME56UA3TFT+hQyQHNGkR40OhrAJyHZAgjsofKpcJv1U4xOn6
RZtOC0/uUj+t7PxIZ+cHE6zl2Rp7gav8lxt28gd/F2aj3J4ZjQwc9rcZA2LuTATF9EhJ9m5Od+Cf
Ksg+RQXgduobAG/WFgLMlVWdF//zjIc7/sg4iBdrYJ2NGGOq3M1nHA6rF9keYdgMVvIVxIED6twA
UVnbsS22f9bOoVTr9meEct0LSxpfGsfM5/dAOcBlfmTjx8NdX8QCDGbcxsEN8qw9xjgu1slT1Lx0
+rAW5fpYxsiVR/3LWlwIHCVza+OC7fYvJWeg5nJHMmVN08ukRM/ifMejgA8DEg1z+FINDKpdtSD1
fnwPOIGdYiuazFTsJMwIr3+4dTdRE17hcGmY6QrRLK3bvvtv2hA0l1WkVkLZUykOn5KZ2Ijo1/KO
EYfN4Ble8FTsAwqIuSQRUsG1X4n7yTtfer48WpL9NEuDNNR0YBbltMpF5qaOO8odogqYieycOIMB
KNQTfTB1T6mJ0I6tXg9bfqDG33o15ZgXkJgTjVWsGxwL1DYJYFqL7ZT9NOFJps6VtECy9pU6yiii
PPAjlAYvsiPBRXHkpSAlu2Tq5ZhiaQbUi49ZBhVxuA82lmGeP76zWtwNPDtoThth4FPRzUlX2ka3
W5QFsnDJEPiX6DZvWyxxemMYLA6j4kZTMWKBg0TgFwOsCiIrxFld1XHCXA+Zv2C6i+PQg2Qbf8jI
P7L9YcFpJVR8Gzd+KQQv1sLvD4LIi/WSswuhCbecY43CWLPux2UEA2bcRbsGyTgQAV52YlhcDrFM
8JqEEZ3qcLIGrNJbe4zLbiUbXO36+ilOASwo+XUJgtGztqoF5IPXcPz0nE7hBIAc/bMSZV+u+jWD
i2jst4RUhsLvFX471mpH2DyDESL+qdOkjsZ8pMW4EanAv6bReYf+gbqR6OLzirTpcpaoelq4pkd+
t+R5KNJcXl1XnUDyq7VoFzlwC8n9uAqKYXOMsCJaMnyRe/zgsbtI3vhHLElTdO1/I+hJbVrSTqnN
kcvhiQzrs/QuFcO99dMo96W+f6o6o7b6PPuenIVeqD4yRyXKF9C/xkn9xBVzMYWSJlnUHTPuQdk6
63/z5HNShAJQW1faXovLoNfH82EwxNOJaXjsVQM+/I860eC3vcUpnzIswdPiHMBMyaDuVyJEQ61T
NmwOw2e4Zf6KNKEgSdbWYOAfL6Z0frMWw6WG38S/PkRF5gPQGyP0ksqEuwVAxbZn3QO0voXZbuLA
R+V0wo/oehgMQ6Gw42HLbIHCOP3fdiBbNmnpVJm6OyWhFZnq3dlJd43HP0QFc7O+nCSo2hwZLj+i
qJdWNJEph/zrw0CofHWhopGqcKTuhZbQnLIr0Lo7Oj3iHepfE5p9CrsaVzHOwZ8cvOGTInb6Xvs/
LdEACudjkB0lUv8qTl9H+MH2+SWvPWab+ibmwrQ3FNVK9GQIo9A9eeh9S1iA7hT3gY7smdE/La3h
yK+XWOBuz5Kzu5WBIGAuMJNgDBBlAlrEYjwGbNRoUVUYZ4V/Bf9dFPKTfXL5HAdK79NQ3IYuVWL9
/8YVqBbYK1Dxe/7UCfhcWlwJ2FL+GVJXeq5jbn2If2ddKzDfQmDSNS9mSzQUpF/AX+VpOrSlwZTW
/R9YJBPpZMJbHD71CrItniDrVCTDbH32dpbk0H3apGXEIDUOwlqSUvaxzeM8289u7Kj8Xzr1Fq4p
I5/XuWcCf6iTbmR1+9Newz1VIzvfxZnE4JDFTtoAz6ktrpSPw6YmOyq5GPQQXMUQSZj/1W+q7S2k
rkCdWoUvhQ42hww9Fare0SDsHKzunjRM3UigN4ckMOO6xAaV263n94hhcrvDYnNRC3XMsaBIOyKh
xmB675bSvxBDVKSNlwzLBTmSLadRS5hBoV0eefmWAgAa+uZ3oWgdJaccmvUje15gFKkk2lXsydur
0Mu2JxWDAFQwJDT6X8uumVbqOnEHQwsJlT70uxxhg5/6ho1EytoEadC4baPdDDmIEDv9s7txfQW4
odFS6iNHnZ+s1FUfgxKu/304elLIn9vDLS35wBTQyrAyj5q86emVSQYht2GVgkdU8xibrLtwfwuW
Yb6NFAaxRy+GeU/LmKwiLHsQ6H15L6KDJOtKPf61Pna45jtIX1VclwOthKklKxYtaEbopmlPO3kj
/Z2qqmKa5Aymwdom1ZouPMsgNFsdqhQDVKnHZU+0B0M+EEmiqn/y7FHO3Vx0mqiUrLn+jBf9UaXm
9qxiZdd9ysWH6TvHjhpA6r2asbuXTgIUQqbZAxkCMaK6BRUymg942I7Cs4ZVitlvcj18LnPWWTGI
7kUoGUViIfsjnj9TnA2Jpn8xYP0/rkWbCLAFUAOpaK9YmDPKi2GxOF30ZwQBLVoQusLLR3kc/Zv3
YuoeGRcELV9EiyZu1jrm8OixoDbJH+fk+JLyn77xA1Qb7Mj73pWpCs71HNgAXxXu6Y6cLr4iaMIm
glGmp9VtFzmKPmDkbdyhcf2YLPKPIba8MUUb509WRiOX3LBGx772FkptY8cGz9Ooux5Dyct5IAbc
ma2Vzjjt79VoxMTDEcLo6W0niQIdDt3dl+8DY9hBBR8iFN0Nk9Ouwo3+K4eRgUmpVPN05pqLsEl/
ItTxXGNDzERNY1qtE6wf2t9t3q03GYWgVe21M8QyddJy5wgLofH1pm4y6A0hbGcietp65OK7T4ZM
U65EAV4buaGAwm5RvDlrvNG9eSnIitO+iIO83Jc+IS3fl7nkZqCuAufrropKiwuWx83PFRvvf2fb
EG1bEZuXH7Z7LtVXfw2IoY+mnUHuaBGHWGMkC1bp5qZ5E4GFjvN0mapOO74UkE6wDX3CmNBoy4dg
IcbCfN20x8qMD/8aMx2YejCqkCrGPnuZ9hNen0WtV66WO7tdU7MuUCmsBzFizwvyMhbunfgUcbpJ
adEv3pOisvqq4zDhASZHGtINOjR7kmNua8aLii6JXioAaZ6gAmyGW6aMXBIV929ZvwEYkNsVD5Nn
typJp72AUHIJRMcLvfniWsB9aN/ayi+QLB+1Hzd5OMCOgnWUeSSbbH95aYOB6SrMQfw9PsZIq0pG
a/jpLofAj2yo7pryRaRjrbxc/4z71Zpi3S48UxXHSdfv1Ku1c5gK48bVgswUfKCHSeuNQd5KK2r8
7PRoG2ObtrRGwZhgWu8sdFbP36p/JGyxnsxqi+q8Tw7fs7j6ZmlW9GXBqrAQI+7d3PigDkYWwAtE
qGrsXTjDDCaSBMyM2XX3IGhk4mWFSNo065G4pDeoP2adMhcyNtbCSkNkvd5L2EBig/lUTnD9qgr1
H/SrphVNqKihIjnBy3/fdy2XJnVYo9YsVvyoxatDaw8W35ynalmS2xFVOd5Jl2tfrpZxtG1KpNFn
73P4XGXWTpEmXMTPp4/7g+IP/wv16yGQdrC8bK6VJRK9FcI81ehKqaihKoXDUhxzQ1LkeYXFthGZ
9TeLT74p5+NiDrDs90VzkMAXfEFsY01E8ve5rmwMCmw8BbxNo2q7a9mE1QWnOhQ40BGhisucS/E5
Yf7L9DKB0f4TI0iZ80Mq9DU78gu8F6roYPXQmw78KeuoVO2TtHDaFzmgZBM3pNAG+lXphPpOVOX1
cA8FPGDvQbovQdGukMe1xz+nnJOsL6g4hVq8UHxQPXi4AUqX2K5gX8XGV+iwOHw4p6T7JNu9yIVU
dhvYIYyhdvg4uqu3CiyFraprAh+r62sUjxt6759nR+tZYwPHmomkxN9lAp9mKvEL5T2i3M8j2liz
pN4jNV/HiMdvclDKpQ1lcOVeYc3Mjcdu3CG2Pyws6pXnpRkQTnM/yLxNmrV44fz+iHa5Smzsrvxx
XORUikHCCT3QlOyFSbrsNPKXVWWQGVyvW9IzRfFOVY++c6364IvheVam9tAuIp6d33h66Bmpy92q
rxyBmBa51YXHvG/0YtcvZ8BJ4vM8X38wc10L+/YDITqeFhMYObRSjseZ05v+CJ9NbSVCllPlVENi
YA/fqiqyAjHpV2CCtNK9hAKFGEUCzC5v/5KFqh+z9n2AYdn7yUDPuWBLiDTFzfjW0VUCbU5drEPB
fJk1ISX55/zA5K3OmFxxN4xnbAsEf7PPCKmasz7nYmCsadnjyDtucVsFQ71c+TlidmlDiRkMwvvA
Y2+bMySfBDdUVND4h/1I/Hdy9MibBSeSgs2GHjMPu1Yu1ocPvXqKZUv/3tz7NZc/psSf1NFwl+ru
F4tjFpY6RiJSpfIc0wwzmM8Yx5Py72vuwfM3y/FfnzInqacfJ7NcfdJ9fKDpqegJbq1EMNmokcuq
ece+8oB76fGyM0kbHF/m7hZvDo31KS0RWbaiV+vCAQLj56LNTkv4MohN2gsR/peh9+kgysmSwcq2
NEAkteoyIUegqIQl7qSWefnu5ghXdgt7ew5c3NlyBaJnCHY+Qi9AxVFjqkrjuEE3qoFSQzmpUwUX
DQmKKzQyro7LoEUF0p+V6kBieLbDmWW9bUMCret2RTeNtwpwQMNgeLq/cnylR+2d/+WHm6j55myF
e4pkpMzesrDDCoKj9RJQKKTUGoBh8QQDF3EgyyFxkJTUlrInAwol9kPV61AxSBKLQpmHCLmtgqhp
7t2nokNrAAVHZTM2aevXk9HVh24douQdEo8srFEpou+iWaIuA9MqDPlh/GJru6BOPA0J8nXs5scI
yLNxkAaj11+fFAUEdBLTxl6yAqE+NL9rinWv3ZP8cQYGuPdVHkpOcKpgPFo20z6KYd83iOGoNvu9
/l9aMzSHa0GgHNDuRxJkQC5lUvHPVMUKxPpIivmZG5rcRR2d7D1jBzdg/U7R6ZegONmEeNrxSNBm
UjZziyldHP8kNyE8Mbe0WQ0lwpWb9tuXKI1gSngA6hFtxz/9DOQQCwe+KhKyp/ULhYJgzVLDfK6U
lRQEGNUhSbl7svf+sgdxwzJ+BxeZsmYpm/mohfzMEoWPvBRtmwE2mipAaMdAPiE3iDrZDoFT8/VS
vPaiobtpWBDsp4agea+ap0ptrjw+T/XJi/hedYo3XnerFdSqqCat1i8JjMiS7uW79k6sbZa/n5zK
reXwhmYcIMVc389rTNGL4hMq1jy+D/6qOjnou4KI5HvbpIkW+HxFbL1O2pLlYFH8VeQA/JGd9QLz
B6uQWqZJz4Bl4zu91fCFaa+9FPRWoEKi2Qx9aRq7ivrhWv02wYQId8cCFhc9v4/CFzo1oWvcdN9u
1xZxzDqsgQ6g3pY5lnXTP02bh6ItV+eGsOChoG1gJWxLL7M7TlIaINxtZtKxb7KfcnaMfOfuw2bJ
50gdMuWn8VTi1I6HPnzwzxDssgBq+Qsw7vXZpxMarwBhL4sVKJ/JzYmCuJzV2Flz1/HlHicIs6qC
NcE0dnl2RtukGtqDmjr0hHazsDw1vBkfFHuvwiVPFpX7uWnaLz5IfKNVm8Yy2OuOjDPM4FKxVAfb
NJi91l4jSjTKK/s1LWWbCVnkybK80NxBbSbFc8MZxMTIFskNxUYw1Id54VvDHL5pHMnE+4ErGd0M
xVnvyqBFxJtriim4nDJQydoz52SRQu/d/i5EU2z+DkeZ5TfPhFaIoqEZjqJNRssCLQq4bQIUc1h8
xA0pliBX6oo2hTAZA+4IVD5p7n0VNsoq8AYAUpq8PNLTacwjrfwKjT8hSHZ1qzoi4YrYK4OAptBd
9jdppCMoZILToW2BFHT0BGjMkSQ892OF6A8vWa30yxYIfEh5Cdx3bm89ISv9e3RJVj/Q0hMSxjV+
2oM24bvdUOqNVBNlGf+LWQ3FIvLbOW4DWEtQIbxcvWx0Vd3di+N7TQJt+15SxSs34S3F4BJEQBSI
4M+Tngs6V0ZsaPRJWw54If6BJBALmb41KtDOyVeL5osePSVG9rOMUhOjRjApX4VK3LBoNrEjw7mM
5S8GyJu0tTIruvQPbLhmamtFJf84b+qAy0J+Fq/Kj2NvH7xdvlLsFZW5a73x7PD2tRAAWkmmzZZB
dIgSbMYU8q9EgN8wiMmQA/Dmg7p4BhReY9jz5ERjF6lDyoKlkivEDhmubo/fEnNB9Mi4S5F93GI9
blhou5UvPlYEi1hlEwQaBbj29y/tjz7uvjE59NP8mo5xyycRoXqRgsVRNNjRSYfDQExhfG9jgRyl
5ArmPE3TvLU3dqLI8Cg5QsuwsDXt/wvQf+RkREI7oF9TDGrOAtHZVvs9SvGWrMBh6zhRpnFzbjRV
cuuNdYAEfrAcv+QOwTB+G0pspo6iakSkciL8Rfd6wniZ177p8/Cm9R9yda3rMjWbM8CSN29QC6uW
uMmUGKqqVIi8MJWCMgIvaQHSWbjfmCHaUHuFDKZFU3eAIV7BaAGdgIzEnFwIwSQNLQXUrWGGYdA6
PgPqW92BVMSoePASmbPmkQeqCz0q0SxX/eynD5msfTRxANCnvlEK60IX4ISIJ2HSarRJ39r9di49
o3Az1x0j/5fZie4xhhdlyS/zmOoHdpKzKUY40aywubB7nyRlBxDIK03m3PSjYlJi8eiOLO6ob9Up
QCyvRLJQVR3MnrYmdiswlLS+tESVJgrEYKQGp6L2WxonrfVf/pkGtzFeBnPhAf+H0nNVb6qUMQ2L
ft9GdN39tRvs6W3GypxNFqABKBfgjlasq74l6270HdNKTCUuPe7hFDJRg78CQRvSF1eapbQNbROF
MNnztwlr4tw8TWtCbAAYxjUpa4NjuiZkliU0WMWQitPV3Ya77H6DwdNJ0Y9aGuVA7i1p9PDo0AVq
S7FJ3be2XMQv0c0v0As9XHe/BNcLmcwZ/qTJWCO8lscLr/Ng2wEZPR/aXCJbkNVYOsyxFB01iDyl
+yUYlDy0R0EK8RXrWthI0Cr0lA+f5BIrALFO7mYxjfQ3BzemzNpa1y9G6zZq3BGVdPLi5Sd63YTP
ZZDABFq9BVZi1qyVNgynRbCb6BCH9OxqDMhX8IFSqLDm8TdYdyASkznEcFM2tYB/z/eh5OxquGW+
bg487DrYazWu0Su1LNeORUD3ZWlqzMstfGoAHLAyTVIwONOJzUiPzoWeJr45nUHt84vO9edqs429
oBg2Q6yfRTDJIafhzF5ka1w+jz+bMBciaB/QnZ7VGRoeY8TFbae7Ov2y3tfgpTPS+X88h+6g4wgq
QtImBCDC5KNmCDOyo2QTmI5DWj4OcbOs6cK0C9hlESO+q1YFkZUl7JqDMK0fY/kK4bSJ5G5NSKzQ
9pJVa6Us0QxqsW6plRuyx+7+g3bp3RhHlDKTntFqBmg2MNXbogVpIPKVe1Q/Cu3s1Ev9ovU2Aw6C
SNKZfQGHSq6st1uu0fHrxblVnfBz5iF0p3X5yc9relG27Z38vmy7rY89bdnMlKoXQWLMURL7r3ue
DQG7GLjM9kPPTnlAIW/rWEj3RiZH2DaKUMCuShmXdFrGA7wJ95lWRxVf9lFF7L+ab9eVhJP5GAOD
9n+fBJn9ybzCT1pzjDuu1ARNT7JmCRWFWwiUk1jmFAaaZGbyGi2ibLEIuBAnE6/3NpCZAKUCkt1p
QJI7hFMP19fqnNpkgDZAsFRgXxHlLmSVBiS9bI6p8ngFdbcy/jQE+2HhIfw0VBAuPomPPcsHZNuo
D32pbMTnNpr68PdhPRy72RBIuVod3XVNQehnBOdW91iLp/kjTPZk6L+WKoH2s7XQ4Fhb+TWL5aYM
UmRkLnnFRTk4OG+B0pB+/rOmD9fXvjgV/Ph8mCkaAxYskFSiX7p1LaIJ+y1D15pKDOq3uzEJ3QVz
idil2jASTpFBDzbRglu6+gn3/BTgcNYjD0lf5Ef8BHtfZqbSP/PeFgMa2hUbAl7aVsKpdmoeulvh
1/4zaYBm+wnnqpcjAVl7wXMLy16EPhzpUKZnhcE4B2nia2hIXGeJYpw7cvJV+0aICBoFqxMJqyE0
tzVG1CwP8WYcGhK87/1rTJD8efW7bwCpvXE43f+qcbeo0GzWCzZGyIDO/YNWs1lt8cTbTDfT0lP0
QTxCla+Zhrv8hFNGlCP5Eh3VR/I9KR4TugAaATotg0SPxTPKCYIxBS28XwgqbXtCUgfRfg+Z1maq
fu6P064oWhoxCAialPL3tmIp+l9RsidNaSR//AfdL/45sFOI1trsPfhDS6UhDoE0WAvMdA73X4QV
ati0BUcNS3icngpGEWWZBMXoV7uGF7167Y+EzIH+s/YsdgDHU3eo5z6etgWRIBLWtzkegGr6I1DB
9VbV1m3EbMmnw245K6q3vCIqKkItDlv+6Wt/tOV4AtWvuzzJJHmNVbow6ll6vbB8X2/vVPu5Jhfn
9TCVE1Y53Jn/oUgO6l6cbj5jJzQTqXaznXKXM2sfZQI6Izzkqegu1Z6YARgpM0x+ttQYh0CPME/1
T8F31hP4z0P9mYwAyBUKTyhkq5XxUsSHxp02ewosE8xvnEXEYONk5VegWaLdltyKUUXtH8UBxgkE
6+fBtvXTrCfnclPT/qG4ktnegE6dbgGCoKUM5oc88bi23a3VT3xzr/pxSTLUvQQILnQ2u5Op5Ion
ZIZhHD49XwyfEB06z91NXMvJ/x3MlRA98D7X/IcD1T63tgSX8BGZ6y1luPFVlx+l/wYvHNtcXGMk
zkAIUCCsoRQF5FGVL0rUQADuT/kfR0M09z3+FaF/9bZrPcEkug9AQYBNKsL9MIpmz2CitMiJqSVm
vihMbKmt9Dlt9I2wYDcbYZ/HmtJ/2uGLrVbH7DEqcFwZ+93qtZLS8Og2zAvnJs1bdlgICOC26qpV
aZCbZ/fFS2uZuhG90IZlhsap55Sr+9gD643E8I+L3wrCfU94FqEKoeEL3+ICY/He0SmoeLnSr16R
i6/YEiI3AujkydhiAwhREsVZZFtRG+FRC4BNnuR5wXALyMiIjanmpDgXvHr5OPF/EMyN8ARyhPAo
boufw4srFc43fhA/4lwye9N577W5t5dhcXRhxOiYcYvBmtzjTlpn4wvkXDMoFBeZy30t4xXtzVVz
kKg/TUxKMSJA1NJJ6q2tg/3TiZYe/4+xF8TM86ouYdGvqdEvR1Hfb8+Uer2bqoOCGeS4gEn1bqye
pAuPBM/lq8T8KEgN9/tf6oMl85wdF0hUkH2P8jucnWuywnIUeP/UafzCTaIzse0b2NObviA5Eotm
8wczjQ/jlVZjqwgW2vjZyuQaDuyE8y1va3bBD8SdNpyM76iGFrxjVBqEfhdp71MbHNEmAACuN+XE
IGNkMPpjRQgYmkqhUGlYzG5CtannoU5Dkj/trdMaoOBr4bXJDIRHvSGvItwI1BnOcTPMbl+Z1d0+
0brYKg1MjQ0GRTfgpANAmuUJKxgLOaPDWLYzuBWklrUSN/syMrNn2t90ZMK4ngOtfaMAqNLJ1e/y
2Smubyt1mzzQWCReDXNS6D3h+jWvcVYfSiA/DI0qw9dIAG8v0GYRTYfG9gSdIJFUlGnIGCzIa/Ii
FjVNa0YXVRwFA7waqKFvtBZk5MhIrbaJmcstF7o/l3HbUk0eto0IUiNFwNVdXO2HmZ6mliCgELsh
I2iffxiITNTGUPQqFbQVC8rRy2Up2FyARYGIoZyZD7LKiHhirKsKml2H17+Ppv0zS1pJNxteWjT4
23/Ci7n2k76U2UOvdnhv/yTIDck+5nJ7zSZHpXyRJ7Hna2Q0d6vHFUco21OD4KWWAxahfmcdoatY
IiwYxIuQkXL72SqcjcPfYc7pgVOdendnf++E+Fed4/JPbLD++3eum1Xuk9hrc497Cj7TVDXhdu2f
CoPvXCaBoivQCvJ1tqTL+GMMEi/h1ODXBnp7/mPH9b52PIIUPAgt53ImfvgtAYjB093AQ6fzMQh9
G6AgyTyH3trI8AsOp9nAudK1kn6pZyit2neCIb6qp/QDHLum456zmpJzEyokj2qnJnm+y/FcDfQT
YrIh3DD87qjeeg1puHxbFbLh6dn/jBTidMojcGzChX7Im9b3OAjkm9FIOj0PjjpHLceAlyMqDUDM
pW/3VtYs+nyPqLYg5h8zK06tRYsL5upZwoBE3AufOTk2udO50MGqaIu8xzwod+G2rox/gM8Y4QpS
O7U8aF26nu6U3h3mP63NuCkkuFvUIKcqSXgZDF4pDnbW0fks2h0rUca+vxTXDfT623h3reOZ2FSN
3nBvdUdrlnOJGjhwASrSPJcFtx3x6/WJcZGFS/hnr2skM25vjj2v4cetca0TYkzpdmbiMw1XbYfr
dyQJFUdiCprS7mUrTNcJfFn7dpWBESOfglVLshQxw+ScO2Q9FlyPRhakgtqXWRF0fuD23x+QLwBu
aI9MzehSb82VUCYfI6h2xUOgciETmfZhTmzEvzp+AVdsh3WaZQ1r5WNkaWAIHwUwIFummnu3cIAH
fWyCGVSsnqGTWY0zS6JNgmIZzNwn3mCMd9jYiAoYDNzR2mFyhQyR7biwDzs33piB6AagfgLYSCfY
KLIWUcl9lk8VrGvU6yGrewRVu0rcwF8269rgL/yRhOb0VkGhUdMKJy/pn/cyiG1M+YVGIT+9hhjj
NuwX3+gLKgUrLSavo8sXA/jzrklP1z7+2oISuww3b4U81Em2bDPW0lgJbfAiCJphXlL8ovu/6R3I
cp+Y8CV2q4g9PKVbN98fO6j6eHkRgSZ6xEXpsVQspVdH0N69FcFMnRegMaoITS8Ak2nNYZslQEdo
nbJHCj3vG139dNrt+a1++KGRjusFka6hvx1pwq4u5jLeCihAjNl/xHNzhO5rGp4zfHtGtsHZGbxn
3zgjbhupK9msL/ctXsVsTi4YcWLOwhpbadrzOWqsdKYcWI3NLpvlcJTLPNKMNpPBVxjdTeWo8Ros
fZkro9O/XOyIYak8AHZW2o5WSlJmZBDLozVn0ZO/6NVxdb84kNmlZnbAzZus2E44u5EgJ1z8YtDe
xaLgJuM1zTWAKo+8woPWUItqEJ3JYRyzTsWQxYWl2aGGY1/EnzjUcL1+DYV5s3+5mbypvSMqHgwU
6Rv7nMABd5lIViDEjPlSbR0nx5LygKj9blozyPB1HLjatdqpDNgB5Z82F9wmODyb66/ipFvrHhRq
i3JsaI6LSgiC4Yhp2+P9A3wd7ORLBzfyQWg4RCfyU9Vk5JTwRteTtV6setNcAj2uexwbD749nF9D
BuaSebrT0A/MSvZXKJ6rVCdORMW6K7MqaSyzmKSCXhewhH5wzA1mIikuHfuOL8srzNSn5/DJFEmZ
aQ7pFrcsmdjV0ybrQ84kSPd8PjRJFc8DtxIDkQR4Zb2OefMsyviM4J8DuQwjCeUTMy6tiXH4btxW
BKFjA6h+Ytwn13XyOmLcmaawRuwqV+Kj9xTUZE3ZK1grrH8x+hLZnhBJ59JHZ27TIrRl22iG3Wps
fcDItJ4PAkJxKQLv667DXUiZnAhCU8KOOhQnN0cHJbf4byNnE5fwArfP97mVkHB+hzlBTBffeOOe
KBHA6cyBvqjmYp1dWJ02l2ice1S+KeeoUDLrRTNg5NVYhiSGMsfbwdVK3GH3w0/zO4b1d0hKgJ8A
xEbQ3wbgLd1B5qXFoa+injuoO74eNT9WGVVGGkr9MNZ3OSmrgOX/p/P5NOwKjt3E+wuWpVrhE5ve
pTMaUaqfTOSNqJHmHI1GnsmE+/bL640xA5cJmORZa3zTwc9frUnbymaiCpNlScGPmnTWCadLc/sy
I0ZTmD3nRijaKeHridydPl0nTaPA1hxzepYGVl8NoRUyrG542TkePhTtT1+MAEWWj7JhfiiJsLgI
owuoFea98D4+NEODZIm1H/GwHSao4eUa8NSm9V5M62DHDHlq3OePEdUwH6no9RA795KBVXIKS9Nh
vDzk5hkccpzU/3S8lcYuZnc2Jjw8JRxCXQOCSPBPHYkBj4TLc1+OJH1vQDqLzNIjYoqSjgjG+9sP
6Hel/05eAFCWOc640zgYNnMbJGv8UKl4qMVQcDAL6+S8Xn+C5X1gZ3pRELJ2MC0iLUBxnAT4AEqB
mf+w6x9eOrgQuNTHZP+8pxn49GI2QVH/boFkBKBUlMltFeaJgVYIqsqi30mJs44E71Ezg/nSNJpB
CQ2fyt5TD2lX/Rtulw0dyQCEVnv6kRAgjaMJXJcXaxG0B/HTetYMILyJj6l22Aulo+Jynndg5QMV
all4SpaVQ7ntxS9YairYAc8NrnYqg4x4zK26ReB1vY5Ay1QujXdZqZvb5Az7zDtc8twwDtl1Eps4
lEGq8FnU3VFnClcEtr7GCNsXdudUoEwo9fSwsi98Tr9aX3oRpUGuelduIpFSgKNLBQKUqN24inAW
mYFXy0qxKLFVaZ4i4zwk9mKDQWuDfHM5zpEsErfU5j/IY7aPcHgRDzeDlzZA5JUhZSFXGfuiiZNX
LxemZ9ZqtSJXrbqO8eZoTJKB1neFTjM1BYPG2jUMCb/ssYKX5lzAJHIjnqHaDWYTzkiqXcV1E2Ro
SaCVIqkDlY8j0xIYRDdJDjeDm/FiKgp0C+IKVqU3ZvkLn+k/HJpZF5on+ziu8duHZNMaclWKMozd
to6Ck6O9JStqyCr+JyEzQ4fbz5/3ctaMYZ/G+ANidqXu3lq2CgTl0gawVjj6q58WjtzwIBn2bJw6
yp45caAIdg+gPqIJu5HseJJDsR7C401bTobFShMrzfwlNfXzWDn38VAWGptP3rD1dsieg2qfq1Zp
WZK/e9Hvcf2esHkK70kWgnQOh6MVxTOOdpp0yf97nBMFoQjr3G07NC0d1zg0eUGn3ztDkaUyxDST
u1FTgH8PAyfbvXNlq9Jz4KAdfp80v9gdulZn51Ugi3tfsK66NabRae2Rv1Ur8Ib1vX29QhckYsC3
6AC4pwOoBoUNXplPqG8MsTlP+q81oKzwUz3rJQCWuvNKwcBmuN6ejwPoZ27v88IiEFZTUW80/qyS
Tk6S7kYKZemGXLshBSw5mQIN3G7Oy70OsiqenK/Opuf3gURhwDeVzGluSUSTN/QEUkZ4c9spDJ8A
u6VsOSFzQ0MSWV++dDFcK9UsQ0R4xTQOeaKLYVEFRlUaPBLMFHgjBrDdpKA61Yn8R5Ei5quwz8HM
rO9gUN99k2NJw/Z+pwfBykxcKHNRkIt5GilhzQ+xGX/hEGMXJ2ZtwFQVXs44hrc5DVDVIjW10S0I
Ej0l71KUihQiu/deoAuJ3G+Jr5rWso4l28vUCLByuQ1RtS9Gnjj2onOM5xV9pVPveIAWtCcK7LCb
0H6zIHE6kZHyfT6toCmbcPQwcE547wnHKUuxWzBC9fSUZGTC5J821DXVSL68BnQUU7TvH0s6dmED
MOe7G+E+BwxzebYf1dCqASA92FXRRcqQwUGoEnmLT5hQdYByHDIir+zrNnDgZxiFcGDu0djML9cZ
TMm0IEg83jNyQ3XoQRSVsLeIVl/fxnPTJPegq4kSraBfstzZ4W/wXuBiwcuYhAnTyMr7KEKZHFAY
K2MMrHyGxYjQw1TakPZ1jR+fHlWFOu5D25tttYoIWfQHQlb0yPKkFkmR0xv0FxvOQk4W1YJP8oXP
0++gnhVrlvO7xSxJHXh/A5jGi67LgqTmFrm93/RCBnlfmqenkf5cqDeheIzvTPtVisbJf2b9+tnX
6ZOT/GgZdXbGyczjMwLXDjgsztWJKtdWCoyrIej2G5kPPYoNGkN5TBnoXSWzVePQqWK6vSs2MSWA
FmluC6aC6xJ7kJo3LR6mPsvnCC+zVsFWMtVmq8cGWcqTUEpi/ejifIQwhOru6MmJFAeq06AtYJJU
E+tIODfrB985ngmb2WkEmJGobI8fxAcJk4QLAim4C6Rh1slMOvFfpxMtPio/5ixuIAyqKwnOv17p
VzQ3vdJK4Aj0y60u6sO+a2FYpzt3DUF5wiNIPd9n+QsPdTMTqFtGkFaQxrp5C8NWcI2TRajjXsb/
EknkEE92j7Hq83ao/nJhT9cZtTIyPc7ACRRg9ItzVT/3yqvelDYYJz5u8ZR6s8YlYOXkMXdBaS//
qAzf7tqH2TmBorPNswl/8hSyfQKm3ejT3vb7xhLrTmeKpe+P5danFn0iEd1etoGObF9P0Kc1GREf
HWLjVonvqBNygcT6GN8UpoX9nhx6/p3twWQa19vQ5NTfKzjTeIuMtC215HcLYx94i/pqX6RotS9O
jn+UA+BUTYHXAtwndqeUnpOmW3XtrRmF9mmnxx0jgKopST1lTN6QLi5WeQfBzt8C66iJHcaPmUKv
iWmG/95BZ7ngADiwyLkN+qtJvRPX+iX2LGtKYG35Rf9ItoJ+0VbfxJ9UX85LeT4oNFdr4K33dJJK
/HGcIuK2+w3r0J459YvtSgEG/5bLiLpwhz2zVo8pBEaHAUOhCuhgX3T8ybkhwZ3Q2howa+JntU73
0O0rGqi5fQBIywHrmIcOgPS+6DEdPOwjKD1KgvfSSdzdIYQbIBHuxwcky6G2JHU7Ocs0+PzoUqxT
2jnLviUYAP6rTVE+H2i6/vOsvBE3QuM6I0Y6ZfcWP4mLbu9bw67xKl33FUa0IlCSHk881SOsJY5q
suLn6UHY7GCbpfjwBMXoYLqR0Da12nzHjOcMnTN3acu1rGfcMvsWhuRZpBk8Bpp20I7gQot9ncui
2j+D54dMe4nOUftsKUmFzzcfXzVJ0iNOT3T6Z5iQdSs7N/sSNkMio2O8bvtBsXWQPqFZOLEvN4b5
4nRLfQ+G4IYdQ/Fy6Ew4mfbp1moxoZ0ajZVFAsxVASxA6iEhQeLtTTIbCSleYoq44F5NFJ7Yqpu+
a8+PnMn4aeGCwVY0NGZGzzrbElvYG8lacqmPpn8E6bYGEHVDseaUwLjc7g7LyC661HpZyHMy0brT
2LPpq7g5GnJNChhYt2n3RrQRC/IbzTFRQmuaTFR/WFBw1jTrKdx2+GWFv7Hnyml1vTsSq/hdpSlc
Da252wLO9Bb3n1lzCjQPJN9syooNO4y+eUY4oO9G0TQ2StpAj7+blT6dk3sLxJa5vzZxcTJ49weZ
kJsAO+pxJ85hE1djLMA6+RkcW4+mfLFzNmSCjxAp9dU/G9DJlKHVaVatksHZDh1BLcWBkIpVIh7m
Oc5brsYBAVZFRGkJwKud2EtCElLHpvsXIIpv19GhZJre+atKr7zD6CALp0BiRIr8ZhHKReKGpKs6
Sz9LKFpVNeLfstgB6yU2qaAUdDj9+bSua/zcBozc/Y2ybuOAARgJ/yrjAeTL5SOgn1qFOMZW+eJE
j1dfs+h3uBKgN8Jhk/W5Uv6eobt6lHTkzHvJ8rChuOwXFnuj2oY8MrVP2MM/ybziz+ZEBmgq/TW+
kABEyjprVqWv5RH6laW2oaXydrlIZ6npzkp4nj6XTFwRscObRS68NuKzgjO2E34T2j6VnsppR9D4
wLZdgvqPPv+9qXK21cyrNwGQ/wox9XWmRq2EdBtewFpT3NKb1YKo71Qbl13qOLPJVmrNsYHOYCZh
EBvk+sosDjWvMsyDSDjBpvcHwA+Zn4zY8g5KoAT5IG45cNhVNy35LWtWy0XNQB2B0BR3+3paNXYU
Sp7bOlSWfZn2ZycaYSvhLXhc9lC7RU6AFY2Oi/Luhij/FKKC3nkok3+RVRtLEkAU1rm5BbAj5kQU
kQYg5dlZYiKjyISyVx+yo61qHn3/gqeEokwR8gRCO6ODwBMVE1WXLh9veGMQBPbZ7SV4Z+zQ5EKD
arM7Q4iLOh9vnYeelgyrgcTKm7JBfY6y/ZigIW2siLZMu4BFntBJ4R3CunSNSnvdoLV2Akn6w7bc
C9DffsixpwU61zjJCcJiG7xY3HXH2fKsBnc5IuhWY59nVIF98XCvOkRRz9ti5aLOZ+3MqiO42KkQ
6Az+vKsEIYcxEBDdl4myrDn+UAnFnd7QKT82gHmZgAZ9HXgiqZyFN4e3qKBC5+ga4u/lT/xt2DeW
8KzcxwKxkVD+p+uX+L+dw5pG9Fx5aS1ZNJO6Ii3bOJHaoUOiMD4QZptUSdk+llfi1rNFKlFh1WlG
R2m6jQ7IB8ySLwpgWv6zDc0ILuTSsBrqrCPL7GO9nfCS3C5rcB4vl6pRYGTyIKuC5dH27/HQNa/v
RgAdnwYLpD/bVn1sw2cyM3B5ItXVZaxWQogaBcpkhpKd8fA19LJcZcf/WlsW7P0UPsozasXOyJUh
Zvw5DgFHuft4RZC+yVgmMxqIu8j+WmhBxuBtirIkRf8sQkw/MixeCe1sLdiJApPnH90QfpYqojKi
MVJBT1EmEK0/KdOyIgoPPAsfH72kcjTBLZq44ELAV2Y64X3jCHVkEUQ8QSaDxqzKrqIcTDUHeA7q
cQy7vHkix1N6uZ/Bt//JDffbL6OxRCBm/yBioj9Wtw1rthD+AqjH+18K21u4pkwQ8ekRGSxWLMIN
/nJQONuD6QFoKYMwk9YpWLbDPwTZaX7NJC+pDtTYfHD3VUAf1SVeyhxTkSFdAtlnkZiSokMOVkkx
MHD1N+GPYRaCbL15t1I7RIgThQ1zud3qIK/s6l9AD5IkN0GpksekVwnw7f57CaLq7GMqb51uhtBf
q6k592qq9mZ1krUnAttcZT/97Qeacr4w/MEtLUH/HKFFLvDiyJJXYRR5vf4B4n7MZh7xyOzPSj9p
G4QcI1hvJ6AvZYbepTK0NL1+2W9yszWnQjAmOOtXKArObPOIO26SfpE0ca5/LRPw4yWdhDOtOnuP
ajdqFKnAap8Patp5oKqf4BP4ByZ/J5Bu/K4QCHgTRsU8+N3zgC/Lqbye4UggTN+HAqo6K4ugHUDy
ltYDswtKMk+VbLm5wnlYnevfyqH2kQpqqgrC3EH1q6lNYsAEpx4Bbk9NiaLqm65O416ujv+kdXtg
W9VRTPsreAaOSRPrtj5Or5fewpRXafSlpVMPNLtZqp2piVhRADeH+Pe2Ro45cN0Si49RlwENldHs
NWYC3aBU123xmPAfCQndkaRAlfOxPiyzEKiV6oBWZ2yNA5LJs5LVo2UveUnlG6H66jEdx2iayG5b
hlCjkWmCG3hH3DGa39yuiy7252r8RnR1bz6Rdz9Aj2mJsnuSLq/ET+ZyMl7Hlf764ilC73uTa83d
hMPIPGLM4SZibuwxueINALNoGInjUa5ngKbDz+snGRXDKbZERU18co+Jj368HmBNUxj0nF/e/wRF
edeVib+mo1AijUNeYcBpMm/+T8F8Pxw5BEaH5KGA+ZP7UBzXfnV2Uc6XTquoYdR0J2fcal28gO1g
LK62bd5gjL4oxyqrnCcrLCcjyeEy1PVhUpZbBl4Ojv+E5GHiDSJLHfjdEiJlSxPDA+dihNabX4Dp
C7BrXJ9dMHi+3WP2xAUInA4nwYyZIHRsccSsutY16V/UGPGrfiS+7u7YXDS8UFDMKuRQ7R/fbaQ7
HnXsy5TOFTz3F0N6WxkoJePQH3KKWQm6/QzFiTADtScvSDsOKUNuWLJvjHRlq69q7Yrdl+bHLLYd
05qxCyTA7W8Nc4tVBKaxaJWHrcyjeOWsPM4ODYRJPC/HcMoRo6nyT/9rlsi5yS2Rdjg/1QYwPn5g
1I81CaQ1OYDYqf7J8kvL2xgCm3hJAo3WVOpHTdB3TbyiDezA8wABJ3bxv76eFwmVKLPIAkJUfHNa
UM5IXB7owtV32b25KgsbTZBZpEYJgL/H5oH3Xj37ksAlbghtxhIwf8dO4UzXmCjDRYr3OR0jEU9r
mRb+S1nVRpSYhVHi4sWY3TVDqI9Y92JFSYftuOzveKWGqOSnB2nhqPUrpVLAuwQg2rzswfMTswsg
aDURnWnlTTsaIrpjet9TvjbXv5qsxYhgk1TW7CINNfO18IwbW9Os53tTXHtlryfbdE6rQH0zL3Yy
MoHwm2r5QWrEzUtDvB/8uL+hsRPGpLsLaFjVEbm8367VySQJ4919eXFyykmK0E/xpt5EqXGfTf8H
ptVChlOtUcKWAkfM7uK9gHs2E3Ex6g81MeLN4Je6uCxJGRU4M21xMU3te4tMJOUNfngVlzPEC7k4
BV6Qvk4ljFYcI/7l7fIYUryIee0CZARgwxAsm8YkrtTYRPhazwK4No6XxE2ugE7iUCkWrDhwiBgf
mFvnDks2RTiuQmQHZnEzgWw31Suj3z5qY3+ydqyXW6cqqB3F9zunebNlSrx7eW86SabOV2IJYGwz
vcE6LSqa7prNmPoVgwKztiS1q50GTziJV6spRlTg741B6kEh97seMLFYWr+7fNL0p6e1a/8G6a5g
uIgKa+fMXe1uV/k83DF0ecpCoK20DRzl9bRHfALSe5v/CIRDMwFlOjGvriOfSpzTJwkoIDDwVIAk
oI0NCks5z1Xwb1bFzwV1IbG7TTDEcwu3O+zQ+7VE8t2vwUuc+EaqWrNxanbhPBgfN3PAx+i2t9DD
mLLzYdTbYlA3fsWIB5D4wmK6spG3kFxD2q8LeOfajBuXMFq1MY7z0X2SkUjm4IzH64t8+UvOMkMh
0FLN0Ea7LULOOyVLn/jWjWi8XvPZ9hbxCglILXSQ0BG0Q8Jmkcj0VJn7HSvpkMvYZKp5OpLzZY5+
bUCcxamzM40cqLGqRGtuaj42Irau6/9jSxzktcUfQeRxOMiYcwt19MUrunz0N8yR1cNykzpzxiyn
pgcYc7bDGWrB5kXm7Rn7ZIyEnheUcuR3JILmkLvdrTXovh2ySrNdfaqX3D53xIzB7GKU+ctjzvIW
kFQSDSfaURWhXnzcmsFLfEQ/RXGgPHyjmD8uWzw5fYLyTXS2P/18qda8pkqGARy8eZEVI126Yxm/
lH84TseWFHhchYKQPpLOYJ/gJRJAS0GRbloirKJs5le4bWT6/tz213/kzSkZg4h830DKL4JRRQpT
3rkcCv2PzarA13cmzmlN/EXJ10ETvN+yoSSSSbhLjoWcfoaaLzjteP1goWPQGywD5Hko3W3yhr4q
1KFGb6QO55YrGepsEFiNhnKVfYlkQVG+kdLrq2UctkudzP+F0c+jJ+RutzVczoQeC1QffBw70lls
WTh2PEFxQWXXSrQ+nt0o0HZ2QUJbCFG/omqpvEDLcDs1HTf2b0AIC3v9SDpJBlpd0UavgCe1YOBt
c4fOrCOjQ9AxK0iwsgul3ZQf19OHX7F85t6fKW4bAAX7cHbrbvHosc7EAjvZkCuUNTsnFeXgydNK
eYY6CuGoetEc3FxZkZnmJ46cOzVoAGHkD3Wgc1XYFe5WEnDoGrvlQ32h5oTg6ajkC9IgJUfcsQ0f
lZENSzxAaMsUCku4Y3WwKHSX0SO7pxR/XBi+o16gI32shpjAJUzfbisYJvuWjM4kUVvGBL40cNaw
LBJzJMhqWSY2ozH4NJ/gq4pYOOhOGphUTGtNkbYpBsxB3LljuCuAscIDwgkF+KIMv07hsBCDTpej
ddyBBN1im6CQcnYhvgMAuKS2WZhyqeSlQS9fosa0l/RUx4VQGXbTGdKMOzXU0/0vJsQpideFqQLF
Pp0XPJkpYDtDoRT/4Lvke5A0/qXFxAaR6h7fkuSwGnPKsu+9xHTj+KIovb1ri6vq0ErA+eNGN7OF
ZvCEyAuAivKoGLj7nN+CVNgX68T2jJlUKPxUlrkrrV2GJfEQ1HayskXknTv6NyldFML2UrQxI/Bt
yJ2yAjxbGFGlT6Y8Fgbiow8Ng6dV8hhY5Y98jVh+kmdsorbPGy/LO+VqeWedb0cE7/sulbdQb2mF
dFgqU7yGberGWjspq6Izd2PP5VgoDJaWWOBXVtUqLKK2dfaQGbLvdFVzWC4bEM+29mf0uHl4TzmG
kvxhQE2mFlCLIb8b5EX66XIJlKGnUyhIO5bMMQM4+/VPrErddu92D3QoCm2o2dkPjJbQ7FXpqSLb
i08hMwkMZJONlGB3yxgG22JSppdp9bCEFrvywONnNZfx2DTcyVIafQY9GL5wUV8lqlalQTHfRf7t
JSQCHSPC55+Ejky+sI+aH3l20FoRuWiTCrrTV88z2XxdJb6Lm/NEPkEw0LIsx5aKcw+OedQiJyYi
QqxPzKM3vnN0GOp4PIyEssL1injfqCJ19iCEVACE9aFcmKT5qXysJMIXCISxsFsK7INRjcC366ee
ZeHOR9SkTMqaU/MgRjdZBdvGHOpzutvIbQxd0Z9Q9DcguwK2PaGpkY4crcHXZnzKQ39orC70odkt
bmgaPKkrov3E/camrX9DQ/rZgBh9G4uyfkoXrVytgULk8Vfsr14W4ofxU+NUIbHSmZjRrb65IwJf
LjG6vhMBAebJ1yCCZoT79BdFInGXede2h52XwVhpUvXxhfgR20+K+SfNomZ9cizdQpGCBrEyY9Uv
iG9TorA5YWMw/EalAZgxPhV1789IfcwS6Cl5zQOgNg4W8xHXVVRx9+Jcl628eJWws5836F3QQdxI
5bwmUtVduPlXk1AsfXsgBaWANMwDRgszdTZ3OEXP8WP1OvxY2Z0xTM7Z17y70kM0SZpxLuucrWwq
LgnHnFhOzC44TgN2UOEB2GNRUYj0W/j43Cwm3DHvPhiDObTC7+vxFpcKPq+gwI4vUjZm0O0pAIan
APmbQUZssyYDw4hKGWvLAumS8pTUUnGIncHFtZ4CjFPaVNgUy/GdntMuMjr4CiShGssInrWyw7OT
wn1WN/mt46IDitFXVsfTRvsJWa/IDTcvWBoen43Q+fx0o5xiO8rOhmRE9Crigye9BUNigzLymj8U
27gUHF+WYZ15KINLLuglZdc4KP+cGyQWvft2ySjo8U8qqb/ZPwgFiaE3DIfV0+Ru2PbiM8OLmi3C
UEB6x7ANSqfDEWGos2Yolr6LOTvBHWNWTSuEkQebIMaG1S9RTT21MQuhvEy7WzaYsCMzJ8xDyCn4
gtH71UpPf/f+Alzhz2V6pPvTPLVtXN8W3o1Hhk6aVF3fYXLlIf19pj2NtvdDti6dd9YE8V4Msj38
UleAn+BUyHoUxH2ESKdO3pieA7HvbcnyUsg5ouiGs9FAE2s0URLorjsmdBvBfoa5UFSCvRoWFvrE
Dlq32AqNjo8DD0w2Xl/cJrKTntb3BwTyJn/2c1uRd13WFLyHPokYeynybbrmofxq6UqeV2gx6iyY
n2hkEtVmNE2S9bFQVY9pAzbYxHB3Rqlu4yZAwl2C/n88FsEwN96kRxJYbbBJcVBkmJ0Ax5USAWyR
WgYoVI9AGcu8dTurJIAnrv1B6ZecGJ+GdcVZm1/r6NsPR26CprTx2WAlxi8c3UBBSi6b0DDY1wYv
K6x0c7uodKPcr/uAa4IMQit81wyI7R+tC9smoB9QP6O87rZYXVhvtstoDQHtMmeaLCPPlfq3MPjY
Q6EJmDf36DTTDFn77+0WDjnqNjk6w1SP10K4dn60f/Wa69JvGEyW1rjPnYY9BVABTQLAfqZbv0Ao
MWNMovBX9yj+9kdEO/e444sJrD0qdK7xtNChG/ckkrCaCqhFyvKLOK/n24bxwdVDDjQvXfKs0t1s
qdgx54QB8K/k+iioNr4f9MLhrzL3rL7smzDDMGYyDv/DYVZIg3tuwuGPGIees4m/Sdzb6AIEcWev
epCcB/fuQaVb34VDBZMtmueLrNzuCqrGwi97tEVqPyj7TNlr6JeRItgtYZHQ8ULfLRuHpNNVtSbf
xWUKIYemtkSP9Eklemr7kZzrARWLkYMtUiSHko35lQsdq/qCl3i8TLEbnitDs349YMI8xq67953b
y7jqFpxMJeqrgVQ4CPNYvnuukwsvuY1lcDMjBu5QALSeBQYvNGPNehKAEHe4kMMs0R03akikBQkq
cfZQngF8HNUXckzYAAzHufWDjBXmiWJ5wjqrA+h/BoJ+LxZKqokC9iWN9miVGdbMwxyk/UYgeqIJ
yMK1vKDUoy0eitCIYvHGDDrxb2V4PhdH4BsD/L8wx7EVEPDzKYln/v3xqkLR5p+AwlOXR7VlxzYM
Y6ZBlEyZmS7WCuVdR9YhJRhBulKUlfim6rPN8X5fnJbOBOVAYbMI10PKobcGF+ABkzoLOe4uxeC7
ElUIVtmhBMnvHMlezHpiXpzgiq1A/t+vqNzMTmONupnpxQEUnM5ej8pIWcF/bJjPvUAPE6e+NbJb
uQbIX6TNZ3RZMNXGi442aoGLJQwntOE4HEt1gykk1jOTTkLPdgvqlf/lQLTZKWf87XyjoXTl1Kjj
+YLYnCr/7748o87qfxJuKOnoirK/DTs0VieOGtG7Us57sMTPLEZmC51Mi/wGeEQEckegjRXICA7U
gA3xl1yCbzAFqoGYY92q7x3C4dDEHpptFhPpyG7czltCEhncZjkzfGMd4+un9ysqGqPCoB1mY/cz
2eisLQ2QS4WohCQ4CGbGjR46Nj7Zz3Ese38UgGlGnTnfGgi/UMtROIflKyP0V1nxnbKbhZ+/11OA
xpGpB9mk8IofxiF5GqMHrNhtXeftdGEIH1oM/IrmpJWu8JTcKLEfp5v4j4TsE8VDdhPBEqByPu5a
jRXKODURECKxzz5scTlHogx/wqWxQehkgrHkkv8UpZYcZ3wsa8xxz2GMDx72CtpbG4vygUj9dOmh
Lci2Pq9BW3bEriRFtLNKR2DUHTHTaSJ+02y3t4t6SgCD4iUkIfaxE7HyJ4HtwUHVfHuZ3oRs87uI
IQCcMnE0jNT/VO3OnJhsSbgcw2vVHCwr/i3LHf4W+uibK6yzEsXgE0HDlvE3rsf+Q//WdtibWfih
32d9H5Rt/DxkucajuClUUZBKGmDRfowd56mEmMpMSmGNrVd7tiVBSMWYc5Kkr9U/UN7edtBrl7wd
BH2rbzz48Zn1KIyy3kc8QZHD/H7S1UfRBTgWXMQpGiCFcBGUaAmFHbbJwZSj7Khg4rwWpSgE3MRs
hCPUxPBXIp/knZglnx9/OBOKCs2gaO5H6FOgQQYQiErJiNuootfsRZw8pvG9m+HCseE64ZFZ2bjD
DKJJilWYwSKp/I35qwH+87ljBmpUr9qfWI4t86JPlNSQkol2iISVnL7stbo6Z8U9s+ijQBjil2lj
4LxmXeM7olOkaxvDzwDXKU35HbRwvzXN+PXK9R81sxzmpZKFAYvkpjbTUvTKbZCnTD6TQFkyuB/w
G1sc59W93KPknrFD7pGwim1WRcB1wV/cyha/ElIBG91/cz9ZClL7FeKyJCjJpldR/gqbrbt/ekOk
9wmI2P1s2NQi2feDlFmIdqnlo5dF0ByDJTsILxNJ3icM7s4eHqo53b06I438fZKhdWKpCPoW3Jkh
fPoEdiK5T86lZvE1edz3vBmIcxDSYI97ayz5/9mlQbFOnVcmq9K1/t/FOWwunEeqBTSq8yuA4Wc/
o/NaQmXAuj9XB/be53rMncS/DAzwJsSVC4/GDCV5rXXO4bQaYlaOCQb1g+ul7slYTcQuOjQFJ/tA
jx0m9lc+UgC+Ql3Wa6VQoBbURDoFUKE8kNOrF85PtMvKGh/Zb4ED43fDoN1Zhth+JZ9nXmSj1wz5
rWlN9U1kHF/K8SSrstSwaaLCQhl8B3H5X3blznwwLA84VULLwgIqKKBaf4jrRNUbAgrha9uxQ3kK
jX2EYLa7dzByrGn/QnnAgskVUQXX71Szys9pkXcbV0P821vf3nu1YuD4IwQ06EhW1aBqstOKqrnB
fafIADlBj+I1GKATXZuMaNEdWBVh+8EQgLb99L0F4XhOJghg5zMj0Hx4gGzxHnAStCQHULilQIV2
tFWkdPobr0k+4jTqqayTdi+p3GJVOiMyUhFQxaoi2PvZzzKb16wE5qq8yaH5ltBqJHXCyx07bCKk
u5fNhBDezA86594PA5fog9SAIDIro5vodMtBYKeirAozFWcNs7/SKyyZ0vAV0L8FaVa3UjhP1a96
b+XlNiszlQ7EqMyo0kNGC9BAd1SR0u0Kglz4Oe0+uwxUpvJCBeivRnfuOZSzFM3XYFKoTUo6SKyj
A4ADyKDLRLXlm2TG5+JwgErkhkyYKwcQ0POe78GB//MWnNspkTd5ldltMdmKhpJkFTh6hj/LDr7W
pZcyf3DNBrRpg4A2AvoY5UaoUfub7s4noBTfD1eIVGjfOqoSX8yt25fJPgaLXEpl8GyKQueUD4DB
aoenwOo60c27Drkds6TdZbGvEbfw9g/6doTt0PLYptQzowQqS11kDcy+mAm6v2f+JMMFWCfONseO
2sP4QJWE87CAd92/Zyq+535K/NbJU+NfmZ5qC8DqcKHnIaGbaIMBm1bUrzpU1dHyoELUGEYt1kjH
3+fwna5hYr08g9ntPOYOdyiwi9CVy1gOVeWOhQq64wEoLDsZ/qi1xjD3Y8jEC6LLrcWj/JTluaVy
vGUBaccHI4P2ONWzrj+ex7UpOtq+ck4ccxSpjrypqz/5clTseOBtFMXEPCdHOoHvWnJKotytmgK+
itfGd+H9T/3vOXoW3dPLblTA+vNBnH97VOgHo9D2k0UvFuK4oAnBI7R0ua84h1+1j+w5Q/q0dOZJ
enUx8vPb3RGhXW3HuAWf47Exv7uepebdcPqgo3jcOiuc1D3wkx4jDxRPyjpacDY1o8ngCfpg0JwN
PDvVswSbOzJZjUSm06kcnNbBG+WP9VPvEKtg3hc2cDewrtTgtkzl4QSyZizKMOTuroAip19EJdQI
xZSZNJ8D7pbq8gyiPl+sgrq4LNXktPExN+IjMcAs+vajvIkuCfCknkQT2gXYxJDEs9S9CSIbfr6p
hjmAl2nkjyYcBMCdrVK9vS6OO86AXnm0I2TrM2fQelwimSfSltiRBnoCje9iV4YY6yxGDXEGrHRx
FCzsr0JkAOebhXOdMSh53OTsfVtakt/+5yIrpFAbE+S26aOOs8F3SKC0bSzFEQVJ1P6eoJhsYrzV
wDacLuAWXqrjJe7p/4XrMfeGh9BnlY4a3lwmskI5DICd2eNZUuxcaQ/Aiwuj98h1hgFYxIXPWmQM
JFnfLYh3bWrewP+NdgfP1u8MS2GPH7O7YoGLpjorbFhp5Oh0ou7bVHVpqk6LDDgiOtocVtnY7XsJ
5uJ4l8nDwsFYZqPV3e+H2lcT6Wi5ApIieigeCJMU5Y78Slxbyj02cPtO0jWFEJpARZrX9hmlzsh7
tePRdgN1fhnvdPd8an6ADvESoP/zALmpGTajn90H3lwnNcRQ4M5BQDZjlZWKgPwR1H8KfV0oQ9VM
xeTrF19UiX+PbrPyzyrJxr5Y3vnpcrPFIYoZr04nosOMM81oEdOP0enm3aGeyuKLUiDIaB3nLKML
s7Qkjm17exJFX3nDJp+35gKZLUm12iNJDNBl/THArP4GT9q/aADzbgfGpbLwhzR57lgmqHqnq9V0
qveckCte5efH54CfzY44ZY06a+TSofFDthJ8tIYFQG9gJNhHTC0XGR0C5Q62iKxheuymtMo0hMv6
HvjWkNFhInl3qJwrlAKeyjJ5hwjqHZqWA2tr8DfWY483RK4Lai/5Vee305FOhgJi8kaSazx42ayT
ND3yD7yfs36EA0vdTA+8d+xKrw/qBQvpbwbOjMZnQ5OBaKIWdFbLbQ8TB1aTQvf8LuX4J239a7g7
uy/Xtm4GK8DQXwabULYNehiGrbDqVnHmZk6kw7q2vfhZqO3XlDMqDZrg4+uU/kP8pAuUZjqPzmTb
Bw/q3HERYHG139d0BzlosLrIfOMyPflBzeL3h8NTt/HZgwlbJ7gXYPx/+ncbtFM2HNxwhHAFpH2q
5B4TZR+ddUsW0k/nWT1lhh+AjwlDcM41tMf4RbSIohtY+ibntShUciBsoI9QF4Ykxg4A1RCSgiqS
5jJabQ3RswT6W5bT48q1YKzk8FZg1Mni5BvxFyHGkTH9r40AV4CtjqbEmGFlj4arDoPKVDOVrk7o
fLqh3k+cilCfNuDcMwtulz3yv1siTPZQBmT6xCtpROcc/IxqUgDHjvaIBCq1JAJF3TigJfJfLNow
KMr8Rw1s2V9Ka+EUS8QnUuQ0rV+Z9SKObsLAd0o8wmS+2OhLT4EhK5sBGWeyPiZ5p7nTHb2O8yaq
MmSI85K8pAMigG90DqzoV9h0qvkXboTnLdndOOWvEfNMmcLoY4YNSOVGFdoNYGUDtuc58M8UX6rE
uSLEEQJ4mfpKkLvaRJpQzYr2PxW1OXWqIjr9VyRCQfHsNn144XtF10RfpGjoLTv/oGktBoEI/W58
mmIbyV99vZV+VQYOIFORgC47QDLPQbu/K5BeAYqtW2SgIHUlXqIr66jU5Kt+blSRvrS1fLxAZvB6
8CN85LS1ETP7sREW2x6cBy3eKtcHTQzDK+yWeiBNLEMA7Z+XsqudOBgxtcjx7NU3004h28EdwHTt
tB//3j5L1MCdTkerAMzfG6E7boMj2rN9RxVZmmvF0mI1llwX3Mu7PtH8LdiTLPHRNRdGZ4hAxh8T
x0peCKHL++LPuM157vgmtaYmo6JyWUre64cyUfEop1OFuzPihgXun+yBW7Sp7Sc8UKtaB45c4CE/
EXC7SRwRmjsPdbuAhx1znIXL4GyJEQeRg5qWsSlRkdi70H75xelCmL7Cl/9us3nSfVdNJY6DqD7v
3eVxXuH2MoL0B3xiuJ8er6IR2pD5qhz7F0w5Sd5DaldzH6Byulz5BxrFNNkS5+rMG+z/JFSZCloN
ol26AL+iHbIfj3z6NORdU0aJCxxBK0qsHqVo7rorztx3qVf3JRl/rxbn6RW9q05vw4Wrnf5Ofo17
HEQY/Xb9Bea9kV2LL20Y4ygO0UUup3RIzUYA7XlVDhgDRdkmndsWa2A1zASWQtV8AmB1yc0UAIbC
3mrOSM8InnrXtyNTcfvEqP0/0f59onDy255SJJSvIsu0WYhoatYZAQsA/o+UAL9EMCP7YljONZLm
QgEvOaFaKHfgWkLEfGrnjBRM5GvThCvKaqlinFEJuhbXyjKJzGUVKQZjg3jgtX7I2sS78SdL2lZR
bFpT/PCGoQ2K1b7fiWtaAH/elZNgg6b4aeqJ4wZqqjq5PRIxfFMbtzh0eOA4OGJLR6ZX0oBcXsdB
dwOXXw3R1frbq1A/KisTPEmel6R8aAGSn81jn3txF/PLFyLm/ySuf0qZk4HPPB3ZJI+TRIbLrNqN
QvxuA/N4G9V/BSwKwa1iJRnFgIKQ0DzES54QvbS+n3zWNGG4iUJHlutGe+6gfE9nCGU5VQWerERE
bsF6yetCvOkjlhZgtkUo3D64TUwsqcaaV6yQ2zdcejEtzRiXOnWbqkpBFzUmNo3xQlyPqugVL+Px
K++WPWVgBw6JkaFthI3wATPXI6Sqf5YKxZm2pgai3Boq2BPulep3AMwzd1CZg00KJFzszUA2n0lO
JjiBnYBGxohG6ZiENn/fc8S8M7RhkVdFrChDykPnljpJRFVjRJbrhEHUfe6WX6TuvI9qg7kOSP5L
5gIAQbY/RhhXjuWNU1SFL/pjg7ajeCijHRu9wqa9jlJauDBwJJIoFvOXh5GKl6DNkZmPoGG8p2yz
8yhjCku+oHD5lvqErRwj22SrZLiPlvKYLa9inNAPPvOhauG/UIy9cqxr7tfGJqL7TSFntd+wwtFq
wymXDxYMerWc/xDSUAXv9YVU8pE64mlLE4t/fRKLjhonrcO1UZ6MdETcsJZzcNSJSOA3oD2lw/Fw
F3B6suFiBBApOJEs4FPClJsb21LBw9cwgNfOABw81TtPURxmaVOrvcry18RTaLk9BmE2lhLulepl
Xl45ob4n0dXFilCphZjL9l7mlpupaNsuqOLmD+NyUMzVGTyYbsSZvjuOElQIlQ4eqZBK32LMFa2c
5z/NnasoYnBEY0kI+Fe0a6y+nO3HIMDQS3kT0tEhqwuPfiQudUn1nfaBTt3jtdkHoIVsjea5dOLq
EggDNcoB7SxnyPv1DKmzP55PXp+7FoHlHI1caPcTwCxJzPlj1KKc7R/kt7vf23Ae7a5eaL6qXDgf
+eijlp+GvpRWuQe5d198Ulru/0gG7iS4GzJ2JUUu5B6S3s1tce+kXnykNjOOQGS+IZx7mHF/xNJs
mapTUweDfdyFJCsB/NuPBsPxQjTwJ6+IVcNmvLAaFXrW201RMOezF3p9QgMrKB2cLPG16yQKTI1D
4yAAgUkMErY/8eCKCY22gOI7Fpf1sFMt8FGFiNZYX2geieP6e62RI2wDC6jyDidrGVFIanCnmwRr
EgGkS0lXmgR0/Uq4S9H+OKvZnhaNT33ppxhaVijJNiq/uSk8qTIa5gZzLrwsbrfi8HPkAA+xtJri
Hl7ChfiDb3iVlh9IRIaq8H8XAwJRBVThzPNATAzqNcroYPk8TkTPCnDX/c7K432acTmysDssA14D
/PDszcftNoxSnCL9iHE6mAZPYQmW+A+WKnuFD7Almkq73eLufvi2VLbhRyTZiS0z5Ud2pVa1hOc2
fmXSyKHEgqqwFPWNCrdg74EOGz5Ps9U6R+DhfCymarG2IZEGJgFXO+eXr6D7YKN60a2DsPmiteIG
AQ9wh7btNOPXGbss/G7y9YIgvpW/mVKpUukRaVK1ih0Pk36jJF0IFhnTk0dAHkSoND6rs/4HMWlx
523xCvEDLd6XPqS0nmhN5mnM/FE9HdCa+DzsCV8BfI/gQr6THQdC8TMH6ARdYrpstmM94tMeXf92
vvIu/SJh893tLGe0b2tqtf7B1Hxjj/0DChD5wUyrZR5i+lnecuKqMJdUrOmkadnyZ0v75jDRlnHk
HQPUYE7sC8cHVyhNOaAcx3cS6+oHTcoTUFKtXC5y4bL4px/bAOBCApwmWCYfFnj8nPZhB3QJzfm3
dtXgm62oKOf9i/X7kUb89kQjXbgs9msD/VzaF+ls6dtVknKljITPA8Ni+j488BxKsrRXvEw6oUgr
Cr2bqTPW7cU5VJ194DqHYNKt4MviNEogWkCE2h71oKW144+whq+e6EfQMeCeRq0Meaf3snWIlq52
TpYOAZXaXF3YvC11V8Ysh+Z9HKi78ACD+EMoIS1mfRoxv1XyeJf1fGc3V16o1L4x9eUbRTEMdD2b
QGfhVrJSX24L9WVHxhzS0oOMUcioLoSFD3IoJ5oqhV3sa+FRRrv/AOYfdDbI5n5pUlaXYSXLI95e
POv9H/1VVK7fRRx+dE09k3A5mn8q2sjCD/s6P8ZAe4mvcU5RZ42vawX9b7Fg7/yYX3CoeDWVDydF
EZGGLumo9aNpNQ/m6RVmq3jxWk+JL9e5BkZrgU0uu+oK6+uWRzgM8rq1T2pO+JAOTlGbM2SsmnfW
cjMdtCgT3l+gSx8AzSaalOzHE9jl1fPQdDtW8124V89vVNdBiVaUCiRVZzEj9fTdSlmtSjfPcCNp
kv3eRZZDput+YrX2yiL2+umoz15zRsIiacxrl+MCevV8oWI6jSNAqNZF0wseYRnTPlwb5x9pKxrl
eTkAauHqJesf6GskNwzeOUriJAGlWzA2uplHnboCIFChmw7W1HnitIWowvlK2g/FTsidpgfHBED0
C9c4385mx97UMEqBjig6pTIgoww9zyAq1unFcu2OYfIpxezD7bhOhZcKIOpcex4sS/las2pq+hKu
QxM/q9wMFiWIZIFVH7+Q/Ky0wrfhOylnpZJ601Wg/iqQ1PePQbUv2VnGKyyw59Bh4C39kBr51l0n
vbX41GEEEJMxa/TVBDjaizSQpnlRAg6RqzUtqErEwn7OIiDjMtMEdz3fnxOq2KFRLoESUPrA6zP5
vLi7l14I49j8xNFgxnPoVjF50jmm7pY9uB4qICO1OP9PpCled04lreipzkxzNzxEMi+a+GTuy3+X
LCcsveZNt2jurqn96DxzaXjELJWrNcFnj2x2ivk/JfkWjXiK8o7LqBQ0C7+io1HiLfJUUN/fDSKE
YXKMFVGCUqG4nrGkD1EyQQADebbMMD2DfNaFZQMUu+Tg3c0JfEhXfEkyzAKjX46fPRzMcoPrXz+9
YbVLc//oRZVqIFtEa6I0HcCGhtNZECNJuesdyRAXBr8Zep/e2qCbcx9iZAxs6bzYcFoDnEGs+UCl
ebxH3oX2B5aDVF9IlN7lp/ITyaa/ECJpsmgm2vqwaczW3PMo5LfjjVQwwfqU0RC6tJXZFj/ZtY68
HA1rYpzwsn2ZdcYkCkL0KPVk3MPVPTzxnhBjr1MYEUn9mFtlWFcVHvxzbz2UjlDERjuZCGQ4ljUc
U/k0hdjxYHg10zVWGOrOpfQzYFirlNTc3gCqMR5SEe3m76VPtMLvhVS+yIqY4sc1TMHgsusHhkio
oLqdrxrHVQl3LQJpJFEbMLO/PRmV0P78vb4zVmZ3IQp8vUmI5rBvfUtAsnoIAJDQl7zVuBVZSUld
6a8phMd32K3jlsXPiTq5SICYY0GrOsKN1h1oRwzD/bY9CO+STD+Pdr+FBcV51Iwqn6y91RJSHayM
5kwGeItXBlg42GMVmfS1KMGzwEzflQwhVJ16yNX7Nq7kdXNDb6VO9Bxj9SlWoPzlsrKTkJQ/ENX4
vWi4NFEolLkXuzUL5T0bnc/NQxGWBjRaFaslnAJGydP5s0FEFd2fvHUqcn4E9gBmJ7iMFtMeQpzY
j0/Ez0rS1Cxjj6tB+dsf5YjClk09TUHVQfUsJHpxToKBWEnS+iNpWjoI723xAg9hEBNDgPKRiip1
iDYMGFTPDmRXRtmui8YOLD3S2lHbsdQ6PKJpQs6NdXIhC9o4UU/LVxeQa2DZbtY5gdLuwqRH8GRg
st4aVtWU46232GzoN2S0sbC+KIoM2AI01bwjn/G/p9Qt0P0P9CPXn69Sd2CggvmX9GtilsfMWnbF
n3HRzo3gvl9Zxb02pfqkDb/rC4esr1ukKizMKZbfMKAuuHxQQT5YZPCk7WtvOtkGdzOj5LQxraMs
Ar1E1Llu+uprEl/uZvPapyJLZqHlhneAk2QUmC5gtC+seNIlXHMZhtyYhb4oH3AG3qlO3/9/dJH/
gW8nx2KqcAJrS1NXbnypCEH9JiA/fHol1amNbRABgmg9YnMzoEqty+E4QeRS6VhCXHrbNvrWzYaQ
YNHRxDPBkYcaIXm0q6mIijeGo/ta81Ai3wangZu39L3t/uCqU7/r0tPlio3Q2kmZ3slWleu9zjHQ
8hi2CfCW6PXTcYDMh9MsxwOkm/pj7hTBgvxSSQiW+N5x7HnaB9mkuneScE24/bZ/OcjrebsYD+zU
Ohd2oOdGLlukpk7xCZrq2+kbqsAspkREYAO3coIdcaBZ7yVzhO9sSukJLpjBOEdu5Pywe/cSaWzv
q1j2dOJvQ9+LFacob+qUOQcFcqxFfkjsZPx1knu+cVUQLuijvMdhiQa+wI2akME5ISXBVXyEw4d9
buGQdXSgZbzrB5+TLKdmGdl/xyMbz7QEHXNCGDXafT8HJZWce0h9dE5I77J0DwqL++J6kHalag74
dZ0C9Gn/hbs9yCfVgTyBLpNAIJpU8xp4VSJB9ITir7okTyHn+YsnMbEvCkmqhIk7hFMdsOb91x3T
pOi0LiTRUPb2Zrc0JfnvrPaw+AD0qY5wkeqK8yl7au8H7rADPsqSEAaxv41EmfQJ9v3KoIRqrNxk
25hBpZMNbZn8e482UWs9JSw/9JIwf0bSF7Uc5hb6NnFwqc7EL0PPS4mqmlUnVOoFGHZw+Y8+ElH6
E5TwTVv80u5EYsnSkxFZJocBHdXB9aFCrCdF7iiVVBc/6q/CkJPhN5KtzVWBidNA6Pmxs8/Q9A44
kN0dey3DT4BvhfKApBdj+37w6yZm9litn/EsBW3mVywMJ59eT3JsJjMoOKkKt5ZJ8KQdpQZ6l0AZ
OW+ZFnKuakwMta2H7ifPlzekDGZoLnfir9u2O362y9SoXn4XwplggFTRifZ/GkTrsvJYbTs10VXo
MzNASIcaskZv7/o6CvFLxYKBPvAdTAaLxSO57NCvkiJB0cMvczIUmm2lNle9VdfdPbTfdRdz7evX
VjU5DvOHAk8W4z5lE6RJYezDtKhs4m+XtSJ6+fspfsdnX+ts+k0i7FHPxMUAkpXj3pbRfC44FyQp
aCLakGHWvIRmSSJQqO5T8t1t7gnScv+v244vHDHrpYq7AxGyABCf6m8cPdCjKLvx01qSE4lUmUk1
LCHcrAzKkM+i2jcd4pWrKfCUz1uJukYLFFAytFkBhExxlkX4ldWur5GlzNbIyERZ+9X79VPfCwTh
jq4p3YWAcXSVtPyG2cNDM4yqJk8hM/UavUcEmAMo24c+eId199sXPxmS1bm2TA1c/zzicOk2Ohjr
nxavwhMLdFww1TCUVt3Xm11mxV/2ihznPaEFxSzX451w1jmwJ1FIBqsBkrai/zyemCsQRmVLHtHT
ntfJKg5+D6Jbe6V+tHpXs+3AkrxKlwCQBqTpTh0e4w4ERXU9sNkP3rGJfCCzWmZH/5y7fnfcclTk
dj6+v2mwcuRo64YHCYEPwY+jFlp+8q7cSEf2h/y9ubH6QXCfTgH+MKFZZ90eKo5L0g81jRtcEGqR
7pk2pwEL2Y0vC7dSGqyWWiC692oMxKDDDPqZ0wNdLkGPyCx8fiuRsGTwEGt3r2QDwK/p2CoUImw+
GCo19WGPux2tExs30HVMfesy2dDdykuioFRPAJXong6IVYQ7FUu4KlhoDhvfKO+w4jOsQbCMgoSM
lqXcQWq0b0CYaR11Zxa7/AL8sGY1pFWS2B8XsPe7lVG68f7CbqJrRFp6l1R6UGBav0RmBVtqnMiH
lC0pz6P3OvK636KyEHShOGxOjM9ITSBrN8tPIwW1Pmpm3XbJtsW/xOZfQ22rQVlbd07nj0vRU/0u
pghgQ20H3pgYiuZbcWGmHgl7qlW02/ULi5NUKOgrtkezS5IY23EQXeHcc2BT52lrBvQK++7H88pZ
RKxm+FyKE3RIL76NnVQ2IQlvtrq3Wsd94oOX6UembTOpSXi07JXn4FEsyo7bnZDBNHggX0TrPDaK
E3LEad32CzRux9dqDQv0Yx3jDNBDdEEXz95r9sbdnna+z26k/HlINzNezA6AhhZ24LlFS5Vxwfds
g39JdmwMMm313j15D7HdAPqUSrwTjZHZlX0iZOd8WufkfFT1qZBirsr/Ez0YShxFLyfO3ML/Slf9
ytOIn9doemzIMsd0WQC33UQXXJIUt3iDHtwQDrDQqiX69vPAlRwvXh2nikkP/8Db4iWon29Wg++B
EWBxUNM5Xi56xQjAnw3/uIjnghDSpglrWzdVQFxfK3lCd1FgM8o/gGvwRo5gn7dGIHwHgBmAursk
ThE86i0i/IOXTN6uV7mWbz9g65Ofh8nMKZQzZvXIaxev+D2GXQL9BYTfPKd8iCZiBvbnPFqXgSAy
y0FV7t+BmPJ47OwyIdGMVQlnFhdx8FwuF9dzOeqdzg7TAJonY6HdOXjzh/TqfXXATXocpsZvZYeq
Ho+pqLgJJEcFFjIXSKmzeJTICIscGROeX2QvnbSydMRqYQKedVO6tesJUCxdGZPbigJKG/6QcSN0
HNxy44ByeqArwnFMszseL3qsLhklCsOisoIa1OkBDR3VDbU252z32CCji/560RC07Ypc8T66Mkpl
QxbgEeluE/v1woa2J7o9XbW1Mg2AKp99KRbVMoiX39oHLGUPt4EqA3lzfV0/8HYntRkrijobtUbi
NOUtvIqrYY24E3bOt3xb1Ekk5NcH/oroXWe2daBtGTSPvlk5Ztg7i5AhFIKszaxCGQEyTDxy+7jZ
VbVQe+ooOYIIXMvb5gMSFqemlSeJ2VKrYjSmaTBueisHaQoxqg9Gk3fjzSZXxDbkXs91OtYJ6s1g
zHF+XxZUgl4tvNl0cnS4Bnc9kLlwzraA//8xPF/fuiOfQm7+AShwc/TLbU3xGo8acbNQ6hyCqDoE
+288/OwQ440rS5Hsvb7/NsFtolWxMd8yLqiyrVWPDFErpDh8rLJ/lqq/CLpsIW0RolUsJUyvmiO9
2Pq5EJOUpbJBGIPAwZgEpD0Vxb8FYy2HKFsi1qYlDbpg1/3E5MgZ4wRbN7iIrxswni0SOIAJHZxE
+Y5jWLS+S5jH3ORhX0Oygp3rs9wa0Y98b/wnRzGXTVzii+55aC0K0E0AWmArCr96xtSxkNjGtWg0
bXsG2EEopIZpiK+jhuOa2JmbXhMgKR1+ajPrR4FLAYzK08rPE5v8YX5f2PS9RtR46DdFGHTD8FsL
fGeZ4pEpoFTbm+O523EcNVofEr/4n3PGU6NL/BHo7kj7KQrrWpHBWejuUE9Q3kcxoFkXXJZyZUhB
PMQrehLe6Ep/bJq+JRoBy0LXP5rBxrhK0A9313ZKNDT1PBFnSSOjRFKkoZjF64SmaoEiwQJPkBUL
TSjJGXQWUkTFJs1xhBb6ihQ6kbi01SAhG9ZKPuEI98EtReudlQjNVe/JwlgYAFnihPDAiGxL2Bc2
zz73I/zkOFlT7tWJjv1VCP7iQE8BKMJ3m08o16jXElF7mvkzlIzvBhkMMYYxKwJnQ3cYxm23zmPj
w5s7H6Na6GPUoEK8FEl1dPs8w0kwI5AAyoTvSkJvgi5j3oJbquwl2s+suSRVoqtESTM3xystwyOq
UWhY/cCUtWUS8ExjIDqlpJOygZ7HpDyOr1ikRYKbvuQ3gjQE1CueZ7vxBWC6SkzJ+oJ8srp6TwQL
KNnHP8ficywgnqjjwD+aeeZqBqtbQUcT6z89tAUBne3tlvqyxdDSCpEP4nTfTXIHzy4IJCVjEyyQ
Zl0/I2cyjfkx6KO79azZWDdw0CkyQscrbGzQxIzSRu8SK678UmlUvs6isdC2ajwy09gSOUmc0ovX
BLBHamvl0vLF8iCRbjKKdfY6zU/0VljSkGyyV2hd3/Poj/uxuj3m+hMb+CPKpGVS1tSnl18MkfgN
tTy9NBZikiIS73WVnNiVk/3ihawsBqORCk9fNXxrsBMJL9VHB6Bfk8xvNxO/1aFEchSVpJgBVLrT
Ct6BmBFfb/b9l8a3MJSHacsQOtTBMF5+vFu6NTi3FPm/Syad7LMSI5x/Zyvo2IUtHAm7rm614f8q
6Wt/B73L1oNDtsE9V4j2QNOXk+Up1nSbNrHjGFxzfzG0U2VeshzBOL62X8Ql877hlHHhGiFLYUNt
6ldrxBO7ptu77noLz2Y7WoAYfQbgxHAbeakzxjRwu8iaP3hqb9C7u/6GHEE+r1NaUgIHNQQz162F
yfk2XXw8+HBazQktUHgqujiT2Nfg3xyG/XJQpxPNmnh1R3OXWNjj/8lMxz+BwqJNletm48VtkpAJ
R61y0dhZeJsmazjq7ni7+KgejBH14S0tjt1StBxitRWccs2vIWvjIBvBOSpUN+9xkzacLgDApjew
iErBE7BEXp9rhPWq5b/RmlC8VObtHVdNYQtOxs6V0iA1/+Sm+9pKWNNUEEtZdk70PYN+44sJxMLW
k1faoyfjU9YNDRZnOCzaWY0rg5jiMC5aSypF2/mV0pgd2hwukrWvtLtzfvQoD8SptL003/XcfG9m
xnnQCHcp4NWZMUYxVvrIjHffmVJQ7//F73IaCO4NxDL2s7+VUPQBZ4urUclU2lJDEWGHpjdgT/EI
qki5n/T4d0EezX216DAgf95O0kYGrfdMkZBvWmGp2FhCYdIs2gAHAgdqHXLHSvJEzG41HD6ePUr8
8m3sRYd+YIkLRYfvI/beoIQOQLMOapAP212rawQWwdwNwuQq5xOyQtLr7GG8rgmn+EVSYwobkw1k
TuCFgRhvzGA5Nsyur+TcHDEpFth7fp3FKcbNj2FFcKggEgjVQs/ft4+G+iqF3j9vaJHbzqGM7EpB
RM6gyoKxiIW0tLjIJr34igrhTD8mMJxyE94XPH/NcASqKFghc959xG6E0dF62tVCJlzHnnHHjk8b
f2c2rjtAoZNIADlcQMzjZUgJ6/AKDjNy1DY9HScA3lwt5OXgHVQH/tl5d+T6zE4C+hSb6i/OejTD
lXIpMTEwuB2oSsftlF1qT1tdP8BTHiO2QTw8nbfybtJYIommk7+pX+NLj0d6SrBCpdBCm0YWQpJh
V/T9FBaDQWUDWXVOQVyrdzYimu+Fgz5MIHIYEQ6Laok62OQebj2iD+zN3sS2JgYHmIlDhwhBcEET
qC+AkX+bhpFNRkTEPmN1flZ585geu4a9BebNEIu+k7n2QY6fQkHBZxB1h1SZBbrDO/dPbX0mHass
H1wFI0Bf8pSkYDX/2TqH9/k34NLFy7Kb/8YywH7xDFi5a9I7egm8PGmxhFOO44uS4bTogBcyK4nj
UGX0ghtJ87592h8wGM/10Er1P88GszYkWMUURT7w49UPNRXtSyI1vrNtlS6iMsmS799xzaTYD+zI
+S/ceum8h+qxCWCuZr3JY4gf/EMsNRpydFHZKMNyF50B2LJT33620spdVFFZkbHq48WE4EWRtbA9
ywO5/k4/rYcrcNSzdPkujY4P1yQX85B9KrAA2H2E3Vg2/3ib627nbFCI37lqo8K30iF1LfsLfHu6
4G41k934+KlVs3m6cV3m956IGq4hIZ6vIbLWEC5xDhFxN5XzJQkngreKVWIMLMH8KwRx3cxvsMDU
79HKySN5sB7uMS2fBK69+/D8Yf2XncLdfsmB53A8w7Me4Z1iXpKE+479JKnbXUisDgp2w5dpJpku
T6Kt54gRwtg1a0sptadPM9jR0AjxWXEEdgyLGpm63TNDmJxm8vogNZW6hoT1SnzxRzPMtuA9ksC1
riYmrwE8872c3Iug4WgNivyVat96/6qAdLK0mVE0NT4FVJ05zLtr1RwzHBA4/Zqs62/pv8U9gVzv
51y8XoRVZav6TF+bha96ofH6zy/OUEzDdVyMjWTn2lV8/f2zAv6jgCgT5c7ZguKR8K7nlg89GVNT
CV0FpFQDxR1qfNcxymxUy3Gsb+eLHC2IMTgBD/rKKTPIuVsS0DbTKN0+H34Alyxf9KzSVGtUzrDZ
BZq39isRATBhX21qkon2Fm98OQm8zhTFLZH8BISca41qVPU0Klw/esVn5HOqUttchH9RUOF49FW3
zOxKuBUQaAAcO0waxoiQip+c8JZMiqO6YJTzCW3MipI9Y+UWTtj3Gb3NEhjTj17N/ADZ8Vz/mgNu
nk1APeHlCZYifixAO+Yh3K3ayUIxD8MLKtevpgYY57ZA5iFEhW0q1W25bN2b+mWq5kR3JwbkkRtW
gwtCaLQ0R5KYg0jH40ZjKIfJ/Ysv2MLdGoOY7Gq7mkJx3WdG1HL0hCWmTKHEAekY31ovzAIZ+saq
qX+CQ2Xoa7t+znjTETFOOwyjannUaugXjrawKT/bAKeob7rqsa0jTHuuuhSgYKzmDGa4wWkRkYJv
OZyj68XzpuqvYU6k16UYJjKODRPXYg6R6GROQpXaMMN8O1BfwSvLDLDiGLOcQEfXMXH9Vbr4Yegz
4nPPe3bTKoIe+c55tEXwWnqUZwCxrDYaB9EKPYu7rWAxeT4trbnqpKB+pcCLFaQ+YpQk2A9O7uyd
OW43WJUdiR5Ut4I+GMqF1XYCSkPYa7miCeDMzwW2G813Eii5eHC0vQbX0CtM4XTuwEu7QhKV2tTJ
8+bOVeDaZVpZgn0xgsQcW8zNL9SDMkMOCSSQcDwCyRVfFUHF0Mg6nRSSbPYF9cxaijWPMWVHi8y+
MFt1UNbdd+gJ0rvL9AE1TlFEAKuvblBl9Ju14PH757w05Yl8wbuPoujBSNHrBzWmy0vhpaB4PMRy
oFc6ixFVn1JUr4rrLfbO/5yLfYnBtz39QBW0vl1D8MhBzcB/o4e1MiCVpf1Y/X101ynk1Z1sFNIR
irkNY70VTliq3WAlDjZbqGg/fdG2mvrHRWMhjJ9A8twFzLv0RXnyZ8yCTfvYr6Q1FwWDHGiyBj3L
xrlIun+RYhBstKaFonrT9kXy9wRL/KBdz31vlmnhoThigT7TCy55zFJ4ov1YMJQnurMr4W6NrEh6
6ueLmtzNF4G8Ydbv4cMn2YRAgwGxwT2ViEyP56quLcRyJWgltL9KEXDC10KGtykNjoWjSbVzMPZK
P2OCNLtvX//JiyyZbqauQYiXkQEKSeVu+8ptbY41Ule5MMwkMXpg5nrIMBkOnTDTf3FJ83uGeXnN
ma/GTGytX8vbbi/qRJvBHxmrS50qbAu/P0aa8Yrz1fAEPWtkw6LnnOv4kgkDGBYznMcAIF0Vs+Hu
EazHusvbvH2/VINNwaeR8wiRcgmXtF+CcfgGmrUpW1WfgHMbk/cVAVFGtiSn5JAwGKhN4juPI5t+
HkrkuQFMPBVZJ88npR1dBoBzgOiGAIhwwA85Cq+6uf2FTL8R0XtYTFa1y57QVv/Icf3KJeEU6Pd1
VqB0thAD3QS85ZM+XW5W1WYlqRLF2588lc8GwN4+jef85VjOihrS6tZSqY1Zq12tK3sqap8erxe5
XoHpabYQo86YV4g9/nOZPMJiwC1Aqy1XgeKYiz0ZW5js1lMQXckB6ChsrNLJ5RFge7/8fAYS7lZL
eyFgaYDscNx+HR7mR8Q+TTF32w9Z9fubecjdsegxKcH9TrMexqlWdzYsPJHjirZ0hPjZsdhsFIwy
UVhm/iYkXWdWO7amPCXVmP5fhlpulGyNqINFYeg3ksBazLIHixsTO9T/ya+woZJvdxz+b0uhNkWM
MYU+Xz69WGJAzpefTQtQ9zYRsBM4RWmTXQ9SEebHlLs1B9l0dGCE7syArXLOfV57SajA6DyP0AlK
QrYWVX+Mf0/eYNPAabBf25/z2cLZwx4s0igsB9Fl1p2b39PHinVFFf15PPCJrdzbcASCJ+P9p3Q1
wKYVaalUpXEGx8QmZx739Equvty29zhUEPG89UlR/gb0JwUKKp6BcIa9iUbwznLBGMOGKPnlf5Jb
5mhDeCVIrxFHZn2ayMABfRxIseGdXhzGBDJ84bWP/5psMv0F1ws62nBXeJyoAH7dRwczN4r/mb4+
lOpENOyrrlsZHNub6/r24BqkkL72TGPJaxxGTbFSmCWBo4ToOwy93BHW5X+a9I6k7qDTWhH6SLlB
/+mtUedbp/1Q1ngpW50yQW7kuqYAhnqIjgGZ4f4yc5JuaIbFbDy/QhaR3IsG5gRcYSnRM1+6PLAr
ImEPEsGvjQhMd5r1620bK0vflGAOET4DGCKbNd4ZJTSdJ2uI0mlHfL778x4oeacP+AeuV+3zP2Nd
sqnrQFouwQNvJZQLqfYDC/Cis7lKbSTVJdIaF31CsyLPsQfn826H8KFePW+H99cPvda1M7RJDnyh
L9AFGFTKsPXeFPDTYUxQ5pzbjahS4U+x0Btj0sZoY8b6y1bXi+nQqO+GpgG3KZegsZBWjGC/FVG8
TVbYZ6Z/ZNVCiLewbtKip+nVJaKnjuzlABt2f3s7oeFB9jKj56n8j1q1rYwdTGchqb3fVOW0fG14
TmKCHukTdnx3jt/6l65nxnt/aIToElVBFymePxMCqU37nZwiBGQY0kFJ0zenESht7hAN/+fBF+JX
VcCicUfzubCd065BilvJ1jCrQ/TBU76db96t5tyzuCJW7U+mlgJixsrUi7/hVKohAnC+E2sHYmGo
f1Uo2JG4C9Ww98Q0sWoE7q4ZRsTO9pY/BJL+jzmofH49thRIkr5HhdXMrK1XcUH7JvcgJNK45zwt
aXhiQrcqXxiLYJWtVhrPen1a8OjZXa/RawizpMOKzXC9T6EDMZuaSXvslQ5uW1zKthhs2HjvswAc
JjmWyNkDNkFW8HeMGnXhYXoMgDvMCzKZRb7Kt3wLZ3LgZhbhwDqo0V+TOUS8rJadT/2K6Dp2XkTk
pswtXJihns8dY0OVaZc7Gxvu7zWuyJzlqY9inVnkGUOoF0BtcNBXV10An4HwLDoLj/mng/jDWMnI
vMV3VyLAsL6ki4uljGqWporOmfc+AXeBEHHZL9Jaek1E/Nx2fAs4s1zgWIUfQNzIc9OhFjv+apFP
feYiwEtgfDnso0km7ANzJgnf7ec/6Yx7xpTkPjGAwxe7QJRCVMHuChifmQWn74BBqlsjWW/fDQpO
k1fFR2JZFyQWRaDwuygJaPOnNCtKADTNpacKx0N6Td+AevW4ulgD7+88RGPal27K+qkqLrfMMcm2
MwoTu38dr7Y21XkbDTFTYF6GAfNTv10o3VQSmvMYSUQEsHo/ucR6JDWhL0Nlh0H/H7aoiHGuvufL
Nabra+fExtQ2n68uWH/ybiuBbze6Vz8L3pBCyhQUafLnbY9Uf1aAmdXEk2B5qSO3lDaSBxbV+uwL
JSMBYjiZTED0Ja/iuqMm8jLcOtDw8mgkOxd+9zpmiwXkGXUe0wY1zwP4+IUqCurue92GUWjvcqZt
PIBUoBRvnqcM9l4pRp/KYklxxSzz453MiBj4ty2AQMRkgKlzf0PNOryiOyCbUYA2yZEV8jxnwwX1
a6fStMn9dj89LplXdMily3hOf9B4SNs3OhAvRofMNd20V7uyxh+AeNRxVIX70NB1Q+sjhocpmqKA
gFazjjJIXw/gL6PnJywjO3MXUC9oIbADmch9KftRaegkMadZQW7EnLqK1K96hBu1+ClPPsVLQTAg
yMFY8STDyxuE1sDNe/H1RTprWCUOy7REHhmj71wamcvCyFcrDFt671GgGKu67PeDgthEdtF2sTR/
fo8PhS7kEA3WvaWOr1/9vZAJ9ZnayuW+tDgxF5Qbe8kCM66ELjRyAZD2LaST3p0k+hg/943TRGTZ
q8SALj0jMFtN4vStjfehcORLFOapBMlR2NZ+8UoQV0Pg23H7cCHVn0S8Q+xPAWlllSKlgjWHFrx3
aLfOwTFtOMGK7hL/aC+udiyT4jb9WOw1q5DEFPzSv/a57Tbztrdam0/jw2wLWfkt1kYcFXZ+vDBS
cytc0BMZPqpk0Gxsp8l5NdVxUEoMeTvoeGc96c6xkuRjOpu7M8Dy32VEamsdvmJYH21mS0pl7N75
FvCjyXdZE/ym5fhhH1sXACPdOQt1/zaEuhonLAmMm1wlEu3ONx/dBxWb11fmKE7sJ3L0qE+n1x0p
NCXbb5pLql+ftcZXIuCtNNUaUOYzXW2fuH0Mf8vky5ifdIFBwLrQX/TdMxgAJ8YxOw8s62ktCd/d
jLJYJVDc9WAckoEb4SCU9gemq8VTg+LXN9ANy/gD5Z8JDl4X8MD58xAHvPPV2OqVsi7pGMwptSP0
7IQ5LnjaXPKGdyVSf/pjjv6s4PsHi2CGiwkFtuZvt4geZp51hEj3WBoRuywX/te2WpUH6cOCuOHP
ZzDpyaZdh5K8qq0o0uw1+uMTIO8evOHW9/8Wc6KkK1yeWiBUgvDz/Qkzn6JbJW4iEwu2OlQevPxZ
n3MgGQJkgPsUyiaqvj9wqQedp7NjWSTUjQLmNNxuzYG1LZWMl5yHUZ5Mgo3WtvoADaOlFFk8qsre
q0LX+nqKa8WXQVA1MBgf02NhKihBxpznMM7Qsjb2PzJHxw26irbvr1hK7GJdUJFuxIbacIVowQH4
pOemKD71IBAxoSOB4XH+5eiPnZOJjX05vENJFejvcRovOV+2CI5j3AJ3pb30XqyiGnvI5Dz7uW7l
/466WLcZXqro40OFHOSclCL8GoEkfZgLMHlqVqappXq3uL+dqTg+TvauCnvwxbBJmlIgvYNLdmHG
ybfLQ+ftS+/Q9KGjHl42RXO6djowqPNI0Ix5yLJsEeVmBSaYQmEBNv36E/s/ch6Ij2kImrDpqovs
KLBxZCV7plJJcKDjVG/jI7Ib/4bNfo4gickp/EJte9TSi+Ev75rO7tc2PtFUmWal4/ujBmtUwhsb
LW2aEr2SK2aKPbtWCZiAqWDsAiljS86+lb2AULxp3MP1kH/O2lZiYZX0nS0Ef5u118Vx0bBSOdJ5
XCa9BPzSoHEeUFRduTOKbOSepuEfaNnvcXX8z4PetXcRFOCeD4sigUaHutFZvaqB2XKIkc4oqBBN
3kYkqHJDVHL41yZxHXOjx20IENLR5URrsVR+a9b6Xow4vL/g5p/J648/l6TjqhPgoRH6RvSQnN+x
hGCGZEgdRE8ADKlfW8yIgSryN52q6M7rfg9m1XB030G/Q8ILfLwZ8l82JSCHS8KaZxufUQge2kUx
/68UME2rsIAHGe6zrmJabx2yPCRF3et8/hxh4VUEfzZShkFxpzMhoLGd9boQspd6TerFnLNn50wo
2MgWhD1VcKTdenudnE5sOaZwspafKlnz/VwA3EQ+yPm91BvQzAOawl/gk/aXlI4tuucfK/JZP4Hd
CAilG/Nq9pEHJcK1nF9BVUMaKSBkfIDodkgQvdwvJKGt0xsGNjWGCU7DINO8LcAcNIUsDftV+0Or
BbNQeebnizTVe+yNR2sgeLCx62IlOtSbSclghCyR39cT5Tx5Kl69Vuj49N2uz32deSJXGuGehhd9
NrjPWDIKVFPf0TwW+POOIuWungUbxgjjmLTtVEQ0W9bYFMKk9YpmorJJ1VTfrjVPihUDZisZZSOQ
0Calw7Ek6WgJQ9GSU3G4piM2yLmVt7GvxNAj4mc5RMzPhNNO3xqBMCf48OtzPWheQ5gTiscRBWvt
JixtybaEWYJiU8kZMMe9oMK79dC38h4nbMdup6pQQzEq84CERdAcLBiMZneA1eGuWdwQuwwQgf2j
Nj9sn+p0eKPmoxAscn+p7OvtQXZ/85iheX20KotnSG7W8YKZa0gp/Dyv08GWdj4tj6pJXOlrnnsJ
9kArn3DrO/EmV4FQH8LusOTxFxEO3uSKZ8vsFKmA18YtDb7h7uKMsokvQwpIHm6Pp8B/JluLc6gn
GHLhh36BVJc+79tS+S8bSMkKQSxk58F86nFTdkdEUzzmrXvuOwBvMc+MVDzTaLviMP9yz3LS94PV
/AIwXiPWWXgdu8d6Fr2lOqjwwav587CvRUEf+/qn0dddnC6wMUAVCAhKpR7T1hNE7flymLgRj5f8
iW8yHolPRquY6oZw6WRkudsp+T4Owft3edcial4m8wIl7iTMkajtYM0o+L9YbIxxA0Tx7h0bRdf6
D3iwyGv9NFkpK5VftWXuxeG+tAsMUGpUuH27gd//MtsDzpBBmezEhfsAcCFZ7LqJE3iDC+qaz2Bv
VcPpUlsyvch2iDp2/TKF3j8vI4LkGixeyW/ZxKSGWJV2tH0aypUJv/OrncXgLtRI/jX8VwyvEv3u
ryKAEQtARnU2iSysrlhcZ6dy8deXbzJSnPkSy2f3D8Jbq+p9QP0FgtR7J3Ghh49LUeDWqE2unDFA
5O6IcpM3AKX2fK40P1w4inTzk54A0L0CQnawlqB5CbPciBdlD49Do5NL3DXIYGD+6qR9Yh/O+Fkk
twmDSRZ+R35UMs9YkgVbi0TFOgGCl0TsEVuoutt6Xk+DYFTKuCoapJF13SNV0Y/zF5zZZIvQOHxx
inXV+6YvomNQM2Ei/X+SHRX42tAEjEXimo7YFjxauJT2TsTi5g290CsphZL95eXVaUtOiOy+9w+E
PA865kEN5lZes2RVCfu9RMMbZt/0FSYI+TNn1Dz5AvMSbXX2OFp0R7ANXlU3BIzJlIxjf9CpfYZK
l5kdCejMGY0O36JodzdAdzv3sHbR8PfMX22W/qyw3hXP2Y8b8raF03PvH7l6CO4DOQFPozKdlSvy
UxrrHrtiWH229dfPyVXSg1BY+pdWnYxsMzqRYxxftnlA9N43IRR6m+zhr3+I4d35ujEAj4Tc9Yez
d4R5Sg3wtoIRhxavEQu2uFZZ4LbSOel8Uco5bIFhBcgANfooYMT0ZG8C/8rSA49dypvgajMzxxjX
xDspBKeXDGPNvdRBDuR+Upw5btLuYJFMCxCMIvskAErhcFHCp931EOcSvx0h3OwZ+sRZnk6L7DWu
9G4sAwbIOf74WZDA7WXbRr+2r0AGJRnY1a6Fg90BjZBxE+E+yYRvQ0iSgNtPgV6r5blFcIBviPpo
n1sXDQpgLw/fjQ9ri3gkkX0k4LAl0QjyEgggVumhEiohr0o2ug5Ty1kOlD10G5MPqUqbNBW4UudW
K8qB7RP1zmhOmC6qWbYJyGlXSLNL87JvUqeaw7a4g8Xk+J9ZD2c6eyFrLTRYbHJwY4hU1z1ThN2E
SOUlDImf6/Ke1Yx1+mxSQimzBGUNqo5gXbisi64CDsV6RM1upGiOPwDSbp6QfDjqLdA/DBPM9x4U
fQru/eqDlLTO9p3MseFyfa+B4fLCiXZo2JyuboE3qhjLHHF9ZBzrjEE9mo/Hu7/vGnUUw81yi+so
dqZ++VL9uH6LQZePH2CSY35OxpZUeNPJgH9ByKQvhFu/+yotSRfzdsQD6PSXsbz+5z0pjBkj0fuo
4rxUjCYaU0rSqab5mWU3z3lLXM63Y2/hnZnc/0jtgZ9/VjtfxzSdl8VZPLd3EHiQtx9K1/+8NNDu
LTqbjPCvOdXzmq4RktTYXUHJAjQ6UyOKsBtV0WGTQoTuO94LyHlXPEBfHwtLTCwDb/djf6MZr741
SCFrb61IxlVtLlXKDqP6ARxmibyBnRfIi7N/VREaey0loS4tBFypk2Qf+q6xSbECa4kHIDkqkV4a
ya01CI/ruW6B79VZgoNBwx97lfgca/IKPmgbmhX9/KhKWsJg99fIVIfsb8sprEIgUOZr5/7xI1ze
xKehKgQzAmxBDF/rAOVFvb857Oh6VOYCGDBczvZ9sdWDriG88fF16i18EQ2alM3onpgrY5sWUmfM
jYvq16kFwroIHQrhdEDKK3iYlg3oSf1ilJln1FiCvZ/V7mB9lHrWfhrJT6i4E3JsWez7BeVtQfad
Ba9MrO5RofLLeyWn0ODft0LrIM+WB7QFVywG0P8hnVjvmGm29vx4RXD7iU083JSbCle3wCYfRXyq
CCwYsNGmonL1C0r2srNt1mWzbhgMZeC4tC+31zwmNM2SRY3AkAPSBDBQEx5/IW8V/C3gQYUeC8gU
xsB9Bk7g9xgcvz2lyEg4srpnxEvoUI15g4P/yKGScJc+bDAxYNfzvGaEN+j3F7Rk1saJI0EYT5QE
lVxVlxVdxrvsA+ue4KqHQfPR/KsDHsqcwJVQg9zJQlR1xsUY4/AYGux8ZdBY5tjsFxB7BWib6OIt
WjJ32bSQaUpLnHzmdHmWs6tjN7WeSjjr1356baVskX4GsBkQAYQ7yJDMjPGz86Dx310hVNfm6IuN
qyVYDiKVd3QpdCX49ZwkSC8NXiAgZdNQlik5WZU3c3ff94b/dJDW3Z4U3mP20UWhd8dXsM8zWp45
Py/G6bAu8VfXENcJsVOVr+w3unCCX7Sv5Plp1ZGRin4mHmL163KVY/a9pR4k62hgxPCmvMaQP6DJ
B6x2mtA6baZvbgtY8v96ZIOb7JOUcZ3CtjbOkTJUskiQvpMi8jzPG4do+J7TICiHxSw0FZyTHXEH
K6RtZ4Mp/1W+hcviqj/ET8pgUbVF4v1uViVscpAtPqVM6/umOxLdd3nFRh6CxAqiD+gya/0HY8LO
WhGWq6/nF1j/BU3Nu52Boz8pHuJNFgq36NBiPOnby3e7EVG2kjpL+fSUwUQiiraPTcy+ZO3F3Y0c
zRSNbJ0jP1C1ujuLALOtav86u65NFHuAA7wWYzrGOxXL+fq7mbNan32hhAgkRMX9gb0l+6SYZsQu
SanNxLV/xxjNcqLM0I5FwihqdNVbQYzrwo8AMdjsDZWDIo11AlByyAOCo2Vy+X8aTWD5KMJVaIAA
vgo8UefFRY6tdyZKWpboqlAbWeex2AFaXDSbUe5+vgQHBXfxa1fq74g3xKddgRgM1BouufDGbdFB
M0+P9KexkvGh8TXG8N7QWjc9bDBbAfAPJYtaTfHZBSEPPkTF+jGdUG9Wi0c2SsQR9Zg40Ktnius6
zJSWQyK+zx96pN4aS10lOmL4B/iq6HfJH6cMOohSYtD/urkbZ6DCtfpo/Pywo8RAoWmuxkhn0pAs
vC+hDEK1IP7YOn8e22zzEUPQFO7O2//Kl5BJgwar1SdP2kHXSzWq++TqmexOXcbZy3wQBjgLDU2p
M3JrwrUyMeHYLvLWPVa5lU+xGH5CFkmj6+37b5KjYuL9zxZVWhUht91blT3jz1hii8jNAZEptdnO
svBleAQeqLhEojhkKAlsp05jEwvpwxOfPTBYz9YemnztPtdilXUprGXhlORMQuYScGFvPE+Ql3Wa
SEgt99THQfExxr7/Sq1j3SvUd+wALxbHLLgobiuzVi/stKl0PcxDpDl/sIeIJjYtkYUWaF0OEJR9
mbWLq6t8vo0sV04HiVZX6dFSiZxkRCclMqsvRHRXxOfBs/Q3oBdvhXSkYWqbo6bjWTvt98J7WV4V
m8pOZ9wVkCYLQjmpNqQGes87wCjydcB14rUqwAGrhKkU3D0T9kg5nSTrcxlpIafLzxhKTjVzeLXE
qAziyCe3vaJMqiEMSIK1rUuFlCSQwfBZnQ2zJejom77RFzhiE9LqkG8BcFVJxGbya1Q2tReUf3sb
+XLVVOqqpFx+vKGVyr7BvfGAieLjNayKxGmnh6n9ZiPyk514dDFTuUyEVHetUc3HvYYMEyTPGgVF
3+xbaPleeXlMm/j/s4X2qMZUCIPIrAVOe1HMWyXI8VX6W0aTFisj20LSZ6O4A8miL0BJpKt2uH8Z
zSTmBSeAvS/EgIoPfjyXqddMUOm161danycRgmZKZUfb0dR452t2ZnknzeDRXH1AmY6E1jjYxhKT
L1fuMkG/YHxqOqWiffUxk3sPEyGVqTDSLZVQ7rYkIwdxC0BKsHgqorOawpL710b5954CL5rFi+aU
JtnmUgwEymJtnhLCyST7gZlX7m5+PRvkVV2ExP+OL38eULjdFrlVkRVPbcYkiHt2t1PGoNAQgF/R
Kq3qFutXF7mfwNFTd2go/R4Z+yLKF7sCiV1vJxuxSBBgIeCex061MIis+i45cfLB+2L1okQjj+8l
aNoSBpFclybfuZD2o2QcGcRxqxGwmK1+DkuvJ4/JF9Dwj8SvVxlo5KfOD3GJ6bTVCuEDAVV+J46p
Goh2LqYljzLPzn+TQuRynjnoES77OF8rKbHjQTEYkpV8ksMTOEE2p0l8L3gJkyHvQEUTT1gpOFJB
lpO7GeFQ1b7IZQ1+JvUULI9DnahO7JMeT7zrgfpFw3sazwag+tK5cnbyQkpgEK2oartV3Fy+kytb
CxKhYpZaG0ibq+p++wQBCa1ohGkwe+lLRqwGLeBCPgioKKUIIe3qZr5juRAWPEz5qUx0FaCbwG7m
Ne9SuaqWO0PEvaPocGfVSNDpbUfF3980cO06MyqJ81dZgi9ryn1f1WZ2X7Sorm+Yp2yE/4VkyvRK
ghRG/IHS2yE+puWIqEVJ4M02XewOpJRcNLcNTN5gdJnQn+wpOEpVKmjm/wGSPEMOrP0FCGO0yBS3
LxfEnh3WxHAgisG3HGB/Yn0QPItafLxR/mynB6DcaQ4DvhDPuytFDnbIV4Sn9EF61Iw6kXWAqV1D
Sce+AymbEAPnUG/g4zIwlBW1Q9LS0KRef5Z/kFFcxEWDI1D3W1Rp0UOO1pFkEjVyyIli8xzFI/71
lpBIsuvBx4VY7e8dmhyNW7QKkkxwaDaWhLAmhb5vaaRrKnCK3SbpagZ6a5uzFJV3LJSN88BWEsq2
qLkjGdmCXH+HMudHeEz5TF7whz60LeL4qb843Q70P1fc8NO2BYf5BaVjpsHIzZ4EIY1M6LNBO65t
yXNupxMS7cbbL1Pi0zEh5wKwA5WgzCOvYxNPG/5VzMj4RUy6h2La6PlY1Kz6aKO7fBr1sSlwl1uQ
OQspjFddHi5SK9wDFWBB3mUjW3T7rTIK0Pz8HbKMGiqqjJt/juhJaR8HmreLSjKM66rBh1dnBBGT
4zItLT8uOMMJA52w/5ejRHR9Z6ePa71tEPwNPIUFIJwwa91Z4c8ImLTvRx0f6ROanWCZJ8P7v+FP
hFVa/uWbmW66+I0znfLSkl4nXtcXTdFvf5zh1bOMulGiaU+DDBGoXTj+5HIV0h4wQ1PzJfom124B
3mmMlOdXVwiHODSwKzkIL86h2TC8vM4foSLrTS9HunBVObnNE1kX4/fJep1sAE1KwAwHDPd0ElFC
XeXULEv10h4InRM4oaaY7IVzVPSoQRux/tEAJCQGoDkE4BSxtmMuWqPZ9e5QyYqkyWVJ/Xz/P2gH
Tsr0uU8Rs6Ib8oy9pQAljSijcEkKhhTLSW/b4tO88r/iFoiD7dFXe78Kc7oKz8C2XcMQ8NihvGxD
d0I+M87VakCOvE2aSkKWcBGAa5J2B9P/vdot1sWXSLeOKqFRwBtUDdAP2IfwHhfb+o2e/uMz6bVY
pOGZuqlk5MdrE78vgaUWcFgd5HGcNx8K3hz3FtpE/r6OFZ0sGF+cdpoJyA4ujLbdkJssjF29iFNR
D43qVyVADjlDPRdpiEtAIKg8/fCmw9VrCLaycjL6YPPnzhttSKsuNpW1rvWBRBs0JpsFVUb4xP1q
WpMBGYBKzL50ul/0HrGSiEk8C7YmhOFMQOxG14zbXbaefcq95Vy3qpsudK4s632U60UzJcbA+6jK
EN45yaMiMspt+pxtVN9yMYATMp8WIFq4XFwPjjEguHCSIDv/Vmaa2wHIVphTULrTfMOamf9i9G3v
yKKTKNl45bM3rMwk09wUmWN4kQlevPX8AzcyKGeC7m//o/Xzvl0F4w+bjMUaDDuwZhBGMU0Ufx78
ldxNL3fdPDnhyFS/tHYxS736ksZ+L+RQSnzELiATDhSCggoc6uEPfLpLCtvghj0C6vf4q6ifE1Rv
o5m0cpxc0QLj9G0g1K8vB0FAGT9+oEetJrNrOs1dAnhP4hrpTaUi3m2RfyPq/5EQPCsIMSZVa8DP
BZ2GWC+NqjNclJS6gC7rIxrDKJbI8TYCNkk7GElWJJlA2R1TyzYRblw8rlVup95ZXYwUOdMte4Ry
HbOca7vTrbD//Dik82qrknuLrCJCC6Ic0fZDZ4i6BKqRxUl9sGCt79j9qlpnfaAHHYbR5+SiLlS5
mwUhoWdnYMC1K24O9tYJFt67m/DcuPjRGlNzI8qeqPCFZLNWut27IdhW11bddQyHPQUIJczqj4TO
HLC0dIpzSTSjgDvt52+H0Knp9c3JL6wsPevd3flfPGQcmbN7wLjoU/LpH0Fr+dtx/9jyFSJH5wT5
Ubw0CJLcAH74Dgc7F1OuPiB90cmFVnkj2B+lV01O0M11bS3I8gVpa+5gvnPMT4weF1nXuxzEZTjV
0rb2RF2Py9C2jhuGtmkruqkatXdVth76jO+zPMEIxvXAj/rlSWIs/6uXJ9hBgnUYHZnzaPGOFixZ
OulCtzEB5fzxD7sjDdqegltgaQPjqRKfBVWgoSIMrv6v/Xu2n7ZJQfWzPrGspCpokwQKpjuIu3Uv
UtHDQ0nOSVcPQ1I+jHJ6irpWuitdyTxRXcO4VZ+re8IgPjpyxufK7++l/tWqT2NFN0hp9SEjzHYu
sZxfH3iJD1zDKdwIAlHICPHvoXhcZzRQyzDTonLZqo61ru20983HJ2V2ZQqAtkGhMYrV36Z+dTPD
nATTR/Dyf4m8lWblelA/hKTUoJBM1NEYlkTpRyE5RJWAPAw63C/nXXt6quGgCarUJ7Gkgdv+Z2z1
OnzC48d+/LXYX98QioLULW/J+GD7XBh5j2WdpKsOhm4ZwPTCJLPk7DcbuMjQNFq7yC9xp8w1tWJ/
7S5258AJIvpQGYx47Mcxu4vzmFGIxbT+FNJiVA+2dnYgnovyMTeO2HhQnM96ab6MIRskLLHRPVTf
VpXHmdiOKvaBalV+UJpHByEC2tghaNDtTNfpABk9nZftZJsPi3b6Q81PIZwQvSgbC0szNDODhJiJ
/pxZxPpWofYIo2FxFQPWbkncx8pXx5mWV0vC4mQoV6KQ7aCnh9mZgJHHtrm8VbPXVVmjp9MymkYG
SeHC5bq8gDf1IT0kjd/nOll0qoPTBD/CnG+Gq9m48l0A8Lk3gwdOY0cxkQdhVLdU8aZTR8DaIIU/
Jm5eMlWbL9aT53yuaApReLmAGAcT9zi4DBSM8lwbsUsb3M2UAvpN6VIJTqsfCgy/9CrfsmFmfyYL
kKbFQ8xhX4irrOV+QgInLdGDnx9HugtlYc7OgrDvhCFmmtbqgpk2zYZGFRh9fNI4RM/GJ6rAou+R
AYl+V81rintmnS+P26+HTx06+3HLKSPREbOr7lF4E29thgfVwznZ6b4hWbtE5fcCIaUQ/WJ+oX6x
R1ylbPGf+5FwJ72teUQDMFPJiE/Wut0mAz+Uz/c3djpzZyRXF7fjTfC9/+OBrgZxU4fJV+OREKmA
VKivscyaeJwWxaRFpT/z3+YXkzFLHnhkiO9niZfHmdNaCkEt9BufcX+vM4w+WuutV5Of/yjw0O+a
MWXxtOVFErZcDOKxjHBEBuGQwR7X3w/8cWT3Q4kb2lMIsmzvCJS+fXwkf+yhn6/jgE4E4NuW5pHC
W1lg+BvigGmftwQmJr/57WVQV7BTW0b7Lw3OE27rj9slAz449Ph6l3P3snuIpQwwhFNrfYCQiy54
Bdrhm7HtKHmsVo1GCJu9aObMBD3sIveDYk4Vh2nGFQsBrojIW04oqW8JBx161u6hi2Sh1Fy5nJxA
cufGL7DcYYVQHA8PaIMYrBrNR9u5ilh7568Fu97zcymKUyj2lqz7ZBY4UHu7tjU3CV+4M4YxRaRJ
3/vKZ3PYg625y3g2R4YS8EgzQYYh3xnsZXdqoa7WNooTmEWPraF+p2M7uRrndZ5x2Uq82FGGM0l5
vzN5y4euxHPHXKxvqD99IGRx0ZRwc81AoWyZ9pc5OZ0UQj5sOnumdUQ66QDhXWgll8v1NjyQZ5v8
Zs4G2SfMq+Cu3pA5aclNdMQDi2GC3DRx+Bb0wHCUrebG+lIGd/l4ItU2BnewlARylMSRNwnlBfXi
0gd47UXFTSN5btzhmxlQy6f/A/d9HMTOHqyQo5KiXaEg4hUah+3VntK+ZjAempMToK3LkQxluLQG
lZkhV6ZurtRWwPPp3mJeVCoCx1XbVw0DOEpABK5CiFXg3Oj/7+ZDZD7F/bgNCW+LO7nTT8ZkhQnM
xRgcX0aBCDfcBFyqBJBQ0AGDXoqPTO9TcNX5XicSiTMsmqvrXqmPUhFNXGS+oSgl7swIxcB3yTOw
rryAp5TYD05CotiYWO/Kf14bnUBJHniugOut++5fy/2QViXJwRYBf6fSUQrXyhdakOX09nSgqIoW
YKFvVfzRbF6Smvsu2opd+SvRiCLe8MeLNlyZbFHSWH/3mdc7Y6/jhakQuXY4V68KTvqNTzXqSz2K
cHnqQQPxpV+f/cPYiGvuQJbk+8gk3HjVlqJk7X0jj5egVhWNn/7WfuL7LlkKs2NBAxM6ewNJNf1G
g6WGAaI4CMzDhomOe5/0QbZfkrdCijReE8o5d2YmU2WRSYDZdOob3OamzVxEMV1aoUgc5iTazm0x
XTkG0d/vAeT0+OitFZ2myHEBh2aD2e3p2k0SaY6lM4PcFDIuWH9i6Z6PN53sxPUmGfG4UiV8/QQG
Uq+a4swBAwE9ib9gMIQjDPVEmTTWHFpPL6D83pYYVqJYLNXAkoQ6Cg5xawNTqiRd2TQ0PPMwG3Q9
0n5pu1dF7ukrV7uaQU2SeNZPZV+OqN4TwZLffQil58it1xkotz2HQ4bm+b0L9FsyIAt+Tb+z5svE
yiJCQy+2WZZZL5NLyseZY7VaS6xNSjfbApL5QLaDRB8bpqSCBQyi+QTRdWTiQxc8Io/ApY+R8mJc
Ob3EP+4IN5q0s8XpGC3XXWeSDo9HFbIjTOB1skXe0BBfteguArzFJtMQTH7uOuspggL1WyGiik6n
6XADxVTsmpdPUyvwUliWuEy1T5iAu684XymQwqZUiWbz589LS8lWWmf/Icj31F09quSDTLmzrXrV
uuZPKMs1VLd8uD0tNWojUPM+HE6xQRvDJvl124xKb1LDopoesectftkgWz77QvEV4f4+A6MvLJr1
KPL2BcAeQ9My3ssie8fR3WJRawxrl6lSoqzRsiBknNEmrOdhRz3MPaRfz5Ew19WFNX2Hd4rhPM/B
syvpTwWY+ks4PEXQ62tawE2PRo7+bZEzMiXMsQYA4fBn1NxQOYbbk9RrghnHCh2BJlXWBIKBElAp
KMwLFD/FgaznQWkFDaMFITj3qrBm0lZ3IRm/rcEN/AhseOU/dic6cHjjbKNFeNhRKRGsUXY5uzD/
gMqjdl8XmRKoTeze3ONHyRouUqgULTxu83uXge0zIUDLQlaWO2NE9wV6RAjXZNNmAKEzOoABLlfX
q7gc03XJ/GBnVhnxHl2zfebCs981oRx2fyVx0JDQU+41LAL6Wc4U/R2mvlw3ZRDR92AQJao6trld
NgX35kb6eZXCxydaJc35Rjt4fPVpI42MNoekaWkqyVaqIECgE3wVk08cp9b5VXIZ399sx+K8telp
NSXyCeCg5JOvvNFJNj+Woo01LpydtB6y3HWdJMuGM0DCxknQglVm1/44E1TGxNJcjF8cKpFnkkbU
RdsiUAcE24SSbkH4S357y0vTDZ5gCgz+1WmDv66iTB1sMdfcOM6j2K4Hj/GJ5jCLZ7teJIJASz5q
MVTExiddUW5qWSdlAIMKp4/GYnbLr6lyJGQUd46K5rHDy2V+FMkn82jFA3uwAkNB2prTKycZKJ4o
gpf7jxiZU6aXLVdS81/jul5Sr2+J54c9d49881nQkD57MrkseMIWY4munxTe8RWAdSj0qNZhViDJ
zBha8mXlZA1k9UX4SWSKhbQs0T0/KChjBcH6wX7Bso9lKopas5oIdjut6vEMM2CgVPDBkwTi+zq7
Z5DRa4VJoNdDn0JY494tAnUOw73KPQIb18XhmqP/w1wCw7SMN8PVP+kE06y/AR5arfGUgbF7qVSz
B6DqAbFUlxYDR+BRGJNP6a8ebFkvcI4/gitcfOZ1X5HwWXQNNXC8YS/V2+KqMt7YHs7m85XDpmlR
4Yrfxy/ShJmZbK9HB2MaKWMwDgDBYz070wq0pYQ7DyLptbdLMLCyiBEvW4Q4v+gbpVMxkITHfT7x
z5/rIA3SCvLLsNxzUO4ATFtwyUL6LWgFHWhdibrlYqINBVbJYjbWtobk5MA0BXXfqvbfK+FhlpdX
//3/FNlg3xbFXnDZWpyyeJjPbI5NUyjoZ7HtIIvJR2+nV1e3NhnJFscxmTfK9jQa6uMndplruoQp
64TJ/+9nO3JTB0i/uKN43tBADBQqhocmTylz7pE+6wlD3/bvvTRXPnA6R31+WdFk5UtLGJaJbYDO
Ga0Y9pC4OdmG4OZXJEf0YVNj/4ph8WMympiKIbD+NTykzMdn9YXfoX+6thmoFUCS0fFbVgX8Ldgv
x61+V8FjwgXhmUx3B6T2/uCAIqpmRA8FEz3AnS12PEKE0AV9USK/dPxoz6QiP6DK0Wp1t0bTTmxn
7+9mwIJlRMLDragm/xj2HKnqg5GEKP7l8AbJSfh/fDH8UzjoADMNZKqrNvTDAAnX4s1erR/OeEcN
FpKMb/0eup5NPCqfkK1utotTSLwfxkM7edGfkZzagxk9qU5nhgjT66LVlOmExTsOakIi3Vw3vNll
3OrpRuBoYrlQM4oflYE872Ig89xgFwreA6nRXLAKSoIw9Edlzs06aeYRN7Rk7aOr3H7D+ziAL8xO
3HU29xsjJt/qX/ZBnRve0GxAzRmTV3mNb39q39k9Xtai7KcWHkiCK8sRjzVCN/LgNgJMyd1fjL6o
XCHkUXxPxIH/daOV2LEDdc1obJ2h8Zlqz034AblIlEc+7TvGqAyma6+guUAyizLFYKnbG3kyGaS1
rXokN7JC8kXLu77ln5pbSwGFnwpPgqWOkNgNQO6mRvxFa/q/Kzdf+DxIUXinEWCgQzkrr7Ti4ZhG
Q5K1C1EXnr451eImypymyyj33KZT4EhWBoI8C9IvlHFbn+8YyONAAc1R0v1R/7WzJ3HO8g0YicEi
0/RQTy0QEYQ37gHV5pHQmyZk2XXSnTkrX9RAhPM4bjUEcMslLA+1gSxcbOvX72bboOiC49AyFHX8
IlTJhDxtwwPaqbwAaTTwlIdgPkwP5FcCxjDCp5ZTnk99VxE5kHJvsj1M4o/oSisS2xCpJYYfaDJd
zJCTzsOzQfpfTKLG5I/wu7MiFSLpKr4ywNsETSd342l8UFGiEaGl2FhuNIYstqH9fZXhbSerYHrs
J5fAAxc83qq0k8LaBch4A5TEoVLKeTVf08v3eAqc9x1n1S4dtJ5l2CRe/ef2afq4J6DIoH/OCDxV
yquoYoIdT+GqiEI/BOukf5Er5yFuBWIZtf7Q9g/JO7FBcyvGvk4K6t3dhUAmxithWa0E+r1U97Gi
WQb9q13UCiAGpoI7q0eL7ajpQIuMvrQtaKsEqMt1N7uTNodWMEndRPDH9vgRA3aCpTMGqHyWG4Nk
0ajxUBL+2DlS1BrYuH6kzto0g08D1McQUWb9li7FjRlL4xOa4B5IcY8uxdXLJZeUUKdombMwYHHm
N03EahVnqRtilTGtp9Ru6q5Zr7+hnfVS6TIE/OPSCcZ4RdPoUTK+L/Wpm/4cqlgTgRZfVebQ8msQ
dNfv+QenTM3VGnR+nMPCCSKH+gUIv43AMIjTv0Ejdol6zNBDT0sGiOtSd20qkEraPY7NC9SDG2mQ
iSbT9MxYLm/2dqD9qz0/WMD9h3b2sp8EH34QVjITs21Q6jmOaHgu140H8A9JHstCiUybo24TtQKP
L7e8x11rHemCNY9nIjQKdjAak+TyjNgniFanZfYk5NkDgpaDBzr9hnVpXFGDkV4MpXZwJ7V+MhnV
dVivPe6dFe2BJSIk/za1i81/zU6tuk+WtrD6tmHyGcb+Bbzk+7j5RTn9kCzqPutIxgTObt4OiP7C
SdbUUJwrA6IAYjVrWTR1pwAku3YibiSeFtPsup1RaDNPmUUeL4/mGsV9R91yO+CsjWKIwRRtSv9G
Q8sOxXkaoaM5mH6r/gGvHSnQL0U2pk2vSl2ExdeEcHC4SMsT5zI2IjPW6uWJV2qOqnq5ql37Z7RP
5tAhUiJpY2SL3jzIjEUmKizZ1EJMUZZT7hi3WwbKw/Jiu3i3qCzskcWcVoadmwYQF8/cdCYShgUL
/Y53k/s0pUGogv7ZSGRYcB9GS+gGaCUeN3cABfDru4GDNoJTC229fLyO22mzP/wFRAtmvfPgL6AV
bO0erjw/Q28Rc1n51/Unb8Be7r4gCYmVRUE7Xpe713CB8JKcN9H0rRn6m+Uq3ry9P6qX8HgjeN6e
e+8Xyl0AQbn7MftvXLtIqSnGLQWDAd4WePQW625mEwvqgqD6qudjjIF+H1Jz83/dXCrx4M8/vMiU
3f4+CKGumqJ62bd6mX0MSb6mDWyrIaCufO+gNJRjLHLehYu/FxsFeMeShdpFdJeM4ECUCnjl7KI0
LiyFpmL1ORuxROqKqy++j8KMBWZ+XrMmgiqI2hScZJeylP7vLY3M3+lUpBEmKpzS0bCnNl51A470
NiC+fdf4+Vxw4M7i8IKxzY+RvFzEejPc+OkUBEznoUZbaHOqvIShm/8YHDtgwBbXDpRFvI640ABY
3V19MYi0A7JRE1QRCXBUW3BgUl8eVk+sZmg4EYTze2IiluKQDuvLrdhFyZWuZxwAiNrJxdFidD3s
3/c8I/rAiieN0UObrI9uJH0JAb7Ii/MJfQAcqEfC9aiUwEeL/utuHcKbPdVbp54yKpWmgU6RWfZs
QRUvtYRV5h9f4waX3k+qYgv9SvpZ1oYXVURxkXwssxFEeMUEPSgyACNRO+c/wEMPiWy23meNmjtv
BY2uiMokcB1rz0pJ4nESbm+p8sBuU7YiLBKDFAKz2VssOjj/qbSpQqRw/aU5fM/aoDDuaoa3CdFU
VD+YmpBs18mUiA7nC6M4LS/zKdE9v8ANNcnb2HeFcaMs+3rz6/usySn1wpF9PJW56FuzyG3u93J0
SEH3zwom4rpIvInGbT9xVFYcEMvJqyW1Bp/f13HbO5zTqnNpZzJpjpnzgDi44cRy/dm1ha699rhR
eE5VJagwZtqlE/9d41yusuQn7dRVop/G1QHkJD1Rq0Gcg+abD7hNr5U5FsnewBXbEBR3086pFAlG
3Y4kuD/KMH+73SvvECf95wbFpOnjzB02i0AatiPZ/8qpJ+5fJW7h5WLAJ5xFgjBobVAt3UADb1zQ
sWxxlSmj4ngj9uJ0PNDy4AnbklCZ9NRA5ixV3WTXLM2uOPN0zg/hWQ8ljB1Na9QjjKy3w9q9w/Ac
vuCr1nMnGNtu0H6s5c6CVxOwUdzUON1BZDO73WRO/MyXGp0NNuGi0T/GJH1OeVsXmRld39vUmnd/
QtPA9qNuxhEcbWx19MgpnYKD+i3UK4BwNm3Wa7JrffFY2Dd41LSFTdJUS5E45pjisN8R5ocyfs+r
gPoFRctZ7gm/BHYqczKeSkkTYjqRWcXpC4N7ltTeURnOLD7rvZjrT9AuEDfw5A8Qnv8ig4AS7KdC
d3Ux+qN0/LSb0duy9UIxzq4IyGgCfTtf5IYbfKM8hKi9WYMUK7VIxQpNuJDdGwSFzqRkwZ25Q82N
6vdKUb4IfWAz0jvgHpoXuQBZzpltO3H4DSCkxJ/R/pUIk/tTg974HXOZ6yOAlI1FfO8tZzIn+azN
yYEHw5EsCXH55cgMISQCIFo7DFulnJPfPBgd8iUlRmbRjQTXGI5dDsedqJ8Lj5TY5njQSbOMWduy
dBn6KFesP20gauUmwJ/X33gmK39Uy7reuOi/MuKvp0HpUMsevM1vuyCOfRYWbTJYkh7Z9jXwXDsO
ARuPZP8hgd8kAfmlQFVuzlCp/SryQ5WR0zNMO/fN2Glm5TDIcr/+CHZOYkfD2oU1qWZ6dZOjaDhn
Cpr3+vY0KOD2tlQ6sXlu6to5pqdxrRjYoADTzVch+of1GL5YRmGWf7lKj4jctbBM4vtbcByT4KDE
8f5J5PoV4Xt2jBZ2qs3ggiLerR9zVJX6BHQhHofRt24fpmLwtY1rMpGvHhP0qpVNAK+3cqMGRbHM
0QUdGjO3xAX4DfsUko3w2zsUIirNQy1SbjsSqgOJWN5Ccrd1vaRVtVEgF+bPyhqqkVKhbPAbKHWY
2cRFGmu1aBb/X4sNnwdAlkUGRYhAv8YqI1v/jXPW6Phdi9cRKNmCj7OQ9O+YK1KohZdwJfzYQb6U
u36SbzvE+g0hsgm8iEU13L61BaM6jSWYaLEbn+3mdWqRRRgWUJU2kOxhLBaWWjZuQ2QYs7mQjea9
C4CiVYaoc72TZVXW1bcvpAqyBrQJQNU6+2JVrzVljUxr/AMojHaD5AU59utz5OAzZVgTfyAAapZ1
ZQuBjClEvGzXLeskzTtk1XnrgZrB16P+9ZrJDR66jx6ibUPqsKxYX1RsFQ4FhvXbMMeQuShnykyB
/D6yyOs/fiS1RMUOofrJ3HtVl5LfKxkaLbqpJj2oYv/B0a/z1JX/KFqFL4ZPRAGERYmdH2wBocq9
0fMQnMfv2XoCiaH2i7gPdc4yDsrwy6L17JfIDj5Mpk4bGKWICF7ZHpkR+b0SXxLgwwmsM5W+Egxj
jn6uO60CDoIwpl96Pq453+Cy7bxYbIKTNPOsfhKFLhh/evjgqIS2eJhcLXyYQPOpngczpl9I6Mew
KHO+aoQ4NMiQFZ/9Xk+Gsw5QET8+bnNxIAl8BFWWJHBJ1f69+bdgqJkl1u/CPh9W6IZZuOByfnsW
Ka/FhAf8enjI2BB+Q+1O0aUcbMKYb+uy4GTciqx7UyYBRxG45e+WYx5LKGYw25Zgry70bH5lYjGr
1GHRglDxnY3CzoF4i3V/02XXN4aolIENDq+Lq8tCvxmpvBw7hY4IX2/v4L7YPWM2/VgGy8JAIYJP
aDZ5cw+ZXJMeOn8RF3LuCOiLyJuSAm3yYLDPOVrcXAZwvMpBuFYEry3ldtlTSty/HKLEYGA7WiOh
/UZv5UMJnAeTdOeR8bj+bH730hkywCxT0MhA++8IQ+fBnZQ6obPYhYm/aqEEe6be08BcApjc+36v
VufQideaGR6gUkvvGr+R2oFXOGyTcWXxBZNOFGSBwPFUXXkPzCtocpXjsWuTo4yJstbU9di6L/9w
aXZAtB1DJBWpLrWMmkOsG38/45tu2JRENXAD1BK17+qve0FYfixdgRLGl+ilR/9mUexENbw/vZ/e
ixdp3/4PDPPC5j3uuxPNoEOfYMPX6COg5k7sB4AQBIxYCQw+nlYLnj3WjOgdiTICJYC7ccCqFPGL
tmcJsf7bchLeXVZDZUvOpGWRExUPnDtk5r3hw4xP1hdX1rKfZGeRR1jukaNnWu4e3ccsW+GrBHZh
E6jqZQUCLw8lEWUTrXX/xMw2qctVfTqXPtZ8JSDnB8/H4FYRVoLuLI1eCgvpkaHdVSyUeXjdiVth
AGTomtkWgxfXyXrzbccfy1dnMZEzeQRrMDTOQxtE/2Z27TjobT8FpNyIS6ebz2SZT8SWgB2Mqj7f
Jrf3BfYt323Dbf8b7pmkPKEp9RQEpwDCqeB3WWA73V6TtiTkHEvszAb1ZZcFITXoKy8/t4wLJtYH
vmRsqfQ+CTUH7f3guDLAljoAMavHvhhRLtbChOA8+q2GtZ5dXohTL8qiDTCEdwdam7Zt3+jrBMAs
iecuvET/kDGjoJrJIWv0ErLizA565OoWzzzY2CEoVKtxVbsbNxMAHDuSsalRydQztv5cFUGaF7g6
+InWsEaYtZDmTK+XEFDy+IeSGDXca4VzQ/CeRTKYBu0scJ/d5Aut3s3s6bs8vfgI3izSIdJZUyA8
LSld1o9WFUQBgTnkYB09DeQ4o01ZIncN7Fg+XYfZicGiHtuIfZKmu2PsOpti5F0SXL23oJKs7LVU
rUIMnFj8lya0yRgm+1e7Ty7ogPWg84RjxNvKtmk7fUJ+SnnPzllPD8DWjgjDOjyRpIqukwbfWr7q
8SKIxTa2kEN/PMJ86iygxCOLC6CYXS4X9oHit9KOBS4E9+68Rj5Q76xF3WejcJC86S4tugbssnmK
N/oASOf/6ALPJPxXWRurQuuEnBH58uN4gOZaWEaejdfol2RgOVl96c3aC3rCJ6voejUO5KCMy10q
z2Q7KFnvTwUlqJskocZ8fMXO+r5ssTaUciho1/jgCsASrdrp5AXyd0HgvuHShFvroYWzjFeRoFUi
RX9ftBsAz+5BfJFdpy+OQTkoF+dAOzjNVy+I0GMbWJhWz2lXJj9z1iwXpDAZV3x5szh3etnXSZOD
NWgM4BIHd7f8uRZ+L7rjQOhJrr6h4kxcojAFBDG7gm/mjyJy/TwbWgabSXdJcpckXxJGq2uiKXHB
V88aDczKZltN7tHbaa/p5iKXbY00/UQ66El/ksvvR+TLbAOPp0nxfSXYgExrlTuobW4a25fnRb+I
SZ1ft2XBb0taqQZb0QisCScnu0SGggAkxQ2715QFx0M1yXZoXaubOLVEWn+G2/X5aYqp42e5HQWL
v/UEAWdCDcC7ahQtdE0nNfVg7MkRIIDJZwGqQB8LvCn1sPNebyyGqrVnduZYaIHaT5Y+JXQrdM7a
DB+cyxiK/lszPJx1Ba2MeFChE1qeAgH81rWa57QBnb7CTCBcT7oOHsNYRoV4wIhuLl2Dkxg9mY9o
6e/dKoBluBiic5bOzSgmQbFl9RSUUKf9tH0UxKzb01unzupI7GWCgvP4uf3aQTWr+u5MerU0GRSH
2RlkXXNsTrsz2j4k+5BAwggRh9dnsg5CE8szqW57V+cJEYYw3GZGG3+Y+63KPRF/f/dstDyshOwi
GNV2+3WpoF7AbZyNex6RxvOCpkJC6/8duVduXemlRcXidQxxaS/1Lybsw4vACkp5NZYqJpsJYj+J
UKRIBsklngAZ1Snj3ttvVivJEMrxfc49JPV7MlxLX3D1CHDzg5Zfo8mAJ1+lKwAw6dIT0lmtYWWC
i54LhrDkFUSeV6OHVxmWuYfWZGV7AvPMmD4Tjhh47DmDo4f/kkizdqsziFhO1nPjtLM/mnJPl4wP
zJGOBhbxLauaALr1qMqQBZ+X77680+PbpdwSQ9GJuCGMp1hx8fUeKJGiEwS8xNmpHmkt3HAhbyIg
b9drzNqSfV+sPNYwrNUDYymiGjEXENB7Kv6kUwr65fNwt+G3kKBZbV9sQ1yYSI6dvZEKt1Lr2U1r
QO4KUZDCMYFKKQjCPr4sQlcamww734ifcQi15eal5v0M3g9tq3p0hm23k4HL3itVqZWApS0Fv4GT
NIEt95prq/U+EizISOR+eCIRBW3MlIPGBRQwzxw1RxhHJyXKVOn1XBDJLNbIwZAGteazQjxxpQai
9+AmFqVq7aJuFQx7uVi7eJEHvUR322VwOQMNr8I43NuWNEgzNrpLbYOD3pjZGR+dRBiYtb5/+/iV
1R8Yx/jaPdimY2KMqgeuVLjz58a1H3Xidp3MUNROPPiCzBEtBwKVXtRpaZPUAchoouZMZ8fhFoR5
SzqSJbJSpRsRTBvIAAOgkV6t5mglA0en9zpNwbGfl1Peabh4ivVAPevdadlIbkIm0n8+jrY8a/sE
QfbGHLcSo7dk/v1Nm+K3rXklwAX94GUAmQh1RsyxeWCt0tJRS9Lc2WvJVRyR0oA6WudiFaHEKgr5
PCifpZ5tZIM4ugMmMr1ON/83d9r72PH8UOEZTGa1jg5phvbXXTYl0nZYtikBA9PS+UzuJU9TkwP2
3iyusdyUfcj+sSBIz2jZNoG2R51awztrf7gmuz2yk/IWVlvxRSjepSLYkF+BKCwYuGh/CpW8rPxM
XNtv9vP3rKR9IOXA9Qjvm0XauZVb3pEYKT6RtuxRKYZ9vXccyNq67+juIMbFteabYXcGr983BzTN
poVoyouWsAcnk6rsXDWhFeqZXSSVPJz1tCMBzEmWvj5FJoFZ3XsR+iKo3JyGIJDbPDFrCgMS2+pS
crsAbRjG5fRlm6RtVVVRpdTwCgzkevu6mu0su2hgNdZOXx294UaYAWCPHgNRUx78tECTc0RUzDJH
AzY163lICcK8BT0IURRTdKFxY2wMmT/83wnU6seppBeZqRAxZocXtYN1NQd5qacaBqS5Zp6exN/1
KXr68ouDnUEiYe5qya0fszabYDGpbwNlYb+v+KP+r5ULGu84BiJFCE84TZkBf7NPggeb09GzPekc
l9pC06Q/26R9WrwqMZUUy1uI7A9/yyN0z6UDtlwPcbwR9PmtMty/9nKWK3GgftOtBiQuidebkDnS
prfIEgKq+dFC0ordHbKhwuVzVizAjZdMdXXfBDT/8oTOjk/2VRzLXpAp83AoGcCoKnZLyVpk77EJ
w1bTKN/uFXUaJdfKx+rP6lls+Pa/xbxiQUtOPnf78F126z9C7rusSG3+PBjiVDeBMdUl4kIQ2Uzq
8V5Ngul8A5BiLlRQwGtsW0pYeuPm+3YIcL2jTXy7ncNVSZjxIrEDn9zueJ8wrioANRwmIyojfU93
yYc//SoxmPhAzSYgCWyeHIe8td+JGLD5ZVUtiKNzGdnO5SoaMuaqe3Zj89XN6nZbOoCL0YMbNhOx
qmThvcmwJxP/rOq2s0UUDRL6R2kKH904yoccLuGbboYg9bbGkqUJYRDF2ZVSTRAm/mR1/jr/D5Bt
YOWZHHsmzg+Ecqr2k/B0h/5zmonRH6dXyF8uTaTx/HfArqh6SjnOx6evPNzBUk/v/S5S7bMM9lp7
3Sq3lIZ9KxOKPQhNYbJmEC4WS8i0IOt7o8iAfaA5BnbDsYX4D2GdjJAf/cr6D1uYTCa/JMBcKlji
JxuqkBpA3+AbbBHRtWxEgEMFWEZN32wxrd+hcYEfhl/k3xRc7bXIVv7thEgn6bsvQ+zQgB+KEEM9
9R7JRFxDC20hyJC5vB6wschltA6q5mnMiOnd5fMBq1Krm0Vxulh8W2uJ64eHwDBhP1FfmZTH60v7
XgcShyxTB6N5GVJ1560JO9gAO8OjrgBsZHQmYwNegR5ruobm91o51e4ltLJ5GC7xu4m/o1EPvG1C
DZ1sMJBXNitsbLARXvd6AllfRIhr3vpCZWanz3pkqwYq4RV6jxEWm2CKIYAhR3mvUFcGlXYJXZ8E
YXvkR29aGpZdSKkct0zELu8s2OaMNBw1Zg0/gyeqZJwf3/dReARAUxBOwr/I5OF7X4OLByOl/vdm
bRPaNPf2LjFnbHnKymJf0HasZOuulPUm6sDLbnedpbLwQ3eZ0XcYCuuy8ll0YfZfDC9ykawKKjIy
9X1Sa5gQZ3LZG97ZNjF/DxuiBFuM/HpaPew2efQ1ii4pJS63MFqX7gKmkOq8MRw/qCkTvdRCK+YL
6BvVlkEqIzFaJwvQoAG6NuZ3U/FSvnWljXxt5xyYnfJnEG6r0qgIHe2Z1ogk2QHXiOvUAYyAFB3b
khj5jb8kM1OWoLNOc2t97pT7ZetVy3DZn9IdLUsYp8Ld0h9FQrKRiar+70A/T5z3C/90wOr9A+uV
vbOAJzQqgJytC0coFfsUOm2ISDHPCzxBk3mHCJ0X92k3B5SaWlJuSjAe2jt67UGdB6h4bFzpHCnX
WkXQhQztInl1HuPIv7R9RSbBCGjh/4saa2Ds7zka4yKaGo5giHZ8n49TkCJSKvH0n0KweHn/FCxj
64Z7+U3thQSM1bj+wMLTPefi/XnfyutmQv49MbZn7e27jkfEDlx2aCr0L/eD86c/BK1lZtaBiGjU
iIU7oAm9CoYXgi7h9DCVNciaXbtCYGFWBzNAu1Ezhn1BM29zTFO7p1rEDrlHNbXimjgobcUuOFhm
qn558YFxeAtDNSjvv11d6io/237SwZOcDPJr1wz/GU8JJ4ic54hXg2F6A7dmfkomttYVgzbwxQkF
wbNJfqDwD590ZNlKMc+DzquoI2Lmh5DiIqCgbTHcxIPy2x92OvomB8DPm+uaQXc9CaD4yfWl7Wmb
0UfNppoLqLn9OfU+yrpn0zYTo+v/s+rEPsaj39gpIc592+Ppgfin7FgTejTJ4xc0o9GV1aLbwx6R
ZAk17sFHiPnS5LLUOvTl9OM+abMxk0tVG/zMdCnGMI2Gt2D51ab2cTA9EJ5l2Y6pGhIG8aZy1oDN
5RSvatacs8BoywXS373hvhWVgGIq55L+V+4LYVoxsWs5q8qexvu3G5lIxYiydfzL8RwBEcV5aXBA
XNlckZVo2eNvckd1ohANOSw9f6kMJc/ptAoDMzYr7dxb5sRPVLDOZNbAXduBDn3D+rw9MjXXMjDS
5gOZ2VrxqHVo5UDkEWRqDUJU46F9e9MG7xLJzwXOcMX9JlAnjAKh6Hq6EnJkjkb2v9fqL6rJ7jLf
W6T5bs/Wgf+B0zHcsNM6WKpwNJVnp6HQ4ANRlvadiCuIyhAu+TWyLRT+9TbK5o3o+sPz1vREQmQy
1YeYwaSYDh94bIeKfFxg+2r1kFP1cGc8QWm0NG8mfCRBctPGJ5lwtPtnuCKwI1yTB2sxW3K4RYTM
LTw8N3SRfNXaiTHydq7qnss2OilJffJcyazgLdsQbdJUZN5OiQzijqtV079SjH6JqjSN+rLiwWcq
bxMlxIorXBEPSJ/wWIZjw/vMhmKNSIrlKAxpZ78Lay5SJiQqb8G8KQLwTNBJRSg7F3Dt5a75s9gg
5m/+SqEY5xX//YddANbNrzyWwe+h6cI8kk2216EH6SyIIDwbVxg4dPF6J4gDy79drS0P0YpcBI9u
6qNiIgzWa+ltZJ4A3Xmu50y2cobyNwyTWdLfSk6WEqtLVV2itPcf4pfzYFK5V8bFM4Ctq88b8paK
aqCHGITGjeYUst6NJjaSmhHgRu7UAvuUsjs2IHxjc8B8YZKseHV81Z3ccHT7exZiSqYB5R9QfTvI
IvwKU0hR4xyoAQKLYYmEkSoFeOAdKnrupiXDlRgDtMvinoIp2LuPXz0qgEdQ14WllNCO/JkrESKq
wT/i5blomp8ygHTsGX84rRI7krYxdl/wQbszfpTFiolE1P967ZmaxM5xcmihMqRbk30iuuHpSko8
TtSlqqIZ21mtRU3ahjAhSIQckhG/CiAjbT9tL47jE81+Mw/6k1HSnTElsuqh+pP08B75gruZdNwN
DR+K9vyX7Spx+LQ6mLt9UIBJsoGswG0mF809v3iP1MhRFs4P/OJ1hWN+vQP0m8saFbOVfGwwY2wa
9gTrDqwuREa+p2oKdYwVBJh5/Sb6++sUFoXk1x2e23SD0GhAHscKjuMh2onjMQT/qlKvYpxg0WJQ
rMeiHazrHUjquFazEuzaEU/i1C3gBCz6uuUeumlOoxaopT7iaTPOmGaO8Ybbk01DSTVky2plk49R
bIzQuOfPZC9EBvZfLXwyeFQjIFxPY/HehjhsEzTknhvPN4sq7eAjno/DX5atIGoLqn0jJZ/nKhFX
BVet1JI91AkyvXQC3mAxlqcrLilps4jVaMLs0TjvXyY3vYerzfnMR+kXBnjN7ZfLHhHzsto439cD
/xRRpK/KAlCjL7/l5lavbChmceU0hymTlCrADM8k6HIiG5gqsm4BhGDGIPr/nasRkGlcY6DSr5vM
3LgJrkOeWqZzE6BDz+5yLd1BXdKszdsJ9ujgzOM3o/3XYys/IAL6Iul/2eDEDiEtT9rKy752rlVp
Q7um9QrYXAqkKNfOaE+7PP3YiFB+peMFrD/r+Mcsl7SN6bBZY3RmIca9KonO5LOBstEniAtBc4QT
PRxW/rz0Ijne+mRR2ReVSaP9MoOuwW1Oad94lDKUCUD96ClWVJyh609ch31dSCILzwUG455T7zCt
R+EU2muRD54oa0XgJ/hxKsTKgWaIFLDsoM+Zzdrb/xwNL1DtNEoc8bEMZs286i4f2x6Y0g6x/CQv
q+EgYysqJeg1LFHrn9Seb5LRJXBRYV4rx9+zQSqv56femIpEphQr9xskjKSEMVo8joPWl+9REQnZ
sh1vfRes7Ebl+reUAxOaFH2FjZf+88DegLn+n/xh8ktQ4ccgtgUAcV8N+64nuJLl58wovqqMuCJc
uZ273H4H4ZuRz0/swfEUFKPFShEvgf6E7DBMBw32FTYUlYc5/GgMc/zisOpbjVA+SbNvpin0ecTp
tsnvlJ+yk/KRGfF/DWDVtjTtaWfic0ppTjRJIc25jZnntGX4eccHmPUlD9b7V/lOGiGupY6d4j2f
wbP+Z7AZE9+/CUPFP7F9ajjRpB/ese8P2vrCQYJfMqjX2CUBAQlUuEfxq0niAldI0PETZin8NjWm
fw9RSrEPFkEYG0bXWDHjv0zM7aoDNc4AiGo5a5Arddf9qBvmo2PqKx5g8UCgRGQD6Wb7yTgDuiVj
myZhXYSjmH0EFmrVv1b0k5cDmY8L4h1sFntsk3PFwYcGgzEAR1u35YHB0q//AlTqlQQDTdp7DBu3
NKPbYQhqc/vDbCvpbJovLOU7V7JNXuOGo8S+6cVgqmvR805OK6r81XLNCLzV9bldUL9Z0/cXp9HG
vRrNrsJAfJ6aPk78AXIUL3kQwdUXABQ5X6XTineMBj9rNlGsnQjLpr8Ub3kydyUwt5fMZpbdrMbE
7ksruPBA5iPNYBVStcShD2fndIu8XNF+CRkpQ4H3JWxjGdjbV0EsR+a+soMEjz1BeeIDrZFPnZMM
7qTOeGqfgvgiSvoenCNgnbT4mS8ps/eX3eo/0aq6jtrDapqNSz+v4OibcHylFq02spXp+U9w4eDU
grUD9eVFT+w10eK1qnex63McI4tjISPnFEqb8mIlAVnochrW30lexfKc+8LxiIUJaRilrnWmkhqp
r+cXNKCMFDwgHQ8DJ4xL0ixSobrArV2pJfh8kB0NyVPKKhERpZ9gA9SP59n43TFw6iwR3aMlCKAY
3yeemreptMuXJh/hzZABumMD9onrhXv9i7MVg2XXLSKJt5e05iRoDA7HgDR2Xh5E9Wu4Ezvonjo0
GEfGmY3i+Dva9LAQiAuWtMOPX9a6s0q6pBTrEpAv1CpEx5r5BcOA7qWFeZPK81NLf4VZxHyBFzp+
NqzUn8X2khUs2FaPcNJYpIjVuUFFBbc09RTtW0lVHIP3/8He7CyB/QxUNNtvCuDhPFmseNMhnW1L
dVp/NwgEhPh0JRnFg4P7Ailzd6C/6JRvLA0NMPweHRT94uzVeOg2r2zcivy9TNhNcU4vwC/OnRl5
6r1OItFH18MffimR9VDiik/4ZlbjQf2v5teMl8d6xC8OHifGuiDFCDUgo5yNW4RrV1ms622f+sqR
yqNEvOkhKM+mSXrrulNmQEMaOAIZcohKN0Qq9YlO5Zp5N5NsdO8xaToyAJTFCAGdKD48w9sEJctZ
N1zAvBnFpWypD2xdQTkMXmp3DKIIoentH1efXeeFmgCKeqLQshLpV4q5PHLAzdTwYo9j9m8bLgTG
FizD3CPoiOzqXRDoxTqXYYn0iun8TCYsXoEUyO3DBzEu5XoB1pqQf8O3Ff+9lHg+fJ2DFApUFeKx
FXNV8yqFU9a9prZ2ROueGgT7ZPJ1156EohYI9BPv05iUotTW0GqADb/MwI0YnduYVSImYhSukpPG
lZvqpY6SmfBWYs2YmqpJI+tIrl/SwPZEt5/ZCDVTflPcn6a533MSThtlHQBXywkgk9B3885+da7C
6X8M4EjL5wVJ3FMoOiD3UivZJC4CSBeOc0rk1Snwimq3LaevrO1HwBJYVOheYuJMIcXv4jdwpaUu
T76OtyKK+t6lK6GD9qGNXsXbhTKdHSnqbUO7KN3huwT96ycUGHu/YnEH4Dfj+at21OsW+DjqLT6r
KXxc7VJb1uxJIXtdOm1+Xd13IIO0ClQUgTbpApqSZrBltJVrPJi6Q4qSvnMXlq8Y/c626IOzTlCk
purkSqRaMdIxAxKLd+1P37aMNNshuKrodj01C1vW+GJQq2uOZV3l9A6QgXl9FSL0iCxhNmxRYP9A
oRIdqqBNoyzk2bKoUN+qObGfTRQEDrVl8oxP+jHlXzfn1I0FWqYjFLdJ1//fck69nEsr22tVwxX4
wYlEZ+it5atzUw50a2JXB6sZhwVdGJmije8Lqvz82YjaSBX6tstAqDunoH3bgO+qOOHpiV7avBNj
cdV2dbqaHiVedMtH54oc2aPHuXhgRBwUQoQc5eUS0wgt+OLhI1LnWmOF3g1qOjwW8lsL9LFSwZR9
gb2Qjjw93cOU66tD0XsILJl/6q1VEmSXgigVd6yoy7WB1Sk6PwtvHRYoZJqKP9GCBG2iDdASvNYg
Ngpka9MvN9Zkvnl4K/Nh1UX6Q5tADCPZ1m1DfmtZ2WcSBTnr60g34KGFO7nnrimXKwQBPWo6mFW4
cS2Uw9HvSvEE586dkSFktKoLozDG9fI7tFVsG580D3mudjnxLuYzHtxmxZu78WwAtzfgQFY2z8g3
Db5xBd/S7MoGZ4vrBqYCCxQoD5i5uaiOa8IKh+O5V3O9Y2R9WxBSnuA5zlmTwXv1lCWc6k/FeHUI
ykbWeIStYFETpjTM+oYg520i+u8J87w0i0MIm4Q2SxTwwm61Ld7Mq2C2spo5bkaBMtiBqOSbkSCg
kRaVegaisoJeDCaCdYmOG67hLbwjRU2vxPXMjspAYvTKT7/rByl+DjKfGhfZPikMd70jW42NHSjv
Ipq2PPrfz7SJfQ9guULftiZZ8QVUN7Da23dNkcZwsFaMq4brcXDxuhWqBhFuhTP0cR5BZyB3uoC7
0bDfOHRmFkNoQVfkTEAHLk3w/mywUaH60HRjh1F+EK+fB7dyz+Vs1P43kIw8ykFcTd2ezuWBCSyU
BHbZustGDGxG3VawJumqud3W4Gao6TGrLdGi1uAIa+EotiqtAzYfrvO80JONQaOzl4jBISpbcZ/Y
giFlQVA8mymduy3zhTK4i7gTP1LEeAhjun0Gg1nqOmsrFCGq0XbN14duyR7lupzi3X6nqc8cOtM3
Zt0ti0UwK2xzxWHayQlbayy0YADU76io0YkwQz1oVWIk2TGDr/7+UFIcF0nDpgBUrIKoY9R2NdAI
3F9le5CZ/mJL8cdtWSPRIh66Qme7eb9K9GqyGIndzZVxH7dHeCSKK4bpBlCGCBupMoGVIWux0CPn
wUGuyWTTI6ryF6uOPSsR/ijIcQ6aiT0mDn+0hWhpQN7AxkJJTJxI3YCypcbsRaFxVyXa8FzwA2Uy
1DfnigEcwS+IRr/Fq7E53W6MAfW1jpIJzDhtttKHXizZRBH4+X2vn5K8y4SbVdgwPbRrS1KE4+jD
m8d+I1BJwEXUPfg8k7CtQvl/fErjycFjL7wPGSWWc4xESJV7iEjFF5vlv4sqdCrb7d6P69DWI0+M
w53CyBat4e8oHCKaqh6i0fvlrJ6iITCzFLpzD46JYXkxnoJbH6AeyQU5HBKL56g93LeZsFmdOeJ8
4GIly/N0cpK3ROiKkyT/j70rv7p0U4cHlr2I3uiElRjJTRRXYt4pn2JxJvUTF67qYiL5clvMKp2H
kD5djpoRI/w8EGOHJF7TL3nlO+6th0Br+XqX1GCH+lRTr/RQiQSRb25qqL/z0Mh7mjXVThlWXhf1
XfREcq0tKDWNvs1t+hQREGyO8tKQSAYH1rO0pG0pEWmkPlIHp5oJvmDK0Xj9gOdlahFG/eGfxjh2
1wHnK4C4kgRCxXwKGY4pMTc5ICxSazaF30hAjKvD8v5HM2WYOzNGwNRaW7Y2m0cVBpAyMAdrDMOV
eREPQ7zx+0jiSA62azns/LAgzpv7xmLUpzYTPyTmkCD/Kluko0eKK2+UL3lbdyWvhpkGSMEbVzp+
dmOGvHMFea1yvtxp4ysaEuAks5LDFUpGn+QmCM1Z+4IhUG0rkVY5JXokFzl1UwUCaLBUuMhFH8sd
7CAIQfSmb/HcUVLs18UN+Rzpu9NIVkPM9DjJXI8/upQ+FXz0BWHcihX4zWlN2BIIgSpRu01kIe48
jybbZTr1kdj/OcMDtxNA1/pfcmALQpe24w87ntZFUuXQ+GMmrPVdb0GNDoaZ+ZcktHTmviQix5+D
6s81y1De34zmJ3Ez4lpn27mP1n99/Z+9osQhbeqE38GDrbAsV3PLHYsOnI//3UcTZ9FQZA/G5w0N
/87f+7eQLCSbrEsqLXzTgil1mtAlyv9aRfL7gehpd8iKYBTEmsDI1i4hbkN+UCuYUCW/bjMQxmkQ
vW69CjW5qKXuL+MH7K68/DJH5Q3RKXU0cx9ngpJccrQH9VVxoFRuDxa5yqMOrWR3bQQJrOd8D2X2
eaZmufdILWHJgfjbT5VvFby97UiJflCL5O+xZBQ3qQmKW9BeCWV2qA+Y+D7a/KQQk5yf66cmczpz
ymDfu5s9s7eHMSdk20Qve3LiE3iqW50MFqy5rvACHZEl+5ZI+d3w9I2kGwDCa6MQnhRMkmgRmb5j
DaIg5AEGOWRRBPcdUkIRfnZ8G4kEbEnZ31OPi17U5fYQPEvD+rz/BCTXyGtwgNr8RHA3kKE9CCpT
YIwy1YSK/69gjDt+9dv2ynidISzPdVhYF3atZfrgpJg+pf9TQ6CXwqaioTjLA5Mf0LKiEz8CVPMf
dZlhMr7glxL2+wLfRdmmMsoB4ne6t6blJqXkg2HnMQwA0cwcdWATmk2sNWJByM0WaBLdwirEm/IX
lsH9kNEGvp/2k9XK7XfrYP9HW6Po4cvwuc22sDg+1ZbB5PQtfR/+8Ji/l+LXAkMKLD8pd5VIxAex
kgx68y/qA813fO1LKvev+5aMAZ5V7XeLRdWOrh9ypQrQ9SOIY6iQkve62OIUPxjmIrmtHAf2wDRp
N1MtTJKYqsqv91R2AWHoXYk2R5aRKavbnNcC061jR2ZxKgsHG6Rcik/jGsJ6e4yKjG/wPSjvmCKQ
ojSCNeXyPtzevlQipGwnltLjvDBL9s7hYhoMXugjhR3u5qcZqQiZG+yH8vROUDMztjB0O5aE4cqn
G2+iibxGaQlGmawcT04rkIVl+FHehlA92xWZIdDRYc9mqpa0lAjc5k/5ttEbxAB3gvDQ62k+eLUN
0ACfGL/FX9KGNr5TAuf4/NCLgDzwpU5j9RkOJg48U5kG80zLghJd9nWTpXdQSl7YXqdGpUsBQxRu
eUSXQOoaL7OdQOomPhH+Y8GJLNgDku9V7UXX3euRWlqCHIbwhaWMyajqDkQH5wkcyJC0ouaGzocV
SN3TCzdEQAPRNfAU16GlVZMFTENoHxt1kE7X8uMDu9Bvuk41k+nuQqlbsudLZ6+SW/C2la6VjuV7
qR4T4OTcE2ESbdGDMeniccMMd3hCbvS5D2yP4y1uxIzXZQiNdalZTcWzzhZsbRTh5Nqy63xQPWl2
Ka1Cnd7LzAonhAZxeABEn9jcM9vjHKzzq8pD4pvnE53dyLZcnEWf36gEHdatGcFoaJEFwEJR67Zc
JnEjmQZF245OXVyyCRwc1qPFvsmwN6jjuCAHhQfEmZqEciReP0HYMgVXZW43thcoLlV3wbi/FRMD
9MVdw8gJu7PLE6HJ/bA+zo+ohbbMk7uNP3Uotu1L4OZhF8BPD9la3KpdzVBGzrW1TvfAmRZbUCht
rFhX1fhjtiStD6p2AJC1RDlnrP5g0Y0N1D8OSY6UmDVsbfXr1Dfi6660D8MNNciuKsXDC98S3g9x
kWvgZ/5I4iUvvPcMasJl66l2IIeQF+8/ykBk06NLRtaqxvu5B35ab4yS+sMpkEB9WYn3Sb7SJbhX
jKzTd9+VMSEiMXAqoFBmcCc7z2Jih8/sLj0yjlN9bSxdOwHpBccLaMn4fL4w1j7dR+gUUHl8ICX7
Gc8nqK/7ZqHIduBq0N0NpKJ24l/Iu8HdmKGL7HIyYg1Sm1wp7cNU8RA9ZtR098tQvuAOU7y3ZwcM
IZuN8bZfXeklGrqTcpL2hXk+2lbSk2mvnloPkohQ94hqn0+LdwCDUAQCveY0Z6plPJlWqizt5SQf
BnQMmzEit/qqD0QoeHsARHqeSR34nXxZG5LoqSXKDsYIvjsSYvuzA5QwYtPm6y6A5+BIqwTLzdg1
xVww/FSGt0zpJ9GLCt2TLp3VyXlIIxVwEa5mXjhPs+s1+EqUTnb7Iaw8pjdeuvMtdNg8Gd/UDUPs
QG2QNmsiI73xu8QHxL+D70FtUScsCnYQhHe0mxGIC1LGFX3PJdj6TFgWfZsF6DPaNpqIakQB/9t4
awoTc58JAXF1Hq5zVCGiaoi0E6959AIHBTOjHpFPfEwdD/G+VaingPhCkgls3L7Q0mD/bY1zKbpp
r5bJO30WVyirp2LiItUxlhvTVgJvFeY19CF6xvAon34gh9yzoE5Ze/pY92DKwN2IiM5tE1q4uCe3
b3qnCvSBmSar8UHKLKYSvLP8NgkuoKEQZlO39YDRHioqy2/JkINqYaYm2uQIP+JjtxpswwwnsO0F
uU/QlYj/gaExhYzY1eqSPCuNBvRMMzX0/dKLzVHG/Dirt278QxmRYJYT0I99SAFbOFK19KfCwWQr
nHzAdn3vXtbcwYxZ0y/T6pkTeMeq3ix2iwDT2jINEBD+ZN+VeL7GFpzOf+1LKtaQAA8NUhrkTSyY
ji375rO7E2RnbtFXZTi4yqL257DPMsapCeCJr/Y4St1OFy++uUcTAUQNV1JCXgA9BOKrKXcrdxQX
Otf7LASTSZM6zezkbypUj6oSoC2+WMXXKXxVbi8MQYaNKU0PfhpYqWV7/DHJ2S/jEcW2yXIYinZY
NA9iYSVuULWrZIzjbTo43d1TjdA7FGxty4GiEMJlE0xnHAYrH8Rx2+L+UBCdzHOOhjZcoziLsMAi
Gp1RydsotkZaAQMG+04kpOd0Gj/9wRlQ3cYy74/hoegxFqLOv5AiulRSBYRotFuDvjH5SQWkcPNs
q/Tddte6wvLi8SWS5Z86sPiHhlJqtP9y6t+hfPFdyCF1cAmo9V1PNWoGVUe1JAMOSBWiefLMcefF
Iw1t1YhGOd81Udy4HofrkEJY/p2aQsAAudcCt71Nlvv1aybdBUMuRErhyE7d/gihvuWsqvIt2oGc
Y3HNceQAo1phswg0QirjF8zLeuX65OEUPdp3nmSYB3GkxJRauh+BMguCD8PxZt0eeOhD2AdOJ0C6
cRffbw+48oDMsXdAmuKezsJjVsO/JIwbw+uB3NwrMFdnKjx3SztGueooxAGDycrHOTfh+wbo7WOm
AAEs/xZm54fvtCJ1t1u6M6Qa8Y6zszZqRrJQNrKpKHe+q8+ZZmcFHfRyBtdNJN9NNuiwr4NFxdTU
qEIBHkGfZFF2j1dUkC2+Ay3zIxKDJC2WKa+Lx+XS/T5nhh6V/k9ne5IkDBPQXjI8bgtDK1WgXY4o
2r9qMpqk8F1EhILcYEnH9WdfM0xLi8t2z7P+GLkktMk4CGdc95bBgxRtLVpJ5CntLA80OuSYWe0n
miUaWqZ3ACZ9Wiy6LYEaVkf2XeytVm1K/D4AplB36qKN61Og6hITUebazIuHN84cBFFeOFkJRx5r
yPqI01Hgomi7CXI0Pw9pkJZ1fqiZKtnCRkHGi42IEh7wLm5Nqe5yjkSjGSAPdfBlmA8u6D2vpzbN
1WoNnOap4a7DRTYycyQrY8+hrUA64EjAyCyIoFKLj2kvNCYj1LbOabQgtSaRzJ+EFJYau7mfAt2W
wV/AUMeU8NFnEu4+syt+y4oFpKk/vPKLh8m/qpTTWDJEhrSL6L0eO+kGIV/youHJNJX0fVnaICL6
Plg6r11+OcxaDRTsXZZkSHhdSDinod/cSxf+cZ5+GuF9981jiqV4TmBuW7cA2GiBH3vDHujxMCLi
ydLmfO7J/+sqcKKvlHfIBZC05xrGYarUNXMasqwywPgfQnUhw5ZgesxhMC7MXVhhBnBzdiXuNrYi
Ro34ZJiqnjkGgOuQI9J66kqp2P2lLphMyB2NZpeuJG6leXl/w5BGKOT/K7KoU0vFF07yGIpIuXSQ
dXgOtdLBOy5vG3lzGsAVHS/b/AQza0Oyo9HbBZOUIS4exi/0zO19rDCvxO8+YrtZ4+LCT9wziIrP
k4wChX3Mhf/FCrzb3p50Xnu4DnYdu5y1W9N04eIPzZUDndkCMqzcVVotVWJO7aYRicFNfrYD1MAD
kZaTC1AdfXmZBrC5H+eyCocV7E3vf21/Y4wzMz8djE6Z9nz2TXeu0IT7FLbTTtjMb67DoxSA6tpO
imvs0eGK9EAvbOK6x9KK0qeThMrOl9ivFnE8f5x1fsaaeT+93xDg0J5LpG++8Rojn302k3aPIeeL
gD1U9CbvNOKt2UJ80Q8s4BF0GBPCoR1oFgwE20zozQM+T2yhEqRBUqxqoCm5r1F2mzJF87hxr8xl
pvl2RnImHxRHOufWM8+c1N1JW8lKZNM822xQyRebus1AmMXGD12Qm+4Lzsu+eP2S3OEEF0Y6plQd
oQ8946wCyyf9DuL+3byd1X8J7XdP88s2IyguQAD/EVNFv5iA4wJTYMfwQm9tcrtkGzm/0z9dORWW
DwvZeJjXI/TurYeFSCCLSr+FgMBLOkbpw3Cqc0+5DPnk3b3y2g+TgTaaqPnmpL/8iURHzAmIiHw+
oohEuShfVNr2J/8j2ZgBBVo8WlFvvxmWsh/F5mWqjo8io0cAXxRKOU+lk1wcenuEhv6gJng8m0TC
ilbo/0itQYjUbzVwnymE8NNTsmO/7CmqegrZFkQ+FDFPzlyB9+6QmhZ9qWBOXMEEZ4U/wqth1H/Z
WG7+llQw6PZlQLHJ4cbXMH1eqxtBNh1VcbD/LvI9GVtTEqvBysX075204h7R/fhyI/jEmNbJYrNd
GCMd3tR1ssMx1Qf4eVnJErkzz9T0ISpNKKy9o6v7mZdKSZI5WmbI/kfMu7RX+//bD7+hBe3vB3gA
uaR1fCYcZuPrSwGGqbBM/htUBET/n7BVH1cpA5/A+d5bHNcogIKHifRl5o8xtIb84fWA0BiiOIt3
Ds85TXTShYj/wiaFjE+wunNBPO2SUCoNDR09t7uRl5TLaJ1z+YbfZapaOmtud732Q4gSgphd9aVF
uqKjzy3UIhLqPIzBdgKb9UDOyk2yG+cw8tZycX7PRBii5C5k6uxKpTDS0697GxvVzsDGdrfLyXHk
JUI9QQFXANFotnpnGqVlObJHMw9cVBNRWe4adHyLMdhYv6gsfvb9kLOFvCiprEU/F2+o7A48zngA
D0v8FcOxHa1YK96ET94VLUeScV1tp7ieUKm3P9anJXus+a4/6wVyKcqT25DD49+RL2kpl9txnThB
WDWWCN3DVqo45q+i3mmr0olGnzeXFxInd5ISWenB3iQ/iziUBtpHEPBie5X0bViDQjnk9qP/6bDq
9FMSLpO9yRY+oEmr4Ap2RChALBoudRJrlIRdIQ+P2gTqVoVbzLsvy/qfKziGfyR57frw0T2ZLkkM
oMADSjjA9hKSg7EJGSBV1tCefAoUuThIXLDoR1/DQVqizGUH/dMmZTnZWtLCd2zEpGuHdgwLv4Co
qFUIdZv7hytT6QRWq3QKCPwlN8YpFHbhr9g2ZHEeF46W7l0g01nQTNgGjd01C2jRz8sMl6SymmRz
CIm6Y8K17+kfkk1NwTVwEbyK7WkVzRPHsoHL7M8AdnFLo7DPL7TxWhBOu5Lz+mNmlWlzKF5khUiK
WzMoM6uNGg406dJysv66iFsTT566BgBAMtfUXd79R5HOvaaC/2eysOnErqHP0Q1dwX/XiI5mJwSe
9xJH0qjLkV1ya/H3ZtUx+rabqOM6PJLsVSp30kjLLNOaXPNM3tlg5ju4gfeetizbydY5czJvPi1K
uYemgzG3XzEaE7MCn7fi7cNijaOgbCw4tCCvJvIljvHclJ9j6qab7CpIBbDkJsX9Rs2tF4XWqMla
c5QlrtiPCtYdTUle3jIpmYQNvwTw94l3F09cKa8EnkNboFHX3IKVcc5zP6Yrzok934sufKqrzTwA
BpxHAFFOpRoUzPgRhZnoOWfoW6xY25R5jEnyyUw7w7xGtBl7ZxCa9JNuNbBtYnCGFc7A4s3Rfvsh
bCXG0XELDaECndbJqCNJRvMo/bgJjlDQ/RkeDRskLucYhfVQE3ZTKy2us8SIxka3NIcPK28VtwEf
i/daf3G/H0QJargu3+4F/M9D+xYP+Sdt93qqs8KB04vnJq1kkzZdx69DYsv87CYtLlXruwohyNcb
P7DgOXRIKpokycr+Lrb67szgH83kBuyk2Qr/2Ne0pRl+MyWMO4M8XPpknwqDCW4okt/s3wSWFR3p
eRzI1U/Ytea2tlqVw5PvDJPGAp+cMf361fXh4up1oPoEFBjGmM5oVDEra/pxaePzWYS5Djgb9HvT
YK7BNH8IePioChQO+xK151kLE7GazFm81DFsrwe4PcyqINu8zaPTKAWbiT/OKqr+74kzwvRJI7ac
wEr0BkxvpoQALiztxMbYh3VH7echtlQBr0oUVpfgLhBw2FMkoow7TG4c4VOXzCouqgMmfYfX4vfW
VujX+p5tiHpnRu7cUCtCksydZ7oukdNAvI03JzAzkHtTS/OvE/fTV1z59bkTjo3bCk8jkc2ioApc
2zp0sZy3AFLkklvxgg5HfzxR9FJ0sU8+07lA5Iecvz7JKRUHzKxP+wqYIbzKMn+9iY2MtXcQq4FV
vRY0W9q4pXO9cFQzDceqXpi/DzEgxqiLxmKcfEIyms4mLHAK+ntXtaS7fdqiCRlNTHC0VdIty0wU
B42gf3mQZYu9h/jIHzKvEphNO20B/4QoQ2znE85H/a//MGOPHY1WomCkqs7KPE3S6L1E+xzKOBOv
FefoPEIhujKMVupqCSHG/ta2zNYNKB/TFqaD51mRdk1Zn5dYkXqZ8OaKl+T/16wuyvttxcyRNxf/
/Qhayy8DJdwy4bzy86B/zYFNa3aYIdk0vIejhyGeZHT+lGsn5ocH9GlzuE+QD+rI/UAB42ohv5/1
jJPRr8PyX5xJF2oiZDrWTYuWd8Egn5IGcVZn3XmN0OPEyRSGMn2ZPqvzeuwE1/Mh4uyIL3akw2dI
K+tbFmz3wu72JXw3yWWrPS2pxEZHbfnci4DC1QKiAaMKybr8+mUcZS7GKiq7sLyCU18OouaUUtP2
20EBLX7jRNTmrAtIY57N9TB2AFApksbJ0sTJE/vYodQRi9cAXSO52Rj4DyLXXoEngZ/8yt2WNdDE
bWrND7+KgDCjhH/CvKRekkbUBK69kRXXx/H3Je9bQeKb9AbKg2V025wRuOXWmnW0I6t6ULn4pyEC
0NFJz7UiSwd/snkE0SyZx59OUfRGPQwFBd8pfwyE7uXnUROP1mM2gyGXKBveM0OD+GzVQfwpd6ia
hZQ6IQSoCQcxiW4pm15+zOIrkiK97y6jI003K7iKNruGgaGdCo2OIyO5G5xuamlfsbo07mwK4yS7
7SGw2r+BocnaEyd8UqcUVghjVJyyIbnkOu3IfsZu0aPiQP3plle0l3ZwrKMcPSso3DfzM668nW+G
+YkVAeajoMqSvohatB8qwset2Gf1Yxk9OQr0y1Z4EfAc9tpA7hCJ/izXYSgeS4ofgeqREfTJjQBX
nuwds9NihgutxEMlTEOkv+xgSZhdmA38vUCcaKgDaCdYJUND/dij66W7ikJ80/H4LpvyUPGrIsXD
pm7A8VIYtgWvV+rjbiujKrBNYmeUSkUwMLQjAm4eNTlAO/nf9bMaM56HikPlXYrw2wjMlwNIk000
GnmHKCjY4rXl/dAruBXFwN4lqvH2zdTfENnr0WPbETCQbTMzYSzqv2Z/huTuPCaW4q0GwimHYU5f
+rej6huK+4E+YNy7+hZJum+SLek9YtvoWtrRz+rtnZ1L5zJfijcOl+xn6rAzdgRgiIGtIun+F/t+
yP66pMpZs12gH1al4LH+6MG/NtLNExibtmkcHWfTk8gtC4AQjQeyNjyapcpgqBUMfEyqbpjZHmKZ
4axeKKSUVujauSYEI66Jt1JwrvzyWhGnFqUdK/A2p2J0LnGl+bzL6ISwD16dVXJidSaS697FGkXi
dVSnDinEWFqa4fFxh5Rus377SdO9VUgZZTPTQWNNQWrwmGJ6M/za71nWqV16Q1oCOZJ8ewsUPgYt
u5DPVtRhHCXFKsgAvM06E1Dqnmk8OgAUOC8gDrl/Hq/vbz/ymAt/t0bOqX6AMSdxlWEYaHVw2P4A
HIfHx3fhILJc2BSGZYv1fuwUrv2zQiZwGL8qs+2CXilmSvanJ+z+m7pLI0xKGUeTjB2efVrPau5k
IrYoEyiMhUDf8QrnPapTLWJQvFlJuaIH1KsoM1xbt+77V7MDkDgPLlrl3MSiQXvZNp6PqutVInJD
crolEZ/tSyL2LkM04/6O+USIwi0viRtHqeSXwjtKtSa7wfuMohDMU8tieJZ2ZOfCElpAx6EQT0oq
sig6yBjoJf2teWMh0GIFc6ThlAJNRHyqkzHy9kpBodIluIiyN/nlOeC0eOwc7h1Zv0L8cEtn1rO5
PW74sHPtYi5r3bvr78SPjJnozAWTPXI90XURPVr3o6zRE8g6ewoR/d++CRQ8HDNJkmVrpiHsbxU/
WWl1AL+aSV1Zy5iLRUYSYzIbELQ1DAtkG8sjllUrZMROJEplDN0ICS/gxZf+9gOUHrz7YcWsLWYi
LXdkKP4VkmRLcxf+NBO5iBDskZpoNaBysBzQZcwMFQjlGTVWN8AdOCNTrRem+Q7KXj9gqavyjmbk
9ttFDmkjNglTcYSGHvMeTZ90g9wuqBZ87UDBVQU1e2UG38FOdpRD7+yWEZYyMoUPTXv4LcqSQ2Iq
n42t5rZR7Vf1BB47QQSHpMV57nGHzUrtc18fMchfuIM2hbSjekAcirver6xhvdoUIfM+o+aHOWwj
528T0Z+Sl0u7i9SFtjv9+z2JQLSN2AF+K9O8sFq5+nQd+/oLxAVxOPdf+T29bv3poWVxI1I+pa1g
A6sGQTuvvEhYKDgV4dFhGmovPOmUHsBzNgi9W5aWRTA6Au80VlZ4cggIAGwA3Dylj9PhL2uD7iXS
LVewW9mVdZSZGc37OCb6ngank/GXjOpBNCtsU/UHUqy8+SQRq6iQz912bJjW7l35SU1XCxlG0d+G
Vj+7FRjutvUbhEiEno6yjfZIb6ZLOTxTdozURWJyPpFNKRtT2gMC6khcZFx0lra1AXLbcSzuaVfB
bbXF6BCNk2FkX0FhC7VHDxnhicz60oGicyt+L6UJ7zdfM7Ve5ikmvo3T1fWfxVUz6M1VXNYYELfB
4eR4gb2MDoqlwOwTEdCc6Orry9ZMmm+DfoocqqJdSyVu5tHUnxhU5nZhU7FQNByOnOWJccqSrMNV
7PGrkeMPETgsUyqAlJ0KBqWzsCi56ZT2B9IMHs9xvjsOv/Il8n2sFkKqWwRiGzPge3nIYItr2GOj
Hjo9p8cFXxlvMIwuvS/7+Y0hdvq9tnDhm/2WTxSxfmPIywQePb5GZ8gZYsEXk6xaWqujfS+HmKNi
i6fR02Y0EYs76hseenixMOawSKYB+vIh6vyPWii3Ps4uAXYzeJtB8ouDf2FhbTVKSiKfGDcqLAPU
wuDmm5Ap8KvlePoTZFClErU1/S01sxlStGwHM+1ROT0smI6waQR46dc787WbU8mXKQHuij3isG3z
3EiKQxLwzMGmFycIM0hH0uhBFMq26jNeXMk3yqOi4l7C6gEOurYTjOJaLDVLv8Ib7xcpu/GhFO64
7eXbRR62MtSWn1wHNoXQcvNmWDcBFQS+hD10JkDpTgcwkPN0f+cKa1CiM1bszdcfjaZpeRdwTAqu
fa0N/5cynGtkx3vmX5LOO5Kv5e1a6/rA3WBG8jLUC30LwqO5BTbAY+D5Wsp51lPzX+NNDPSYRyWd
0NQOL/HLjsg5BAP49egicKb/OBaPelojhw7z5LqPv5aNVR+bm1OpkJpmcuTn3IgEq+H0HKNyEAUr
VjzygR7PA3+BhGU9YFYUd5VWEJ339Sot0POdDlPppgWWb590tc8/YlbeHRgxOyIe/7ZpbghKiY4y
P6o87jynJCqtfYrE2MQPBnhdY+ea+VezVGNWCOf2vRPhYrch787z1K9CPScErffwXLfHWjGq+ruN
2xM/padYfRQt93dQnCjyQWvz+l4S+z/hxoUJgxEjlM76ciRt3iGzK+9FmjKau0iw4yLzQ4sjlEz9
pZA/it/5G9hNPJc6vTRB4sqIUcehLTfZMn8TbHzEs87YTTa7MvA620bzuljPUcn5yxWSD6ZdMCWb
rr0dBKUiTiiVT741h90IZBEUv4QpRV/Mxhxnj2IwDvybWL6jc1nAJ0TbEAzv87ZS/Ng0wesftJj4
bigrbTe7oW528ZI84jrEuGqkykkL/c75jXVIkrZThI+E7DKNzA8aTfE1CYQtiIr6648MbO8bopGp
7ufriom+jp0K2x3XMJTR2Om5c+A9EwIMbPUQX1WGWE8AN+w4jAAF1h9FqfXLbH5eNN4jlh63bxDJ
5+YmkUJkEvzWSkV6ElCFzkVEjy+FiDZInB44TOAA9KW+WTEhULUydnVUZ4wnuL//rFdAiwZeXpcP
b5TLSjUs9JsLZ0+YEqhnpfGA7ZtaP8y0E/jI9rLJ1lgXSSKr0OWgsP35X3o/fg1+8P+NIJiK9HNI
b4ERKMXL+AlUEL9Nt81aNvngmTqbGS70m59njgOfsaUugr27KzS2SZrzWraVU/BtfCJ9NYGmAThP
6EyD5OMKSs2bW8pQsBBwnX6HCQGYw/FieXAn6AiZ/31odDYlKFdJCZUgG8HUXmRg9zgRIJieOjzy
Kvf8IGJmMR9VSR8LmRJb5SXuEB3klJMbTJT6BVP86krm8jb0MvrIjHUxbmSuWP/W/Vh9/Mu6Uco5
Ykb6VxzzPH622FwEcBGTUhw/kdUomJEt2rvTgkG9c1AWNaalGxvwVsIAgv0XZNVf46o5RHuW8zjT
hgQWlL/5l4eYzkOz7RxwY48uHDmwh1hVH0E5OnBZuGLqlw7u9rMUYxOIuoyoG2RLZ6vYRm3yxg+j
HN5JvoVSM6I1RLDlj8vDoapFZB70pytWIjWo7EmpvpgPUlO0LeFmvYI3UWB7C0C/iXokQg2c15yB
98FdvFpGq1ofaR+RWcDH/JYBFAA4muoY1AQAgYbARU4oK3Cfpv5A78TV+2XOXXc3rZTqlM4pLDkd
0nqOoBJgrLNs8O+k4oCN2nbDv7Dea+FPJp/Y3pV5ykT5vueoYNsJ61vtq4HyYg38tfnKH6v6e/fp
YuN4Rqmu4mWt3vDEnYv0HfrDRg37bqafBs/1gIXZ2Snd/Eb8hdeELHsek4cTgJH3IerRRCZQUQ9G
6U3o2J0AaB0TMo0fwig9udmkolm/hqwvNapCYFzyTtJuR2POP7QxdrKEu6FHmGLOrgjst3Snb1/i
Fv1sqwgzxIZ+tR26owBJ4k0ZSV1GazMkshWgbWsJxy6sliQQ/n8ZrRdQ7W5liMNT7fo2zOS6XmOD
u58XCqcVQ4rZXW4cIJAVyAEhFP/z4w0b29hkwlUMvy16GG+8W0Tn3XY+c8RgsCmAZlF+NycncHu+
Rt4Q0gq+rcGLrXCC4GtFDmsZf+bo6MbkRg2/l46hgjPyTIJjMCcN5EiaipOfTIlVJS7wxWTXeZk+
5wAQes9XCzPN/RzO9FRI8JIM1aNHXn9Dui3uMo+YKN4DpxGeVQDu7vXejdHskOphtLbWfw/I6WOE
RQ7PBxx/z7BFviFZk8lfQ2pL9pMyviqDrJoZsBhMONJBivKgJ1XAO2T/beGJSdFkqdPSEklOkm4a
3dx/r709swTIsYEd6J0wlcMb6XlUfhWRa0tztSIxOZsVm7FP530iOwaJp8nNF9HLpFQYC28kpD18
L+JzEz8rUwOi6+BUxPkrCR7Adj/usVCH5UcJzhteJqdlfZmgel/nLLsy18ts3nM97C9Iq3HJDrq/
7+u+phgqzS3cv9aI3t8Cgl+TO5T7lBUolrrFjDWyS/w6H8pXNR/bRrgDCTMM3qr+1zfU7vtMHF4+
bDSYI6uceqKZWk40csW3+y7R/ZWs1JLOW5uGMXvDfGgJwPf84mUouui7HhZD4AGb6LN9oKlzazO8
6L68esjbSva7RAb3Eu7d1BzPSrbsvwJjab04zyQYqesJAZyNeGLJhZwFc+jZy+ZufzuBb8KpmBe3
3DeVosknr60FmaFhI5AtJ+EiqnZbX+wJNEueNYouBjQtGf1EKNedfGD3HQL2LXODRvndiDjLRS4x
01u9kD3YKNA61gmX5z4f0M2/AxVR2SZ+P7oo4GbNEREddi0+ioekh7P5JM6aMyL/G5B+2gOpFtfD
YrPAXpIGVQJtkrowLenHnwH+xts9nekYdQ14HTpLkFV39SfS4FFKqo4573WGvxm5rnGUj61eP2Wz
OmW5+RCim3G5iTomFOkG/5dC17+ukV/ubnRQ/gc6rDg4aeCLo6Kl1XBBvc8pW9JjpDYO3hobkWpg
VpHojWFLooYi0cSfaKDCC/nRHz8T6re9XphrES1Ndg3Jm6ZGE7wK+NXmG1x7OW61OtXb4zFSufTI
RGsiFVgivV9zCf8QH0bjDPZrPC2Cpq9naDqnNpWrFEm/yn820kuEIorbr4z2Ce/oQ77VxCSfPq5o
pQuu1GJXFn84oyKaKtPhCc4CWrUi25zEfDvUCGTWDzp/WXTbmUKvtuKRLWFmxSYDfjXBmLnrZ3f5
ALvwIsIdE7/ejfRFrpeoGS8IsydiUSp/vpXQsa2s6NHjjsfByTUtbTFKKOPhasKBJwa/I7etYHd+
bwv2Zep4e1reF/TTbuvJwiZBJCeKfGcA0MhJKmXrlfBqr6pClWpgaV6pEOQvi4kvDJGZlT2Y1WZ7
MBp6FAcYUz2O28c0w/VM93zmF1EOmKXl5wbmDx/rjFoLtD9vmqqyf/7b5Ng/MbpxzJPFAcZl5sAi
XWOnL2zRpX6ncxPHy49xZuUWZ11sFS9osaY4gDreUrmCabqa6825bpvfkyXXQe/svLl0P8TDeTBO
xAyBfBC9IdWrUPxvHIU07dktzomBt+YCMDgn11DeHC0w13aC7nz7OWgXl42p4KXKvz3MuH1h0M88
lc5t+sw3vAsFHW7bzniKXn6cI4WMH/FQNnc1Ksf8V6ehvJPQPxxFxHw8g777BqXt28kTrgw+SfAt
XN6CSCvT+pyAYsJqpkCdCma610rqdv9HvZGaunrU2myPP9ORGC19LV6BUBJj8BmqJwJJVMoPdqgm
i7ufJ3xX5kaS/WPDkIAfp6GnsCEvDZa7c2W7SGG9a6/3I1ku154f7xx4K1gBNZdyfCXzbz86v91O
x6c0knVC6uPNNLSi5vnb9OPXz4gvWroGF0nPF3u0PAUWyFBmId5Ei4p0Qr8ES72Gr8U5ZCeeLrIV
8HV/jOq46sKLwCkjiz45CbojLZ2qqSMN51WY2rby/dnc3P6c0yAhtkoN9KlNB2FQHzJJVaQTBNF2
scMWYDa3CIzMz24lPTD3nUhA8fOHVZsazzOPxadU0yD1PAIc+Bjg1TFXY7UfYZHKghabxVQUmt0I
yE/0fba08RKJeEl7no213nc8M6M9ISE6j5QV8HozMGlCz2AlxoZXidF1wJlBheBKRYOxhEF9jYwS
ZkQs4iqG1rkD6D65hBe29qn9hhCR6ePC4TpvtUmOBK3kbbmyub1LJRTG38T6sXBh3aIO0t3n0apo
/2fEOvECNyhA+Ksqa50YfvCEdN6SR+PbI7FUjUsBsxe9Ev7ZzrxjMHghaXoycESh7z+OX743YVKN
34Cwp4SDomV9rs5stNMqjEzghE8Fb1O8SP8n2D5cVCo4Vb2Jr7n6rypRK/182y/GtFMmaY//F0H8
NYHnnYAkYxjwYT/8R7lHctfbgom1L3/0Ig0NQrNhZE5Hr7GX1N4Rbcns00KGwc/Potpt2cxKxskP
wjUyNOkrlKFPPNUgahkgz6cVttmnLe4fYakOlizll02kBLXhjPOk54Hqwypk2Uh1A6HUvYn9x8Kb
Ah4+sPTuSNxuZI5chC7Sn7WFkkDhiCQ6lEVah1BqY2mdqaadgVBPJ6SafRrg90Zh5YpXGvyKuLe0
e30NRh6OHa2wXFGShapmUAir8NKK8E+GFXiAUvLdPeTWbssBqTvUV3qGN/vHNJcJKVjOOADhWk9j
awocQUjZJD0s6Bc1CQir3xHJ+ivFq6WYQtSDWV08a2nS1x4N/basgCCKwF3c2a7/PF2Ms7eCbTPg
ZIzbGW/fgSz6yikyoIyvr1653h8HjbvG6HYB02hdmLNZOm+2zvpdwJIWnz4ZCGt6Qh0nXf6IGyV/
WjdV38hhDv6T0j/9mKx4/+iBaR3oHFDBWIYPHffCqfeEJW/7UmaHvvViqKfPgXlWFkzL4q7eb2um
sIyVj6eaFy/qFqgPeDS+xJWc0Fgfq9/bRomlzRUgrEZ+ZSKCNlwmqijCDhAAK979EA5y3TWhz+r4
YMN7sqL+5h5R6ZgQy1XRMIzhRttXEBoBgXh0aG65e+/fDB7cxRhC6XhKndQN3xk7dyz1buoYv11C
q4R6FNcfApSulRJ+odVfEynSwvpPJLAesnqER84Y3v71emDxyqIxlEmHYMB5tC3M8Ac/OzscClT5
oiMV6IdjHa1HAJeSlg8q+tDu2r5a4bCrCLWg5F6ssNl9O84nuxgZIRXF61jpqf1MwCKjWwFrlBky
I4PjdNy4wTVMlHKrhN22q7CHGdQUuP72pECVKWmE38A5T6KV/BmjJoGOGHAb+r3D8TrbeP/WfIL9
QOGQlln1KzJivSkoK+fWm3v0Sh9++xd2AvBDb7BVv/2wgmsXhXsZwDhPOClRlzSmQFmIrp31jtCR
aOAEu31d3Gj2zksaQLTWWdb/A5UQXOj76tNQS1Aa/QvaJxMQB2aQlHuVjJAtbcw7UJrAgBUGE+4W
TynE11KtpW+3xAPS1BpWElGW5NZygPB/TgFFg4lbkEdEQEgZj33KotGLxiw+MxpKTrZCT/fZba/o
MPcdxptIZA/SQoH5IqeRgmWSwgzCGpjsq8yJXZXEz2bV91bYp9r/pn9cBW03RVCcagbUpYb0FGnJ
mxt0g53BzpiLOZ7uQRCh31c8w1VYGtMTDuFmwXrXcPoM85V3y5xklkg5lZiTenHsphBcZslsVdpb
3hILJmDBV8tgAOJm4S2pyIWYj5Oz+5AUWeYPXzVhYy70pZ5jMF4mTeU97RzAYvORIOuYOM6GZP0A
p850dpv0yKE+Xy+mEbCKXTRC/l88YzsOvH/Wer7VJUufBAoDp5UvTQWi7O/084n3B5D6X3iq77l6
qsLqGn4e9EQaKWWiPEn8aLWrV8Y6vgDiGfXSoU4cQiVfh7jBT+ORSKYML52T6xi0fm4fCIjpCPol
n8ZspdbTe3Od8oStVlCfL1jt2XVRuTrxQXvaSHV/84hn+APnFUuRmHXiQWz0vivmE2YGb+uk/V0g
lPzzkVB0tVPWIZ2fxaBcAyR/Yp8p3NJF58ys0RJDi+S7y9dfBAQJoj4y8MeBQnw0FmAQrjL7e2IU
2i8voBzkYAquF8IAAsDdOYR/fQsjsj2Y1oSW7ke5D6yxtlj4c5N2xWaRSeSs5hGaW+fAs/9qZCAT
k/6pjVXGhD6ckIJHWeRtzcAG62hIxNsQRFvSAdou1PNiTu8dfKOXdh6ZKsrEY89ZU/jtrr7JnAza
0K1RrAg+HxPSkem7MdZdPj3LUpw442EJYiay2GLIg8yaC+pgcPFrmvW/tc8pdh/tVzctdVqJLsGU
6wDI84oOUZJQkbD/Rr+l8UJNfr8Re6BwK9ZHuwor10tqlejuNdHoJidGUgGQ5KYogPl+k2/1Nwrz
hpWFXjAV/uR/5GZL00lyNoeBE0ftx9DAl6+KW+I/JMigdV9aAYhYZ7jJMoxTuzJGRb1gfpp9cgPS
ywYF4m6AXfMtUDgyQJbPy1IJy6vrhcoT+ZoaLcf7QxW1nMvSSCKRV4NE2SxwsH+SIPKhy3T+xI5x
qBixdlZBjhplHg0GHEkMe6aNOa2n4q7J2UdXTtoMq8YcrP1Wof8JD7IoBFA6JCh/N8SBjJKh+Ryy
KgOniqpZk4eFqrvkct1K4BCbkRAKJt6iZE6t28WTq49shAxhC+Ehto9pG8rzkieunQ1r8UrsbbG/
3lEmDfQO8RtXQdrBw9H7Z8+LbaxLTPjjRnteM/25WYDAPq6hDUmlGyA4hapjmiS4wDwS+n5I/rIp
SPGs8MUD0VvtqWCjJaQz3PK4sAFEPsayIDfxDSWPYnhEaeujUR5wbGzjgmkz6kr/HRXRjUSCSIzL
6ez+LkzRtfi8apGeLSaxz8cMbjh9UT5Ee8GhTdB5FefqoHQpgiMaIgzEV8nU6SMxIMXf9IGYYMQC
IBgUyxrsPy/bHaYNFadlMUT8mqHrTvpeNWuzqP3KfCNLfO1mGptHMiSfxHj9xe1L+zLlZiJIJlj3
c+ZPfqr/5bWlAubXzLkLbItDb6njWqd2YvtcD0o5+G18t341pG+PsL7IdMg2us386YT6uQ3qU4SF
n2wlJF9RnpDPu9274Oy8gsItyA2yTfSZF/qkGhhhtbNWyVgdHPpMzkC/L5P9aRTutA7Ziq65LdpQ
KZEu6PqggqKibcGYqHLpkpODGtzw1kfVLudwsdUvA8IPuVcVDkjCgN89f/k6ST7F4aJ5RRKY9mLO
rvSQjBDl3382sqzEIqyu06W8kJZ/JS5p2RlouzKfSUxgCwxCsbnnQbvUrSAxVFQs2wXSgRfDykV4
NAMBW4LoveIobdGgAPNUrBRtn8sfhk3pP/V9e84pnXcttldcD/R1uGgbpF3uHSYqvqkXlsNWvekA
YKK0D3bHjMddD3e8CLjnvE87O8cYe/IrBIu+ApKJvGngiESguU5UGRLBdQAP4xBz4r6R3l+wd68i
ZXlurab1q5v9AosaZDyDWIuzYRjT/sUBhp4/aRBr2sHRnO7btgKzYMEh0mkESM7Kg8L0lfU6CgWx
WgfbW9eQ+NZEF99FZ2ICYeuGyE7uno0eTJkDtxPDhGs69i1z28sDAIl7N2mjy65KaioA1XnL+CMs
q9Ks4eX0cmEv8IphwHByAyCF0ZrXk0gTtxZXAJaanvcTDHKgYT1UXMBfELml58U65AHklresT4MF
dU/CPGKPSlorGgrchZNc5wvM4SiTa2trZ2R4PgtXJUhGqlOfb9KLVfv3OAqYn85SIThwEpGrRsxA
sduQr9E0sYgyiOWZt7fxWxRV0YsUvrRDksPdjwfINFDhx1jYYcOzxKMkimZcJYvwBsq0wA5tVC81
GrKQUNUMz91U93Efzt6zGVjglByHzVsvkXK/+NT575UmW6zIrsrefA+twn0jnQWJnxsXr7ljXHN+
03QDMiKhuyKACWC/A8KQwhaAhVkX44ZqB6WKyvzzdG41HzpG15VlUkVQeTC8Z+0gsjRJy54Pju7L
kLS/vLyT57qNU5DDJF/hWqGCy2Cq7RN1dQV9eNRTM3PWAEfcqg2cWdvKGmzIBRJzy70yG7RO22w4
3lAXbCU2fgh7oMW2mRDqfPLm1NTUPpXoFTkha5yG07FoNuK+Dng8istZfr8XaniXovljznmQnTGY
2LbaPbXXS7fm7bbEUlTQn54cLzqgUzDlxA3cKm6SI8ydQZcjOZf8osAjFfTEWd1glny/dW+/e/zf
GnZwc+OR+FeSy2idLnbMPLATBqNmgf19xb8J2R2/40TYvbtijPYePPCvfYMggJ/kNRYWXUTUsQNU
mmSUoNp+a2WENaX2QGc53afP42BPHBhGKSNOZgr79RNzmicfdm1FyhsGHfbxNnTEXlpF50W0dnBQ
HQhHw5npFYoo81UunN38GwdtXJFKSxHaoFty6hkvLX4jn1KL2BbY/uPxIIQlUwSnALPqZ7Le6J88
8hhjUDVSbpsvlZQllifTIm1qNhrW+mAEVcwjRd9zOvmaizhDEZO2FevLDPvcjbKAVcdtaVnKne6y
3F5jp4KVR2uCCYILYMPoeIfTCM86dIe23MMX9bNDjWZgOfSK/aGMSjO0/Uxt4hNC0ubYKn7oEQdc
QREaj4xiNCFifGgi9nM+stBJeKuFa8zOUrFq6bGC/Q2T8BhjmclcLCT1DIVDo9t28Tai69BAL4NX
yjk8xuxh+4CrdfEKemul7R69chkOqnZGU4CjrReRYY73jdzy6QI18w1XjD50HfbDFINnb/PYzKX6
5JJyuhQu2NOgWPVfKvd5HozEtVK2UHB3e+/7ogeSd1i+5UWGLtmQHNpSRL9+0Diis64JgV1msf+Z
84OuQG4BCuV2oHraakVFAH1yoIM7ycPhkT8BMma7eJ6sYOTAo5uAcdvSCC4Hjji88n51P9sntIlN
a5vr/WfHx6nEjvYV7A0BP2G97NGsketaiNeLh1W4+ltUNeqrGtFQmzsrQnbWsJtFtuX17P2puc1q
K2nIipE9IsUMnWKAROU9e5459rA8F9DQYa8M8x+r0Z9BiNLAmYosYEHu2RCaXxz+MlP58Dlg+RjL
IH9UPvQQcDW6gk3dxBUIn54UCXrak73nFP6d7xMIzd4BkAbzd71IqVZzMdP3DNsx+RaQ2aVv21TL
SJKH9TzwETd55Z8oJ8iaJy4k31KJvkfzJqI/W1hrpzEbXhmxlfCtIVGUZuPiTpf1oYgb2YYf0s9w
onsZ5Cvr32Vfyk1ujy7YA+H/fCXlRt8mNlwwf39dk5H4QaGZ2bmdvsaBOTzJW0mXmnl5dkrPDlLc
afXFt3zT9IjlVA7LCU8o5zceYDz6rWhppjWhxWuWa3LYBEwyNVcMhTWAxUBnQGEl1QqP7nHWkH6o
SX/m4E0KX7OuJmDI3EaZ9mXADxDDNWIGaLlqbYHdl82uVV61S69I0s/hOFL1pXhErm5mKnFdmiLZ
WVM+opv+UMKurvP9xYZafgsw/zyrjs8bCyuXgaFJK3De53WHkaVS87v0EHr0q3Ornmwu2N+Ome2O
2dCj1h/Fe0q5DSM21Yf2UMr7btI2vXLl9rT1pE/qVdJrvPf8Kf1Gr+WfGmPm6oE8WSWcR57tevIo
blsmi5yRNqsVzEPLX4bElkyXSee68cZrbW+5aetu9EkTxRkPnc7IkG/ouw45/0WgwLEIUnF1/VkO
G1Jbb+bNveqG3dzWr9PWhUcUAdKd2o6i9g3jaJg2OqAIHJCVPToUB6GGOt2fn6tO/1MmzJMPuA80
sfjU8D5j5DLoEz3JrcO4EltKZX2tMG1k4LSFT42I1Kuo/PtzXR49l0TDaZ/30hBKCYLU5NbE6nI2
GlTI7EREmtbjjDOfuhTGraKhF3ocw4n6/GaWYjhg4wU9fS/qLV1kcEOvii9W5jJzvQsSRwEpROry
RSiLFcjWMFT2gKjzTCzD9pGuqEhnlzS+XSb5dekaHfNw7y8T8keUK9NiUPFftH9l+Fvbc/R4mTW1
chZHckWlwbyQhf3qyz2GNMDNN6kF1NK75UqG4YQtw3+cu+CHrqfZ6pSO0cNw5gUCXhYqeVhhf6vA
EHIKwLGlITXvJOiFJ6suW3BxntDh2GbKpMK29qEmrCBPQm8wnYf73QCzZnSFt0lfmmObCeraXdFY
1sIXispJx4X0UOybCtAWHJdCu3yvcJjD7VKbOIKIZcoslU+IN+Ytqfqc4YbUHJIU0fKMuzOvd1jV
zV6E13/syEYCW+df4SXTJVL8zNu5MWz0XbXjTxOwjpSiCqJJ69zoLjq3pKUh7hGm6ECpyw1f3RDC
1Xw3GZuSvpX9CgEVLjrlo8HusGh1KY3iNCMmBy2mUWVR37ZyvEaIhFBf13McnIAEHNCtRv0lizl6
XU/gPAthiNgeGsyjocIw3wz0Yn1+Onv5Uj604fTlnkN8LIGTLYRODdKDw645mrbJROstFNjUWMpy
MaKalNNAn1GauyGI+xtSMoe/h+OUu9LUDU23YkQOJ7iQkdOrRhGl4X+Uper8I/2RewmjXNHAJyl2
F1ab70bLmqfioCSvcA8YE4l13/epwSVEh/xyWP4Akva+pCN8ck7JzS3i464wVKeVi5Q45fKuVtcu
KJ0G25RKXjUiN4RA4lNEThAo3DSFlT34+1moQB1zQCBoCFT9jESvSyA4ONCI34XKJUqB35S0GPm1
Cv9nbprIU/J2W8w+zwlF9Mx5YbZVGoqkd06gxN44tdoyv40HUIAeIHMkiQtaFurXi7BZc1gVw5pZ
8PUKzAk67QNsokpvhVohR7e3EoHoUhsHSoBuTzMt7plxB7tvCsUyXKWXYimnuGmqRoZ4nz5YTHaO
5oNNeJ/jqyIM5GxsGZgiqow07t6UIavLrMi+f/R2qmKq//SJrmNjuYGYRNT9rIH8THlqhGcw6E+v
LuTirrQ+txX+2xe3T3p1Rb+ifkp0qjt5taSYCCBZQ7oTKTp2m9aqokoGGVaB2ftK9xrXYhIasM+N
fb15bZhkCge9Ixb2Uded6uChMZL11QmTs3HbJh3ZL+yJK4mojaHzXNJ3nVADNec1Pce9KEtje4RO
gSi3/hM6ZpEl3eb9i1dXniU2bfx1Pg99axSK5Z15ioHA1u7mMd/bKziOVjus4AGSiZecWP8bxtzY
LMb8TZfOI1QFH1aiHt9G5L3GkVrmxw2FSi+NcontEskWGMIQFqzGx1sW2khDEOwnQd6qI7Yh/hFz
WlCaMFpNWQiZyDzupYxFN81tmRogtcaiXmP7bCDD9xJ29KWSjRp1c+2G0yGVa2UhAYdxESWSdOnt
35aP9lzSAn86yc8RzaIbqWHqiFWv/oG100QKQJCwfkUnjQ/T8OxLzzQMMxqVqtL3L/1r8NUj7IWV
zp2M+QSV55upYtJfzrGA00ND9KbE+AmxbTSy4lR1UpZkZo798REH1MfK+z3g+FFXJrrUauXheSGJ
PL5ZrqBIWP1oGA/5gyHYIOwW531GgZ9Aa582Y0edizEr4EpDuZvrDr0g7Kw79tYcQaewNLXH4WJB
vMxqHlFL5m6/4wyCuU4onqDGl9sO9Fngg4V8/Hcp//dAMKKW2WwzDyksqZFYZUlDLEBqQ55foy9U
Rz9r7GKGcPaocLDYQbGbmm8b0P6AVbQdR5xAbvtWe3a7FdEKACoSapbetV/8IAGSraM8n2bopBY9
X2eWe1TTZ6QOBxcmkilJ0O9W75ji5fuCJawJdIYjUUF/1KA6/nKhM68PYSZLGGNsGN49aOgvX+bv
ZUDSnga0QS4cTTHA4pmDZjXMuS9733uRLv9yEoM4czllhNoh7dWpvXEKxNUEugsLzMEwG/GKYHXI
yAixR0q4ySg5tbIcw335KPh0fk6o4WJgLwtvPRg5feDa2Ms1hdN4muA59t/umXZ8Wc4M91nNrQZc
mt3hZEFEJOZdqekMPcXIxJM/WJAIlDD26KOTCHKb8V08S1a9c4M89z2Mz3teWwQxC0czC5MQoKmQ
Y4mloGGu/ENIb08aM3AHCs3y94iyXnJ8yHegRHQt+Wr10JNqaG0guAabTW4YPdmfm1w+yT7IVa42
Roxie75WnxHLNT25028JJS0EBcaux4aXH+dxzh8Bl51/lHz9y87Pii23KOiBWm/Pak4i1iXc2zsQ
iPutTGsbG9H+VMX8/5HBFslxvN20N7auQEcNExx/j3sT0XYRj2ARCOGuJryRjrefO0lrof1EZp+l
lvObWHjSne2NrMotwv04IrvOr+S+Dodb6PFRFd1pISG868+ICfNUkofvTRaD81XbfJDfpTRPE3Nt
1sYIYm2d25frP72oHucw+BxcUoVx/Pmgr5bEkEYFzODOik4eGQkbTzJl2OdGsd9hix0DLzxQDQnp
2pu32rTqgvsS6Qmv4yEUnts9xOo3XskD8GucpW25y+7TPAS4b9nR1Dxjkrm1VH5RxCq3zDrTZ0P4
dXWzi8tFXpkANRwSsTfjShUJVQzN6u9ttviU0+VhY65RchQRRbcI8280DbvnilQVB2Tf3U4itqXN
hRHHvb1o+cxfdkdk8HVTc/td0YaHrzxnVEiFx/W9mtpgxJb+ib1wFhgUuuAQi1AI4URZEe9/lk1e
PRPIUvy0sIcbAcZob1olg9y5cPwaJ+vqg+CmvHTDxK93s5cxcmp8xrI4JRKNawFSlxBRWNZBUssS
Y6zaYaQbWHzM+ErZEK1cjapuIrVCr+LLhsjQzIkWQhqeG0Oe90ApsSUoSWj6rV0826gu51VUy3oc
aYHBZui/lGJZRYtdNHWZ+/e3iKoK/xTAuFO1QfDKlUQTCm4YSUbsL+xrba/lzf28431YsCcAgQw2
OLn9pph78pqQa4WIi7SKnGR/jBtMO9jtzVk3vWglBoMwOPglhBpAvVFjvMx6QXuxbFThMEXRpPXF
PULYRUkBUwdUeslKRVVQHVMOS+w+UmH6czMlTitLAqfwX9v7cGTiLAjfzilr/1/WBc6Vp5AVbCNz
An7VZUz9/kBp7US/mBYg2Cq3544ZWs5S5eRzZca0XtNiwNtWMs1x9c2Qr+fSt5hp/bwEvm4jrbzd
0psb0s4V2cxlRoHm4lBWK11lZgc7noMB38uU142lAeYnJ9FoJvP9bkDXvR25BQ+CDRXA22cKiKWF
HzP84XWP6pfzZ0i5DhUva+v1cRLM/btWXD5aMspBfhjUoTIYwpE+/FFtZEB/o78tKmpsz/pqV7gR
xmuwkMQM0dZYOd+zTEH1n/o/Su+1NbmSy23ql8M6WsLdpwO/XsnoUOcY5uHbx+Q67Eni90YOdPfq
9azZkcRrflv8PxmrsRYAra35DLJujuIGQtukyXky9Yxf5M4Y/ycj/lH8/HhxpX3xmylbdbSk2PFZ
ottbatfWXhxi6kQONZF6sdjLuAKcdPAl5pwQ7S3Qml0pbRNF/qInZX7AQcarf/aU62MEZcHIqjs8
YbufIj/aJxeljUvifmGhCR5O3CUU5JffoRJVmc3E2vvr1nAdYNr8YRwmmecIF4mChmD+htiIKJqs
b0hCUYNeQOvnO+tN+5KfKIdmIO1Izpcse2eJhSDMcpUJHA1iW10GGJl/OS3Ut3VDyVaQ5jNaCM+I
HcvWbtyaY74gWUSa8jS+9wKlOYrkYQ8AZdr4HLsUvyW6OrXS/TCavV42YxybR6Epn1jMqqhe6Bps
irOFFYSCxlsd++iw89EO3XxOFWxDZ47/1ffJC3Hin2GeJYdenPtC/7K5GgpbTYIcBwp4jlaD1V0x
Xv/a6zOlCMNb/b/PrnhgnuBe3Qhiclvvj0zIPRukXnQPTJWzJsJ1PqAc90bpnxT5YwjyU6Xu7xtl
1h6jEfPA/FAeRrQ0hl+KzGXRyZfYqpxczT2UsIfTvSykrXFPhuwCUgEc3kaO9K+H4ym3draI5aYD
iI1tfK3ynIjzerIOteYb53MsTXWSZ7dToB8hZBzMSyuKASRFXuSm6bfBjjRxe90WZRIIbDBUu/l2
gP51Tzx986uiFyKE1b84/9D9DvHvWwyDcnoPECz5MzGQM6648wCi6a6eKr6sh4yiU0EVWd7BcZDX
cZF4DI52AucyXDFYubXcnF6rx5cB7IJQqPxr3IiP4F7tJZPH9NjC3EFDS/6To4ggO7xWPfgM+47M
qrprWQbGK6Zg66V1HAGc1jA67EReS1x0debhKTvl4nUtEUn3Pl5c9+HgjO+N+L4M9UhOXIF45jh/
vzG5yxjjKV/LlJHnNV1/pChm5Eu7EsrFzLfPsM7d5Z3YRcFTG1sHZMuLbI8qEqWO+eSqnsLdcQ8s
qgiUxPUKX+/NSOGL3euMvlXM31wmk7WKAqHpwEZ1EjiTUcqyiZkMAXDVOCfeGsqfSxzcdMjGHfui
Ldgl39yjoYN0D2QdDjOSWPh7e7/5BVb3k1EV3LGD8ScEtX5bXVY9v1WUd6ZoNJjRP0IJIJpNBiA6
vKq9voKFrnbKG3y8WSdoyK9jP/TSppme1pM6+93kHsyaPF0WOOHEWPw/ZoPD6TWfx7FCpZGWxcJ6
sxRg3N3KoRi6hFYlmVG77xFfWEJsbgk1hjBKpTaXW8ciTYQqybMg8CPOcnuTautWm3zYALLJOSRr
Pd83LpzEzP/cYIKy5mBqO5dqeqPM+q9KMAajWXbb4QtFsBAOaFP261CuFdqXDaGkAE/JAeDmcdB6
JYhFYBGOfs+XYelxDZOWdktk7uqZTpJtflSqX7+sts35Zgb2bUU+IziKdacM5fRATSjceTg6e48f
mS7n4nPL95Oe/4oDATD+DA55ZK7a2c2dx4lDnTFNMX0LHRtFCIWDPjEJ2stVi6GIcZckiTwOhM0j
I6JwQt5CYbW+iQkNs/FvEZOZHGwIk+Ql6g/Jz5uGllSMWE7MeVMPE7Dd+kjkQfFSm4v5bhXsSjGu
9+1Iqga0JwRiOlJAVAD6BamJvZBf3kILfAK4FPAwrCRPey7DyUSJkh0F2E+2zYMYE0z61/eKH2bt
lhKCzoUy4q0me9Uy/6vFOHLqb9/oqPHGZUQw7X3YU4UTO59b9YtqT1W+UM2XaSks6PqtthxqqwZG
0zCa00gtmqJbEyiwMTkYjruAzTNOgFv9yx1DqdY+dqGizoWeBvAfNqmFEupN1nrBCJQY6IQG2nel
wryayZW72ZEPxCZv38UFj5cup7ir2iUQu1D0gd1BVClzmcVBgjzTw/n3n3Zvha2PN8/7r5oX2qab
mcEWqDpUCGen6/G4uma7iUPQ/QnccaHmHsLYavrSzZ1bSgUkOKqg5fIGW6SyyI+49Lwwm1FvuXrF
4++KF3DLBJ4Io5j1BuNxk1EXJrj3UYqTigLitsi2m/GxXDXeU0FQgZEzPZK0cEBk7SuuRfTDdoim
fYuehArLI/s8d3w1Nf3AlJ+SLtxIGZEOmPbsDt8ht7e6MzEjT+jq/Vjw/0ePcFd10X+m4H/Yg0NU
0R64z5k6eSDswtONzM0+nIx2WComkqT/2Gl5IT8bfnxm8FEba4yiDEyr7owsGQ4m/JOVXXMGFoE5
5XjqksOVpgP2vD802vcj+4zhS9A6uM89DMIxl3WpGvqqbMaOAEF3bPmtPeS9qK8Nt2Ee529hdmGz
vXm/u+OuXbkgekQcVX01ZESLZHoXAFLNs0/hPIVTEWsr+2rI/zq1QLkB+mMU+0DI/WABb1lj9At3
Aq50AJoRMEMPhmfci8wly1P+/+nZH3oVcBgDNkE5N1vzldYe6to3MX8+TnEaMFG52F4wf+37qa41
xOH20m+b1jhm5SHnD2s93v7+8oaC3ph59a4C5nOVapQnKJsgRCZpASLLqFDUF8weV1Xim/tnJIZx
BmLnbMa5GKg3dPcl5tfRX2pevgtjnUTevkdG//jJC6it8GfjikuGWYaihrVr5+SigSELrfKf2ZEc
Mtl3Qq0/45bVoWtF6fno8PpyazizBubf+1KgHDMcagdD22ydvaMiy8u1fFkbhMVKUmwsn+WLE0ss
QpGmqcFimOTLTCZ5FjRgIYtRux1J2CUTT2hcpkjMvC7s3s9yUSL+eBRRmfMT7L4cFwS5B2hZuzBh
maLVj39grZ4OnzUJmr+mQhoC5D50YCcn4yn7Swkwm40kc3ZlBZOPC/XaPrIp3ABkF/Xg/nLNJfDu
E/zSaJCU0TvhcG8lmpQEZ1z/o7jI5p65ZH6YtqK8opfKClNu8PnhAy8x+QkQuxKjQJ+UyxY/yth2
xIBC0/uIyrHirSEuTdeSlNHvXC383r6Gd/RqDwcup+o1pqRjvw2WS5jAe57zfQrLtjUhmCwWJ7I4
xVDzGGZShb8eopvqTKoGGKKeVO1wAduCLzB/ARBr/aACWAKiOVp5SWCe5dvpy8tqmFiZX9fgrJKR
8SFMz5UH2xY8VxumNiFrW2aIMJInbL5lDy8PpSliR5+qBu5PfJwNVPit49ojs6ZZHWSa+8ziNN7C
s9AlbLAPcwW2uU9dct9T/a3KsLXkH0n4oyMm4b2mfzlg5yTPj1a3VRi9VC91UfobMnFW5q19YhA4
Gb2UwpB+C54cipnHRLlNsLGwxOHGiTOQO7pVTIdc/DpdoEZ4jeSKrM/Pu3n3i1X3qmV8kHNRpGMU
yUw/+Acvkmr5pov/9Q4YuppB5PLl115dE0yd2mzzOJ0Wv3M65MECpy+AsKGLTAGyJtSo+9GHspKq
nv4lJYuTksOgxCMIwGeodwHAN1abCd56d9a74m759PsCmnoHtnVwo+nvB6LGqbd8LHkr2xMnsYhc
SElCji2ET2bzgXPE3Pk+raeMcguG2ixP2vKSdPbuZPpSW0Kv/Xs7f9VBbFB2Pmh+7nG4xPg1Lnyn
DLSI4hqfP53PQ303FcwqVQDHjJvGWFYUR1lZXBPBzmerDp2S8C2/jAszCMTIqzIFIsk7uFSsGNqw
Zdc9Mu8rq7ftYbTywzXfnXS23BophfTTbdVZM1AIqUqFX6CnycigOoOXvhy7UvCm5KzSEX03HFNm
EFxO8QcDi9ZC+rXdnVhGkf1K6/6w1IASPBwx05GOsWqpO5zb72WZWT2IuhA1YIPodHCjLpLqcPwi
/auQ+IID+iO2OGpocLdkCbub8Ai0I/VjwxlKmx3eHsQW1WZIUSAF5nHuxfhPNPk2GQbSuqVXrCM/
IgID/ZlfZOuIoQYh01xOZsz1C/X+Rk6JYupdeiXjt+7RiYDTC0Qjy3rWRNItsNR+j8v/RYScclH4
fAoG+bBZS+zldnKjP2w+3wwRH3Vp0guX73Ahvqr42YXQE9ADPJZ9cjEAaRV897kxUmNdUvTCvx9f
H+Gf3oxjnkeomIIYAYtrWCaEZjvcfrYcRQkbpJ414zR3fwKiHMSeLVBZaUoB+2uIYNLrs3i6qX+J
hyuJH08O5N2g+ahtI9cnqvbMzxKuLvxT0zmjjXFuvm2zSlNKsKgrUncbi6q7+FsRAqfn3lvnMwre
3NewHj0Vb7BLwmuwYI6SnFZmehIstrFW862KKz8LdBQXmufAp3O8kFxeS5rWJkFNobp0+ABkhQR0
N4w0cdNGy3X9EqGufOBXNqNcAqbHGkPDHalfoGcwRZpzUdNjD/91pAmz1XuC5G1Fp9N8sTsTNYyM
Xw1wcubLSdnhbx1xBb1DwyOG4cNaxXx/lHoB0x0OCR+aa8SG7U6wiXnPM6cBXNn8Rxs9uhuvqg8J
GvLJIXCJ/8oYUcW0LzT40AbHGVVSnMcaO/sFYO1jTQlTI/u1SEcxupRCiXAdFIG9ZdtzWfavzeCr
xOgKEGOf+T7t1ONoYIbBV7CAJveEAjAi0en9fOTw4MaFlD3ZjMborw2Koik/qRx9YY2gUxxIe40s
UAsGEeL4D5quvCsmbX6FcRoRSadHzVlhEdLNxMTDx2dd10AYaqahm2NsbNcIxeQNTPYLpurypqGV
xfQrCqsbP/dWQdLIbynQclP4YPGKhjJ5qoOcOSmMQ8EKLZ1Z5leVFwbrvgPEeg6tVnxtRqdkOAvZ
b/tJWlv1S7+f9Y04rHXBfHFCernNK29IZX+oNkIz3BymKCV1LvBHbAJCyTfYRBs9bEoJ8Sl928PR
sbjVwwwyH6ZbtDlGXje/L3ArY3QxP2msc7S4HOpn4SRHB7n41tiC9dvXqnXSyqLBTEBz12DmR4Nn
eFZa2OSrQV7gGvDtMlYDAOkI109d8D2NYBkl7UpUO5ZCsTQ9Ms5d7x9J8Z79+7SBaHzotxfF1LsZ
hsxghYVngbWnbRenvyfmBnhx8DDj7qy6rQkhR41DXNzynos76yQ6/scEJx9XfxVQYfh6ak8Ia2Bu
U1cQslvUTUQ9f27tZdCLs3sACCvilQKjcrv1eMtKe5HkEau0uorBKlT6q722ut6O3LhviDKOMJyY
zMiraYBe9DkbhkS66POXCxHSW+Ble7+0e97ePRKrl1L0UB3O6BobMGEIsdEv5nBiSzCTahtboC2C
kY2oTIH890nxiHNqfrb9ixPWgCwaU0Be4Jcy0h4wLwFDjNQx9xTFHWngjgUbqXwdHBr+KB/OQphL
QbUG6LAzsg3gYLs/lsIsaj84UwdOrxMwMsMFNDG+EltFo4v5iYXK9IQoqcblosnt/okc1rXjRRRB
h5djMxpNBIc4ChgLU6g0zNGMlh6LTfM03obpY5zzUa0z1ltw0nn7oeCDQkQJA1RRxHZ5zz8GZc1x
FBg0ht1XJ8T1mrApeAoFnNp++EJxGsMzknhPI4QUHk51OLoTKFYdk4bEl/Nm5k83iLhLaSdggn33
k7/Fdb2b3xnagcRQCBpYTNyLPJihdDyhoRMdbeFcPtG6pQfRT1AFzdv+2aJlL+Ki0FkZSGsSJUaX
dwSHGj/beZTGEwNkRAnyCoMjMPnu3+D6Go+x05+TRHuPfNlBGfSIU/cNFd7ReoFpFtnx2+FET3Gt
eQLwaK6YoJUMSNuNf0BxKpv6QdACfNsnMxLotspmjePu5/q9N8ZxxnMxcfV/gDX5TTS0avFeom36
98Wc2liJEH+ynBm6OFId1pkXTNuPNZcS8YnPZ+PvlNnThpktLqaKnp3hbsDXEEkTevl1lJ1pvb+t
9nJYBoF7xmolzbac6yLRQfV4Q2crGavjP2D7sTSRpZWhsdXgkYxwX1mc/Cj66j+nTL5h9M/s1qaD
UwOfnqPaQDIcYzIcrgz5LuxCIcasllIVWKnU26SeCvd+xIaX5jVnAgT0xDf6W06E3aHbvG5pkj/M
A+kyw0M0dA7yuY3/O0CMGhE/AawWvbwWyyYHs8G99401t1hrAOo+GhCKJSuJowmqqYxbjYA5cR9p
yqz7Ee1wHytY7S13eS0dYx6Ds1NqdpNU6kGu8WG/4pb7ovLQPiOwHstr2fzDZ7D4to5AXp7h3Qc2
tV8AiA9TDcVZfZ4AIKEUYO17W7DXAJMzmTCHqLqBokpC4ntyooOA7Y4YJPC1gbXyVg5stPV2BWJ7
O+C2VNXfUBMyL8WDc4I1x6cji6ThlHM7q3X/s7fNbLVtgIjacPazmYHIQYF99xMbjlG89Axio5bI
UBiWHrTo3qo3t6oADu/QfnhUhksOpCu0C1/lwToHGbrE6bzP2E8iGXC3GrF28U45UYq619uXnmTq
e2tGC4erqkcHMLRD5+zzdSJS0xjoivrXd1V3CgK5kWgtduVg4+osTLLSP4R5/oCcRBR5e5UBm0wD
JBeZqSQ70UT3aYjIH23RtxAlCWe15f8C0lfFTlrFY55NcYdk8YUrHTy+CIsukEIcfBWQ7vEVMvMH
LlRH22YdoIk1ScB1lgtgNjz5UmcYmWrOc3SUIA+VAvD8N1ZnbwRXI1i7evI9uxwZPciFjneRroht
dWCDbEZEfHos7kjxd9u19Z76QzY44NcW4OMpdZO/WOYI/L6FvCqvky3t68bYTiuYTfUySD+rfwlh
wnWPE7gFO5jxo05UAJZe5HDxshDDBnHyalaUgnVU8/ECU9NpxD3+Ifr5nKL7WkWRHdEiMGvWhEXR
ZVa74YT6Z6Qr/PwgY4bxM5sCA7F8J8f89j3rizCkeDVyHvpdHLc5sSHIOoDiT7/K0wshmfxYtqNg
V42zG5tBgo3azPQ71ZtadRGBhI0968fEIFY2ZEdL+YiGOI0b1zmj2gXIRed0n5bgv4w5MLptkGDe
FrUpXmfRHy0UHRsEC3OtEBCIx+h1ehZlzTOs6GvWhXbFyn4EhhYbo/oQPEInlgveDrBVLtDcrync
LXRybR152ZFc78yQpAn876bdwY3tGs16rFz9xInTh7YlsZ7sPWCxgZ8zrzhaE52ZzYGAZ9QQDNGv
kU7X8rAi21YsxrMRJFbOtLedNSFbkp0ZZEozSFjN4ZYd1zkhUNMJTbquLiQCj87RQqROWZtrzLiH
NlqkNMK6ufA7+EkvFWfOYB+CiGcsC4pNk52zMYLxsFkGwZB9pP/V2ksPGIoqu/URSXR2oD+uBAJ/
aK2L2deCgw/jI5Hnm71h+3tj1ai/sTsZFfqvTcNYwhvOgjUpe7Pg6aHMqJD2IjyNBImLntj16wKs
/ejaqvwOfyFXRZgjF1lB9h/AlzoFrTA5/4TpXBOxZe2+oyXeeSiskr/ITOyPypo29cw2sMoyj5zo
THVVbabOXspTx6iN7thIsssKWlIMTUfZ30jI44vvnyH3VEviCFsG7SxWjJOR4ttUOAjKDEhARQLB
1IDJtCSmfEYDYASVaWpapx7lvU1haY+CRqj3VComX4fv10xpqoA8qPgOGoAq/SiNgC4vwVyxZgKt
/DBRemTR3QzKXYknUBp1vUgqphV946cFu/zhXX1I/CYIrW5V6YC7Se3cMXwa5rt1dPsVZPaxT+lW
pBnZgNp0cB/PXsdPLk0G2LD2mcJ6iUkrA/dB5Xg9ptKnERyYodYe5PidWItB9Kf5iaGGQXiR+bHF
AESt+S9b1X3VT9vL4Mar7aPCc7nW19GQTN5RAH8/Le8Jlb11Q5quWoMt7CWrkbWXheAJykbQqk8a
WoLgEiF48UtKfzhlc7NyyvjrGwwUBx12sA2+MI2AiO3Um+zoGz6OxQeAtFkbE8RI+OrwtwPnvDGA
BOeGQPFWrcxD0smtqeWM5SPfZMDOCqwO0kUFyY9Kd0O+7EdrD7x+6jrdAB42SU5sDZ2rsSoHqeDK
e9De/aBi6D8cgbs8xju7oC9CA4Mrq3Qod0RjCfS4yBRo6ydEMHBMqrran2Q79ZYLvr8GXzaNjVGG
gO/oXvcesPdCNXCMdrnppL4j1+iD4Daxn1GbIh4pplzYJOsiKwdBNFcjk2EwrNS65ui1jdvDACyg
xfcE5RsPhD0ixDZARumdGpTQy5XAo7slOqELVOnSNCStpsKmc5s0e4wKtv5x7Oa6uetzGeywXnld
XBSAqfEOOIVuhXzMXJ8/AbZfOHvOBM7G1aESq0ncP1TWSdLlm0JJ9YsGMm2ylcQWWGkBPh9GCClt
KYqBKzGTn/wXUx+tMN67xn65tRfzle5N0v//kPJr4/PZuagcEjEFzLKhQmWvUbGZubAgzq50PBpF
/fiHDwIJj3SqXDRMHnf0Hgbr/G9OM6BogoZJE9qo1LBZrJ0kPUB4KK3kQGvXdsETJ+98IwoS9XJx
fPNhG6Xj4WOf9t7JacRJTh92vpG5/ij6zyAzYD7Y7nMpErGwrXmuUACByFKmD8bqBFmUerMK+kmg
8Qsx5a67EQ5QHp2kAgTLNaaF7ZvVlwF+wwIWtArJN82ZASrTP6zIzIZc9T8cTjHkYlvheteksXR2
TnN7a+Dbl9n2Hpy+KBo/F8IhYY1ty9LQ0u72bcxOYSM+klmWWNFrLC7KT2l8OYED8p7L6qd7WcX/
upDPTe/niBA2LDKFtwNApf3MeDAsomPGwfbQ58lVfwRhV5AzmMt7fnScRzprt8QzUWg6T78zj/sB
JVKYuyDzLvum7142k3sbmvM+uTzLW/PQkpqOXdR5WWEH6t3d7bvygeqr09aJidGnzvRL5R0tpUzr
wV1eDXX4KY11qx6CQgv3cX04Up/teoAJysBBjsV4X6f22T2wK82HBcbLz3Dmema4IK3LWTbx6dMb
RIqJUEEHVayt6UG23NxHnlgo0UanEWvcBSWpsDIZQYL8ggouimAygw60kHFim8EJ5eSu5uN4A0o7
pN6WPjm17QtwlzfaArCH7C5MRBjO4NFS4ivkjQTepSr3MPX7ACzsWSfEymBBNqOz8/P7XmQr/vT0
ZKTlK1ao+/F3aZoEjaftu5pGDnW4r6UXcNMTlKF7v4CWeyPG5skN/sfXW2s8Aiq78NXs8lQ0yPdq
1GPp59k6A9EMdlDw+VkvIL7Bf9PZMGnLvqndBrzV9rzRlm5VC943GkhI5gl/de1RtPXwcimc1hw2
6aSokge7affXEoIlnPKfhZrzpfLtLl1tnRTq1I+N9yfunpioAGniAegzS+dL5fFDijFOldcY+9YP
QKX3fTSV73Zhow27JTJLpAoUUF1n8BK+PeETklY4xAWrwyWmBT4dYpJy6rnrpRvOmyjU+BFlot8T
dJ7LtbITR2S01hq3/t383yOSs0vRrVgHHZARS8Vio/myiY1tbTBJatZdV3zIly6PUmLvZzVhppHb
Dvnh+x34mHHJtCqzZmlvMIH6lHDq0QcK5nNrjL13o3pJafCUQpT4wOJRgtTvyebLtKAYwjHQWfNP
di1nXft6iB7adTlTZaU3KrZA57rFcqXZoqHaCbQx8IN6FNjdFP6sn/ziBonKT5XBd4/EGmkc7nrm
3Rt8nATKUCwcrQJ0KtKigHX3INSIF8K/bRyX9ZcW+dod2gnaJ0EXthGbJVTaYPsKcdQuCRtdIxLG
fRa1oW3dggN9eEM20FNdgfU8+enysKAqT2RUF403BvjBWpbDI6PzUtjiei5mJ724MQ0I4gSxCwGd
VQanNoTi1BeIeTju4pIj5tXEzkODJeYCPGtKkiAdpzGI0o1l81L6yHMqf/+nyyuon9ANm7ojXYAh
5jYM2SLOo+zkHEj31HN7lmNn0ho8HIx093CpwEiO/+z63+1MvivkWoL52w+psdfg0rYuqZI+B8jT
gFow6ldJ8QqcC6/hJVlo2eVTlFCW1CRLNTulAhSkiAwV/XO69jpUhVEIDhqAh1ldODSzFvyD+0ZN
TlhPsUq2Pn77JW1hreHy+l2rN6u85xOPtDN2NamrGMG4fHdfTCmPg3o+69m2/oQhaKpNkZGBlKvc
lgwCkW0LceGBmQX8HbyXN0AqTgo7nV1XDE2eqBt1J7Q3QNuPQ8bjxyKL8Q+M7DCrng9HajZ1eokB
btDSlYJNIPlA7wflXTcfWmoYOQCksH5Io6EBQLHTPM+zh9HytZwr0jt7wrcH0Zyjjk4KOHgg1kdr
GEc22UzZqiklEZMO3Fhym0BSQzaq/hEBfHKIWQlr10sxSFB3roPPJQQKrfVUYOCHlNC60P8xU02t
tPtL9+teugSVbeZqgM1c0aIqq3atwtcAQzVhy38MNsO3XZbOoO/103IR4kMTEJZbI+M6QBXj+AiF
OLq3H6XQqpaAbv25q/djlH03gyxP4f/Z+3wg7i3Mhnnnq04juPDNPE57IdJuU1lPcJvKxcXHxmPp
jSPB+Eb1YKCteUmSPXIqFWVew8iYnsuuYgHV+LrYym4G5Qwskk4CpIMsVrd70Kx9NU5ufYMpp2Mt
wo1t4lNTHFfEW7TTke5I61fyztReD6O4HmCaUivlqPgjo542Seh8hbWY31Hn3X3nF8QPsT1DQXLu
sx72ortEr73yXA9lSjpmcEEz/3vGxkctKxis8Cz7yLoL9uvcn/yo4TMzTu/bLP1I9+bMi3EHnPVW
emytKznhCGe9OzRetOwYfi/EDU60+h3Pm19tvVq6J5CgKZiuqdcc7exUh/m6nRQp/nTf6zB+cQY7
DRTXiiHw0bgkcfqv/rIhNwSoy3H2wWsL2pwuaoMInpAAjHMXZgguVt88qlkKso3ZRdgJfhR+G5b0
o2XkW14hfzT9KKpeBl+mmZxXJZmeGlURJwunnhRXSXTv3VSrNQYiTBL867PQQs4jT2lzx++p7IVM
jZhYKrWpp+6giGDuMHSrit7XYsz0vVnAPyXy4vZc8BYt1H6v/qKxeP6MoBZxNQhXJcr2i4kgnNdg
79St8mggjeV15j0wOpv5w+OgsgPs9nTM/g+UYB58QyCZNkkJKuAIHpwyAjU7p6wzv1Pf0Ys0lSuA
ZNOOHAfqm3LRhfJl3ZABM59svyFMPD88BUeyI99fXsE7t39SfO+hYjLn0iMgIljtybPIuiU7w4hV
wuBEzccmK6gucvwfOIlAvQXUMWNuWr5x0gsuRKyr9yQnEmF8hzYdIFa5EdhUJf3JYOZqFZnNjcyL
pCPAvp/l3K/D9eK569AQCadOnOukFCBtG0+vOSmwMHlOcaz/ASFzo4Q/K5IRprt1V7ZJc4gA0lxA
pNTBgFUOVQW7/vYy8ixyymcr4GijUlCudc9he/EFnV4buqh2m6KE07P3b/i9lHSjL6MzIVv+/iN/
/krRmmaHxGyRRS7+pZ8bJ5gUIp/KqI1C3ghLoLDtvQwwD5yJVdrTrcXlWuV4KeTMv/6sxsUHsM/g
z3dvpHvFuW2YPCz4ULxHDGFqekywxjxKVAPXuylFoaeKHMGmJZZgFpESRp3P5/mTKMP8LFSov6lZ
hQ4AZxcoHNo6ZUHFWCxvlvvOLJXAHkjGIATCCbwHm6poEeG/iQt2X/xz2o+qOpz77x27pw8JkUPj
FadIzAdvrcLn6Gul048P27u1KhhEADk7DUaymCamiqCt9weRjXYH34HsfTpQj77cEXWCIRCfK+/x
clndHf5Ypzh9c3zpOyKYvFOeOVZgksEcVfxLcBvIL773kW/LRKPr7sEkkORFPvCM3MMh7kH7O010
/1PtoIde3lhQiXl6IKxKCOhLmTQ/Jr1kMgDdgPzHNMiTtICxdiU0dAmoB/l+tE537ekwOTjK+AZ4
/E/tsfbbUbHgJN3OSnRLYr7fTqFe8/2fGkanflE7MrhlGFWFHl81NvaVgmdQAAj/lK76V9oGBy1Y
5v6PldLzIBsW88SkkZz/RIBTeI+EN4icgeBiLPKjy8kFHt2HMUZb8Xj2GWslDRwtmfi5qBSdoW+Y
yeYUwsftzMKNfxsURdi5L+73FRnHCtk8dizAmrfu9uycVu1MagiOKaHjahX59xNYas3b9vrcUd8e
+OQ+Lu2lt8zdLYy3gMeyz8aK1R4pQlo39N/uCp5NQ8SDAoZ5s8yy84OUDX+fqFcMijVFd/6uIQ/R
ggc95gl5FcC8sqd8JSPYrIc3OItacfaCK2Jr4pULehRV6ByQbk3usfnv63PlH7d0xJKjYGClHUlJ
G9/642PPUWocadee90JMRlHl4ts4lt7ifjZmxLEAuVdNVqP8nVo2eaeIhy+SUdKGKkBR78ZYAT8X
sbHcOFBiZ5s2dQatH2loPKC3UdpbKobzDxU4Q9utq6H4AM+toK3pToUc2JdeFi88KfRYTZWHauFH
n0onY3uNsXzp2g2YZIC2OeFhqi17Sj0FpOVHoiPnfFXA/O3nTf2iv00eG36Nl/3XZY7ZnuG7bsWL
zH4D3ol38cxky1hO9a4dEwgqLLGhEeXmZ2Tt7PLc0gbbYBB+/N4SygMaAJR+yHFAGRM1IAiKXRFu
hst31eyLOYBqb2q/Qd8f5UcaVxDLBh8pkW9J75IWNBB1xW1RMg351jvO3TScyhFMLhq5MnhYyaXW
99/bpm0oQ65rnhpA+6MnQXsmKWf14Jv7P6XlVy6g6eU6oeRrBJmdolsM0qGaNwoodRe+eZtyYHhW
EDIkHaQBalZZiTikORqwENNz6uXkK0UbjVF33c2QoSnSK1DSSycEPsRFhwOJwhovBwfts/uTsm7l
EaYPda3rt5RqrAc8reLzx44xxshfUsGXYUNQzxsGDlyBJXzzSBp0sVDDYvZNIW/DvfRVflA/MqKI
ulgH5Ud8wElbVAQiLvtM/C5Er1JbRxMrdW4CPvcQ4XP6ahHXA4tM+C/B/bf/HtRMh8KbM8K0/WfX
XB88H7Y6oE0xFAuFoej4L+Dy5B8lpTzyKUA2mgqee4zBDLhhl0suPX+2PcXMStwWNBNQnYzXI2pv
fSqWoaGBP4xxhbJTI/tAAdT/+HJskLfLck0/36GD8KOazAxhY74/dbVbfm2m81zhQdwhEVRcGAti
nEWpB/GHeFsVQtZyxSXGb1Hzy0CjP4/4xTnucra46hw+uUgB36cMxOLCNjrPWNZcv6+LEnEoER0W
w0KNVANJGMaLHaHWtGn3xJ05ImBrbufcRarbzm83kqUzbIfev+tdOgW5qTCfZ8/ScRCiUT6nii1r
T0tK+k/P2KnVmmqUXBd4lSvJo0pqSMc5VZDdXs1ciu/0c1Hvi6h1cVYGhRSwk1M6cVXTFq+fev9D
J3u68TaYZsVo5WrHCIIyEYVbZr25GNkm77rCw7kshFQmT+c8fDaRihn7kPGHnCG1u0IUmS/8PXu1
UgR01WJQOddqciLOb281OBLE5dN+Bf97Kcb3B7AvDR1vugAvqqYrwVKZOaMxr1ylQnqvtxXiQyAO
XHI2YndhIGQwkpp0GtoK9k7WOPbCdpk0MLnCLhBSNjQe4vCFMwqjT1y5pBCXkquxtCC0nW2zePYd
mReMD1FrNP4ty4TVfDDrZKBzvEZmr32C0JdaGFiSv2lSBCO67E3q2Lpov25rlsI+6uybrYEMvDf6
E1mukkG/AOjCPk7SKV5Lqev5nMJxSraQn7I4zUMgToImV2jFtLwKvppK5FwamIOa93dsLL5E0KGa
Qdciy/Yx0G73LbWCwdu3OmS55lJZpmdhmypm/vqHsayjGq1h08K03PuXPeJd2wD9+25MOoWC6BBF
NWPxppbSv8MSu9122Gyi/0DuSpEHEAomnaevTdklSjuRWGXq9113ovHO3K+Rhuxh89C6srDkiov3
G/07wIctpzQ86/ftF9oqXmOvWvPmRRuTWUo5a5Ld1VF00mBYdZCQIgmU13aklFsD5I7Kv7vMh8cX
DgUNUWuDeDrh+gCuqonhmnH9XoHJR5eyZrn+STvr/Cs8Dlm1Ze5cfo7+vIofyeqhxGk8oralOQdb
+KNzx1Uog3UJEWGEr/D8sWH7KwNEyuZi7wCh/8k5MGANXFt6Buz1EXD0I7xohIYIKPJcgZBpW9Pu
QLlJ9xXUbm93L2mOEpz3fROBECwgmdJW0DF2SYRoGHBxjQ10G1M6m5uFAW1nnMFEwUcGGbF0d9bQ
FKM987KnofC0E2sl23/kP62Ilzy6Iqys5n93lKF4z6zdFgK9j1CqcFELOuowUSXy3MGgzEiKJEjm
pY+FZqkvEeP4SjoIZfUX0a7ZbaJ4QITCmsY0GCMGP0F34WZtrOLEOLkLNon8GKcPGpidcD3dWKvl
rXyIHhbqWP9BSF+yvMXyKJdFYzsjttH1PBZW5vpR3uvLTf2J9Gd5JR5NQpAVs1WheX+Zk4MkkUNf
0ieW3g7EUgj75FECXa/PJsO1lo9d7pf/wVo4QOAYU6ibghORMQiFeEq6E/fGuJpuUv+ydvAjMY9a
PvR3wdZDxbBBTKB+ihNpO4obPucavXCkzw9QaMG0LAmkHvxnU2xZQMvi99f31lNHu868KWrCSLMK
Vr+p95pwf8UhRspfJ2Jgh4KHtVal/o0w1T9CRfA0k67nt2WGMYHZJEGzqhnDKL3dfsBmp5if7eb1
I5K0Th8/yHjcAVXrX9ewRj6ybteiLsb0BMOhTTKf70YzR10mk4w2COwY6nY4UStAjc2BENph1umG
9qhhPQ+lFAV/vA4LIy6+aqhBS/K2x4SinUowDvInMrPwBgtIh2KSFfdxTZgIJ3luVqdJO3JmianU
GtGN87brxCfMWyzC/mys/NrdHmd197jEJ1b6SUu1X2wkxhIYsYMLEKDXlcLx/xb2L37DA9fIkBi+
F3jlQ1zMWpgMm/7nCXEsLr92IfKj/ecGdW6cHk/oznMZOIAlK2a5bLWLMijcP2JnB4Lq5OgjpgII
3jhc/uY8cjuMK2UA97Co2EG6GiMG1BGdicrLTxRAdXzC1jELCKLYQHRdazAqnvmk0SaxqIaNVbnY
In5gj0z4U3MMupY8B8tW9lEe4vNm1jGFaajqlRyPBdW8RMi2LepZIHZwfiebGHuT/tdcUoMr4H7v
cd467j1U3+BCzhG3VbugpICqb2oq1l6gHmv+Hrm7XEtOQ/0XBI2G7n/z/Y/QDl6/5H19oePLfmch
YtGk0vK1WH+HpD6Q9G4/0bDb17LMFg+z7AFztSjAyHk09sUmM5DZHwOoa4+GjySrHqpmrcQcIIrQ
5/Mhz3gBFsrraw1zD+NEBq/SZ4f8epvBDAwYYf5hZN9Pu16XEAtT1P2C7EEmYSx27O+ZYqBX1mnh
9vHHEHha/P+aqnUF0Wr8PNQtxqwyQ1gMlu9l9EgR3/NBDvVG8ItiTtu2OkEAR3vxlCZFvSS87ONH
3vwxP4osPiO5iNzFLNAVNMFWfUj/zyeQlU+zYYr7TtPUhif26p9JQnJGiM9F5lU4WNg4xW8rHCEJ
IsL8CuN6yrtzfWZTv18Mx/OHX1Bz7XVFDEqdcdua3GzImGcYcXsI/iU5CJmwqHPTfYShBMPQ4fEj
reGbLcgMRj5+mPQg/YQLjwoEfmGlAzHANTyTXmeLMHrukef0DHUjHXmwLAU+AoAVYzpZk6bLT8x9
Kw4EkCUQ6RB9vceWSak6oE+D3f9Z6IiZI523erueEabaiFoX45R6YB0dASXIKpPihFmeOfuBrkGG
CyTAcj4Cur2Tl5HmYRM9poXv7aRFmyrPkEK9ZpTADscsjwGJ3JapWez8T5yiHYtN/Dx74drpvGfF
9MJT+6vAK2gbjZUZyyOf/7HYJyeE2vMPis84TdGI6mqxIH2A0sUQ6kqlBM92paQlvJEUxlF5+R0h
Seo0eHpKb9uyUT8jPA1cbOSJXz7yuByGPY4Ix4E7/kQzpgu8Y8ndEdxV75y7FV7LNXjDwccU6cIu
C/rXE/dcLs2nOm3YPpX2YBzz1HqUD0b+G2MKLP4tBcUubFHnF+eWApAJsOWFLK4Yyvetq6qUc4yR
INFJnwKHTtOw6EHpJo5MkHIBBK/TyObtP6pACcnKd0j3NbOz/YbMtlUgdv2QMjxf88Mh3USc/hYq
vNZXnonoNZAJtEaHHCVoVqgrGZIgG0MLcuaz+CyuOFHfQOlJsFnUBEsF1HpFVGFw2ABz4EDEkn2C
KW1v2maSa8w+ZwnHADGIE7tbDRd0tco5OIVpt9s/8gSbBW/y0+TJbF20Y690abARHc/wJ/nz7nAa
EpDM3ZTXchGGBoV0vTmv51wgM43icuRdkYzzsDm5F2wxHkzI4djRE3mIAJRVlHvP9w3h0RMJVYvy
Wz87mR0GreN8kfWOFTg/aIi9d0n6259T7dpx0Fnm3Pf8jFUQ3jjTcNthg5XiDOmS2Hp+7rW5emW2
u+3545DVjT6vcXybLRSN7INrnCtwkI9jrB+4J9BRd7wIB7dUvaUJrkQwKFArwPYrbeorm905VSh0
glqYd84qaCMl3P3tGXmXTexFRHmtoSCj9BQbskioXuOMBustp8aL7MiMBQmNbkG8ePQlzoLbKepr
r8ExeW9NrpLR0lNgdFyVqK6Dcm2ajMrTNXFEP1MdZh9IuupL5R2DW2Iz47ZDNwKPhMNuAzgkCT60
24Nz3RNMkN50Ztfa4uL53wJkDZyZV8Wew0xaxv1oT86+LTMkeobB+SqX5mgvWaDZpE3wr+v5NVUK
BfY23lB4eu1qDJlm7AlN3UNMsapsgoDBpjPTTBRAVKRlSH3bj+056GL6UsqEXKbUnESzM8/Rs4L9
zkSbDTZmwAjFpqhWBx54qMO1dM3QRnVIgArkOETMLVZ8SktCjTih2rQKIEQTWc4ubmNfbu0YvnZy
v87rFp0ho7mZghJO6wtRpvRK+Iy7/5P2fs934AHTVNeJd5xFI72zMQoy+D01Hyn1NQlUrsHVUUTW
WuDfH8RhaaqfOo96lTaxzd5Vf8ROHAnLNjC04x2p+oH6A0tfG0QbMHCZvxy9xPHMGkIvDAg1XGjn
gzSfp6il/eUeDDwfCjwsaUQdjJ5uB4BomdQt6phNrBXxZm9TWMZERJhoZwLUT/UfNXKNouFCQP4J
DvG9oUYQ8/PHUf8TgKu9lDDN1cKHIP/Sb+GYghvbVHqSSoGkkzpwZptk0Q1njM2SrqQH5uen077H
Z9GzgDGqgpktddf1epcUb8J3QJ8KmT4KPqVruzCIH/YUkhlu+y1v3vNmIKXqshz9xMsgw9f5TKw5
Y9R3syMsM2zUpzr5BRrmdznoEQ/fpKB5IClptgj66tVNsReP+iUfeOuZwRT49nVD487w5NHOi1h6
7TZyF8xA9Scwgtwj3IBFr1WUXkx+xbfNgFSYNOfyeJ9iZHuQ1U530ZakfL2pRZO0JHSxw8taFi9L
iqYnAmCqwl3b8uEGBXVPzF+gzeFxMsZi332E4C0CJxK0kDmx30o6D5DJ9sGHsw+zz4owpq3YtMih
o/MtGm6H3c/KAfTiMZnCkTKeiYA/xw+FXGeHbejZLHxrKQ0g4zRIH3XjHCjWjPfTVFJnbMmHYC9n
+FkBNEURfUAzvZVHOCwnL/swWGWnxnLrAi+2Z5zhBAxJJQPPZUUSsnhsU+5J3LIFowg6zHs1Fgec
R5Wtra7hwToUNJk49BOq+0xxBcGYUA3dGWJQaQvPY6In/KSMWnmlbwdsavG0fpsFy8v4c56wj/F/
Pb5Pk/ecE9oq83cYiN5zZYmXIPFQWPo+CLVfzjWrBGYZ50+BvgaWNynN0qe8RF8tDbZUYWfN6N39
Rf+9WnysGvAEcPWm+k1wfTIP51uObkLhsCes6D/jBrhfK7dGzCE4r/tVTgEXPxmlBeWFbip0uWX3
axi4HpoeGfLp6DHTv9acZqM+Q/jJSB8/whOdsMR7gLh4r9PtsLfP1KVD2pM8r59AEnDczNIDYtG2
ST1DlUzVP1rInOefOqfZgWNlU0Kp0m6TTaBfsf1azNMZPhvkFD0b5CG96twSs0CvsXnduBnH1Vr8
RVIKUDY0AsQ0nP3NLePFus90qr3BaSakozTr2FyEz+es7qdKMEsVQi99E448U5gBPTPOsfYyF5wX
Kdw7EoJPeDlhweZ4jJWTSHyqeD83cIRAjqmpaamLoFrF1eoDZbdqtnR/n6VXpILn/e/F1gOn5hP8
bC/fe/3XNsa74Vu2NRz+EMG81ulc218I9HvQ2Jygd2CeSKr7LxlQnS148OOH2m4CA8qf9FqUiscP
nJrdJm440s1fMV4V65eMGEwd6aLWKZZxY0TJWfkIFk8G72bpzK9KFzbIBwUYUA+mGB1X2+LbfPHy
CU3nHdqg5CWPTRf7MFW9EEUlC8/0hqUrrYALFZSbwUhh84I9lxd0qPehjqjnTozsVQp6dWBpRfcV
YObx1PTrnPAkbyVbJQPSSQZikROB+2nxa+Hpw0Z263n8+eNbkFSDmb6UvBme1hBk1V9Y9B5HaEei
5yCH+/EJK/DSqUpDtb6yObxNy7yrRT3+WH4nD8jQ6xxmcQodNZ0ezHJxPrVdWU+v+rMXfXCbV61c
9JorVhxg/3XL8ioeI3+x5cXJfdrQtW2fonPXRuTIA7P/McGpILIdBnMiSu/iF1PqmTDgLc4Pe4Mo
THZ/aCwIewEyIgmKhrKZjXL6S5cFMf8LB5YOXqdITgubPzmnPH44x09Hqr+Fum2coYUUNeu1ZF6V
iUEWVGAfR9hoLjJDbBlACmbj8rJis3TP3hfbfbnQxZCaV1L83KxovtX6n1/C/rWTOXrGfO0uwLaZ
hC6FnYT4aBkYeanaFnDQkuVrcPnrYo8v4eAJA+Wvm5GhuL1Z0GPSZ8K9PZTDDnagDc8WSHQgxdYd
EQzi4vbIEAa0izu11Ar99k36JHlKQK+Ey5i1mu7xYzHoXuAmBodN2Pz1Z+Ttvri4c1jHyix0NV7m
FjH1i9PndxDWPRH6Q9Am8s92h4BY1CRn6YoXCUgDH2/NO6ZAxWtjJpA2HYirVazJsYdtmpp5nZyp
ry5KBniGUlHITzQQWd10E9Yzbges7ejXbryrUq96lzpl4C0RHeWeStquV9E6eJYTDofokWKncnEG
nd6hnoMjLOC5UNjEtWfRyBhmGVEhkHgpG1Ixo8D98tT5fQs4Cwlb6EYIl1c65/YeKYZqtjUOZdem
JXzGSajgoLIemXbTA/ULqjXnT59l0+E67nm/NXwLvUPhV7+HtdKlm99vUxB+ZADVINsNcvu72E9/
uJevVHOY2d3Jesjo164uQPj94xfHlOfaNyRw5Z/MXOUIgBvhJhohqE9rAY4syyqRnVqluhgtfxxe
s3DGYhSsRh5gEyY9gt3g6PN9LC9blFwH7kZl4ScFPcE1qt812ErJHSisE3buvsEujbK3Husl3/Ho
2KpWRuojXxI8tG2v0BP9MKkzbk3nPfTM9qpdaocwqlZ0zv4ElW5ILF4gwa2jWXDv4pB+7Hlflpd0
yy5dvKjXa0vLDt4u3+SpgflWIAyN2vISCSAwu7rFXCAt+LAumYcUO/T/L9f/xXzG33TsHfmF+sVK
y0W929FDPaLYipIp0XHC+wsFXMajt6V7/LPUkKhw3bskS0MZqTx16dePgtgqUPkpqraHDhZ4A5sE
hXeotPGAmSkt3sRtCnbYGU4/Cpl8rEpyO6ruFBSNf7OCuSe/zU8dntjuNMlGGbtgoXpSojCiF5ka
NM3XtByEgQJfKWwpofhExX8x9VAof8gskO2pPHKrqlNV51fLMCPl1dDF273DL7RgQfcB97d3t4FL
TpS3DTppFnS2Ee2kdRwGGFICqSkZoeEa8M+PgzAbZtqZi1ZNboFgaVIYZmHGs1OptDDsns0NWXr/
Vp8zpu73FjUIE/5wErSbq09a4rysYMUlIu0G+mOXdDBaoTUv04CHxSNEtYMiMiRWXdRptljBA2hQ
wRS0jhRg93T48Bo3t+bxRytEeoWwlkj5L8t3pjLEde6XhoYIEdkAjB9ulyDYVM9xVmyXgqHJ4GHo
iaWz3TuhZFr0j8HQS+Qh1h81jxhe5keTMRDw+d2CD9VfYeg8/WuVHJb/VFVaRR2wFJ4OgOLkCnoh
534o/3bpDdvAz9+0jcPkPZyob/ovV8NC8FmK3jGlzrIyX5Qdel4ZddQPPjIu3crYbaIQZ7/iOZdU
q5C9cJnouVroJRfGoOTASWHx8tTLURXv7E9yNDngUnJWus3xbNRgHossyr50/Enp0ZhPfGx7i0tx
ZtcYlxCyMV6EC2jHjKffafBqqrPvbf5B9uhfBpun0D2qlAwUtfOSkwcTSEy/vS8tD52uhGcHfvdq
8FBKnbCPJ2kF5I5Z6dvvEX5KiZKpCABuX2V4XTwy8c8EPRGG1tsWsYJLbEBOnd0IBUPj33RQ9pDp
gLMVY+uhnmHKCZQtN6ayuBrFHrSmw45ZA7qBhq6xLrbN2F/XG8QONsKCflYYzKRQU7yle48y/jjW
+JCwkmkDQq1FRfQ49Oc91iYBK28WllutfPTwqRJWipE5bpCqhRRTbvQ/yM20qRcFRTP1R9qhzrHT
WRCWztvgOdZcQbY7xVWOJJuojUOS9RitcYi9/Xs616mo8H2j8id1mrI743lSalBgP8UT49z53MwS
8dNKXqttF23Jjll6F+m8ZExeufzuDP5YnYrLRoMtveK6z1av3Qer0nJ7syr5sAPon1xlj83oe2ch
3iizErmoeQXGcrUxQW/LccdBL7UkQleh+Tsndq48wUzzXlMIbo9C3dO2X4949gYFm4RJlaqK3Y96
zrNmOfsArvNHwonIRj0UIQRJ4g0ql/TDcLeZWy97O3o7Czktr78BX35VmdLX3rqVdU6/ly4k1ypB
eOWCrdSfZtioZIhFF8HTYK+vARAvKTwUSsIQqPh32Tk4UwPLwmHi/aXK+OHe171zRAHmgOAd/FlR
gmTaMteF7tU0m24OtbW/K2fexvmU3Irs/IikPoySaJhUrBC92/3CE4LsnHjbMt1HfC34joMGR2aC
dNXOkopc9jkiuIg3OSkkKBYkCUeEOWzaCahr7dsnOuD7jge0rL1XRTYJ2jOanLQipOWo/NKuhtXe
xPRM4zpvU4THglTAuOj28phgAGtREjAQSJ4CcIXgpQwv8DcR5tv1f2aPTVpISO39A9fc09L7uffJ
M4hg41LSJKWECJvK/A0iVJYcXqexBlPFg3gjry9/TdxtF9XLzh4VF27vJ14b6W4WebN9hderoBLi
Vgs4kW8VknUgQF/6Ufd4+Jk3/nX7BdP2n+h5Qo4KUwW3Ymv7/f91caaxp/20a89vdxiunS16jNvs
hD9AdhUh9hXuUc8lz7y7SY/4jUg/alL6kD15uv+e5/tcleEhW2J4gL4MYaFF+dSdKrT5yFUH69k7
BkGq6iAg78ZxCy2V35J0/T0N0nGZDhnjz5PJNnJi8NPNZ4y8pVPIMQGxVJDbgFFKEJzoibmGUxRy
C63Waa2THc/p6ysC4lyCHDkiU3eiDUNLS5e3EzKAXUEli3GEK1lzNF52rj5P/iJjNEZXfDHqI4bI
+wAl6F0fE6FG49fU6kTOsQk0L645cr75LkdE1m+EkuT9ds0Le3gvu8JDv8+HNrWrQhT4kLk4urT+
fcxLyt3JkluA6rxVFxMa6Lb3TKfNfNI9M5910qI0CaSo46wNtAsSP6yTiCcETsACZUr5L55Ig1C7
HeSxK8Z7FjVI8pp+pgrgUkjKPe8hHt6bSoxAWqWdjssv0alX0pYm37EXfYYINFRaP4yblwsWn8RT
I7rHFoYsSPczTlO+kWBaU7iaMtq8scqkJaIQdGiEluApDYPYQI0ehqvyBq5an6ec6QSv1J1Uzo2B
8TFVorhZ/5Y6UbeDcqhN9qMykFBWDEVO/xuJPlwwqSqZaRS8cZnhZcfKiVqmNjq2jx8IIY/nJ5kK
UlXqDuwnOZsv+2qqczkmu04Em+rT/4yoUC4ASv6ymP2NN85KSYMYH/1WUnRQTEAoHP4BTEQKx9bp
O3GpfQ7oG/fybCKayQaYpW4dNFMsMG05ONywhl0GUyoZx7Uay2qdDfA/HBajOjTKvNXkl4YtN0Pe
3FJNH/Oo1/q2J0qvunqsUFvWy7x59UVzfD9iLcAeLhDRgy61EbfXDBiwzGx1phuh46/dCsIdOSbr
fKtz7Uzo3vZFmDr2DaV1eecXb/CT0I46JKsa91pQEodfqiNwZ1zkbqOp7papS5NLZpoANJAUGSV1
u2tU1hX9JbrpFH4/e0UNTQIb66CaM6wkh8OCov6Izhn82HC9/9aR2t9zvguTdTGNWC+kLab37+0p
0Q7KQ+ZYrMn/jcm5zw66lT7HA9Oul1NddSiXBOav/8RHqmV59t56/vgUV9L4aygxKTDk9Cudj2H2
2XYgTJ0767y8NOQ6ilDaWoNK1ytRWQGa0oibF5tS5wXAgBMB6HXOAJRy/QO8EontaYqX+D/vh+4s
Gjxjkfoe8+O422IELMQrtxNhsTqW3cNnpjRuPHWZJbmjqrkT88p7S+xBrR3tBvlusVRabnthoInt
+DtrjHuOJrj1rJsm+h3NTj94ut/OGRW/aggFCtbV6P0V0WV/FIGYENcF1L76j6Wvqk9IMivbauTc
vQGu7uSpueXrFUBHM/qXaOwy3wnk7xqV13FYhT6hkNTIRzAAQkah+m9BZMPzKBRJbYYY7FLQA79q
3RxRm8fiZG/P2jTMNF48OVkv2iU4J5iI/Dpcm+bceDXLeTl6emApWLbEudLivlq2FdLQmw/DZLih
8NfL7fl7MxUo+16ik34nANADb2DjZkJJFa5bkkBcZVTKcofZa1Zts65qo3ja3kMW0Hj9Xw2Yb/hm
Yhwm7CljThIXARjtbae4e3xCKrkryPWhLRE1TcHiHDB5IpaJkj03UDcJ620b8CyxPb6YkLFHO8es
28McQE4YJ/HuEA9TJ9k9Clu0O6AEkTKhr3wfRYnTbY5STzQSLjnVnE8k6D4Q3dyTLhAus987PTLS
cVGjJRWLLA1J5c1PTCkZ7ZImp5hJugDIuT/k+NRJV9ACVxssjrP0atCcpKL5UQVDR2hVr9xLyAH0
aCVqMD2ZXuFCDrtNBVCkF3AzCrVvPmxqtVMWjBax57kWwDHObEjA5YklpTE1cfuFvB+ZdrfEbGaS
Gq2h0OxRK/S2258tIfQiminkjcECzSEpr2jwurru+qZoYVPzBSHWmrZWWZGTvnwyUNLj197VyI7E
8p0PEgeMT24zdHna/jddUx4J5Bng2duQIopeECl4hQ7AD4Hk4aM8axope6V+mJbW0BLwW/vfp7Xx
oKXoBKO5KzWa+lrUgLNUUzysoc0TZzdwRTVIWIuN3rELEvaT2sikUBDL1c+ri57T3Fyb9Fc3qHv8
Pjw6hNm2//uaMVFZfMP3NF93Mb4LoRVH5xgX+U16wL/OYCt+x/0a7KYVe5RMp08wEY9/fMJtjj+b
ER/oV0gtAXG43Ut9rpSfh3kwTJtLxe2xTF/2K4uUeAyPTKQSWYmurFJPazlcFsnAIIZN+nlYeBMs
Zoc8S59ObfgRAlr9y69g2gh+Z3aBqHsNOeYUjCVLAul9c5fKwX2OrBwh2Dum0qFi1iJ2E+bhXNb4
ed4ehqTiaXWQY4bkjOCd/HvK02cHoY0pfsTjZjQo30qZn1pc8lDrG09B3B+iM6pkusGaYb5WzAgW
j1KtHDA3yVxvoFEBhQDp1U3ZZD9jGla0sA4pI3kQP1WEji2woxJMrVrapJKhGI953feNsE6i/vpF
EYOrjoDKKAwARlX5yzPTZfHMj+BLLJLrbdNvT+n2flNzxajaxxRVvmVU21kpOx2/UaYZwKqGLf90
+PicWo/Q087DnBmStaehoFU9ncYOOKQlFcmBUkDm/rWPUXpnBFQ2aTMVDvB777HRoXzIThx/ME6n
pJcuAiByX9T9lwcRaGotMboz7guQC4jPWnZMpVHVsMKBytlt23A25onsRrQUtsq7kM3XTuQwdTn/
DNvZjjnX1IuF0gfxYruShieqVsVrL4Scjxx2bAr4mFoyBZHPamXSgbIuCFqwhVRBIoZCwZ0iLXgf
60NFLS9hM3HWQUoDkjaWZxO6bdphHOGc0nYWzMCvGYnkyupP2qy1kJrUgm65AfcFJv7SNUZwDuin
f1kkolCv18DIiHiBwaAqkqj+ArwvPFJJCY0K42KbhoJMjieLKzxP/0JT/kNQkm5Xj9yhIHz2L4wO
1eArbxn2gmuD1joFW6PQV6+16sB+zkyRn+ga+7pZNV0fEZPEqSAO69B5PZ3irvWhUNDic87k0Pb4
UJaeuzBeL0QKq7guKxWTkUAiVI8OYzRxJAcpctPJw6NMUbYoy1PXXQbDdSvEHzyDT/w+r+XAUnD/
H3TxfM2spvkXEdD/83ie0SxgkTpLTBsQXyA2BpiVhudHnvkywPH8ElAjMptlSwJqcbW+Pg6us3NM
AeGMvsIqUH7L/QZbV1p/IRz9g2TWWhJgVsd386d1GDgE4yo6qlRkizZeGwlRIUO71aFbooL2caII
YzKczM3ZR513a2oWQ2TUlDQji7JxJW0WfAF4X3un7GUzzpOPdPqFLurXuQHNNAe2HVdikreFN44g
AjL0MbgLMqi1NTl2G65ygTyhkqVcu65DVQYgN+mMObTEqpMomVuGosHpasE0c7s3jOuiQjLmRAbz
iRB+4X1v/+qRlnsB+wFIlvz58W7HrfIX81NbRcodh9VkJbRz6cTvyGjHKap1mQg/nNA4pS9Ja3lS
/EEzvB4z6UdJdfA996rDWtE0AX3/ekkqZd5GX9oNfma0A2xQ52WrWbNRkG9K1CO4a6bRrWWlHDKc
lxzpPJfuN/bdc4j+y6itQgHgGMt3T+vbijHN3Q3OgIu0hMvExemWNeVD9OWnfNsL30Glhss0yJMM
qkdJRniQ/oRVt6Tp6vrTq4QMYWvgUOFWtVxew6MLrHe+B3n4gVCRfOxZJ5Q1ifkc2VnFt29eMhEl
q12fDq1EHktpnkP2AWmBG/RXfOwemG6icWPh9+XAH64ks2DH9snIW6yrH+SJTc17dHkxWG3I4mlV
U0LicEI+W3Z2ahqMPZmNbSMwAA7sVfihLn8RDCf6MUAfNh30jl2cmC/L6M9CFhVYwacrUp2ifGHs
GkwQHZbM0IHWWuFvvlPlcxLs+Q4vWvKW44xi6HFL8t7M7fmDYcGntRNgDC0hQRfbZmXUHOT2/qa4
aJsYGAaAZbWu5/fbHg3lbDDN6hXBDh93ghk1kC9eksrxRJCAn8KUqmgvwgOm62FTWKyQDUlcPKFH
3dfCQEXHvyloJGUwLh3X9yYkBJhStXngXR8Dxj2aqlzRL8hm7V/3e/WVbDgoOW8KRUebPC1/q3lx
96zErhbA6Pe8BQIAxyHEqCpuTmDSC+Hxs95viX5nXzjMvHufOyeHqgZTN99Mhv4FV9BEg7BRuFnG
/M+pgPF53BFtG+2eZaU+ar3SUYEfT3lZa8yAyTDA+dWf6vtlviYTuB4L8On3VBuu8l47WHwUcM1l
U/A/ad+TSYEb2HtEorubVG62mBuOCGCOTt1HhvupIXOLn7UDudrNi9N48Zr3cFDgw0vnbRKhDNJN
IM4z7DT5Yi0tg1qmALB92H7/OYgPeEVLdtoZDSoxuSmLnrzDGrpnM+4+rnSQqQH8uhHpRNXqYN6t
E3cCd4vIP/ua+QlFXHHKd38z+F6qncNCKLIepsCos67RZCvPjCwegg8jlPB8/aWCFClSRtbF1bEP
naRuUQFZtd13P7CyHTFDSixZPTxSQtx3QMK8GzDkbh6tBrNYefFXcWVisqGYWvuIdFsr9tXA9Wmy
cMyZeGY7WsBjC4MZH7pwj7lrv5qbIDeEMvwL4IbU7F+TvaYQCTdiaWk1QC3NoohxtEVMZoFsgNx2
d99fF67yRr3gRkkbWZDVqUY8i3xdZMsHkoH3A0vxQaN155s7V16iena/RcE5VEwTnCwU55GsotMs
ONgQcQra6JIwc7dJbOnYpaduUo6++UZlLd+IZQecp9gAOsWnKEAjkN98bRtmOauH+JQqVnjq7gda
aMudoYh4ndLenqw2eKY4d6sFQjkudCDU/SA/jZt4k1RZXiAmJ2TgFr3to+hmB4+x5VuahPcupXD2
JrzvM7Y0/bXfdjYP/uOHups389AvgADCK1BozIH/wNjSeb0AZSqKKaVYyjB/b22eXcHs3Zv29eqG
qc6NxsUBMFnOqB4vU7XtJrFs79alYvf6giNf5OYSldOzetVnza3EFWg5pPVxFIAC+5fdDNpmf8yr
JWJxv1pb9LufH6eyy/CJviu907rrVQNA+b46gU4zrrlGEVgUd+RwEISq8FRSJ3W77PO4pjbmMLeJ
CzTvdbJYdtJ4pUGWOdoj0V2yFeRvvyfPGPNHpZrdEuCRMsGtO9rr0ZCiK/8rYpO0K4SxfoOGgNQ0
Abu61SpfocKd46oxu0mEXG/fQfw75aPjhvCbaEj/2ZcuNHCmFXFpV5GkRvQlr0iwK3drShdZqNlX
x8N8/Ee3H/x6r2DcOUzBrTDv6b4DqFE0ZNeeTyBAYdowWP9pvBz25Qck/bLbLIXS5o/9LrZlDtuF
sDlbRmmoZmcyMrO4G+APCx6QscldcgxwMTA5aFwd6dJAs9aVRcoovABlvRvZTZ1ajq0d73ExoQFg
wbWElTAlTTTXebW3/2gRim40p1C82Nvnx4DrBKfM8tWykSZ79K2lHOb/nOqa2Ri1tBvy2WSmm805
v3JBpa//9PX2N9SEx1ZFCK7Aw6DJcfsOLjr+WREtxdyV76dWAX4YYQWpQIiLHEx47ChKXErV0QUB
2+gPFynwLXg/5bDgE54dP+OOR88+H/4QIofOE2YqfWMbiUDyLHw53LWBDLEMM15ncAK/IzZh8LV5
0/ZNXfgNWQz2om1orTq4aCNihGFNDRBYRSULkE7bh5uo7/xoFqkrMFNJVcfbUVFUWnLcYPlwn6TX
+IjEhfHzvj5ST8XmK5lBYPS81TtyaphLuy1xSiyxMT/Eoyp8/8VxyHTYR/7/YxRLgcqhZfoHToXY
5AgaUA46Z6B0KygZyR2eDybja3Rp0DouMiKdmyHEG3/85iAYTtM3mkPegcHYKv5rYMCPEV9ysyIx
GzaeUn6FcYjDnK+2vH2Y5JKo4+guUUAlFIn7ziLkWzm4eSSkcyMX/VDLDSLRnbIETjfhNKVtK33x
FNWlIdTGuUIuGxFV+lJBGBNsssygjE13fkkxkkc+ygwD+Tvqcs2Je2YgU/8Bi7oFcEIVbt1nBRnf
9nIy+u9tnFkmd/5MtJ/f0r+sCPxorr+gAOXtRtrGFrVTB67uraf1HpRP9BJqjoavViVkEIwla/MH
7I4pb9y29Zf13X2CKyxU5mXRpfDHQJBoiMdr7gx/eQdulkAnBBwzE9IPJzKql9I2V/r8XfULuZON
c1I53IM6a5yyBbJShNUwxt4lJgqVnfCucFHPq+Rr48Viwy31P6WjJxgMxvVp+znEV1heGexXiOwL
tG7+zAA0Ksx/H6BZRS7yoHw58CktmSHOqeElMJj21d7wwKB+1ytdFR2czAN95UYWwiOuVsFwGwMH
sAnZTbEq5na5gzkJJdG6EudsaH53qRxhaXFErkLV4qb3omakU/7u7GfpN6LaJ2QkC+FOEaRa9DGp
DkparCseJd+xPcCL7i1J5WgxWfRjHxXzR6f1JlWj+XNykFeNJqmPtaPdrvAOS9HgQzSNGGPuV2pN
PAXr+a67Bc4uVIbkoRxDbMKY6R7x6bGG8zgzo4hGtYrGDL4wtK1eytll8NZiKqRU6PKjeAKr8+Q3
pi4xKCKP4wZw9jr/bvv67K8B0aJK66JPMFsebaYo7t7MVZ8X2H6+rv8MdV0YTBmvaVfe2TgZaqiT
8zQinULMZmT22lE7l1Z8+So+KahN7yhL63P6vjjhCYnQMpJ7cc8mgDK3Jj3/gGr4hys1D2BXirM9
LEZCzuYYF7e72TY8tOv2coYID79BAdUU34+ikj3LWrY+Yh3xBXCVxy6rNmSTKsKLfkOBmdsvtBDu
jMm1JM+X6WUmlEc8ZG0698F1arnqZhqO71XNkr53q35Fp7p4qEv19Jf2bNP6A+/dNuyqeRsNjPdA
AfOZCcy4Da7UEnuBwl+JabLJK6XdII0CSV58KmGeS7p3rvoK+mcvEZYUo3FZONaRFr9APit0kV06
+GwfXu/P0IJqeWjTh3DgJKtlAuAoYdcpLWseqs+BKH8xAJn3NUCdfKEOBB/v9zDGJ+7iCbIrJ8fs
VYXhOEtAlzChKgqaWPX29n423MBfHt2tn/mNjU1mqf8AhBdFxV/l8PaQkncFu1Ap3I52Ctv97IWf
i4GfmrqTKyOnKiH7fTmaRTg/dGNz2v8e8x3g2UktSlS4EL3v5Tb6ViGeNE8g/nvGB0/Dr9Xs5Cxs
y+5dishBO/IGrM7n7BxZY3Nq08pUBTPT2ik92rnkdETDtY5XY5/7rVQo4hv1evbG8U/+fs4IEQa2
7OrbR4eFOTybVvNBoakY3EO4VKVu9Wx7NDOHM7TchK525aRn4Dk9z6LJWxOTQF3kuRTH6of1K1oz
5YCcTfMbnwh/C3KxwplQQLs77E2HfdGr/I0WsV48mt0Brf8pzbwsjhnMnUyS/B4jp9s5oOLUxmgt
0CiE7OANYPIk6+oio1e8tJP2GpeoFB+R+IKNQ7CEVSZKgLg8GoLXhKfnBLuMlogM4jpw+4//36Og
GEe14ecckq4hdSe1G9onGDRxdY+mXaANyJp8zFScC1tjG0EagrNGO+Dat0fW7F2uI+2dUi26QFeB
OOgsAJj5EREojzaY/MD81ItMIKxsA77U7rw8NFL8U+tZIu3lixv4xgm8mV+W4pk6RgW0GmxMuHNj
igpb6FQq9/0bEH/ARVYRVSvmdyVbqOL1WjWkbfrXiQS+RTtmGkVK8R7fuQSUJt836Md5kXIxFLjC
sBKoT9mHtUhAB4UMpeRMTWW4SGwxXrB006hAKYbfXzYuWygc/odAUBiTAAxV1FC6NXQGnYYrLco8
aLOzv8PgMWYbq4bYZgcaPUrnfgdfAq/ku5LD5Q+/NGZqm60uC1tGj67/6A8oc5bmC/YUzw8T1Std
/vu8+wNvYaIX5oQ59kfR1yF3p4mGz6mxSRLPMwLd/WUfsLDQDhWYUyWGCjMNjjcWbbBUN+oSVkfu
cjO1TvKscHLVfJHf1uIHLQJwlyFQofGoiu67+ooxKvCfdw95YmZ3BII2ghksGGszbLQt7NMkTV6E
XW+6GucI2DSpqdONYDK1poSf6133hvoBfSNRgUAtqooMzTKIZWBFM/9yUnMJkpiz4RyJyKISaJ7D
0GYZpfs/hDdutjBaXFB93NDWjoQwmfUnfIIu1xhLwy/kKK5sgbYb0Sys4TbgZtZHlVWbPW/HMcaF
hj5ZCD+os4zL303lx/JhCGGGQFCBwIEtTvvMrLCxQGcrPibfQIH1ylC1WpdDN59r6+WIUC5j+I9u
nK3c2dU+AgOWcQAuh5CEHTmQbJPLlwzFRKhXf26yDWCbvD1nhL5woCjDOSADFzRvS3kxZ4wKqe2v
aJ7Avo55yitoOfyZ8OTUwh+lhes0FkooOVhyvIaMz+iR5hx104vwUspnzPaanrsHNj8V2/mICV5I
jxZWCIYSbeuSij1jkkSIrvyBiejxrbKyqgO8TTKA3E0cT5+bFJ7UAzZCywORIf0SF9NZnbSsJjip
UUoNs7nzSWwquKngWrB/HkNGLoczQLLcBzmGdAnftnBM8L9Cx0Y0bgWXO4qQWWGIKZ1Zj1E8imyk
OhQXFEiEzIah+G43YraWhL0cO1U3aCU797fqdDHtDZGguNAkVwnMsvl5VpMVwL48baHDGoJ6EeoV
HGCXbtZwjUDUIR2kFFC8x9M5CpdT4mdvfASdSLp7wsdh+b6yMDKR6FoopjrSnA25w1mIlfCgjN2H
VhR3j0kuntsQ84RchYhqIPJ1jiFEKJviKGAgpLWXim1HUGkkkuJn/nkUb5T9EnDILQAVYNro5MP5
kWSULtOxvnHMg+SEfiK1Sn7v+A8v1lnbQ3uMKoIkDqIq5gGUfH1x7b2KoUbHzev13iv0LBQwpufU
VA9LEOD/13PJW4ee0Q6pM3cs+dKvqT6A0aE8kI8/veMSIUt8e52djbaaiBc6TryX+QmzyK1j9P19
EEKGxuAvSMNfDQR7difCe2QQEwWKOtw0hlquIQuP3vxa/rk49f5jvEEgWmNCxaetMbwc/aQ6iWtO
bHrB0/SKb45A1OnBLEdlhR5UHqnPdUUsQsAJYhcmQy5/4tnTT4ocU1Lrr9ZCkKGYmMkuTEVu9AeL
brNwvOgM8phemgBSdzec/V5tQGQLLX5tj16BGbd5M2OFI7W2sBXDEl7D6AvxyWI/EM/FkkXbeSuz
goXnFNtw/hFEKuCzKGFfuyV6aQW+p0NYDMNPb7bBIc8fps+I+DxEl48wAD5PCHIC3oZ7T59MQWbI
OGlcPfLAvXaZ58OEUda3CLnfxrjhCNKdAtj9VI0VMPIWaD/vcXBDHwsLPRMkBUx4pcBSxoD2m0rH
8EOQQ0DmMGH1JfN6DX7+a17lgF3Fcil8rGC93a/RB9ZAOPM+IjsW7EF7wMYaI37o7NoLHkCkxyws
ThqXKQvLAt1U/T1DZYa8CIp4RUbPMsKX1fGIua9S7Kuyb6Oo2WoZhP5A2Ccn+eBwUeBCU20Dbetx
6BnuLIR1+WmCW/uoU5TyrSWhG3fFbAK2kn2DQvUY+WyuHsNmjB8ok89eBt21cKEZWvCZIFv0dxrY
dy9PjExxKZ7G/jJDQnwlH2eErPvLVbC1uCuQkXWxN6/2HLQImvPtxxrjSXkfY8GKRJnfz9m3oDnk
nl+2DAcBuS+JRll0sk9XlWVJCJycktZ8VnWY0o5e3MzFfCVaUwEns6SRNRonomdRoisMV3YWGvve
IkWSTJZD4Qtz1babH/NrDnzH/1GTs9eJ/EKePn1cFi057tm0GcZqlkprIrEUvHbL2dSk35FZBwrA
VpMkF94zG5E9pD4yz32CfSvs4hiSHBjn6++UvqzTrdL6K+O5kZ0toLIMiIraUewqCotY7WZo8lqL
Lgx9RAzNIERSh/p68ECKivDNWY8/zKpNYF5JNdhXm7vmezNieWHeGuM4JzGfYBQLCv9GXyFZ0doq
nONq8PpQOiLJYG5mMUo89/ijyPl4fmdrBGgYJXt5rPZRZRNufQyr61Wp2fkoUU71+Zi98JtdvlhQ
UJi3y2A2No6NYvipHvO8fzVmgndT6P0nBNjD2H8gCAAB3xPUBX4uu3ggy/hMoxKceEgXHRvNnBFJ
rZq7k/mAzwP26F8qJVYNcgSHNHw67/WYzWVXMtgGrToML4/LgJhUBal58adiOOr2EOQyAdrCSoTq
+1M7AHV9sJHQI7Qun5ZDj9AgZGBVLwcvlrCBk6OogJQCbJLyCWpKNMzR60OyONSijnWQrInRbRf6
rSZ1MdeEshEr9m+h4ntYJEqn07hw1F3ihzOte0OsWXgvz8TWFK/DCfyr7oPoWasyEng9Ui60gjZU
xuyktgm7MfLdlbK9AtYgqqMRQwd1YV1gZGwdzyppuqHDqQZYJGMGfwIFL5apmQPsTZQAmlUTbaNK
H0tE/zWMUKzKIj+vMfr05uFLsgZIUEITESAYiHhLJjrAwdvBcMNUtTb7sOFvtRNrdWVQ6ttYFaXy
KKspKIRIIIeT/fe09xKhJ8qhU6Pmke3VWvRL1cK7iG2Pqyi/dZFe3INmNQumqCeENemRG12Rx2Sq
exKCx0JOJPlhG6mY99kK0LT+AGeuhi+3Ex1nizbSFKZWw/32cxRCSSbtM9KRJsYXBmjNtHYKkCKs
ALBl3ziVausngf3zTjtpssvFVY+MQoYLvRNUOSJ+rmNNrRHRwSJM890jiyeluSIZZKo3o6nFnQjp
4yQP19kvMRpRanyMNYIw4A4IJplEM9hS9sEjhm+m3T3qS8Wj2/U2dCX+TzgrmvwhuUVFVNqMrDjs
flooAjo7Py4QbgkaRPksJ+q4YjA9R0a/g6XpDpH8RVBcTWRxmhTdzN+UYS/lmqvgl3WkUhvvTjxE
ycEXTmN2vmAYq/fkCLEJ5wsf3Qpp7xXNBkFl9oFfT7cL6wzQvATQK8m72DgZIainiK5Ab3RsAvA4
uryn+CfZMEqR7tCPmEGWlI2IW1Y9c2bkteHEmTnICmrGI3AhVXTPjtJG2Y+yLm7Dxuk5Q5bIVwdV
MnqeYnm5G9305Xs7RXelb/P18Xoe8+JW62Y4FlPZio77divAGOCks2lwun3C7H7sSXaOAtdINT/M
2qEtcszas9EWIRxsOSnaTyeVE8vig8rbwF9PCapDdbdhWASSJLOfhc6QivUXAkBa1XTqT1W6X/mW
MlYzSoQsCAMHlV+5H0hDTYg3Y0B662dH5fyrLJrDE0wLplxXE4FiXyiuuXIuD4nV4lyom343OWr+
O7/GsgF07YL/KEnp7LemkR8zk1IIe2nHWfEY5EPzHhcirDJ750OyS7MhEF5onOaWiIdEJvhaqWTM
Zu1TtYGhZq9dGOaIGPpUckfyC7sFRUUDY0W7t7Z0grSbCkgq2SPj9WYXsNix/Psp1Zqn2AQQ89lX
8L9+ls9pbHjjLUURSH7VN3iEN5M9fizKrLr+vB34SiSL98cfz0rBW2GgPoQp/mOaSitXxijMgQXx
IOupBfcbye8iqawXurXkW4YbVLbdjiQ6Kswq53vsVjOiL6a3+xDU4oOqWYD6uxEjxnBJ+E6qaLWD
N9zWqVO7F4SuG6wT6R3hRwscIoqgC/Afy8ATpOmhSSZqxi/gH57IGwPMgsTCAQxxTGAqIOIOvtB3
pg6iI8jkldYxDrJOagSteKZKC71lVFV5UpNbCjzy963XSc5tU6Jv8EZh91TWjzJ3KSuFXyOTTfqy
mkqC9rYcxHUyxpsUc/vaRSnr6kuy7yBZ10twSk8d7wx1IwcPxW5+wpQxavlc9+oJODStxiW/0BeC
P+WRUCCuWurF/SyCAT78vQj5mFgarPBpEHqqbeIsFGxw/x8UOq0dQn+gonHSTHRext2YXyX+QOPJ
yjuPgP4q2bf1F6qUxFWfLL2BmBELlvYM52pDLh1eB6Mo8+L60+8tYU/A+mWbAlS30SoiT4hHXR7G
zfaessLlxm2JJZV9wzOdSotpZRC6bLKACZeT/ucUaxlos8+GTrYDxx8ZHQOVAn3MiVCRDAWTkVlh
AmS9Oazd8FTctd5Ft5CyGOn+bUV/LDkmFK3hzRT7fMMgHOZv1QlMytvFGuSsFYNnKfGLhWYVQEuJ
V+VpZSeBdIggWUNH5OgS94bhlqGBs6DECeMzecsBwLLc/X5NbcFUJN5ipG75WrgKzCOhgdme0I0C
6twgIYMf3X4nytJQAI5v5VXD0RgPWT2WrCuTWvejpAu0jRO2iR3uANAiI2tYBhTQIXiXTmSXh7Zc
UyuC7ifhsTPx0GY1NYq5nmjWDXlDj2A1tM04aSXtbr9SFrLccwj15FC8re0z1kjmZFDz7BKyE0TP
Yjdxr5L3BmPIGcE8n8jMAUwKNKw39PTPJ2U/FEBHaSIscpObC+40L8zcPX9eTAKFC8xQSP9/nkWh
3/zGfcRaPGCP/9N8skRx3Iy0fI3e6lfQBsDqSRw9oWz/KMFgBibF87fd85R3lLvX9Deu99dsTafQ
9UcWpxx+6NmlvE+LzYjk8MBdSN8PFBGdbwVb0wO4Zjp3zgAiE0y8r6tYq8NPffncmI5lfQ6cvudl
yWp1kKdk9HbFPPAXaPaHg7smmQIHv65eMz7GR5TUG/m20A7na9I1BaaTWVTxDOyaixgF6JpIbF5s
D8ybQ2l4SL+/sej9nBp2Mvm4z5VkM7CfM0+35O7pCRQtsSBPKsr+xrq24nWRg6DuL8C9CQJW0XiC
JGTG0/xIWga9oXyehg6zBbptKVFX1dzO0XGWSZi0QAK+5iLr/4Mob9tItbrDEXT6HiPkmeDr9G2u
0W4ZZ2Ma6c6Nv4LDjOFXhXgPKmq8ayRuXyoSD0j/KdJpJKiZ9d4LulVin/jd7hz/SwKP8P7G/cpQ
XeMN9jfcGTWbFdqCK2lGTO4XKkxDmzZ5KDKg2k3z+UtO402pHGDjygGXNu8URdm2oahzmID4NXeT
7r6SwoBhbvT2pzWwHwi5eRofh8tLy03iWrPI3nRrut7OW4eSwyKRSg2Nvi/hLVzMIm+XMgOO8GNp
osGs8dinft8EUAAugJSc8ptbXUB+SG2lBFiR9aOAzXFIGThfnr7g+5HoqIfHbgmGZH1DxBdD+HqN
+eWSc/oHZZ5zk0/zJPPkz5Uu+94SHofqvd5L5VXG1VTWysj+T4eN/mIDo5jvlaju5XnNi5PIlzMT
yBsdFqrkWik+gnoE0X6loWRc32aNMJsaPAHCAwPwahan+TRcdSVhVxLmoEoy+Q3oqHLfwhNzjmTu
wK66cq2brizYvAT+RWkGfVEMq7L0r2Hu85gsnIxss8ICsRhythdPqblkZeSEXjhwnwLT75f0r7vT
enHOyWus2tt0B3jNEEDEAH55bNcLVZXBBEYcHU0aRCqtD05BgAd4pKWZsCkv4geieNahSNHzL6l/
gSv/IFuoJsaNSyK/jBItx5uDo7O4y4D0UhywQuq+Bf9BfilGbTdSt8vx/2E4mfy9rpB3jrXP1VWJ
jrAPwjaX6pIKBPb6ZLsgdAZFh8hLVFrXSIJJ/LXCtW5kaUqODE8oqDLHt2Q+B60HfoJcismeQGqq
UQR8qU/0JVqplZmTcWhJjxhcPRMO261snQGI5Vrkjg/Wja9AayY5GNAL8qtVsHrsQte/TpK136n7
ABioODu7di2yBvqaluwCeUO5fvu+nQrzimJjfQQ8CXy9F+DA0t+UGC81QyxtrbugtU7QxbNcPA6M
hy1gJ5FVKngkmgy275aHW+lG5dqmjmQvd8stT0C6QgkCo5h8kNSmq+GkhhNCM0f26JCriVAsrhcN
rfXpWJNeC/2bpev4+wt6J0nsNMJv1bkT20LdkHXVpMhr3Uukh0nlcPCOechbXY4FQLyMYRLlR8Vd
s5eocGzG92oFxbgp6c2fsxl2EdKpYrU4/ie7J90uRbTE4SWoPVWjpI28IpAPzEK64WdZlK9e+sjx
CVPt6myudljwk1zrIB1z3U37+Pi6jctab9twsuGpGhkGln3OqvigNumzcRC8ZK5fOxRVEfZ14Vyq
Q1rKQvsT7ng8+zQCQ9VSA62WBst9sayyykfr8+wkfkXlEvlLj9ajlc+5cC9qBonGERo2HGZJYWcC
lR8JJXxySWOLeQKnsVahE9l/uy8rPJiE+IDe3nPIjUn7uwAqWNAToL3HOAQXbaAc1n47lE8UXykA
aM008OoqKrmJxdWA4Obw7HYKb6iQsuqkMD3n9sACzMnZ7d13DFTf2KB91ugxaJdecqLEJBkieaYZ
AkF9vv/GUDd8v1YXUo1BBg35Oy2ccYoB7fY6sT1GdUQuJYyhKEzHWMwfzaoExkUL/1FhWwV82y9J
EJr4oFO1VEHZ0wMGRh8Yfcl4ThWqrK4AF0KuBCdkFlJ8teN4mtK/K0NvdfIOHFSnzzggRsvvPwFV
IKx1BlG1gKqH0GQmfBOCPVmRHBQ50IuUAYyJCBAtwICpkDz1EoobWY6QGaR/7n6Q4Imp/fdGdl+E
IFCo7Ov1wvYPF0b/xYP1+aYl6jdr/KVoB2oHh9bhX0qSOoL5C30y7cirQjyfYAvwSYRlgDf/7+g2
OX663NSu9+cp01NxbecwJvGjYdKagEv5chD8Qu057/NBegtjnKl1lRENBfd9aX+1GWwTdZxA0iSE
vDNobCY0Qf1fd9c5UMpCq3C8CDTFRcLSNrRrlu24xZS/fb0mbPRx0SBzbJVEoZ7G3EKNcEDr7r/w
R9lx06/ggDeKtGIO1qScIp0zq2pxskzQ9SEgvjr8QbESDJ1mLG/kyfo18GMmh3zTUVUpwHfVgDZC
kmqIttJPBdL+U4B377ElmJ2vnrqbcKVlLK4jJHcLiDlaPgRY2Q3biX57L/lrSEhXanLSphfF1VaZ
PYehn7g33JZ6OdFWpcQjVz/ree0VmI+7nBjmHqD1kq3/J9GfNzz8NgnHsE0CuPL5jscDpRHSQk4p
HcEGwlJq5TLOphVbAfVBHXMif6r6BNunu/KgdSJOyEzhhzySelXz0boMMKjcTUXQ/WldUYJ9cqOi
qHsS+Pg86Dz5KCfcrZfS3CAKeWFjNKbaigoSofl0Ns5t/Bs+ncS2ZMxXMQWSoNbKlDUIDm30Yivv
6CPa3p+7gx8WjtT/fXWNetYB61x6Z31enWiphup0jtyTU2uJFFqoj0me520w/Pc2qtYgBR02IJQj
I/2Xhwqr0xE5sJFXutjqGZPvuRDEdFqRkUcypzKQ6U8/5en6U/dJjHET71ccFvp322bAPlmQz3cI
LBrd70fIczy++jg0KeOWh/pfjXxbPY5meAgtsJ/l3QBlt8ItEMcvbZ0m2guHimqB9TvelXH3qKeL
b8kf5E56LdJ4TQ6o5Mjp1CjLyDvk0hfdOFVj+xWBfcpF5E5j1n9Z3nHmPK4r3X+vik2+dJNBKq/Q
lpBGE0vJW+GgF8pCbWcnQDs0GvAs71IJJYfnHjhqq0gZ2xmyihvEs3E009a59Hb3PqQmepHpOt4r
nH6QzjYiXcJ/qLBSNQ2mWZwH1KCnC3w6CLFYHcctF9PpS25DVgTrRC6Qa8TICcb+S2uln8eXEyUX
7It0REzDVuacBSdtvoXbonxi8zMW104psGIE0qbaVTDJzVHrRylRZiV75PqUCBMz1T9pi+qHHbzu
hHywHEXTKwH+8pJuRcBrO7ZuJ1NvCJEkqRrPWsznivyRa0/TKf3PmYqD+UwvLd5VpRrhJD0LUaEQ
L2l4BR9yr1TbARfqNSDB4Jt/YGEfv8sXejF34eD0ouP1W6NEJxIyziwnGDiS8rnbFTIgoPFhy6hh
X6Q8QR1e3DJDeAlruXAsL0Y+Dr+5MctFDZYyEyTHKNHxQ1RVpZS+BXT0e+5Ye3JtnwCH/XGC+cmU
Delxf1HVf5Itaa7Fx4/O46RoRivomTz5+R7kj8Cz0aVtMQskGjLQB4bEhn3KmvsB/9kT/MulC29j
c/h+r2IQJggFcFcoVbGHHc6bS0Kw+Eiy6Nlp7eaU38kVDi8jglBlGkH8wIdXB36L6mvypbKOR4vY
7nN0hmS+hM/A9IeruBZ2N+mfkwgWeOW3D5XvRfLqKPJ+I+NYL7f5NJTymyfLVH/ZJylWUsex32mc
Yk7kaQUCO+BjWAy1Uu57OqsswNZLFNwxisiFzp597ehCy3qUuVAgzinTwvdtwAFWsEfj3zS+nVrE
6nLFs5UGK+D0EOf4FAH7cvZmhVndl2J/cVBYCvAtsMytzl4C/6RTgzZKULObB/yooWQCCQXC/weV
767O2dq8Um0iVf++jAxPdS4St2Dku8C+J81Zsa5N2ZzeCxZrikY1W0yJzNeAdo+BfJ3lHdMq6pZx
AxanSw+Q6f52f05GvzENJWQZPZBoE/GTFFyqDA2vgvubkY3mZrhh3m/OG+DgQsGEvO3VWI2axCI4
Eg+bEHBy+OCOs5MOK/RKsWnrZm4m4J/S4QzuGhZoymrcEpKBZt6ROiYrTgp7VkD/Euk1XjCeoYY6
YZS6PoJE4Lg+vtdDGBIBdcjFnWISt66DEocZ2FYR/Ptnax6I55LDTLFkbIFMREeL2GijW0G323jQ
OcQcK0QhO5IxaZUFOvBAzuWzkCVb6VcYeI3ek99nOzgbHIMendqJhqCz6SDQb2DJdK5koCMVW/Pm
qUF70YkKMjw2EkT46+YgLA2nXTNfefuV+FRnbjphvk9gl2SUcWpoxWytElVVo2zlhrXCRBcQhWzn
Uw6CSPCZT3zFDuHl+ciKwetK3wo3SqCHdNTKahNw1y63IZWYe+ASXdBXbb/sndLrvfhZJ1dCDelV
Ds5WPHddmFgOxJpG3CjsG1bTliaLUB3yybHP29MdDfVK8NHlK/0d0o7LOskOX8qmr7sPXsaAeoSY
7PoBW+s6Tqrrb6WSgWVndrrr9APUJDfNlasr5c7B8l5vGFiEUyx7kdM0x0eFa1V0QQYefw6XOr6S
/MjIwccV/uPjAsXBXmpzniTJqF91ZH8FRmcaWl4zwPV9cwKtybOsXF+f3elhra+WABXdqanJZGfa
/S1M3o5+Sa5ng1hA4zdAsmQHk9+yv2ccTvHYP6SFxeeJa4mPHUgmPFnZa4GOrbLb5tPp4OiyFs0I
AWsaFWJYKE7ezGwtz60iGKQeYAQS3/4Y8wQs+ATo9gIFmFu4vZy7e39Tu+BcQ01SDFKaFhYPGa25
CbTnLw42cij7v+Z6JWm4nJFzAxUVmaCfNMJovBTOxNXmFSaJ8AS2e52j5/VsQxjVRG9UeCFh912c
wAk16ZbNPWyrX4UvvxkSwiPo2GQgktu2Fj8TUvCOdaTgSUFOHQc8jIPLMa0Ze3o09kk5/l4qnE4T
EmL72U9/HhDBLhJqTvRAVZaftksUId/R6j5oKNbCENjY4FJvImoPdT1/ZBb/jca1IDRjRMnZeOvi
zTNcxRu5G3zf1epuBlrcsPTlg+IrjyL/l8RI+iz6YZM2Aa3eTx4gc8BkgzE0PqbhunpqkYOIC8oR
R1qSyf577O/vmbdW8Lbtjo9vdb7KnMHrN2YkJWMis15P171tl1zwbXHTNYV00DO0iRWOFohjtn6Y
82aIBFAg9+R+qrmXPo/2PVk2mB+RSeI+PppClr8IkwiPUerJwyVxU5O5AREFIDjUqYCoPCGRnMef
DkHCCXlSNCN9q6Bn9CnEehtvgKpaO74r5nt2OD4vX+O0lbYkj2huZG43W4w7H6k+BC2Boy5lBPfM
hxja2bDNVGEl220ilx3/guN6Z/uU1aivcQ8tz8ckKDUHfQZ+EZc593hDl69t+NiofM0np3HMOxqx
+dtyJcXAT8CrWSTps0o8a/Gx0T/3Yi1EXlNweJjTy3U90rI7b0EZgyos2rtnHFuaCw/1S98DlkeG
eBNbpEkQGRW1Diq61wnth9SdjbCQzQ9qNLqgQr46Q1kTj2VnOCPby/HJKK/OL+TqaHy40Q/Hd7Rc
LDjyvHK3uZ8TThAc2J5uTGE9PRmH47LMmTQdL0c3m2ZIjIa3dScc012RJZQ6UPWHM1gkU8ZJcOS4
6y+zCQXEeO3lOvNIF5ZHu1PV4g/AG5N0Ol+R/yFmS0syutRVOWlcwXdohUZNlV8Sa/WBQxOxhT0V
bsKa1Elo0gnCG1cP4lL3Lxi00VlkRhCkY8voM9n+MkMAhH+QMs09wYZHXOArQd1COgkemFzxReWC
iwydW4lJDJEaSQ8TAwh8rtQjNbhxxrwsDUfhu9cHohDKIxpGggkiTwlFw1+If9Iqv9DGGIBGtp2K
ym6WZFtxHjNS9M8hFpK9PG0ago7St2m438M0XSCFN0ezVrZEtmTdp3cqtP2qoF8oo7jP8ZLCYnyv
IOq1w7eroC2Zld+Bj8SuNm7dLNrfbaO+3BO9136QvP96MBvqqMWf3bl/42LrS9eS+7U1vOgQ2IHe
YQk+ipeu9mLzHfzcPcEIwLwIXeHqLFMCesukfy29OMXdcokBuYx0NUpC31dWpUwhSx1rC1tp1gwJ
QSbUm/xhXkrsbunkQ9r4OSXzDOkJJTgpXEx0cFvU9HaGmAeSOJ61XvvEUKamYZf29DvPrTMOKLuH
9OmGOyCpYpV0g2LWH0dKj/4o4TB5xQUSpFU2WIf8yHjeg25uPKbgaXSMXTPq+DZHRIqhwObtgq+u
KkRKnfY0HCjoPvihCx6CzY0CpTKTOR2bdjmygwwhyR8BMGHE+iSI2tNZu1S4TkRkU9r9WTpvbjBL
zG5VP4z0ACCHn/yDzHKfdrcWq5HvikdY9XWRkhXNxlOwOSjvi6Ub/pQsHOrUqNnJi7iDeLQiiV+g
YBRL8yLjvuTbmsODGoz1jb8Qkkgj702vgWV8sFQLqA9pVkY9ytMFYjXXK/mzF9A+pl83DvuxL8qj
qZ0slrkGXNYqbIC2PWdFid0i02yWn970tacXLIpz9EqkFkBcr6P/D+gBRIbZAI7Hb+VG5ikW2XWx
gaMeNr+DEXfeXrkF3QNeBmoOGp0E2kiMwEbVBtME6vehycJ0tCAFYHzF43CRCr34C9dupj1Gysbb
eI3F8EfoGNJpic1XEtZAfStbLUh84uqQdnk71ziFgkap7F2mQXMPROLLNlLJKJm/DgfS2CyFCeqb
JUBPf1478KSiZREWEBUCY0bIbLOUYXKth131N5z9kB1lHbDbkUIRJcG5y0l5+xSk+NCNZUhKxluF
/Yq09XipjsTf73irem9hsNTRojbCQbqV6VX0pHD/Ku3fkpGMHqmsOu2wQsVuO7XONOYDpJFDuUMU
pbwDkpDFqgiYMlYOm3uMXj3BKzu+0TKCh9tReaOxwaofeeivZ1xQmduyAF6A/p5uhdXN0Utecfis
fRKjW/CF1bemZ/KUQi+gO8Lix93oHeOOnckDDu0dcrfVr77pCMoUvnMTbio2uU4h1Ej0W9hX2Lgr
icH7a3OBeYY7+2JA4bbBd9xnCfeHSWow0QU2xw74xgfEwnUVd47LSX+//owNzYCFqlQMcCuWr3fR
eJjL0aCWvusYvKZoMPOSYZDizCq6NJk0RahzjxAbugLwh2tEjkZ63eN5ZpRdOjdZu1aSkmr3C+jv
wgCAQz3ZhZK1cNc9cXGp/sPmnOTBW2/fiu+92GTrbXUj7zQKpAE3fYoYw/Wcea6H48+PwMpaA2/z
BBViaQf5HoSrnuV5Xg3r5EjiCVp+rfeq2gYVCGT+xmoPnDsWW+fTagz/4F9m17SA1ZzDuRLqS61/
xlMvZl4po/6pCTE1mXZtsP6iZKcYrjYni0LAEynWQb7X7RWWXagD3Q9WeiTy8HI75rUPGnNljKbT
6aRJzLnJ/4gmoiwJg75ueU9i/qjVuC7kplL3PEsLLKbE/Mso/0/pn4tmhFWFMASxMPO67ENZHrct
9xwYiqbsLor/AFTjuRlfDAfiRdEFY2JfjB6lcCGkU2nZ3jQds1DfpofVHy9l5+wAPl1S1PnVJE5P
zONXfDa/gnjmDxGW5YWyCkU4w6AECFV+7RoUSPDNX8mwBITkHuc99iB+IQCIlDQVy6fVi2zLoOGR
b+CFaL8t7MQxoqfC0Pmg5DA3iPgGxoodwMJBt2LEz1qvAL5oxDbZBSx3705tcugSTJaNQv8w9RGz
KQddor5X5OTPGAaJv/178wAIE/UV1VjLunEQa6xREmg2HYqSvmoYnXEhM4GGGksOFxSr2mGmnGzy
csq6KGEHP01wNhmrLClEbv12c6nRw2yxHsfIcnBiAaXyvYUqEYVfZMI7WbmlQN1jP8PQcNoTGa0v
qLxuNEFssN8yKhDsjMxho7eET4Xw6wDUs154DpQ7lN9MsGUbL6m+QawiqYs2Luv7dvF6ELJqoa79
mJ3SHSZopjFEaE8SlSr6IgDZezRM1x3zG4HjzHMbgjLWYlj5BG3XRfdMVqm009wiw5ERfQ5XJAdd
fVPs6KLSoKE3lDbsH79a3YOSjHzYMHCrCRIFxjhWVonGgH/gXnXrb3YMsEZiB9CYXFYuUHYAaay/
R7eLYB8qSnI4gXBR2u3q3XTz+sT6gYXqg4Cx0IYYqIT4CEp9P9+elfBXw2LTabqPdb7S1slOWBt+
rJahFX277jqBKk0KtbgO8lsqsnSev7Kr4dOzTxZ8DlSVY2JBy/OB4RxxqV5/5WXQupEFtUR1OwdI
Aa7SY1X6MIIz6YAgw/690SIOTTjDgStXDnr9u2EELFuKkY+5o5Vi5OublvQFAXOc1sUXj5iClVVe
0zGEkoO4G9vwNxVI6p1fkUnVAEHabGiY4xcZYfC4WvDZrOvgN5+a9ZLnlPpkQrewofB09zrIvfQp
n2b8ygUNQSv8miZpYzmQOt8XVgR902lu8ODuCtEbFXELCCU2qEZ2O3EeOvMhkOYsHgtlfcAxOSgs
3t4yqaSmUzV6mYSfgYc6mcWLNbQSrM316tVG2wwQsm9MCI135PEFbi1bKqYocffaOHkbtUPnNsfT
pPpwFAar/NX9UjQQsHCmRxgeMFgnalCjDB4/95xECbVt3eMNDoBWz+aXTVm97PQaTwvo0Wg7vD3L
stD9VJzH3g8UbsBG4eRZtM8rYnE8iUTNg45DM8m8Nb5g+ujzEkpYFiyZ41DYPnFczrZHR+hROe7D
gKMtsyotdKs28YV5Gu0UZ/g9pkGnjf/BVYQUUjn6M5YOkVHrNXoqV7B0vbpYavTnjlgxKmEfJcFH
u9VX7k1N+imwsvHaAAF+NWoKy02vEvFaFb+tGMCiXnDKPkjRvSuPKWpjB7wY+z66MQc1vQMEmpiQ
mTc07LB2w6HE36O8JatelV4bNJ2UkDuLsEPY2CrcaVoJQCuhPRSDn2Jhinu+EXhMDqNlBmEX6x+f
7j2nzgZj+fr7VReZqGeb/6JfBXKAY9VeTwiMIRXRLjSfBzllYIvReCLAo0Yho1/BGhM0JVO9HXDq
Z4S9sMs4Jbf9tFzzXyoLqE6LLgLGFzgBdRdeChuWXF3tqNOVziAy163QvtrD1z30O/6MUH/gy/9d
4dsVo6pAY01cY7APA4Y/8S2wYhLNy1NuiaC3zk6L/Z+mSjBzfLwMYPMaPuakbKFMoi+pQYOz71nz
cFCDA8Npp3Z8KzcUrzyogEI6DZn+FmZxSXf92BXFpxd0gxkcPLS7KoBw8FNF8vzad9WP1WSnefS3
Y0GbfhkQJGV5T9XAEQ4sUNAmzCLlo26lG69N5N5LohKhkK7s7EUpRSCvaI9mRajNDYyefMqwFvKH
yLHDAEzDAf6ELa6+cXr1X2kmx2FaCKjfsuhsVFc9PmI31SWiso/lamNba17ybtqTi/qE+rQTCddv
KfHkfkWd8nyTD681fD3Bg/duP4cNJleD3VHAvUDoA+aHKcYxqD77I2NpTsc2VpStj2I9J5wKhtWO
KpXYFLM5+/mZL5yhFb39GlRHJJR0MAdgNpinsPIBjERVwu5ZAghuH1m4r6RC/hX9bL7fZVa/nq4i
+Xb0rtQ9lt32XxlVCylXT/SaJfELRUXsNcI812KgwMo/Woq1sB4isMxI/j6oyHgxA2uKNAfPasEj
UsZpNwX9UsCf7vCqb4F5z8IZmlGc1i5Zexn4R6E/qWmSv+W+Lb+eRfO76iiPh/wn7IEi7S5K9lW0
Rj6+4NOi2xIJfrulfpeDRst//7698Suhyz7gLLNzUcGP3kM1QpGFf4R+An9nZNdwUAcnruyhZ1IH
EnAoznS9Alp1NsqmC4ExLTW4Q/CGRKsw51oZSuzQsFm70GUnrv7/yfswNgG5d2s7i0eFVEmG9+hP
y25o/0BXvpikuXAE38x4F/Lb1+M3tMJGSfzv5hb8ZBd6Ei2bvPLQkSzyKBbXtLYMDD2rUw0eyuDw
wnPwNN/WUhk8Yn1wHhL7kSWiMs71nA6Sd39u4HNay+IDegE1Gr/4gfKO2kQZV6I5e7c/gNC4hePf
3cYE1jxWBXd5z/SC+HpqU7v5rpKgIhqyBCPh9ny2UsaWCWcIz9AH3kU5pMGEZDdcVOPNw7iBkvyW
bRboJtzB0JZ9sYfEcx3T0e8C4gbSqrhWoS2HTVezvsb5PUFPnOoIHHjJQwEpIG4sxL6pA3kXDmCT
QLZSYCoLDMTnRr7RkINAcdzPoeYBaJaIvr1Vb/XJO2HaUH+PgTUlrr1VGhErsEePEA+avSGz0wFC
kzgtS2tw47pNss1NE2cD8CQzFH/WopJSRU3WftUREXW9Xwjj53XU0+kltwjpzb4MKPqklbcNaD7q
VL+1MW3GdYzMvWEIRO31x72ef1fnSK2Gz1c48QTLlJ9jL+PDX9ATVH1WSidEATefrNWB1G3F4uH3
WQcIekNSwWaH8CChNhoc+uvSbclIIIB3khoj2uFj1StZe6MwFiGhl3jzcKNTu76dfhSF/g1G8LsI
dyDVRC2dXSQeoWK4W5MGGRuYb94Sildbr7GLzVBpm0awCkHdKiElWRm+/lsn40i1bxfRgbFgVebe
/bPLcAkV6evPNus5hrFKWcOP6uX8dRoog+PNUTTuGaw3n8bTUm1spzvJOIQpy52zEIFesF2eOG4c
fmAqL6V0Sfj6moGKRoB0w9hGv3S3NtxzE+eBw/OeTnEeezM5V9OGJHPRkroZChzn9NocOXYJTVH+
PUFQaj32eRLRB47IKqQB+1gpPGjbj+C0e3noDy3EcOUYzC3U1lh7G3IKxnDcbDpDyPPEO1j45O9s
NbdKIuUzccXM+pmohrOTcxb9x7qplarS+893z5qLsxWkxiHrTzMZehhyPrxxCcsTvD/Do/YOBHnd
PslVRZWqKBUYSjusG3C6z6EXPGnGZewAN1MDob1lO3nDD8YrSUa5Q2RMnescm4z5K6IUIlJ7DOYU
yUhh3kFCq55nIY+IIXP8nudgvICUbU4AEy9WZcDogASVaXFKmg6je85OVes16eyiKXJsJSDJFkgb
2+hIqHBF2RFJojWAyJ2xGoE6T8X2w1Tu2HSM6l/7jtjeJa4oZqDEGyEOr7RI4cLV5nD1UY4DEfPC
eYbHztscV+PhcRsedQzd6BRjJ+GX5KjCVmVYTqbt5fXHg31WPisPlZ3hB1qx8/gcWI6A/Ooi4Y6d
he9JzJC375r9WD3JzKbw2Fc/dI8WS0OZ6mtx4t6IGuDpBeq28acgZhshgrYqt7zJlQgqgH7L85C5
oijVufqp9MEa6RyfrsQ3canYYt8x+kvpXD5kzI82C24en9W78qKM2ymmiTWivsoOCQFH7NOKQ9N1
X7p6PDXbICD3qexvRz7mudkBhCEBPhU8eFuQWI5C/XPvMMkgme4RAde0zCb1s2xNty2987922XzD
gPVkY2/EeQt5pqZMjAgrmBLhip8lDkw7USTNJiXi5cNbwb4cfA3xuDt/2FjUUkI6ddSGsmiIUv+e
qZkWAeBayHuiUApr99FnfBwSyW9bgvUkIVPwyHr73GuzW6fhoszoatXcZWvwXAK4Rttw9gzvXpgZ
olPS2ehp2MdbUQ/TsxKMqcN+dUekghj4jX+NDhSjTJxHAJL1jF/hEsTUtoUHzYbTJZh7EDnv4F16
UIcwZNmTD2YDonf2QjLSS2Ef1KS3JHXgR9k8yeYB/eVoSJBjViNqpHjP2W1bhF+pE0UUQV2i65He
8ot5JpDjzuP77JiXKcwOGrjJQAlLY18nszB08i2/2hrNBwPQdmmYnPwdmtlzJC34i56Zew3OxgpW
uYvBg7Z2Rf6eUGMseb9VeF5/0ufIpUhyga6HkKWwBahb21CUKsSLcaOPd4wqFnJYXlxpjr/4kKcH
wawtdT7WgiZv40K1pa2Qz8K6WgQuqCHXDb6OvDz74fXnwPK6yEO9cEKDPIf420InIlatIN4h6g4o
VZe7hOGvAv2wzCiC4+aHTwkaVh2AkLQCVBGFqQ1woVvvB3D87wd5315Jyd5CaFc1igP2uA5XcodW
R2VQ1+qzEf/o4zEpuKnt+L0a796MsXRwaOSs2VXPsELZzNIKNth1avg8VJAdV7khMTNkrr2ZhKnl
FF4v6fRJjN2Bk36wHt0z3XYhNKkXVSqcKvdPPxgL639en5HqBthMcZrKYMkLyTraR/QuxAgiKpTq
Xoh5N2iUrXLVthXDW6FfH2MMU5gTm2xECR2uWFUZP+cBqOoVzN9HSKbG1Q7lYHoX/uRTlsW8yXhk
tbvcqc/9ZvyDtFPP+9A+N7pVLWYf7AfYWOj5D9WqVWuGDaSP6zmzWIKK84Msl3C2fLlttoYJKSjS
VVhTf9sn7sgZvJKk1/H3dDesT/SVIytZoXwWH+pdH9KW/+JrTOs4GExV5FKWB5zZH8Ir4QTTpJnG
LUznrDVeERhG0kHi0OB/x1z2PIARtk0lzv9F49wxuvzNmUC+4uENq+TltR55QdroamzT1jyojsBo
U1sVU5QSeTQHgDKh0WTdX39hhw8WR+VdtBvgQQFWashmWwPhq6lQfmbpr4tFuTVota3tPsyvQtno
IXmXT0Vat03KEzC3iNp0W1mpiR605a9aK7hyy+36XReF9PMn0AclSvRt1FCGVU4wISEbiEsnKCpP
6QQMJKUssjB3oFTkPCx5MvcYvFTb43ewehoaBEYAbvezDfz4DDz1hwxXQjmorhGkYgxBeMzQcxMi
BmWhLW9/qv0rdt1tsOPq9vD9iFz+vKsuMBM7DZzcTtC+23JW6J+FM3KTqJU1YlKHy5S0YkyJ6cXx
5MMMYsisqMY0oaJjLDvK9oaaITwUAAebv/DCloEZHco77Njjvxg4D/AyqbjIxTKSBa+0k6YHLDb2
y48lKCOu2TJteKRfYOY199MYxrJkBq1DWvfKUCu2+kKm4pAk7UQo7aasx3A81UEtneSSSY+NYPNA
TtQQluIEV26VULhxHlN+N746lCjHCQVNgNkmApg2VngR5FQn039sTqUOiJZVrpSjSZzApeqftpG7
4iO2eTQu0czCTcLpm3mdxwJstCc7M+WGai1rtVCu/lszdOJ1BP5r/bJQrdGYxI81UvAVzX6plf5e
HK73CZFfnNxvHbuo2gflm10OpNB0MCxfpGMtF50Sdp5UoKOs99wLdGCPqBb3flhVgDlbzkQ9+hF8
MsRfUsSozc8uz248JH0PbXEAehCtX3t4hONTi2hd1Qgd2pLfSYe4OVW6LPkSQD0tKXxLsuI66o4p
iyLgN1/+N2BIJ0oVlKxWqfy7XzyXKbZKR6yKGNqUM9MpDFuoN2lt4ltlj3N1ivzoSsq1uaXczIuo
GVqrA6BphE3vuK5rF88EqZVnPO/vzwV5ud42+/CjUgjQHRyQHnQkiXj5dTXQaN+67OiJhwlZl6Dg
f2mc3mvFgl95SBo82l7Dpmt/xpt3jcd48V5h842JHFjH8n+sZI/xaPuIHptrMwR7cNFjKe84c7Kz
HEfSaAFYwmx0UHc8QeXHtrzkDfZfXN3Hk9iueVpotW0fHiY/4DPLQaaAzM11Fl66ELHcf5tKhcO/
RQFFpE2O/tUkI54VdbcPXv+LpJce25aFRCmEgOrp/Cp9eRsForSWU6xNBrY0hJUKKqOaD650sYFh
xCpTHi4ykbUuwH+jLXh+R81G467ysFtj1TDQAG0E6GAXujTwMKDtmPnvW+KHwMjXU6pkvFFTRcxi
gagl27H/Im2V3LL89Yn8M7fA9Ykl/OsxxUAPEcds4bL106gEFadzbRbsrzjtjkB0kKR3wa4ZKhpP
u67q30PlV/sUw/Rl7+FfZwgDXw3L9SbsI7ymQ97/XdXOiNQtlQohMcMW8R3zizlK24pcqw1/1fCl
SfZmUYTR4UrFFuTnPVVp47sMi+uMWzcOpoVVwBrr9KqzvXWcxvIfmdMNSpbfzrC6ukfPIZJVt+35
NnpcfEwS3cZL5JsO0EQNaZlVuyFn6YPs+jhdYZPfqZjiiOkBJ2O9RHs1o0/06feMlKuJMZuRHDjK
dFU8qrCLsE6iBeR8JdRL5Nu3FlXLRy7NtwP5monpYWsmMq+Lh9SvPpm/YkOvwrpHw/7pDusvJ5Bl
CyoadTbqA6bEq2lBYK8VhKokOm8u9XL+7sVlbvGNP3UB97gDDvMuP3C5SmKC0C6Fiu+8Zh3tCXCt
SW3hP/NEoyByynWqXxnojtLTWMpGBavi/LyeS5CeGfSCcghuMzwFA8GeLr0qkYfzzS9ZeBUZoXb9
8zlsAF6PaqTE89/Ui5vPde/As45tVcGaIeR4TinqdwSMwcOebYHZg8/EMLiVYjz6jODvL3hl63AS
XiYfACZEua39IOhJjX3s1sVx5JWXjuRKROJ+ObDWflRPug6r/UDghkF3E3lAiDGsWQcl0YyNlbwl
xSHcKoNCdhY7k0g87g06nvq5+NQZKv92Dh0PZB3syxCYqz17An1eSZhym/rUVITCXPVzfQdwMN2i
YDfWJpTG9zuMjj5sCzV5DbOh4nBd2sXZnUe8gfUJMJpjUzUUo+dFgKzkjcgVxkGuQhIEgbYpHT07
VrErRQnYo4whSw5Eu9x0reHsufsnPWEMTtPbs4eN1A8iqXBX0ZYh7CodxiHqjCZKeIP2VlGzCylO
S5WqmVXReFmgCZApxvrYR0tmbw92O8CLHCqhiFmq5mtknIEH9fjkoiuPYd8RfxQL1tes6e4RNXp+
2H0ZxlZjjsxokMdXhLiAEVWP0YIxkba/FKZBFH4kr18kPeqbaeDvdQNKztoOrPoWPJ/YUrHy/RhO
BsZnnwxNMIcNytkG9dRlGPykm8r3FsBR5P1emFM+dtmtlVzhmRi3cZyjv2ylLrSF68lwodKZboLD
lgD1K5mc1VHAvEGkGzk1or9+WnfH3t/E9tK//4i87qYrMs6O0BmNilvVoof6csh8/A+/Lrjgufby
1YiLbE8GD2gvDrA1qt7+1a/zVpctuSCGoanLi2DLJ8vHTTOL8eM0audHc9YnybD/JymV9UO/5sZ5
x3LqexRsW1TKHKerZxU2y145409eisH24kKid5hYg76V7zysLkllqi8hC+qc/qARfLa8TOQQ0X2a
sKUfi4255ETvBOKWJRjX2rUb2S0bq5S1DSBksMcHKWbBRHBoTk2WljaeCwBxKXB/24hHF9HGGQjw
1yXdkClqeXSgzctiLke1tRp4nHiT+I/MBgqJEY8lnH/RqAhneubIo4xMqRd5xDhpu0rjUY3wnP3t
Cf0os13ZUBGSRgYimDYMN5BBLu4OirOd0pweHnDeKFMOEkpw4g2o9jIvBImgQ1Mr8ZVlB87/nbHH
8cKyWIJ4SfLHhyymZQoM089XSJ14dv7j/a9aWe27p3hxjMLsspvfyQbLcLTSOWZUa4IxhKU0wtCF
+EPFHaU9Q7hqcrs2NbgZXGcd+Ff4yRKsiAoLjgveIM/rSStSAg+Cz3SJjZD2oxs1FTFT4sg7K/2t
6soUNqhaJOwt9d7DsmJ19DBYqytHY5M0g9ZmFxrgvBJ2npmbat66T8HUzxNmurax3IMO+obVJiY2
LPDGeGiUTcz5qMa0vXUqrSY31/SGRCk0AFhsKZf0DnG7OUsXdHbjYKEOJx5gFeVENfhZVyLfHnK7
36Z+i7XAgMOOM/mq1vW81Le9kWU5cbfaeGa+/4B3Jo3XFMG15mIkkSOWhjBf9e5nRRjB54Pkc2Pz
jP2Ba2DVMtnjklrQvcnXP9k4V6p1xSUY0DTkSJMihoZQdpPemkQfkUPbjMN7IkckfSkuuShjc6Xg
w/k1L67M+sD80YFfzs0jFL/GQ6L8fCQ2t4pO6Oa8c9Y7Vx9YHu3tHkw54YBybhTYXbUP0DzWvO1j
gCP20Htj1kqKKDA4NDUgZLBPs2S/unYsGNQSj0lTySBW/jzqO4nkygsJWFMMI9t1MAXhHuIGiMRR
XoEXP4oL0LAvevNnTvugv615z7TamClo7q3tc6DOy7/oua2wvCbIlEYZ5kyNiTuHnF7B88+VnJWd
ixharmiOURhQimgEdYgmiQxaCSW79/ZrfGeLGwPyBKltvxtC9+8VoLByo+8ey/fezsR3glZGpqdS
BZhtpPtrpi5AGLUEz0nuJKh4qSXF7dyTYFl2Zq7obx2yeL4Wt2u0WusURNeggEXVDvwSMrlylNt3
Rh978vFxeJ8QDPwziE69TQ+FfRO0/oyrvu04DnNddpLB0GgtgPl5+gFpmzD/Ol37yslnLgBZoALb
tvSKnS94nVLbD1G/2T3vKXNRAWGzb9TAGum/g73CEqJg7iPw4cyNUoivMCk8YSyYFrjEFTNnrJ8H
S8WV9lxo810ngr8p57mUxtdrlnHJc2d/vfQgOA5qpZUXd9JTW2SDj5pYclpMQE2YENTSEYTiS2JG
muNzS0zXnTL79xZK00ZPCnOum59xVStljUtD9VYMVr2MI06TuR2bwtFAEi2RQq+FYBkTosJgnMvc
7gvKudqhE5AyCNb7NRJdgGAMDnbvtB5cLTHP+B0aUEIYCAvAtrCHY5mFugKX8ZwrlCOThkKKx1gb
TAsyLeLJNSLMliG4MxjvQmTfXRaRNUVsIhPMIRgG8Hy6rq/dZs7UEtZ7Bzod07fFLVYXJqCSm2Hv
v7pTv6+5b1nuN5mOwUXx6qgitmWoRAYE4BOryZUO1oKsFuMtRnCRUMheux49YP+/Z5A98mNSq+n/
iSHsGwkIGPKioIfQ2IrPDVqcdFP8KKdp/0HPPX43AEBgIF+ah5NBPqoLNwBJ5FuVDVXHKG2s6WIG
1mn8be5DuGsRkOjiHl3v1CKXbWyq2G//EimS/p5ouce7PN6GEuQNyDOXcYzsOSSFgQ6MMnvxTD9J
DF8Sw4pX24zKvXDAV70ND4QB3rR3YoIq2UjYWOKg6x04S6NHCi/cGTyS92RMVIhc0pa/HGycNTuv
/dfGatll6VOOOSAITZ44OUj+VZizYr7cbk/52nHG75+wFWli3wrh3ytLPVAFEyYRHkyYOlpjist5
zp/Z+UdufipeSqUciJPkGVH+EdOJLfGmRwpC5mcOAmHDhdbYNPQZT/q56MCXmOxUAhV5N3N3Qf/q
cIJYfU/tLGH9CdD6LEsXKsJk4eXL/MnA4+DH5lniZ+/LharNjg3/70v/QXAKfkUUZ+lbFxyUtuWr
SXAZ6Nk7eymZoqL3iuqCa9mb50wqivCiwrGW1oBgRivrFiM1Ht193atzKFjZ1Tg/Ld6AhsAhFu2I
z9OZdFKeIzC44MGGdgGf1Y26+1j+MXK+gNNZTZ4OD5cb4a5ekf4hU4vbG0SnbE1M6PUhc0XxODlE
STwn69e1U+UN/CtfrHuBEsphLzDnzfQRU4JLfx84XV3nG7RtH1EXqX+OU5tn3w/q/0YomU4skVlS
Mc8S2AwkRyJjg5prjoUurTKzzymJ/Zy78eYDb2G/QMxioT052b8birwHMOxQmNmEwEfhrGSwSO7k
nRE56aCF+1B2gmecrlDJ7qYf/dykKUh+GH0nsytskWKSJQn87ZFd3jaorsaqYlO+gXQZbEETN7GJ
syfLMmFp4AkRTHr5jpqGP2+DDVrs7RB1aNgc2nmZ1KdTfYOArI/AjAbcTWhLwG3p0/c1VQ3ZsbdE
PuW+++EMcnL/BHpHbeEw4czhlaUOMla0ka5c/W25Ll0ji8R9MDuCKIwpTOk9J+fe3r7KDHkMn3W1
/2W9OckSzrhMPf7vkdpEUXUC2JR40Y1/UdGI7nXZURUQb5prKv2v37rKRIESs9Migq66PHUJcSmB
IHfywleL8D1dVeprJOCP+GF1lHoBpmtPPELx3GR8Y036fuxWp5RiFSjUFjEVKv5Tf2RiwPLY9Moc
uG5pUSO5oTGd95admxWa7bsL1o1OFvXH7Sk7vTbaaNrpCCs/UX5N4XK+rjG9MhmOieHziqHQj8X6
m687ayqMQylC3mTgFLlCBSlSAwwfPNIjoHdPwKO8INrlp0SjqR+j4mJFYIFd1t/y/xUur2SjS391
4MpC02W34d8fxlntbSlncGVWKhF5pTjp7GGulww1sQgLEl9doZq1dMKSXRccpms4Usz/ZcN3B06h
BV+/DTNokyh8gthvZxnE3uHHdfRF5Z8SW6mwNMC2qg4XXr6uzILs3YjQJoTPnIr0yagjEL5FkZMQ
EHFl9G10VI/fmrNNo7ZwznZJJPo//9Mg+0AQhQ8Eqww8jw6Fa5ov1mEON0J7Lti4pBTnB1mAqWg2
rkLgJosx8JqItifNwUMUnZPIyUDky86WXkgc1xJWTos5rAOwrrG4V38Ybfns4uIB1PQLjJzoijDm
umn9B+Yk3tazZgTRsWfi/tmGppOd++5Vanh6HfuvWsz9j2XuK0uykymBLl9zRx6kxczDMzG7Chzf
u257LGmxB9ZUot5CoQ2fh659ArRWJhVPIS9rkdmm73bLZif+2uhtX4Rd9KGJgzFxkrkn1D31NMY4
feZ5/u/S5ITgMnoCpkOZa7HeY0G2qbhInIf7LYSUgbalZ1SbUbZuJnEf/WMmqLbaOu0EzLn6ZjMG
njirqboGqrlKhFwn7UlvgzfAUBjFb2sn1xbcRjLfdlH9zpV1eHdFfEKa3ySGPsylsWVs0uoS3rxL
4xOjjcoy4ovNgsDoh9gowfUAa/ibjFKjBcJGD+FwdRrqB6C/S55oD5qsJIAmDP5yMhNTOo/AxLUU
3v9VBdZmYrjuwF4w6XjrL7Ixwi9cmDzPyw9LlhpUliKR2JgFHMgUy9D5NbWJfcYHbEdPWDhJ7Azv
HLLidSDdBJW7PIuBtSz3ekg4vuLgepViFeKna5ElohXbO3A/olLf2cJSKm3ueE01UiRv2AoIKIxc
mq6ftAGLl0xMr9c7PvohBf+LeXMYuz4kxhxRwiT2pP0CZlBcNcw6U9mU802FnXy20LnX8gOVtLzw
SAIhZYhyS4U9s94CIzBZBs6GlVCF/T6jTLaS4G06cASlg4DcMWOSb24dkvduAAhcLUJX48yj4+9d
Ej7oB4xboOTdgz4LEBHC14Onj5aRzzNHCbyrMm1oBbERGyOTBjLCnxEtlaaiOkGOv/EQIYQTJG8u
lqR9Shi62XAAtXEXQFkULhQ8pa3Il67n4QgkmLRwAVqCVeuobzivzZPZGpWhfkYwyaYLVaAQ5jFv
bk6OPCC0t0q7o/a3WU0YbLTHvPGFWqVlQKPDoOSz5Ul68dLtsSHq3jVmgs3bBGBbA/+ah2PLIurf
5RJxTZTNOGwv1kZGnX0t0VYrjPZjQB5dfEbHZ7yhN67bqdFDA1v68kTuO/eILWLOFsxbwu+JjPXg
eCCzA3mmEobQM9KwX3WivMbIl5CqBEakGJZ3tQsAN2Zxd4CThCh8aPoW+oe9MYxOIgZSQdUhrXlR
nAlRFP8d/YzKbwRXDSztWuwKYZtpp3dMOO0xkRMPZuohaKLaiiZPw3mNuj2aIkKAjHJZEgLvs5Q0
LrCBBdvIR1yAzxPv16JFvd55Fzfp06hPytUsS7nwBvYVWjJYOdzDUSfwDOjWxsN/2F54hVUgidCb
yzPJ9cSratjlwl3/has5ZGKsET0n6AstE0o28ak0bFUG+4R8MFgo/ONpKrlpt1EEybPLYJPw6aKw
1RT9+Jz9ggfGRnBy9HhHxMXRU/xHjtbEcxGFONAr/W95QP8DMxjOVEfrQ9sv91gqpw+g/ugVYJXd
+ZVTb/w4ccplFx3dn7Pyw473RHcyhkhLUuhXSckYyUuYNhgsC9sT0F3UWFVE4eLytYntUPAVhw+v
h6IDPl8mfxLSteUQlWyH9Pq4siZxKVhZ3Bt7a+SO/jc6sdA7W4zkH4/qoBQFaMDkTrTrqgzmhs8Y
66LNAeh1LU05ast1wEIKnaoTITdehKF/Bf8EBKAPK87EnK3nPw6tXy71khEg/9t6x4Bnu3eyW1iX
a8wq/1yOojxocckiIuxfCqqnuNJb2XWbkiEj5XxUd5K+4qEowtdidBj74JNqLU1cQKSpiDUAKZDe
/8HHFYHNfIHG6wYBvT5VEcn/eJs776/lUP+/DP6z8N9k/2Q0f9G6Bdjw69Qcz65SAq5Tay4kbDKJ
9fKfJ4ezv8bZ7dqYlUPwZm3eXnxmI2bAAxNRwgRhIrn6d/1O/Fu1mKyKpveiAIRXjuiwL6BHQqSS
/RhxSLc+dZFsQOJS/A0Zhh+WLnZgPPMwG7nUyIwjsrQMg0o5Kv4tGc1eXFE04A2Rj/imj0fSdxDN
Z7V2zkZRac9BbuVm2yk2wvCq8hW1FHfXIgOZaOSDKuTuTION2zT0hsWAwkMJnUUh9s9QRSMrdGGJ
ZENZS4Pwj5u7k3Urnr/Df0L0jOaDuT5LRtgSlNfU2kutJWqbuCnKSsaXy6EFwXSymCDd+pdbUNME
K/bGdCr52t0bOmd4M4+NwgsgJUeDYe7hIG/jf+sBrJx5GTHgTXu4tdUOX8CzDzG8TW1g+ezYF0wr
1sI2zo/8XFqy/wlPDJ98r0g4Rjwn/RdiVzQfnO01BITU/MbYy2BRz0X7PT41NLt5iuCirYJ1+MEf
nvw1UM1rZc38l7/PrTWl+8QvbdcZrpNZC2vak5+thrHlO6QvIBRz8C0um1f48JOacTqtZS0KMW5a
1E7FC88Hk1+KUnYOUryuQJM+v/53PkDNMpiux0qJzZAj/lGBDWK65gPluCM6AAo48EUp0OMuiLHr
/7q8aCN9UhGguxkLvzkC9IzuW50q3fZiY/QFXOdqvXI/vw4ZUnH1otX+viKXzG24HDJFnRvxqNG2
UuJ3NFVAFdToQ7aGr+u6uI0dIaZpwr0pyL18IQMjNsnfHX0Ps99ys4EkmU1uh0um1TevQAOdbFBg
YWYlLmaWsVKrH1N6cSdWmF5ehW40kKHtp3kgfLFd+1PQSe5EWfGL0dOcMEAY13O++ymb3VDbWEoe
M1iHgtbsmlB539tsWr3Lr28cNsnBwkP4mbx9K+545E8ygU4uewLo6Y0VAjB7Nle8RncjaQ3OUpMy
TZ4YiJlC+TZNlCxKPoi1Pl1AJN71xOAtRyqPZHkAQMEcUnKk/NknnZqgNzrYnyXj3K/HOtbFOO/u
Lj809U3oUQZlmnpyFpIjWoSNH+KB4h0XgnEIzMwNezdiMwkfK0tanefMbclJTgPtC4bw9U8BJt9P
ludZgzSE8KrDyg3UlUJ/Fp5mZyWmKH92KBWh0dk2gAEPj/dANcspszoO+ibq/lj60cj3owi3+dhc
vsZTjeKnrKa6S1iCr0r+0GsJ+sG1vsbHMq4s9baAgOtKC1AlUydtASFY3/43QOvfD+S0udZ5dXwW
LHPAJVwSKI0NnE9VKeWdan2mBUCzkC+J5BkFX/YZMZ1z6SQ50mcHaPHta8aJfH/AyeXwNy/gS6tu
2GYpMkJ73qjfEju3lfChw8IhqgznbdDx9XLPdSsofQGdNFqv+sLp75BkEGCHMo5/7Qu8j5Ttl4jU
j7xQrjIt+v13XgO2C/fq9BFt2rdAFq9BX1BosuI+PUvv1NqNrcgl2ZY4wNDWGdB8DD8qeRJjGJFJ
1MmIIK2RYs5OTdLkMbpiRSGbXIFCKwack+9oR/z6NwVzSGbUxFzJCIgQHtsZ6/0V0ioGgk6ade9H
YaQZImNhCHyQ/uSP09aB7cvlNZzEtwXFPBlovHGmWYuZAFGEQEsAk+vCyLLnIdgo5f+Suh5y5yzm
4RvKe9Zb3D9yBF85OlPWY05nwQPNndXfaBQKjocwxX/szF6BKhzi1fg+bmx8sGuuVa9NYldl5dwN
6VJNUZZI+KiQ+Nyx3VWzavb/j7S1wQlUHQ5SA7oAw9cF8DYpUdSzy82N+AKNzW+f25HAcC2HVoGH
sSeNx7TdwbcMfIUNjpv1J0QQI0BTjvJ+K29crClgYBoLXLgpoou/9C8HHKoTm+7wBa4tN8g3jXFP
yNV6voegwMdXsiqyru/aTJtjY0/crfgrop0zPjARvxR3pqXxdL3aTe/OGiEI0Sf6woaoePgkZdKT
HN/X1c9peDk7rsfMvGBtuY5BSWZ7D6yN4+AGCH5tVN5TicxM7H70W6Clj52VEnmWNbg5CoTKOknV
XdwWGy7Zh0O44sBIkAm2bZ//5Jc9fGVE9/uKp3/D+MFZ0xnznHt2MLP+QSjwWde2RSJMAqHuppvR
JZROAKDT73J5Hs9h1SlJYbxYVlrXaeHHqb0ItPs53kL74dilPn4xqTCLgC6qztEaqJdBIg1Js74H
onZRmyO+zD65NMBDzsvV23Ni4vV8/apZczWk/cJl2iVAy1VyHZsGK8phbLXX81+TwRxHLz2QzynP
p4iq6lD/hCL4g1q2DfWniXgz06O0lmUmZflCJAw+gEVkeJkJm15uJYfninNJfc/9SCa97MyD5EbY
bucirLn5NNT3F0JBu9D9ulsxALoMd1oJxOSUNDDn9rDbmFJMmau3JKVZSCYtPxFvlzKhWvOz3MaN
18NkCwJOyefRi3Upu1Z66yJgp0NAXQkCsoJQyjngkul+3bRFaDPUShaMVS1PS2HiKjBcDFHN5kas
DagpqIw5+DCjxCRU8Qby/pK08InZ8Q9DfaKl24cJuTjA0yR5Jj/bwkvMaqjItinP5CpoAX7dHbOp
yDIscNJ86cozm0yvpNvo6cSdAOyQiYkjChnnmy5i55k1hgwo79xc4cPtzkQRzXe5CgftxTWuCs4L
hyMWWo86Iaoc+Z5QtCLW9Por2erSrLydFvcdKtZ2kHZNj8Sd7QiLiAP4kS2aUfXQ4TBX+cYtq+ln
NExFGSnXeXFlwYL+XRQ3npfBfxhfbg9BIjivb0NwltXEeV6hd7OZZPC2JP5qaKNqsZp3lVk6/Ukh
deafk2tIYBlc1uK6XqUoxRqdGH7nmRd3kezYmVo+kipRxDuSfF5zy654XlAtVUd2kV1us1Rx3Nxd
xFLa9mFu+vcw4sBoz51yFtJKI/NcPWtvgsj19/X8IAqxRqM9pcQqGfH1/FAq8p+Bsxev5Wa0qOuw
SU8nKP5W8f3IZhf352bQyX5oLvOZZ8UkwmSOl1U+zdB2luuFkZryGVz5RMqBeLazUEQy6Eckvqbl
AiU00PtP3ZhNnGxjS74Hs28eYSJgiARohaO90KE/2EU359zOOb9aBFC6LGrIiFzH6U5/D0o7xKVf
2m47roDkk/2M0t+sMfcAxYEal64w5WT+E8/Nw9wt/ryfLu4fyI+iTOJXRvjbuZ/UWAX2qTR3SLqC
WrSmYItxzUxR+Yd4tBhHZVgUWovTC/RMiBYipGsIU/c9fv79g6Jh1b50+zsAjYKuPzJOKCvvdlw0
tXlAVI+j4XWokFGB/q5IJP7rcpuvHeklutsIrmAROAxau58VFsp97x36P0fh6mchtIsRAiqnq0ih
oNAC71tO+sHEs7mTeSkKXW0GQTDv2RnStJrW7/124ZGTh6RzDN2T3z72vEdPcOzHaC/O4hlAvT4J
nev4WhW5fB8UyZW7VEQ6Zh/fN/JV8sZjJmcCvTOKvmCVc+KAu63jHjdbnwXbKOuoqjAcm87JaN/m
wpoNpAORn6gIrClh4HZWchY5ZC9d60VoqrUqrAeuMxWSki4mDG3HJLTkvufxPhMtpu5Jpiw8RdPb
58dlgRKNMFYf+TpewLPi/3IgfHzJi1RcDS4e4VeIzJJoFZz0q6Ws76CAz3XQ0HLyI98GNdDUjnux
x+MEBK4KEwIHYpL+m4Ac3oAxWKR5ouqkR/a29I5pD5lYMxNuTx3pdpBoYi4zaHTa9w/w3SDZDBMS
+Hy5bPRjbb7VNBE134X5yB2pyva1ozYaBKNOrg3qLZf4Tf6F1VvXsyBKUBIiLAJxqhuKFXENEGG4
P5dPLVQLB9zdF5UHyEZ2B9Jil4zg1k3hsm9/TEXLK6t7l4JEhxJjVavF0FQIpZc+/4WW9tXhrQbi
nCW+rE09GGLK6N/50cBoS/aEGWu+lsJDTquVZBvRdJFNwFwacsXuyM5G9AkVxB0MILWYaEUJcCfh
nQ6sxmf8w2wIMihKpxUwYIy/+NgCWJHreJK6rkjBcdfhKxKAJFVWutM1/cEVyc7W496YEw9mXuO9
GTq51E2AYL/fEesrhuAksCRg07uXuhdLnYZ5uMQuCT/ennaL4h9d5oB8XwA7UH5DudWscr+K6dpA
/LjsscKr8Oe1SOAXQ2iV2hRg1BgJ9m50Z1fvOhezcjoa/Bjos/O8Zs9C3ZLRzVrq7wo8q+zOVedc
zHSA4amrGr+4oUwmvhjqRa4MLF5Q36MLMEMMzjlDTgCK8lQqeaa3FxzKOXXF5WQQ5PBDh8QFl3nz
dBcdNYxzvYD2X5zTBwds6pMg+7cSpL3jSfxX93Qxo5sPoK9UOu7G9ffmSGEZSqmyj47BaBvR7UiZ
vDYNv2kHz1pYIrK1XeDMieyR9BAgkTVTKKiO0Umd3S6hYq7j7xlEhtm+SBnNx0+pZi/y/fN7eT7V
gVBF/Xi64WH18oKXXX9h03qe/EXPDKE50mgXzWxvzMnV1ToXZ1T9E8NQ8BXefrJt64QdIEt5oGkT
i0rMVNGC64Yp3Eyz93Qg8azoRa0F8gQb+rdwUle1BWfuq3RnvCNEtlSbkEEmBHU2asd2f74Mw6Cp
ltG/hXtoAQanCnOnXO7nAihZDlualQpYVZ/r6iyz8PHWXKhCEJY/AEPKucZ7nDJpoB1HYoC+tQwW
5lsO9QzsdHzuI+9MY78ep1eQdO4PbDKaqKGrclq02Dm5X1W6dxHZ6CdyUnuLVjHi1WKyZ9WeazxP
183AQJdK5H6/CO5Uxl3/iZAaoVAo/HqtowxkB9ZCedzvwImAZaFOovbcFY8X60bIPzhRtsg8g0QE
XL1soVTLW82PFtCVUuvEbs4zCMUmnlIqDAuNmBXHr8hG5nRg0MIIY6y6ukwk9xd2E3EngcEPmis1
PMMwGLA4fDJB7ZSia41Nae5BTULVtb7BkvVngw/ulFOQMklP0MNyFVReSZobtiOJMFU5ACeg5CEE
02SDNAC/4zA2i/8RNiQaznYCUg1eHXyv21PKGddelB14bF4ULQUfbqSBHbV0R/PiZipporivZa8j
tXGBvuYk0WtLKq0y+p2JPjApUl4F2DcSnqt6iOis92SBRkYD9DVo27BQ1VLhGi0JyBn/wFdCzOol
ddjgOR1mPCr4raM4QSYrv1LIJBUWKUs8+4riznJj6+5ZH6HtV1XNEWeWakLv4DZ9BCrYVnlPgocm
0L94vTxUP6fMSqfrmMmmvu323xghq0wHGhJZZrXkjR3uADUzSLcPmj6kG2us5MtfgkZxKzSqxZxt
ewo8b32s9t9HbEa6IRhAgijUUEJ+2m0D+mae9EFfXbrMP3RXjINOlK0Uis8wpibSlgr+/MktLPF6
5MX1VFuyPsIVVzAfWS70vkGVlrXyHM3PICj21Sh+jNujXaIWKNqUlAzvJGO1u2GvGHa/JNX8X5z2
6WELj+4mLjVtVqox0WqHprYTNoEG/1YCtmnH95QTA0KIKpXqVR5Y/hmL0Mgn0hWFkCaduwsrm9ej
SrFprKyE8SVIpZBujO5YBdPYr+F0kICoPVtOwWwIbICxsBgi/RWhuMg9hkF5uAkzOYomC5SG4TI+
hW9aHoEzIl8bw/30h34Nv8rVsVW2Tx41cK9cjY86qOvEEiHN6sso31+WOlz2DB5xev2K2niFVctX
Wo+uneg4KbKMzyvOz4lamQcVkBoyjwJV5nJC7FHc8iuXfaRVYOxYK3wK9y31v1WTUhCJ9XsKjtTU
tek+6t8YNrxu9C5uRR/ytK2jB8gfX2dUvgBA2VFc6Crlk5rzD7cbk3lhcro763ucmEeXvSfkdKs1
LM4OocVM9T5I0EM+zN8oqvrGi+2RCw3t1zvWFKJ7i8trENO8CQUT9NLiIYi0JG6pL0SZY0NZcGmh
E6TwewM3kDPcQonaq0bVQ2ayxqLKnYZ7Q0Dq1bVrIxgIw3U/AnsJGik0vIyzXWni+/PKn7zYiklK
vvQ5jxAQSZkNMfCNeipe99wkpVWdf1oLeo6kZZ98Qmeue6MhkqHFIyWfBBUjiVHy6eCleYnm46Bp
a12hMx7qsXhmhvwQUBw+lbW2Ew8bgXXMRTzQ/J0NI3ijqDzqKmACAhyfTh9nQwLAakgfZcbRgjvK
yC++zah0XlOXwMVUz9QmsIxwb7q41d0HxPok2Mk4MaPfO93cFotJoxjY294iD5aijW9pXmUif1tV
CALPu4qB4MJ99ZeDctO3Ig4GwzbvyXN1r2JcWNqzyU/q7if9Zc3yPnD3dLzgPmxrVALmSlKSesVq
3FhRZh5L5MSb17LFEgsav7AzP9L14G8CxDlo/W9C6/294MTgLGnmCQ9+wh3toFQrZjP4jeJ3fYHZ
58iqL6w0ptdVNCSAL7R8YDC26V0hK6MYSZG1Jzy3HJ+fdY0um4mGycrebZYC5CwKNL2mkcZTR3QM
ucldUvpyV18agkDRiMTAj4uoq4IPlXQUldKiiwU6iMP/Hx5uhCD8ZaMMu+vX8w4fZC4V1IAXja5m
7ua6uWh/IYP/mjdPzgacpLCCav4snvdytXMGvIV1sXVNFabZbxQ37cKv80KPYgCZW3M7l5m8VXZx
NfkoxIPH3Rgb9Y3RzAWQnYycdcgZ9byLDTHLwxCMIV6Uq1I9QAUqxGoTdvhDMnJZGAy+315oI++d
aDf14LHwJ/PH3scvnIuGI1QwDTRxUg+oWo43d5yJ6g/Xax6C5DyFdJ7NvUzU4nRIoOYDkpx14ofD
GLQA6Bp9OhEijBx5hVgfIsdnP+F33qegRd4cedwmK7gSeaCUIJT9R+/EsjA0e61CdV9kBI+SV6LJ
k52w7uKiaTedj+6MQG8iXQIZ95Odl2dsIjwRYIK2dAUbYiY44hYu9oS0Q6xBUMuFML8WmtcgWfG2
CHhNLL0lgQIMSXb5bBN2OXVFRoYlQkDlAH8Y+Fss7lRS/ZSrEFDa6pSApPGF1I3CCCmkKKbSOCON
obt09rhQh/KIM9boH1f9kDCD8JpDnVmJKrcJM82FwkkmdVFmx5k0hln7aK3x1UOGqa8B74AZAUME
XLhNes9jeqmRHAkv2hfPd2ZUieiMS0gl2OPspRsSFJDXO1S/WzOugUEBJdgNZcQ//zAUyQtRSiyl
288fmtwZpadsGOSexlTQeVfgIrc/qkWg6VLDYO2Sh2A8QANHGNUW6gAH2fMZY2fJ/ZzsrJBTjhD4
NWJWVAFuJyrbB8bNFpIaBIWnqNXb7Q8CLB4WmQYbEzGMYeOkxszarysMsLKOs85uSh5OV5p0NbfV
B6e+Mh9q6SjhhM2Iy1u0diGnMPwTZpHWFonnEI+nPNtQ+iN2msZJTCMQFQj2/eYQ4r66dMaSQjzU
ZdFtzxz2FqerS+6qCI2vV0RRqn35rScjyC4J85inhqnWoo25s2DUbB04mwNEkga0nKtoYZDW+Nii
nwhUQbnulsaL3Wlkh8i8n4SO/s9gyuT8NWWrP/Up/GDeTX8iuSG05dHTaZgYKqzrmFjRYALboQ38
ANl5dnqCLPmILuZdkmRySeo5reeGTD45+EpFFytT8euca0ew0aUgtqsiAf/RgY/8MC8JbZS6hvko
yBX6ioIBaiOv/eygB8ig/nGMzldcw2xO75kdpqHrw062qQSjmHydQLM93/EwvKbhtKmTmWdvnoCc
KualAfSToSwNljhoRvqAii63csd26+FD+34X+IDjpjPBuIUVgaVA9/ku8Wqg2OB97kkxJKQ3wCvu
DnBdW0Vogf4IPNzLfblPw5tic+QOm7dKfs0i1vdQRp1B5nLBWlOsUmheJVfJkFg+l1YACosWb8Ao
DfGUhU8jkGNUjA/zl13PTkzpV2KKiw0YduGmfl/mX22HDQhdXbtd3f4Hbn4QM2l72gL7fBSWA1WS
4ZPpQ2NER/madAlZf82J5q845SZPkjSC78Fasd/kYVCJ/edtvtfVeeaTZ77fi+bOVBqlWqfHExQw
lzyhhkJvlyP+Ce0tvrFMP2HETK1Gy/D4+3GeBhvCy5MmQfgltjVIEJ/tb5o2NJezjoG+HpEhrhEV
/8MhAAb9ahF1u+edTXA3+rCA3Zi3o2tyAoNQ6/+rXszeh/OTUEBHDe5Wyd8tNYsjCHUdlsrDQjYk
EEax+FhuKF9tnWzE3lv942jCWtqsneB8g3r/ZX1RWK2jvIluSw7SIDzgT6Ze2YwdZVzUpFTED2+Q
o+LdO4hmiZ1dXA4c3SEqAdqS6lvI6ozfT00lXQRV5Yq6xvale2pY2Sq+E1pE1g9Bn82Z3k/o+iWI
+soxjwAWIxtQ0XU3CU2dwsS9HgeI0d8maKPJ+SSCGhJ116753mV3si+zZfg4jyue9sLdw4C0bGrA
XrtjEW/38KjQ6BquB7+BVYeZcb6ogXuMGodaM8YHPEhrv4/pTyw1X9wczzOn7q9OlIrFxMYLF+Ck
4lbUDEcyI4LDE0CQ505K/CbF+zB6dT89AsmIeE+rO/uUpS+iEmmlHVdLs72l4qDE0Ju0Oue2OMFy
oiZ2IitLyNJfIkpWXycWXXYvRC7ugLQXD+ByQI7ckj/p06RUviXOahaeF+Vq8XrZqzaNGBELVwU+
0MWJpMrCS21ghegehihEXd30z3xfQEZ8cTnXkepTqFu1oL9O49FRU7InWjgjkh4q3C7IJLBclCWv
Z58DonEtLUQZgjCTYuet5rYaOZWNRVIShaQZB7JvNhUzT6qeGsZS2qfBSBGT24YhHxf/Z+7kdcBV
OlEBvzGxyw6WHmYqvJT+Ec46VeKhbCES2toXGn3x+w2VxBmGWqUG9P/4z0jKMO8zyd5sPcDzWdV6
6AgHwwN4+oIVI0xE08htQpS1NfjSHdjeYS/Cr6J3wST+tPErBvPs9EgxkXB9Qs9UmnOCrXX84Vt+
5bWS/6/GCpZXA43wF3wPTYSLjEDiQC5JrNWWjXY9HoY5L9gYvF41YTVgt9lPTlpkH82PWrAuzu3V
leBmjm+q/UWdOXtcwJPUkc7bgzESIu2ITewJ3QgB9T04Fujz9DFOnfM/FjiWL1q5aLIvKl0n3Dgb
f0n2fYNRAeu6jLcXsrnSE0/e8IUDKms4mLaAwEzFQ1aIt2PW3rekp/4ZtX+4enoVXhxPeqXnw0R/
rCIVaEl2IqTEe9gXo+3aSzDLiSRwro1IGzgj+kXrhhnTc5APPB6XzBHDYv1vooSF1+Jr8ezMkbro
jJTxJ40h9v3C885Utl3ZMvHRIDK3qjM8xcpIglqAMP3uQTB6slFmGIkc9B/PF1a1NL98qiBa0l/d
Qmx60rJEgcNkJpuNfZ/BK/SvpTaKD5cCUaFBqL/Qx3pkDuGHEdAbHwnk0slPSv2eDrdscKhaRPYR
ifteyTSkX6LhWuuOyy0fgY7k8Iy60ogq24g7wQpPsQxoZKwA7LxJl/fPZgOkU/XzYTc+EXiAUhVB
zoKusdKJhMTVCrO11oKaYVyRSCKdt7k8MxU4FplPtj+72okKLyigdP5AJX/ZNI+AVmg1OiZ9bOqa
PLIZ+SNqMHZMTi52OD1NeVng+9ZdZGILzBOwbzj5NAij3RV+gKoCILKqXKldkwALuzZY3db92BE6
7KJB40a9au+BH27yaOFJ5jaG3uVCfosBz+U6wr+OAB0adWj6mehjMvbziCrJI5/RgVAfruTJO5ZN
XsdECTPG+UVmkoK/t/cvCPiYohu4bXX2/bMGnvL1DyoW3NvgYs6k7tb5bFf3m2AYPAILX1u/pE4+
QJDk87cMWpXp5G10gIrSFEQ2znnI3bjBDpHCHsI9rBsphP++0KOGP9LJggLk9QYRlfULtLpstgQ5
Hum9J7wVb2OPtzSppQb8fClfOKxgeKiEr9/47rU0g8KlV4ltx48qW2s4C7sdPgDTu4nPMcw11LL4
vkS3ARxT0qQIp5m06iNLVyPdMdeu6f+CYwm/XmmX57Ue8r9gSsnthiLJ3Gj1novD6Ppcsg34H33C
Ui5qVO8KOISeicT4+ZMmqJoOgRePbkkdPVojxBe9TVmcOFGRs54E7vqz/qu+mtfO9qfms+49m/Sr
DXYBf1vDphv9wy7+Vk/6pM3jywAdKuf6o7/Pjy+l7O8MVfg0MuKa5LvyzWkjfn+JFxgjB1oa0iWF
GpVGKdCeHxdeDS9uZkw7G63atu5HfIaVTmY8ixyCO/ajDhujGvOYfujcpxAJReRxT9+8mWOYDHAN
0QLhC0M1qyG8eOc11QvuA9Pj1F+FEOxLc3WvhdysKZQ9W01zK3zz66+SiRIi4ILAfQEDkdWpT/LL
jdP3LpAAuGjw6FsndgkfWBxGc2jVDgNBO3zJgQLUmz4n1khOjq7mhK/AsiQORROOqHKr6FBiCsDb
7zY3TlD/RdPm+S29gs8htg6QOwkb28NY4U8pY91Iy+5Q+VHWW4f53BziUIC3YsXGPdiWLys5Z6A6
tzpl2zn9phWonGzWzQgg7k/LZkjXaV9F6JfqXTB6NcKrPk+F0gTjggTFs8uVWSXDpRq404Jh46xP
zW61bFcK+a4chowQarZp1OBp96sItcqSXDbo6Wxo2yMB0TnZKV072FaaOTBopLa3+HrX/hbbq8Mf
9YGN9xYf+xP1X2YGHjk4eNfGQIFTE780rQryJMpBZkuORyRrib4i04owq9f5spdGtEJagiOgpEOW
qizCqNOCxDCElf4RlE37Nc6alFU80ghdHQXl9LGEeTlz3R7g98PTHIFLq3UCPNFJWh+byvmDwSj3
/C0SsAMb2MR8skuk/KBTWyhxY0oLjzbBG3O5htfnNBJdl/55FnT9GqYV2X0IXinfLEAQ0vOPQvjm
y/CyMZL50vj8ejak4CZHbO0/xRHEa4AvjxkV0fzzFgOwWGXVqExtnevmGOSXGQiMULVWqe2YGBS3
mtqB4pB9/iTmNDkN11fjhJihRsgekHHAQELgWmw5yncUqQ/S9f1dd9GQea9+tjY6UiwWIFWPNH7l
cOk6sDnlzMSPbBJcxjg303gfkVbM+F2W9lJ5RN7VTPWjBR9zvizNYxUIJ37uXeBl3W871aAYB86P
8lt68I9HSjpr4oJ7bTJYDRjfHE7KRgA/tFbjcLIL3voCIkm/QiOV6WxLmjNrk43aS7fdQXDzk6Re
DFabx4Y3MEn38q7KrMsVz/WpmDuSBpHSInXuCrXpLMpNVALCGv78vXWYU2Qr9ERdjgp0pLFG88Oh
mnlYmkdj2p2iv7V9HGOg+q/8CTV+G4OnVTY5p4zzP7gtDPtqUvwEXHdgCZJTyxHFCTChVLD2m94f
bteQYZlMqiRJU3gPKsQ4aRb+K1LMhyuWZvwbUb9mhiYM6KiZd3vkZg4IbIR1N/oVrUf1KummJ/id
hwaipLzBg54xcywffWUovNiphkvYkplJn9ogp8FMGcBSOPexktsIRW4YcUhiedTaoRBYV5LUNY73
mM/dYs3kNCJGcA8KNp6UooTlMe2T0Icwqq6bmg5UFB/mTyv/xMGshg0ySoHJXVD6ihD4b5ArPxil
Tq4ykl+QhNnT5c8UJ5C0bcd1nt+5OKT5VxZVZIGAiIIqlG+hnBqvgak2+bGPka8W18La5o8JU/l1
7tOaNYEsw4zm7QT4Bc3d9qtnSXcmhoAxPPCivtNnudkt6rfely4izHOjJCosTU//s1kHI7VcS6Ts
Hyx+mKbV5ghUA2G0hQXbl3LO1c5ZVO9AmMT+kdxFZX2Ux0TYYSEVI2DTYCFfmJdh7ETUeWYWL2bd
FUNZHK8+loUfjjxQcnXUBr5mdHpoNmo62GmxmiGWDUcWF48Gz+R8/9d1BMqf80JEi1ub3cZjn1Mr
m+lZc3tHt+C4newbNGchFiwc5/CO4HWqpjc0kyqbg60/gOkriHAQSYz6SdFd1w8V3/TcDWQCi7Xc
XWHXJnmqklI5avvBhf76Q/LFnhAaXDkCaRqj/XYHv8MKea44cosbIdy4YhrKwTemgwiICn0nUqXM
72miwlyltYX+Fm+zWE4asW+9CMIn+3Mq8cBkxHZ0jEajecFMond1P7Vx6VjjxVz6PLvMoiwTQofq
0PSvdjmqvVi2dLaAuBKe19nySuSJ9B96abn/OPsYjyHjdv0S9Ny6ffKwq0zc+h7UWp9FfErhiUn1
sDnaQjaK9p7I88w9rIAqbkgpntTNqvlp0nFtseARHM/N7aDeS6cItgN1bozJDttJikuYRXKgvuSs
QWlqLC4snZMf9q62lDUIgz2d+vCt8/IKDGPsBUgTF/8opGSGqCclvCAfwiANmlDiJ7ViYP0bkSIk
YfLD1neFG+hxkVx1teFL0OaW+QCgmOuumw92kMHNXGWBB8u/nljfALEvHs7XCJ0q9Azl7SeBRU23
xjNP4g68JdZJ9afSlQhjwaPwYuso2ymm2EK3mFMlFFADtIpMwUtluWH12Pb/T6jentheeyzn/eFx
FEjQsPQ3z4GvJsxW/FM+xDklfiyMfIgni8U2Qqtoo95vXj4z7oPAbLG0f1jGbzvJG31Ym5VTMFKZ
pB8L+lxN5mZyZDTfD6yggwkk3YBqKzfXzvIWPN1JSKXoKImTq1JX1ds5rqKUsC5KCzfazt/mgvBg
YiGeBm+jTx8eIesq3/rMYGV7ZkcAVSWxpczlz8FF75K6JkUroZduJyMoH+qNRFaiBU3futGK2o7u
hh9d8YVbBa2ZSMtWt7Ws3gGfeWNanhl6XGl9HtXNi9PVPv/nPGz3wabr53Z7sYkVnVbKBGRbOvKv
o/npB6W/FAi4pSSF7v/IU1retqaZwX+l/S39Xg3vmocINeB9KwFdJ2+4BjcKgxjjx7XeyytO2J47
CtpiSFZ538sQrKs+zJQ1o/iFMCbNb7WZM+pR5si9fvoRxvBIEpBdQuUmeC1b0I28VIy/gnIL31Ad
C0I3tmNHjy9QGabOMeKLrv4IVmt1LzY2fLFmtZ/FMizfZklub9YCbIlo6+EuuAE9Iidl41seqI9k
obwKpklkPKpY9u2eR7JtEQdDCmVGM6Lskl01Fu82Pk0W0F3cr8qr1wnyMU1shYesl28OtQWuMgol
890e/LScED2r9rMLSTtSGaSYBx2DKFuLXcsZw8qlYQgWl8Ar/mu7w2iUo+zoHH86lqXTgjd/Z7zZ
v6tEG9b63XdrtYmMqCaFQMUToQfNM0D5TccFA3tQMbmwnLmeBiVCyEVuiwXxXxl7uU3Y/Dw7n1VF
HPVRqH/X0ZTGVpXXEABPurZLloJXXGd1EwE5q/lgcB47UyDdFNZTdWC+78KcKbbeXkot5DMe2vV6
+2x827AdYPP30lsk6HuK/ldAq0GCoHpFmR0nv7raT7mfAJYHANxObUbDHEbs+Bbt4ypy3b83N2/q
mUjuaHEZqeilawV/VkL9qrtX6mk74Pe1WjnfBVZIJfE892hU3lSv9du3wEZhPlmc/v1zrw9eCKBT
SsRRzZooKCiLbjmBaztxV6ngVgMhim37L5saamcQwnmhHyI/pjK5doZsXRrd/0cMrtCCRc/XPlf5
64mQNk1/n3KeXJQJxd0n0A3T9md+1Je6GjUwAc+dkbPqTjDwhfi6bOpbc0qxcnqGOybPnV307YXS
DSyFfcaohkEwpK2OI9OiCJTIXKsW3+m+n2NeHEvFNTvzI2E/D9JHDWkEnTcjd3zA0fjQSvqgxLrJ
LkGgSSpdsI3ai5WAa0WqmVYCR9SJJjihA9yhMe1ptWqEpfuf/rE5ME5W+6qdPp3nqvSegS/1YlTN
gzRUsT77RsJNniDHSVdraGMbb8ZYaW9hmCEgXeUwqTOenCDsfANCipXmq9ceAVFotY02Cu8/FtOq
QsNw79pJESz7mJnz610pmlW8WOEBnJiqUjIjD16J+7mrjgH/xHeRek1Xjt2N7LiB63AeLpHeiT6f
bEFJaNtP+J0s0OGVdzslh7pjehazGEHU4p5HdtZdiLfgjiWO+hjFFsWU88LqZrI8LmVK5DlOK5JG
R+nd/wVDUQiiR0VfwejcgYAncXfdVHTyXrODnuVNO8C0N2ZwSrVI+8vIq9k4EL/TD458nULQ6Wmz
KZ90O/iztsnmy3cIHTc6x7pekgAtbP0neLHwr5hglYkAIX5aiwdqkLaX2fod96CmvrIMJSBGghIx
rKkqc/asn4MbtVifOgq1WF9S4DTfF113+cBfWZyGk2Wt/Cx6z/EkmOVA78Q3/ln3+a+4cLaotPJp
n8MhjferRWY3sEPnokwI5iYJMs/f4PcZoqrJrGwjy3BE1ewE56taXF1lFCxCAJrD01aKZEZIMwX9
qDytt32sehxrqAqDr3/BYXS45ga1noepyTqbfPbGmB5Ilr8fIdhXtikH7HTGVhgRdtUbuFdkIodS
++VnoB5qA04kbwUiOZpGPYzU5P5Gg7Y3tFge292qKyBVSRnKQDEhzR+YWw9TUNiT7tVvf+LjL8Yc
j5kyAlvi0Ec3uNcOzyGDcAs35vKXimpgYa5WkR3TU6Bc4lfLQ2QL0dXOHWuSvzPds8MnT6QojbmF
1eYud+RkUjoAfGr+QHR8xxGqKq0Uw4fIqf6GrNn/HldBaJroEw3xo7bALjEUQNWOUqmiOTT4qiFv
1VQfhV1M8EcK9qPPNtjriY6aMkiq2Lc5LodjEBklbg+gFYsbWgZNDGrAVQ7y/ni95YqWIBabXPRe
Z20UHBPmjISnI6ECC3dUYBtmGjILpsTvEKDUtWimyQWHAn82CCNAzdEEZsOLSnfT0uXXUeY7rs0F
W5ESey3zTPSkZz6jkcuPe7xCS1RuNIiGpsyFe8flBXJjF0MdJQ2jBylRG/KdqeBtT4FHgAAIfVNy
7l8UE6G4C1EHvMLg5kMagyBeRiGkLfFff/fzh1M547C9PzLVAMdCQLekpyzD065aYd7Y1DaPT/Ca
1FZ+FEo1zxkeyaa5rYueWGx3b2K5tXhKYBbg0Ja0bM7EV/VD2/enZocfG0ylG3gZSnaQNUaSNq01
b5q3s+XgqTh6bn/IjN3EWu0ytase1zCYr+e2Fajj0Qku/JcCAYAF0Qw121NUYFH67a+SjWdkHNYN
/b3q+/Gl4rgas53MnAettci2BUct4w89sBiE45pom4Oj55HVDyDCuyZo5v8IU4mMTOItQ4AWxxvU
Bsli+hXK8M4+2LgeUV2DcNAwpX/Z6h3hEAAE6O3jlF73Ad8C6+Jl8IhjluOk0eNeXHzujOl3fw6p
bV7P6XXFg0gt4fWRFrXP3FfCcW6EkgU8wRTlJh1Ov/BN/VGIUTSR9wMK8zhmoa2e6MOtIRQAXUNe
wn/EsSjClD7LaotjcUBDF+XSlaTKCtBIId4He1d75POOgFxl6rO1TsgnF9NqgHC+ZBSKJJ9e/kyS
L0KqTB68Mse2AqPRHDcAZhLiU3gYorhyBr+8zaWajgY8EMGmSqpf3E8Va/1FGLU2Y4SgxqOHV2I4
Ac5tyzwBLFVv4J8EGoHjs7U+krK6KDHPphXzyYhM5t1zWvBmgFrMMAUpAjvkNv+e79YNlTiuF0ZU
hNFjfkhrUcmUabug3xtzFqLIpzInl7aWQFTW7Mh+6ovwie25pKSBe134DztaFbeMOYWqimzYIZ++
Q5aCUIksYjZHfihx9R7E4u0jxHrWn3UVE3NAyZlqWWQtfgIpQ8uum/MNS6sVfOVLb9ERqRjVH1rF
em+HKPlPOPzJyJDir+sOl923k4N1NvofZ/brFcQulp0muWqiL4ptdoFT6+TuYqm3DBh/pyng54wm
LE/Gc6HGYciai+TyAWbm4fMeC3dTAeXBGcPQn0aUzDqELqsdGBmpUM02fV82TvhAu3T6EmsKFQsL
sJT+/+75OZZDfFf0bi4vgUnIsti+zHzIEyLPu5ui0PEov1Tuptm+0VaJJJrtKSp4ZQdZy3gayfHI
Z37CLMZ3UrZOKsBrIOwON7noJXRsyrVZ1oj3ip4/68gSg2jXOgwLIjg+IiB6jKkAMJcXsiSeLopW
tq8ABgCXmxz3TV+GJocTVCWvw61wo2vNmMczLa4F8NDOVjWIQddBzhGzIukoOK2ayctbDJt2j6ze
VmfNxiIZr2X1Qj5Do2cly86z/5bV+dFO6ItymRa9XRLTuaGskaQKcXbrQrF7FXlC6vtZrh4FQwQd
mrJ5KQQ9P3StNY4R30mkJiXv/zv2bE+BK0oyMwH3E3e85pwOgv6ai6oXXVgVnHMGM5qJhQgcJsWq
XyOK2xLbBH8Po+l9FQtHH4momzkwAPKLG/Ay/ima8z+Ulw3JRxa3Ds6wCQoZgGMqecLGEcfm9359
7WVPz6url2PF+uZ0TyAvO9JM0/o3advNaeqWF3kHzab9NCCqqLrNGGCgaW1B8ghyAahnmAXfrYvU
2B/EzLAFEgbU+vqAbIQ5QAMiDo3/qCFpJFEQJXFthSI19QJz2TtqNTjHy5nJ8R+XOH+TtdtJBvD4
a1E01YxImO9uQxHJpR31PEzVMtL5Y/IAJOgGKjSS/fRnwKPKmrTmwyO2vxUMru/qrczZHrzGc1LW
QhcPXLtoErneM/ZqeiHh+bWGfUPLGQCr8+fO807Cy4OqTgLqmFagiiWhwvhVc9djAfQG5jzvLG5x
dGLu9SXm6UeHE6FTEDl2Jx2BiSi0Q5mxNBaI/gJZKNpy7nkMII9wW9PV71hj6hLkyr+Htm9mFNtr
Tgv3acO2Hfy3U+0TixqA0hCpUZmBePBwVKIKfck+8XkDSmuGDeCjegmPAzK4Qyk2xWHNSPcy6TYC
fClAVoce4+ErXTRh0sZQAVWbiF4x1+GkKfpe5wQiYGWt6GOHwbe4uGE/usl0d1oHymkE/q1tPw2q
pfb5Y3zBIWAhMJmvJXNl7CDDjUeYgHRpiWqTKE5waj0YHPK6vHaUL4rldaQ3slRKx1MJ9loF2GyS
vN/8Cjey9Xj8Ogwfhg57zFK984+11+JTFLZcw+MRtitOLLNhXgpq4cmzvGr4H37ROMtH6XzAIhS/
vSkVA7sRZF+dtSqJw7HDptMwGpmmnKd7KYjvuTQXfXD3IxXokPqR4AhdXZ02U/ji8cvJoLecYDAp
aSU+GTv6WWGMEIwttApO/Qwekd2Bp6Qz3F4JfhiHf/NQEwQcI4RhSYhJMRBTReMQsXKnk050J9VC
DXv1pOOjgoBnwQaJE1dWRL9knmrKb7QZuZo/fjU4OWjaydZaMOQiKE0KxFd1RpiZsFtjk90qtxMk
1TAFRy+txGQB/B8b+rVXT4Otq7BRPpLhXrylm0hw0HGftzNFK7SOv0hF0ysSQNMp4Jl1ktn3IE52
Wx29Bre1qhbt6mDhJBLoJiXppq3OqdsQDc4WThzz3j5FbQjOPmMAwjFenaEIQLt9BtjzcsTfUZoN
EDvuzbTcg3sfDs/SWK50uY1q5emUxk2tNx3WTbiiBoaAFDWYQtW63/eLQKkG62mxpnMrODKKP57k
XVsGAHZ8mwV028QSJu6N58+eEDbJ0FYcRGqs8IZLTtwp6OMPDSxF16ebP5vId70cPDaMR9tO852A
Vyn/xx9BjAZsN8//14H+dIBWb3QLCEaiifzZmnE8PUmz9kzGC2hRhfdvHPaFlZ15Zx68PNgv7sFp
/Cf80Pos+UuHAHatOhD9aK4pNC3KCSSCysj79LdIUFx+u2lNY+NVHkH6heA6xtVeTb5s6pIwI2DV
oMnT0yzFs7Tp3xijgt+KOub7URK+c+/xIB/n+dOePdALxEubnSfiuDS7pasrSQUYAmdyIhqfzKVM
N2RjtL6j67mWmoq4HtZ69Gxb6jgMyQr5pDwtQzr7WtvNYLkrjjRMee9UjLhFbMWtARJsdOtlGVOn
hNFBX/ZZAUg9VlJH20puKEUe6nFKTLGT9fDSb5+TkDjfMnShRQxeW+jOJwGtO+DoAIANazrTQxzz
Gd0Oj/u2Q7jBNwpYWn2B2tByvUgV9GoF3DpwSxwg7Umxm+KFZfQieiTkiaIirDj0+4xxj6tnSKpI
VZqZUb9hHPEyQ8a81YFzEj3taefgNVkA3alpyqoHgAarHiP4QrVKjf5C258bt2z0xlavy+sEVI19
oab8NF20THSffwHQJpqeftBbOkmhHyIqvKFF9evNHia1UE5SpymtSAluoaIX9Sp5XyC1DlOInQvl
iX5NdfstXeZt4mk1KmZJCDouLPr9vIvKVFAQ9yiuIhBDsEViBYXZwi8t4Oh+OVtGfWJ00gsFUjT7
QPlYU2yiYTDe0chE1CQId8bMEpkl2eNr7oOGzIqJRwJ7g9HUWWPg+2Tol2us66djAalzUQdjJNLk
1YUTU3KyPaYrOiQKKlqsltg1WmqkQvFaMQcI9IHu/bODdrpQSzmlA98Ck54Fpu3kEmlLRKy1GqUq
DPvbMhdh+zpsVs+WnErKBCRllOLBGk8cDPcI/p2WqrguK1+lCHiX958Ct7klPmG7hPM2h0I6JlFT
KuPWwhIrrakz8FO2vGhzIraPoGvtyCTtDEsWX1fbWR4LrL57E5JuAwOY/dIWrZ3G/wV2Vw8zD+s/
gPxjT2kRqHnTAcNQ+T/AjbIDKlbZNX0TcTw0AahfbBgsrXeUAEK/x9rxixlfDh+k7FrTP0FbAcmh
mEyiWjvzWaH/JPNDsqB8c4RbYoOEBv7Nu6nqa7GcEdJBbUtiXDV6936ZJYQUMpVWzZJGPEUIu5QF
uWU5uTuq36gP5IKaA9PmPHRfV1u8aJ+/9dn67c2Wi26JE0VLrQ+aLognrF6VxRPXUPpax+Y8ZqtS
LCoK3DMUsUZ+53b/6CV2ZOqhowclCtVapiwYSx/64mI/tG7wwE9zE8MENg16pIBMZ77XoeICf5cx
wTxLDjWNv+77FM8JFhXalsBUOLve/qmqzyHwogjCl2QBz6z2DsREFfA/1/CEpPjzntw2/RpIZqT+
eFFeMebWfklVuN+uhXguWnHQ58tBQzZaTuxwZOAeyAmeVDXiz02Pc6XFihnbJk0bfxr33k9eAFky
2sPTqjPxfBq5QRLAV/O5LBHTWbXMO7PDhkvmbP0dbWvX64Vpw1pAFYgK2DXH6geLXys8uOpSoD/F
4LC3/z6wgq4rAY8OT8YqXgq7Fm9aOZlM+cNoMDxLBhPIFsNwSOh5tSBYYmkEWJ33ciDGzqCg1uEX
qXOXpj0BFTfuWAF3f7ZoymcehVzhY7QQGTsYc0nrEDEUEWmyAQjFh0/llJapNSbCeLeRF1yTktql
66mpVHiC0jOU5TBuR0ocRPdllYESpTb00Jhag6WZLMzqSELC3dCdfDt5k7hId3THEbB2fx6rO9MV
jHcwDgqIwgghsKoupZYGY/TNPXALeBwniapZ9yp6wh4QYiK9EXFEXC+Vx39Yn6HGXOSiI+CjIa5Q
FspsQ0JWsNxMOhcqHQLEj2svw0+BGTVWo7FVBOhSEg2/MqTBKX5xgZ25aRIQdlDv4/BiEFKkqIXb
RXDpSVvpdf7FST/927Ix9geAlt9lT8gby0XwN8Lu1ZTJK/AmTcTVE/dwTQ9mJxyiw0PaoR3lIAHO
Wuef7il+W05vgV82zBzdjbRyGu9nGXXwGtaMZSebdTT46qV02mUCj9ysUWBs8ILfQ5LxBE1mRSMj
WA+MDei9f6jmpIPV7xo0nIm4y9ldiEFL00eDpeS9a1crEGb5DE6Hi2i9rTfaKZok17Gx5uD0eId/
5clX0PJ64Z9r8Akg+01D75F4cMspJxqcD9mt0csA9flby26ZhVUCghOxqfd47Yyzo09MKzQl4234
azBieFDd9NX1123tnGYeaQm6VfTVUHe7ebsffD1hXRr1pIayUQwW4I75kukNw13JjEzXayWzm16V
PbVkn1eCV5XUoBGu7y65nIXb3Vgf9o/NNdMOjTBBvixwpWj4nl6jM0AnzrOb66fU9vNCw6KGSb3M
/cWRMukkzHuFfO8bOOUIcxgeWYFQJZNtnBMj4PXwmYQ+nCCJVbpERfVqS41y/F3YFiWATaS/tNNP
aORz6WJPi6pALuXeT+aZXk0ZZSlDpx+CJCpxMZionrMVlHuxOAYHkakkn5TVOPUFj2iJhFHGl1f2
gbx+7VU4ExN9/8ZfLYT+Zts6n1k+PUEzM2ZJV1axsLZEMXL1MWT25DSOELzpK7if4AKdVGNCLKPh
7IH1EiTW9ftHMh0WqyR0rwbeW169YKisXZ1RnKc2puPO9XG1SRJn+UiRDZ98TXNx6pgODGVh/ERf
T579uFy9/BFEX/TD2x8pLT7fJw5u95Sx5jhYIkMSm1VLRsOescoAehG++XoxwtpNIj0TIUMxmzj5
FQ1dIswovTEoGdqK4130Ghf06CSO5TXLg9PTs6Qbx/SoskKcw/1MDtXQiVyzQjpgFxGMjqETNfsw
FA46AECpUH0L9JKc6RO+uBUC8oHi0CFyxmZrqBuHLPCaswZ5fsBJxkmIzn/uFJ7BJfd7bljsfVNr
l+S//SZompSpkaqVMHKyde8+Vmom9xElnEqTk6R1k7qp1oAJYM7rT2LZ85DyWjaIg3ivAja3xDLq
F8bPNPrJZH64X2GldtcofI5yxBw4XYGqqXeOEoUJI2AVQhdYflQo4c6ZZSv0qZDFBJla0KlZ2TbO
udvvQ0vWukD3SnZfb/dN4wQHoyLJS4FmRZvK6e72BnO7p53fFGpBNDw1XfRn3ktjFAA0V+k5lAyU
4buAufCepmisSLulytnw1LOQukk/PhYJEI2uPyorEgELjnFPsiwmv8HLe95OVjLezHF+mXag/83M
TKiTeaTKI2WGhWJ8PoJYQKW7WYv7NuwLQ1M2uISjJYhImeA39nqgPHGLcofJ5iTe6sDtwHNqWaOp
VjhMxCkN+E4+O+OUC4CZhwABjFphbPY2E0vugi+joOfZ/XeuX9TWnY3KkfmARRUi4szmdcj9IDI/
VZkMLVQChtFsYyxSJ7cMNqIlEbOp953cgiCdVwrVxxy8pb5dA0gTN7vEVc39eaglfi9o5ijVuIjM
YFGIuS3X/QerdRLUTNi4X3WvMGJdPdhmQ87hbGeFM8g85CsUuuJMwrWGvjUoQDbgF0KzfkDOKu/E
LRGHRyf4s6IC6JUDq8URHDSZ1gA5O51C9lheu6rp1Xb6CZ7lkN0jUC0+pqqymyaRrxoAq+p+uTf0
hHwtltsRVVW/G89GZ6p9v6ofDLzw2h6D1ZpGmFnrwZpTClDxdHCiryCaAaE7qENUYyvf3OPWNo5h
G1onK6b5VGOc+kYmXwVDrUwuxlmTXajofgluUsFb3zKnXogXzhAMt9d36SBUt051YES2VUQ+nDsa
GYv8JN0KYL32ol+PbUU/54aChUzR0u8dlRdBWCJkrPthN9gNywwULAIYD4OrcI+Faz/l8wDyyeQ9
GaDB70CujqXEb7r8epD5hL2sxNQXsPGUn3L084y5r4f7rPb4YM5qxQOO7QT0Sb6grsAVZ5H9fJpq
UyIpJZ4tg9/Qqg+sgNRpT4BdwtzC+QTS6ePSe4WOz2na5DB08xZwcVgOD1QKGKnIuD/05duAoES0
eoz3tz0RfG7efghp7EDy+5jML1xHrlT+tePQ5j+AfTE2STi2oUz7Dj5YdWV9cw9EckJoRDN4xeuM
N3QvHRVd3BnhjkkTp/1vv9MQGMBXFq5AJ71QoYXe7ArL7bM/Y5AQWRdlIgGObBnIJ0yjmsz4WVQe
yL+AsQWCGG94QiTjbQExSSdyySaqoeLp9JJ3WzG2JJxhnkg6y3GsihHmZNpg2tXwoyCfVWfcpSFG
VHQoMEQLQjTDJNilMckqQkTNxmnkzwS0iIGU61LRsgG6VWGRIZ7jGOwPAajNiB9GNqC12KikXcfO
CvK2OwSAvKzi+pM6ucxuwAlRPO6+TAdHOYI9WIff4Q+ad1Lwuqzut7Y16gBaN0ZyghACqyGbAAvj
6Jyrzk3KongtHyme7WmyxRMZBbBAGXrwprVte5Ze9ZYIWcyoVypFrTRiDiCcwRzp02ZS3P/7O1aP
kHLpi+1+PDlCTLOKcYTkaMmFlm3tGlQ+0M900a6mfqa3S+8TWwm7FxUhgcKZziE/Hn0CixlMPbeb
OEVakvr6gdh+vcK81b8e6Cc8fGEgGNbPTrXD9zB7Il9SkdrC8amfJRp6kDIeHgcMK3BjmYxsDVRY
xCWdlknFbap9gZROm8JFiOyAQ67Xa6/GVppsWJ0QYJ+89IlivggJlSy86mdzNFxp9UPxTjqpxFwN
AOuQIyB4K54gm1fW3IKZNqfJqjTLM/OrXM5e02f237yVCXQIsLgyml7xbW6kDrqq/d4/vApfjItr
cFfXKkZfw7B9WhQsW7tUSriLuRk31QFCiut6I/9e2o86nnXHx6a2N1srR5nI2h+fPft8Ppwwda37
MK7uwdKq7Or55mWJnXd8/CwSQiUWQKCWNEKA+nTE1CSwXvB5echKRbe9PEiszzXFceQPFBw/guhL
l/Ata1FyMBjnryegJrFbEpjt8TDmF+vVZzxuPVUtGS8iCfGONzG11n6Efm96S9K0iKi5D6FS077N
RmGUhoWKM5PVPs0tnGdnONv7BVTMbcGvIU7qQx4O78J0gg6mEpz5R7FAXTQ8GPc1dZQ5HqrwKLoA
XmXEdnwQixndCR9x+0rX1dVIcR/Dcf/271GFwgi3D5gquZDHSBxAfV7SKsms3iOjSZtuYuziQKO7
ByWi+vX82Dly0mLXJnvN+6V1dK8ctZ0mWUcpeYigO6hntFeeY+WG3zb9u2lHlzGMMix4LAuhOx+F
3eiPQaPEf/0qIxypkHlsGYwAGkSseeCJQFFxdHURJtwVC3YP+JRtdBcIoLWJQIL7hWbgRptSR+H3
D5rY4cAAJiFM8R7weA6z5ti6p/vs4iq4LP4byUXIRO+wAh3Msub1Jc19Sm05vQ9gQG2Qy04nd8Ip
hqBZNO+O5JJx5/ym7SDLzS0S9I7Q8TvTDZUKJDizZNzShLSqj0O6ajJ2+bXdopCR0idcGnYtPkEu
TPEcmFjHAEnK9hqZs2hvsqNdYiw53OhD6Mtd+3Isd/lOS4JPxVGHzMHcvRjI7hM3/Aa1R7tblu7G
+KXH83pqzX3DZzrcpXI1ToPkhs9HM6FEFLw6Rg3V0gCe+O6cI3/Jy2jejj7sPEdUiD0qkKLiPbAt
v1dEGEryOfeolrT/5OMtMFEAgd39crdMgIwxnOg8g7LXNwdru9kl3axWBke4FLfaSCRj4WAY3KYj
V9D3xki53r04gfmxlAkKT8NAg7eLwF+KaOmjNdFU+dfTLN1HXQqYGl70HigaXC1wOfMM/XbNryLQ
t6hd4XOxAsnHezHxCVA/TrrC1kBzZlFd4FaOjAQG3v437WF28YdM/AVkpk1piqqpsZ88ompc9dfR
6MA7gsCpbuyKV2SK70Jcb9bS7pHjZf73M3pppxkpKrrN+H8cv1i/0zd18dPGjPys+76TxdHUUmkm
wZit/+KtWWmCstLk6TcAlZBVIbgVz7JreNm7ICs/6XBFgtUxhSc1ybco3cpwX8XSUUl8rJQpmhkv
UYAE1HzdrnTBeUamgcI+qeMpJTJxGFr4nD5vYa6eGD4wTKSxqKIJ8SK4mi27xVXGTiTfjDG7ib18
cy2wPdcuJRSmi7mBtjxW172HwJCTQmL2pKukPMB5TJDD1bhThs2uyTnCW89Q5zNSV85+aEicRqW8
PEpF0TNw4DUKTG8rBmVX2Q+upkNq3XI27gTp6NloCpfYK1tZBV5fYKTyqhenU9sVKLH86lul+TqY
N+7xLRtIrxjZyvPCydCvOoIRkNeJ/RE9PpX7KXJ6Ed/w6VRkbaDQutMH7ZaTqh4hLOxr5RsOTIR4
WixJqeSz6tdr24GRB4i6bRfMNQYLeyy5aR5M6Kj2q68CueVko/XynnFdC0BOYm3UfvmP7r1/2u/L
BIyXPWUUGGS/W7nK6WP1PziWzATrm4EXYdQ7vQ1X0NmJO2ix553dMtlIaAQRXrcpEK1BLEoIbaDf
um25oKPOt4/IgOWGdav2uRWCBug1NuWCtu5o2yQus9A9fYTzi+0sbSOeYOs6KR+qYA3KVwxyT73y
4aVGO0AOzVOfk/YDB1u5uuMXI5rpdAaH3q6tU9bFIlpia3T/yXxfsSHbj1kEL49KPMoowcxnO9A/
9xoujdPzrV9F6dE3jKXbNkrTRIl90Lse1BCh3v0Zp8wGu24Is1oqrpT8+ODpxQIE4bS2I/53ZRD/
uEtHKfriFdAdZEeK+Zc17dgrmXFUpeLKLGu9aeUpAwadLla51mt7Ise8s0FOdFXdtt9H92pIJEL0
CGeLh3hJ0RZjGpxFJ2RJ/hSj9lcWh0zIJOHAIAzfovbXyoJzZOHNMMjHqZVeaeMtQpF3F86QM7/R
E0sUhgC0cb4rcQZwj9rf7Tp2BFpAZh/S+8kNuN08AkBpazeKN0v9BSLFC0lTRWk+rpSednhKMMhC
CQphzXKyzvmBcepKunj+W/o2ZPUm2w4kXB8z5uTft8Ew8fetb2KX2lwEP+Xkd2yADcBDkKC3l5+5
+OsaDttrjM8pySOs6FKsm+N0WEpbuCczw0jXHjqnWFuf401brIvfjJqOxZfJnhtuyYKnpAuKNYnB
m3jqMBSZkiFQUQ06TDVBrwGxbG7+DPTTHmBTfjIeRinvJnqBjtUIhkAg1kk098ULpJHjuIqhiBeU
LfwK+qbyauWn4YUflixThthjjnqtuBEyWvdJcR0vnPY2MS9IWMuM1ZkkGf2sU9U9JrcHoix8B8/S
2/6xT/fyRsyac41+TnOuNzqBhUl9XsaCtK4xbXoyZmUUwfCCdSbGUn2+Zy2HCd8ETtcG2k8BtwIA
Q/qGoY1WCohb1TPWAe8gC/DL4Kwr58lH/arXPzaO2wGxgJH473kE7FSEiS4TWHPd/Vpkxj/hg9d+
CqUY0DkRgzB+XcuaC4+UOD+eWdabybHrOxax7XaIIYmwpa216kaG8hvHNNIuJzG+fZImWtcPre1b
RbFzs75iETQZZ85DeIOrOXlltPo6uUjC8SMHHxbFaDsxfpasMZKCXmxw1zFUE/1PtWzBobpMJsH3
h1Yy4safCv16IvZc1oyyjWiWuTetaUXZeBqrdxurBOOt6stw+pMDLG9dwMrg7+KZfaQojWoY7K7E
XVIGhsrWSlIXssonJw7E6SVTDCc0Q7IKEEY/EoWIByH5TvS8ltN/Sf2RkhJc+Lw1Xkwh2LooauJv
+l2swqiLqDkkKrAmj1Yt849Y7TryBxuHk4rP0C8T8VjFSnzbhlu1Z5tzvcJcK0LBKgjoBo2NuBGT
HKCaTdoYxHLObBFS53Yi8jfz890PaQQtFx9CcY7+Q7mlRJqtyysYbrbtTEFqP8762dUbltlwB4pH
tDhUm/BilxyFNj/FaXQxpSM5mCv4TFD45IWe6oj5GDiLZ8ANWBjKQuUD6Ff2a2dMd1YCPiX/+vkB
oCK5Vh+jHzJuvoC2DcqQiWNdY5i3Oyj5y7/L3Ba2S6c84/+7MYpa/YbV+qk9n71dRQPON7pljBZ6
tUBBkuA8Osq73MCOIof2OO/cRenpNPHur4bH3N8/QTY+Gve5FKQnPmsP/wUK/s17x88hSAVCBwmj
5QW6JxYKo6X8BBgfJXvRW+jw8UxFO/4ICeVsjs2jOflgOQT78afwBKvOfu0yf8K8xKZ9y1M5NZ7c
ld/TLN2B+qxRZfSn2HSQWXYdnm7g6tnAo5msdf5YOdmA6noxspjU+0edikNTWwF7JFau/SdXNxU9
WwGVrR3WjgElu+/uhQxLsLXiEwNagsrTmMbvAKjcYo2d2Ym8GsaoGTC/qyYhNm8O4RUpt/oX+jf3
Pqc/thf07iRAOc2iG7j8NiAOvkC30aFk4IdWWFm/G0BlohRlSFzj9IN4vux/pk7jgruer6oE3CDR
znai/FLUOGy5JchMx2ZRnSuFWYu9nHA3tSdlglAdMic166iBZSWifAnS4hgbab2fMk+SJ2vXZRZn
7+xhNEP4jQKDw7F78rjaoHVLud1DOy38lCYNs2W2opyE/hUeDXncKLjzKEEdABoQyQr0xNIj1uS3
pCpWgecUief8fZa0AqLjvZWUcEqdEvA9bk+5ut5legrmMFCz5q2EgK5mw4gkVzKUgDNvu17n/2ef
WAjPX9TdwG9lUlQgzYeEPlTJIg1LsSJbkJ+zpBhrVGNMTE1ajMZFcMdUNFv40KOwgE/R/Xw1cQFU
f+qnb8ppuAh7NhrW5YI2XIcpVILDDP0nuzKqOFjfhFsyUDGW0HxLFGL8UZzsbSOJu9+kgWzJvoX4
8Hav4zAWmwZY0Iu9Ep6ob817K+NJA8bxbIKCLxNgmh45d4GZrDRc4nDb4Jry7aGjRS6O7031SP4j
/YHyttZZGQtxQL/poyqpVKDFkOCdrC83z2+6LDVyeRzQ1sQDTp8rIl8XxWlhHyutFt2yGiFxWFqy
q7rIz7IuORdAUwAbiHQFZcVG8QjHwZBlJj+K4dEH60s22lut3JSEjkEp3eHGsaijDGTA4B2jDUKQ
5yoIBO1vjH7F8C2NlQr4lyRfp48SHjLaa0tX36qQZErFmVyl/G98jfCRhCZDcPAhUCymAhUFnAgI
4oN0grPc4dd3ZtG92iavGElZIjniy0ozGrvRz1lmFi59wrQ40lWEbTMQ5KHgFaoo88iUq4ZqUdZp
f+rdwajABjzOzItvrUMjZESKoVD07Gs5tOKSFApfpo/afpYXOQjXMLw78SrlKNV1+w01ykZOcHWk
p+6bJ8wlq/se08/gsFnJNHOmDWIXgJeC7xRxBTPNoESIZqdCJQUjc0oTOYLdJrDvJ6l7UT+qrv60
vVeLVlX51q1UnYCDAVwTV1SGgXBBgSzcapVf+ooe8W4KXRaT7/17KhkasMzfZTY5t3f0U1tOzkMQ
BYlFJTo95ONu85oAwn6OUx58H/qmzaXIaWuScPWUHzqSx4z7lwe+f4uCPLep7oGCX+MmUdrZE7O6
eDsfjYduClhrT3Iva0M0wC7pDcKG1FTP3sgiPkgSfJfFIfrmth3IQTkRLlxrzAChLiEMQFa4Tolm
JEeCxLaTP+S0rXq0/B2gC2nmy6HCnDVK3KDNNC/FM0XFDdGkwaVTzMBV0hc+5KuLo1h8i+uT3uVW
bXCIfULvUVsImL/PjUQJa4nKkGkYw1JFQjpdX1VehXTIcmhS8ItQeuFj0PF6yVrRfDwKMQ72znyh
KvHn1e+Iq8Xk7O8e0be/3DfNxrZIddsvtWZ0e8KWwldFT3Gg9l/DURdD44S765aVpUFu4CUf2Xh4
bc9JptiWoU1yM3aDIpj9Mn2JaQrWMFqXUvVjo2lDAGG2V9eQxI0v6KFcrlyZR4p8rF2Z4lfQ5PMk
QRrwpxo2iTT3a4fCA9lEvw7MXDvMnwVAC3KC3qfq+whv1vL9fi5dfLruZjZhwceS/qEgV16A1S0h
d/k2eDrb0UyHKqsAawJPWUbVLfLeM1nm/A5tTy6IgoQaYvk30A8qI90+9wSxMqGRKQsbKMOOOnfB
o3yDCb1Lhkect9rKeBf7dBLoS9F0bkasHxcNFq7UPI/mCSqCJCaCXXl7eZW+6ofgRJCI5Qmg9Slm
ZgfWfZXIxPQE5jB59yzK44Gbrl5MYWWdL48YTcrnoXM7hhipZhyqx3GqKyZqNr6QUDnxcPI7X1PB
MUP5QebfER5SENr8ssMWJp9yeGVBXHt9wRG8B2UB55guL8PChKFm/oT3X7E/bJDvUbI9cepIWoIB
7LAxV0DvLJoBZ5qZuxF6rKq8QccOUpo+7gEjBIiX0LzxLwOoFzbR8Cvsz96e+fpFD+7bkXNQfIiU
Z24DaWI3K0ZDwDh229fOzy0tYzCNqsXrZbyD3G1qflg3ULYwFQiptswD/qk4DYTd24IrGf4BoPbz
YflYX3i4Pdv2GPPLCNnMbQBL0t1/csl/saBpGAq9oBaPhZfhAI0uribTBRmraQf/Mr/BVYAZsbeS
8+yEimJaEcyUGlC9nl/vafyQWHIFK8IgsxyshX8XFL4RARMEuxw/HVHHxmVC2yj/+buEmvMWHS6p
qaJvZKRWAcHiqXg/QYe3Sy6H9j+SuOt+m0d/8BKMu4XrbuUa13LL8FXz24bjWXfVK8SKRngXF+8M
g3zCx4Z11dvPLjs8rrUq+ybY1UeqYhncJu+NNT5J0fzUaPodEylPWctR5tBS3qwwAIlN9M0MMJbr
kcWT+R+5l/wEfeznF5dYcmMrTy8oNVnGBnoojXatnlMXXUvrFLd3zybrSogLecSQdjNTI9TFTQM9
Tul42ILhF3WQjhcuqm/D5VbL0ZDNCRtNXxY0u1KASObthsJfW/TFT5N02lfVskf9tP8Mn8PNFSTu
CR6FQblUOG/N0Xm3SyPn/7lyA5VCqBP3lzn0QcuJ/gSN1p8yNpo68MPXNliF5Ox1CK7c9YbDp0Im
gWxJg18Sjr+lWLLYpQ5qOKvOSlhyKFUmwuH4+7O/P6bW6WjztMQahXiZl5NwWsLjJy7Kq3I+CUcD
gk8QABLdVrLugfGzX/Rj+GtLn2dlqZxq8MEBZb73sCXryii3QlOiL/cTOcrNdmPbpmKP86X05Nxq
EPUTczd/iZT9HAO5u2NmxutIboriPkzfhnaYtgeHP9GoPseNQE3+GG6APx1+1b/AAn+O/iTY6VSw
Mk1dhHZUOfRRzdF6BgjYQib+rRXOrBFrh1l0JYWMzZsOiN4yWH3SvsSb7+/fmfBGF+68mds5ouQv
osnutidt5Drw40jdizX/XpxJyuBVVBOH8Z+8F/MXCPkxd3ToZ1Awh1B1bRWC2wVcGmuWd8LC+1iq
irOocPqJuP4IJE/qr4LSaJgCjldbuIXRwgxkiUBymkULpq8g099W3wkVXn2ws1s2ZIyVFVGEaHmm
THvHjIOBP4XLXFlIu6ZtDctmDEwuvNTMYQRbBCuhG6NNfcs6mG1mvtMhfLkxlD0GeqiIssj9w4t9
SlGPxfNHztme7/nFwvpJRSURkB6Jv87QKAl4RoPvaYlbJtxobLYFG8cCWKnKx/9fczDiAVGwpJVF
8VQm3gIO5/q+J9mS5UU8FZfnga40O3eq0Ar4C70nX4STbfuFNz2TymZ9Ji+F3v4x8ZdhN3NoZKbm
rPJm8WJVizpDdDzH+T3WqYlFostrbE4Qpmzv7TMwpfVOFAaZAgO3IDzF3YcxZSkORwf4e72bnxpX
yM7vO0vWqffK2LgNCOpU0I/a1aKE6kS0dYg4YyJPkOyT2wRWUojXsdy5eUh1W/bng5QEAD7L0g+N
8QjfvQSQphcboJylnc2qRCbbks3L6wSvs6hKv0Q1roduFWVXERLCeLokq8g83OKrJ42Rx1xCX1d6
hDRB9VnPzoY5Jjf1vMNd+i1etH1oZyTY/cTT8bZ4UI5phrtoFI01urSDuDDxFYSSyvI9jDz2VtIe
m5j+aSjAU06tJhUC8eHNEd2lixW1fqMFCrvMOrda+3bBfdLqvMkWW5cDO92AXYJdBaNorcxzgQtx
HOC6HM8i7Xc7aW12FBP4ydRWVhy4LN28qIUZb/zwsxYzq/h3pMFy0IGGkjQcV9BvyCMBy5PnwlBf
tOvBFSNb211mU13jzGj2DdfXC7fX9PCOaNaOaEk9HILPNYsIr86IsoOQ3t0v92yxDeXTqgH+4XTL
43yz+vRzrHOuMqmxg686seAkPxwBFhAcK1Oj2sr7U7yzUKWUZ/87DU3UDlgDf79WU9bJuoiCwYWp
ytajYmj6BKJ06R4RpqirQ2cQ4SxiUnRXnGY5EYm/5FByNrTEHKSfjNLAYsggA1a6I4fJLCYYJVom
XFSFzn6zEf6HzB55qpmEUTqr9T9w7Qg8dnm8i8vfciaiYpM0V4J4mb1+CZ9qYpyaiQuTk+r6x84y
aoJcmO2VvJs4zhMNrumZ7f7VFS8QrJKoruqLwHA/p2maoIHQW3NInKfj+Y12Vy0RcSbCixfuwfdU
hvaEBzB66CZerkISZV3vZbyvX76kgdbT9gn2V9qf2l5CyIkRtQz6cCgTzNazvFwcMPh1S92WIn0T
pjN5kEtTbKR4EQjqnYTxmBVv8RA8+8basSXaNbPxvqtVk4Dj98K5HzTz75C7CbEnk5e9OgllB/t2
VnNW+g1T7eeL1myhtVF8ljZn5MHadZ0fRP8aZsPV6+sYKUUwRnh/MFmZxfhH6gi7Zo/L2EEmBCU9
TZKtmn5UhW0bxRjkdSXY3nbiaLLiIAudD5bl9niFOseuBv4vhl5iKwPy6tEiMwzlB0k3mxaSBFNo
0yKsRSLN8NIQR+DHcKXh/PTNFVEycxTbNwf66kRODalUbtcbZeHsdJCiQdqQJdmJo3+nBoBfvJU+
FIcqvj3aCsSntCwaLAThWMBcdzwolP9VF7Pj58x+Mt0gsDNIyvdTF/7cwisgh0iUiB7j5C/fuBp2
h3HbwOyKNXgm6NggVgDD6S7TIJ+6jLviMl6/O+diyd7ItqHTjk7lDwHRs7UOpIrDMhd7u8JqtyCX
xpKO4HNnqzIsomGGeBz2HEKnkbALvf7xYH4dpA6XvfVW8Io7DT+QQ86hOfG45FjwHYug5I3ydC3K
vCQi4FKR+LbPMyzJ3RGExbAjUba/GbuthF3ezMuMET/3w0hqhME1DM7JB/VhGBVUk9tsA3ifvmKn
u2XSThSWAqv7uIVMr6kAsm2TUCoqEDjfkc54me6whZlPhbMPqawLbmQjthQmx8yQTDn4ylSwBidO
wfTLFK4on5cPeymtn9as0JtOYZWiFyZ48TVwGES5RWhd5SyqEnzNwDMKjaldpgIL6sG1TJihQkjg
l7rce8SsuQPjIBXZO018TW8+6Rlr6MnATiS5y41Pz3rJ3svRLElRHRss923C3OUEk6XBxRVR8yuw
zambkRioFoFZsCUO8CeRG9BhyFEZCAOKDtKKQuy50lsWN10O4ilqKaK3A6CAg60KHoNu/3XXxcrZ
tKPvhvETtDWt40PVx+UOsUUoE9gz4Ykv1i7bXkVHXXW1UknmV79ZSc6t9884ve2creSfGGBvT2+F
dsLmjZ4Y4PvO16Fxn9BgOHYxZ26B4QfmjVRJc3mEQCVDWN8zjZVDhGQoUmbr6fNSJ6Q2dykleFJl
jriDjy+99frczP7h2fUE8uO5iJSPhVF/B7aHpesg7D0amQUC5bHlRpQDNlPxWX5elCxzsK/KdcUm
bfSAU//NMrKH4oA0aCcYNwM1Q4yeidGmWRIaJxKe1UBcvVPRXSjAzbS+4BkwU9dYAgyGO5G82s5W
4/aIoxkhXDAccTrqs/Ywz5AQ+CIdBbZSyFWVLBhG1yEiCH/1/SMRq6mfGQNZf/r2JP6hCUsSv5di
1HuBUz5wHldqXoCSvZfwx1FNwxKUnpIshnpE/XtLtb8Q/H07XYhVBGbzeGHnUsyV8xfPbjNwG1Cq
SnBW5P7ZKPpXfLKsjpTI+Te/wHrrdJL6RFM685mZEhDCJCummLs3ovqFmAOnHyEBJDUaS9gFgNxj
Jgrn0NCckI8r/hG1b5gWmWJQlJhpoK1bwUc/apKz9zPCoRfKbQbnfZ4AunUliU5K0MJ2jH7OD+fT
FY288kKm9x2+xxblpjCe2UhK2/tt8dkDHo8PvCL3npfWBHE1I2waVVhsQ851Umm3h97jUJeHQrVw
2UdQ3T4IAKiFipAOFWBCDTDVNjaeoc/PTM+mbH8mrQwkEfj7mRTkLB4Yka1Tje2b9HV3vewLkRCn
WupL9vsSyTm7yiH1yiSjtO1R5f9HlR1nqcVcYjzpAxUgKjQYHXTzX28Ze5lBupnZ98tUyOI6JaMw
VVXLeaHbVacslrsYCpK0wyMtbbS5dtJh+6U+5yChYslhtFonUZ4TRIjZXjuHAfYNIAsTmeDMMN3E
T5NJ6ZIR8jsxKLFMbx6s7mG5wW/7ytH3zRwve3gcTIp7hMMjLtRlQu8ZubUesm9QANHORtMjr9cl
wON8lPxU1vjEIg589yTYyPNks1KwZ5NlJN3FwtX8LZe8WLKjw9rCOCVHRe48A7i5ACTDaCj/1bzQ
AoSZpWfR+Eqvnv4Zp0Y9gxIHm3lHvGRLRA3540mPV0OhelaZvbASmacxprNB5w9wzkNrfAVEhtpo
EYRTBOYhSp+2ukIs+qOrN62E85AQswUj1SBWNFXOW2yOWfwOyqAyql4Bu4mQm0POX9FBUHFBn/qx
FB0z3aYkXzz/lKGV9rR72YKq02zWlp+EWrZ41n11MbxLwxhWYIE+RYF+jzI1otx1O4/AtVdoFAS8
M3KZMArbgp+ZCLn5l0R1eSZ5ewwaQiwJLYzVwEvSRPmDHKVJyoNuZ2j4LzMzQRe6Slami8LRlDtS
tfxGvW0RQugghihmvcN0gnwkQYDEi/in1ND6aeEv8kVcDo50QCjW0anztw85+TdRl0X1AR1/SaMo
Ta8T5PLESs3EqJbB4xeAeZFWmjiL1TbBYuQvFzS0xhdZJtwsC7+uUZIeQytGZlbB2HZKXoAf7Z2d
UlewNCXzsF/LYXSqschAyk6HxtT1KQFInEVgaO5AA9l+ks1huQFZjZxaMq51fucUKxiR9N+CSUa+
OjP724HJ8R/lvyiCix2T6m1XSL41ci2Eqboe64QSqL/7QcReITNtf0uYwCG9TatriJLyo3uwbb21
zbMGzjQ8ReCmyOhBdJXvSkCjmvt1AZxIfyQ1rHLr3VOdb4hSRGVUOKsPiZLc/QFWvs2yZ7efV9Jm
usb7ql8qZAey60aajOsIfgicuaGJLFrUWMpDdKqao5+678zUV+Vq5CntDi0BMOt1b3Hy3rNMaZkL
G+4O5vsO3A1sYOs7SKL+Z3c754zbE3S05zu7wqQcXg+1/J9pAzOyj/9LGkmkx8puXWyU3VtoDM2s
UEO3y1D9Cqs2JU2hjtmNh7CR/tRN6upEmTJEtt+S+hUIOfPX1v8DXYxUYAV8kx6ZM9tUh1oJ+qB6
BdI/3KOCDWcJaoibxhvfdHqyPlywJD5qpei3CJWblzAA8KDDyNez2WPFi4twcT54BzgErva69eGM
GCQELpbnM8lmeCu+cXwRKgahUq8BECwH7eKIkN8Xeckl1MTqXq+duvlpNskGqc7nLlbHdi5ceTM7
FbW3KM0fiW71QXzjkRf5cmj4OgPpCo0DnfegChP9/kx0Jlv3t8MCxe/lFWWHcT4DZCO/f5fHFsea
9tTPqhW1EZvFpCzW0It0Bcy88UlDUWRcyyF3us9e2WtAv3lTTJSPeTN/iBrXTMNcMUZTZYPmrldu
Y+ikHTO6+D36hE7lBIzGFGgU+DaJPgVdYkUJpSU9TI14serOHmmXumqOPIJH2C0JX9H8lUVrw9Mb
YTaPGQws0BL8b6bwqLU0Js613eT7iWCvI4Mo7tovsjl2rY9q3Jr8sEr9jqIibdrghCP14by84mPh
bg60hLbVsFCdmYs+s7GI+cNlF26d1dwQjwAK84vbng97Lzell4bAcaelPVgmWpwrQhRc8L5JZxyl
rqbESeLCPFROLokBQA6RPcQFns7vZ5ThutGdyvkEWBo/Z89egZS9+Z6WYPaeoLABBUMtWqmOVblI
54N5/AjQk6RocULawLbNCdYIfqdwC8sx3LLhly7jWzIcJMlwQPuTVwXPbALlrP9Y8II38QdU1p+1
w1OeTgWwCmKj08I5v9jrHCkj6fNEdg4ABpNUxT7TYVUggEH9ItSjC5bgzBdyc8brpAfZ8uj0eb0w
KZOTJUq3ZjzYme9E3sULK6bsK+VqRx2h6pvZPiy6sNnH3SRJG7Fji+DqG5VQwkmjWIGktX3n9xhW
A/d6Od4Y0VzMQAQWjIfBMKVlQrnp95IKZO7+23eTwY11BC5edb6i3j7e0FblmJ0PVWHoicJm1DuF
yVFR7QVwWIGv2ovu662Q5q6iOn44grCnDTHngERlVCx2mBRGQQpLiqfoO6dD51VI+dFX6eh5eM36
TPI7g4aApgU88FLrUH85a/jEZdpc/+Hngk5XcjvwKrsZwPBnGn5aEit7EDoB535q8tDEqyo8uX5F
GRgoob2qCIDXwbxIHMkBM6Kvi+sCUTh+69EiTQH/IHkHetvYhWkZO56FXx/KGJ4J01sjXPr2lGUA
zuLFMfv6am3njWeiGy6OuAIMKuC/l6wakIjgmQfdsHVUcsylNSZNQWJlblQkXKcnPqWf1qeiN9Rt
UgguiOYzLW7AdxwD6uo2Jlb8O9iWCEMIyOsnR+Sg3902tcMZx1GXfEOcrep+rRRGJOuHxgu3ijUH
yJUHMxSPC3bL2k++5KZIstvIuuz5MFT37hCmP8SZrc4W1Rqn7sQVXiY5WLruZwUd2Rsso47rk9Hs
/zdjFgoMT3riGaeRPKzt1i4QRJ50PZKrgMhwetJtYcDy6mSKudZIVhTGjrUO/pkzr1Yh6oLAmj4Z
Asvd9EVuPK1xUWBNP9aCHOfceHfDdx87crU7LbaTbeTD9MrAxUI5QXNZ241xR+SeAmOf4QTFObne
dpCVdA2v/Dd3irpBAJwfLtQd83dxbK6ALXRK0IR+GYN3htiICIZzXnQzEFsd5MhHXocFELDfwB7o
3h7dOCOMmzP5fz01Umb4gpjAUZaAUwo5kbNdsvULCHbqlUkjIMjceSf4vwlHzhCzMSCE797KOHCF
9xV/7jWNsFoCJznR89bfCeN9fJKyLvCneoEv0kqE7YkuRBNiH5qSCRYqNU2OwKHIKNMPTJ0xofzR
8jRGCSqo77JCmnXyh5UTZNpgBx0CjMOvLla/8hX9CTEZJSdtA0ZqSjQsSoB2l+bkv0iaARnsjEEJ
3SGMQO0PNJ2Qna5P7yJMLSDZG71B0x8erPbios1SpB9S9NmcHNd0hsIn/88pvLCBW067kQQCRUBr
vl5qqNAFAyNCHL36JBDJWg3b38qFlOU9CBHCNcjoUHD6S/qpyz++bgVE8M96jL8RFUOlFS+AsPat
p05boIXASubY+m3hGW1df+ngF2yk38aq7e0l1ImAMWMykg/ULKAaQiDg1ScoCpBowbSbtjxd0ymo
eOXaFzjD0x7wIuVuGh7Rqk9dymPGV1mrs4mKufPlJX1mBo3/K0Vv1L5nILjlYJ12rejd9YkV6K9Y
mp9wHqsixqD1F0tQF5FnChORxNlPK+CluQLiEd2yDqyZJHLMJmxJxveu+0/XCZwbukAtRMrm0fiK
r5y+pFcERNrvTdyBqop+MBtK9ISxWt5EZzus11gXA6Xq1AZjsuocyCnTQEzUCeSj3wKVe7OqbhAq
y0mPkjUtTaGZH6lWN3fyKFz6ZOsJfcbVlHVk32/KpOCehoOKb48PT282IK7453c1a8j9NGir9r13
gKNyCGHzSSjeyCkor6Zwzr0xg5D5XKieI9Kbt94HjX2nbqBO4SHVNCeNbqv3VN7fQ5EysHJBFDwy
Pjmdp3u4dMNJen58iUQHlwy8pg2bYRFEBeQt6TtekkdINooHqFZ3h7DxyECj0LPth4/5AYttoMlY
3ZZcSgWw6vQ8+oxsHwZ78GXoIH71hSEolzND5lZN15wDtYzxFLqqAJ0j7pMGmqbXR+5D7mjpKcOT
hw25xpbcvOZwtPXm7Omq7M4PMdtlIFhrvW67hmTi7bJ7wLI1GFXim/N0QY40ugf4VKsc3c1G2mcc
4WM+Q3rBe7I6cgxjzxVUBIeaVKxymiKwzdQVEnihHZHW5Z8Gil3csTwVxHhI91d95SmpRsJUcYgh
S/cqekruEXVVsbJNR07Pd9P/LrCi1ZKkbCzSsH5yF6oG/vJt72F8peh7D49m4BoT9dTxAgS8+v29
PwmlujUlVfdJpIjLOwxsOVg4NBx3bHGoDbwffhx+WMKvNG7QTQTEmiAPDNQ8RxEqCi/lySLR3rQe
UVPkAM6mAWdlt63XhdEUtt0TppBq0KsI7suBgBd85czrmZDPS77QQtVtln64fOHqfgXiKStfSngi
jFg7wyt38CUyAQV2ie1v3hFSMeU5N1yJgklZ09Ovtz2JVStvw7tBbF+Es6BbseqaBktAGEqQ8yUi
2tY4Fd43GxnRIAVxHXGffrnBaUfdHE9tYlGwJdQhYB5zgf799Mn0Qbu9rCPdCSDqhmcvSFbKzyJs
VpYOH+Ak3gmRIkKv7zaZDQVT0djWVu+8PUg6sEwERyji6USnAX4xKnBTmLsedWhDMXu4+yWa0AmK
uYWXu1FxfrXReVBbjr3nDro6R63VAu74B3dmTxEuphWIJiNhEgRm7WAyO0fB71+zFSaj19+Go2UZ
JAsmmEloxnOr2NAFeNcxysCbOF4oeAqEqZVAWZLOj+qHjX+3otDFDqXY040OCWq2CbzOnLsfBJoR
qjjdn87ce0+jEGIfHLW9NmGzhKUTbJGG+2YdYNCfuUyyxuDZDznn/GVKsdEfDO/UNyUtSiHWUNrX
aP85Ko21I4aG79f8Dnt3vOervQhobddMxu7HBfFibCntZuMhhSa8qF1tMEDY7/kD5H6XWRVGcyMY
D+uXsFY05C26eA/hxVDdZACThTwcQ26fsiEMA5hE9UlHE1x3WHYHKs/Z72RWflw/QW8+5c4r5znV
9WLhzS8Q22LEfAzqRzy2koe5TzX8+6LzaiZQZozQs8FFpKh/SyFdCKrhxNyr6BSfH4DQje6DdHY+
q/pMYG19WJ8SDB1ji4H/Mo1zjn//tJHO33FrYT3BRC+ViGH3/chgusGlSBYkVo92qtsyJNx1KxBU
C1h+CZsGNf5yjuuLrWKk72dKz9pDTJ1EB3MJp+qRb6L6cDGGJNGqg5CPQ7PfA1DOxyXLhi8zF969
KCWLSefEkT5h2vF+tP6Vf/AcbE/KCp9kX9t28bRtkDoWUByL1FUH/zZig7HUEzQkP5EHl1nrgAIC
fI37ECKFv7hEMWxtmEectisqG4/tvnivTRdq7zLIlAhcNkAFYet8JlyRbtxcJ9CjcGZUemUZrwIV
tCkCBuGPu8QkwiplybGXBgS5EiZ0YAqA0oLiB11eE280xJOJfMI7d8UX/GU/D6v5BVkm8qAQeAEp
dLIGcdQ0czeZl9Wc1tef9oMIkkQTUo3ahFbLMfYj7X5E1CbFKh7rL6BlaFgeYA7COegOfKEjyGJF
xZUHxPAqSNrxigHZXcMxDri0jqWh+kqZU+HlQgGpBCWU48E88RsBN2zGpcTSVBPKlG8GUpHJkGkJ
AzwgZybh0aaNNB2zBfITT7F2CHJiw356gEQFypfyCeA+IwWJYjHnblck+/afWaoXWpH09PzUQ7lY
EkY647wGafwTImbTKoerBAOHP7+Q4ewBqUTkdH6XuBQGamT3Ek1ywrxUt/qIdQ3lAfRvKF2ASrJC
u/MFTzOUFhKh1l1RIXnlWxjheVqX+7Isn/R0wiN3knugxMUPGIm7UeqaTOT1ejWWXx9xew3IgvM+
J/kRCp0igSPYHhqN4J7Rpsi41wCjA6JvpPbVihNrIhA5MENW6wGTSvWKS30gIOpwWtCPc9ePkMgm
GJDMT3VfHOMUGeEgqFR5Ed2MvdHGAOkG6GWjDWnWT7MqiDJOtna3dxAxo4J9aRaYP3Y50UvmQvSP
F7Y2STfRGBovwugqk0xAgYBjFlriwCSIoQBRqRGvBthtmoFhRRmk5pkA5ZUdRDiHFYoaNUfRSmH+
mU0JL2+0P92eeyFniQ7xjOY9KeX/mjtfg57z/MpRoebbOx004pQsUANWufCMKJSvvIdFZLttzW7s
8qwZeDBVHsf3TRXOs1lpQmGHC1D0f9e3U20MqA0fTQoxvgc3KVdtlKNnFzq/+j4RZ52y8HzKgR4r
G7ftrkPIvP4VGeUciDeSVKIaY75LOW6oZxeZnREgUjO7wUT3QpMl0X3eGykdjJ+k/lUoq+vqouDs
iL22FFNK/DFLfYTfrfOWmlNrCrI987i/UCsNsPk31qInMbA1RxlxhslGz6zdFoysCa1FMdXXh9UP
O5kvLzHGxjoEu8aMd9eQzkPD7Ow6G1uuW9FVdqdA/VWP2a5wHcS0ctIudaZjpJhdkliwc9urcLap
5dHLoZk5xoYqRUGAN1P4DbRROaNOeOjbJgHqWB1VbVMHTk/rZ9gsAnFo2Bph8aM8Q2KpHaa3axfu
2WIbSMFZbeqJXr1TPDuvMzj1hDspKuN9ezXAAs0LaEU8jXB4lYcWsC0lx0Z3QdzL9FGDyH5vyrhJ
2en4f3bKiMJ2o0ym429+7vfdB6arHleUlZ1Plw+JEm23zF+0EgpUgElGkc0WwMo8oYCYQ6BOT6jI
JrcJEasxdWmqF2r5JGM3t5ndmPACwo41FcVWV5Lel3I6/ySmjIczSasmRlUUUgxpWwkFhxtD475q
uaokaNQNH+z+1f3CyF8H29UqCoHCleFSpM6q/V6VxSmaT8vqIXC7U01IM5mppZlLL6hDSvWgm0IL
mZ/gdIQmhgSBq2q0EsJpU/LtH/OrCc+PVmDl+ENCo5UdzLeh9ng2loUYYn+DfwF5UYpGjb9LGPxk
VxnvJo8+mzCerqoxVTyAadyLg7ZE+YThrPq8+NER8CF3oOHYskspeFI67TC3L39drrI1W8oiZ/Cr
8jgV7E9Rr004EBmF8ZVgDQzIU1Yr+YU5u2ynThhZJhKRHd1qsdPGdzj8fVkkSEdYeTabWhJQTEnj
RWS2uaweME91zxxfgJJouCIrFfmMWAhYXXgICyS+3LNRBkZIhVJLZ2Ao2NH1CwtomH6bdMCvWSQc
8Kiw7x3Nd/hKWhaezNpNlJThmfFdQsc/0bEoPkde1rzWBu85rYpFmVFmmlX+bqbsZGiwJ9Q96B8p
+yQ6s9oqsf8UCRXbTROOq2zG+UM8KVtRy3QmdkgGlselzxn3wuAq6Y+d80/a2tKzJSv54JsjG81l
hun+R+sjDZ2SeNoaam+9zNmZG1fmlC5+tqPm+k5iVe2+GUVkIt5hUMfNTLHUmnsUW5kZ8esw8sxl
a9g9F10xNlNUd1KzwyRPkG0bDaMvxXPTKiLR3u7QStZnk2v8f7zDsB2u0lVUOZtP5gaVUN+9yFET
R+pC7zkt/Qj0MPszd7dPYUjAoFOVPohOpBi1fOLR+NfxT4Jnp+wF9nSCNuyn6Ks7XK5vxpzjEClr
At9FtuTGg/aIw+WBF+PeDB95mnsC1CGyoGEABhb9RRZLwEofusFcCLDt/5T22+nIysdsyIyBFW/8
3VmfJLwkUIp9K8vYr9heosUnuV3Vfp2ngCg2InEsdB4p0/sKQPkQ9HH1/vAMM3ZKPh3QjWMf2Ah5
JHX/QWWCW8zCOGfrnNYlBc8646WicnvXKWAiruw5U1dlfOd3AnwWSgsf4BODwG/ypN4ljuw7o68M
b04q1aOOVBhxmEuFOHZ18VMFqCM6ow7lwRQqS4/E5Z4JGby2K8TA5gCO7issgkUGHXbOlWyzkNOG
m47eASPVvpwMiC6+RGdarYWvRrjA9SAm+4U6EKYv6D0mvp9t4S8Y45RL7+MQRBXLCewcbDqTS4RF
IUt3chF+BN+Y0jeoKABDZ4z2LPVcvQmxCFJgQm03YjJjcS7Jh/a1qbmQ855p9BOjDTcbvQ80chAy
r8M4S4cs39DkVbH3OZEYiISl0yc+gBzOdQn5EFgYxB7jFpFc9ix8uXMfJpPZA2LqSY/r0G4/9siy
Ycanwb19tOSzeuod9B3JhoztBvRBu4BKP3HA1jEnyCafZSKiZCGN8nmDAoCNbqUvehRfs94CefLC
21IL8SqobLpuYF27f+BqMH4cHpfanzexPZNm0degqsQruWAjsYAfXLDucwBmqboF2OJ/Yo1D9XQK
zWmEbHbeDts5dObx6Z2eWS79Y2Ubrqmu63sChMOichBhf7x2kB06oa51Bf7BQio7ReSyVe3aVRfV
SFEhMcnk2pYVvxKVJNTo9trVFTqm5vQdc3nROI9zSu9r0x/hUiGgFtFnjeD/JHyjfgW3dvWKpimD
N/fU1GRN6qSKJViWOVnCQeseu/nO6yx4DCBisus1hdXNaZ/VO7fbI3gn7Q4MNmvqoJASRVV3gtVz
+YrvmEI+F8jQlbZ95xR4cCD+rf0lOcVS2i2xErm5xYS4vFL4nfizcG5SkwFzkeQTVRgCR9E0JF99
YWb3V5sUo42HBq6/4QnHSvd5tvvJOV8J+vqxLeIZynCY1QVXW2LVUNyndqbF+HFurSpi5kJVAYGf
AQ6Z3ZyyO4A/ypBj1VUjwvYV06W57XYf8xQuH+Paxqk7IH0c7p8jyHgVKe/YEhxqBsfvLIEAo4WW
P/RRsaMv5RWt1thH/ahXUGkUhEZFBJe7Ga7Um1NkaN2YzQas3+MF4u0cN3/dJ4kXZ/aPAT+Shx5x
kD1PHcrFpdWEmopN59iytG7q6cy/exvQ0iBVvTwXXrY1XtQhrwRwO2+EalsA2SBAsefNMOeBsodZ
mfsbog4QmWT1Z2FUtrnslJKQAFXnot1R/QD6ldq0XlIwDzHA+RMUrfHG18Dt2IgX0goc8w9NSXlT
CWC7pF8Z52V6iFriJR7MgTLiz5zZaXCCjIjpmpWaUPQAxJJD58ccJ7PV9GfbN7OKvv5yvbHLNbTL
DLQNkbc8HkiaTwYXOM3f6SCTcqM3DQFrwMrN7Pphp4w9ZIrAyv6tZUTFqLQ1MnjDpjRPlGfds7dH
W8I1mPBulUwtbP9BV6WRIr1BmcO6UQAKr7qwK+GPbGkM7vnnTMmxFn1+Nk7tFlhJrLRNtdmeQaZz
lNmue8WPQvZx25+ODncZnnBDdGA6xWMKaWBOQxhyjsmo5HI26hRrAtqTCQmxjgKzRSxQG+b/3VpF
jgNHuy//6/eBjH5+6vIP2ILrilfA464WqOZ1kW7XSHrmUoXfywa3cfr7IjLU41+WvpKKgVbaocEi
LzWvvKyuKCzqLvUCEPAneyvXOdXZDYxIkqOyPArI5MwnQdTlNhE2txuqaQ9ChmU3V0wLvkaw7Ssw
TzetyIStSQqtHMyE2ppArJaIjCh9YtSZE/W08bPR8wFVp8JBWmkvTqGqRVin7SS53W0MFDLZS3MR
BK6G1K7jNHj1zCIklBAOB4T0u9+agCf9sgPXhNIc1IddnYcO8aJIX3IiYA5zfu4+HdbV10UEwssX
L1HKqhOHUh6Bxhns7Rkdz08qCn73bTqIiBFN+jrGdjOn1xnWHcJ22ijhJV7wVdN/nn/gxSBGbCre
Bql4dVvAvLbJCSUVAAsGcz4ukgtF6wxPI5MoUIBvmzz6xp68054GNM1Tn+oHRMMw0H+7qIiIXDDP
h/0XrJ6C6PD4KnUE0ZmHzCb/A0reanHrgty5vmjixyDi5W9ODRS69POQCiVxyqTrXlnyTi1yf8gO
c+bWsRyw1nvn/1rJMKa1kfBBxEU3AOwMRqZE8k+LqAyRKaOJaEvn+4gjlogZ6KWg+gnCpiZ01vKy
rmwsbT7Aboq/WgjkXnlhDdXinFRh2iy2S2WKMfzbvWqfGKjg98PoKX9mgvQk39bzoqFZZo7UFD+7
oqrNyUQ/JkpdTqGbV13S20SLp/zPn/hoNzvqvZWq5UywnQAv+oe/7fzivpWctewlh9mznAIlrrc0
1kePgxYCQ8H2VSvXlp53a12t55nKpOSl5HSLgwzdMniCX8pvUdDjhvQM5qsgz8L0e+K4PPWtAgsY
0BzZstDz8WMb5AQSgUxPLXfXkIdrILGAfjdlxQkV96uEfOedjxgpqziQXChtR3QRVJvpntDy/6QY
RzRxqu+PeqSlWBuUaFscWccO5QBZtA7uYukKCcNz/nqhstFkIo6cPevBuG9+uTdNdwDKYhNwThhz
hEelLeDZFgAX82I8HgZSGD7Sj2mFa+qfStKRdcxHqdi29baomNRE12E2HhzlxU0LM37VSHdU4x/B
Akf58Sac5AY0U2ccqUO+ISAKW/LCfmdVO3Jf1QF4TG/iidPZddsC98H2feaHK5WOvxiOzJemNaU8
P0KTv1KR6aFr7CeL08CTPifqT6WkuqLniVEfld5JV9iMSf1N+CjreR1SCKGPibzW3+gQSZSTYw/S
u6AdKbNlcNXCOLseZQdcWMo/bI6L4z8TL6Wpp78rwoAj9orVyZtT8DrIxRfpeoVtPiNfkpmGa2TX
Md3JZ8DmBMrDDtoRG0dHkTC6MvjDDp0DBZEQzKlNJ2qjPXCbRe1pbu9Doju0uMbKgDpQuDB9ifzU
Jz+jE6Ede2roaIjKkDbzresaELq/8wigGaPHObnpCsn06KWExC4of/9KwGsi4FcrI6pFxBv1Y653
ShRveLDkSmQz1a2U9Fiuw5lxbf5p72EQt+eBYt2u3dka9hnykeobrGuu3DtrATPPEugUY1ghoPAp
nIRhVTQwlNjmIkE52NtOnRqpF9kop5iTdaKZXA7JJhvRLm58hrT2c2y6J04BESOAYPtfaX0wZii7
EMhh2+n8oDtIpm1PFwAP0X4ACefMW24/bzeq2FuuA7mZeGVk63Ap62oW2MF/39zvXBBNAZfzwnvX
ub+pTLthRyatQiG3UJv8KT9ZjQ2yldZhLx+mQqyzg3pcYaMipZBj/vGNOwNVq/njBHmqJYE+oTWV
0erdwv4bJ6ZVcY2rMJP06yUf+XUrwmmg1haq+LZnxz41Ant01viWAXp7I6X37RWsCtal/0IKDcUQ
3LzkBqXNrnlBDHHFxjZp1yY4th1M2c8ElMg3Y/MmpyP1POfS22ahjPSmutZ/4IbsrIygYB//qc66
JqhefA3eXXKNVkBy7hK1Bs9uEruyTOSLWg+mI1AMLqznQtUJOTrICpxN80TVaWHquPMpJ90BNCJF
N2Xubx0aS1jV8RqNX9fHyiERAAuUgeLVUWqSCc3D6lv2ItWGOL4+Uhnqglk2F4WVMy+4MANrRJQh
j05TUjkTb07y2lUyq0ujiwbBIc8n8RgxVllikXoROrfoZabZziRcQj1CVn0w4h6zNxLQyByqKW6e
MyBp1MGwOstWqCodUUPFk2GTeTgZJ3jAEd5Nnec6WOUEwLWwopGGQVL/x2rgq+MyaKHW95MWZ7Qc
DBI1puCIqiT/g5dEX5EJACz0uioEQAOnJDsW4u4C0y8/CfRQN9kfJktwTqusasdH84WnQS04QuGI
j6x4A9H9EoKCygoZVhsS2s5HLfNWAG+AAwPY7HmHsJEdvz4WIjsywV+2GAyEkQAmCZK6Qj/pEAKn
hB/WQNfTgnUNbyc3PscbantY/ovyqLhIAm4ukNr8EfmlEPm+iZOchPD0kIGhajt13ReHfMxUtlZO
SjIKWvmp7bnzpM7OG9mFxamB+rk1XBeaG8gCLG737qf7Lt2yAOqMC/SrR2TfSxOzClQrTd2E8BrX
wwXG6gWktrpfsUA6psvZivZr7WPD/p7UYTjb0ctIGxkW3Y1T0MIFKAvqk/SYjJde077DKPGbsh8F
a2f4VnEaCtOXHXe74EvsP5yyNlUwBQSC7HwE52nvg4YKIxmENH1p6jjBkGKh0+ubq2C1m3ODCHQT
po5tI8QN9dB2JRQuGvbgNZXW0Dm0z2BrUylZekpjnXTtSV3YojQYXAKbJUHpaW7OgDW+dh6PEpai
X4JvVrQqGe+cTRn49oK3qinI7I22TS/PGDPU3jrsQtJ6L01wVMFsqz90+hq89VE77sYDptNSgFWn
Bt3HBDnf/UVGf22xJ+U6y8NRMv9Dsw7p5g9AappnsoyuAmFV7LBTu1hlrYYg2nIOAdj17ZhNDrew
qjv8+Kl0yD1fXhgjuN7c2DaSmsfDe0YtF4d31q8hasckmGxDaNYnp559Q+03tpUBstFIh8sdmOpc
IC+FWEMMFTxeU1aRtWv1gG4xCt9u7a/b34JB7lf9/ddaVeA1Vi51m8RXLdQSyLsulcS7wSxNn4br
JbvibCYVyX7Ad+RvIK/6JoTXLlfulTRtll1qWxT87Vh1kkGzDKHVAaRRxnKUDWBS9019xB3Owu6T
tABLH03rCDMPWrx/2WE+iA6M8mnKZqdJEGDjbDb8Pj3LUmHqatMNFo67ChxKTKaMTURsSNEbuXTb
r5LmvnlSZ1bzzpQku+1YsnXe78sQ/ZMu+Teu3JQ4aPF634AuIwsFMsAasKhkpyYOHKsUC4PBkXpE
9YWT9fKoml+MYwziYXUPJHYE09LjF0e+VyMIz9lkHWA99+fmaesflRTHIOAX80qwxVtPEg34rdSe
x5DJ4lSBqRCHZOUWaQGCoN92E/B3V3axNOYwgYb8+yy+vP2znlpaKZGpq3wkhzEXd1WHFeXW1gIB
Q0eijykvID5If+N2IwKMNNVER8YJnHt+EXtxoI/RqtKqglKWyxLG1kVr5bGLfavyvsdq3ipkrpNO
bgVyw54LM3TvfIzNcUPn4bbZtzy3ieIhbxDr/M64yPbsGMWPxMYmdMpVzgcd7iJZ86Y2eAeZVi8P
bYYy8qPxaK2j2IREqz03hXkj7LjpJQFWKisuhv96zZiaHd10Jgb0+RxEwf1281V4hofgSVv0r4xk
V4fSNIJxvaPO7qpoGRAp+nEPArcr+mdGA+0cwEucuanTtMQFMHUHl5qlMI/9CuyDnDUzz/8zQai2
jqLVy9tnHA0j7NWj6mR7cg/gLIhG4Hi8kWoAZLWkvzf63Jv5oqKUck1mqpHfpySxMwko9RJwQUaP
afU03UQpVwhfXwl7ybDXVVd/IeiEtForCVIgt0ZT/Zi3zgV3mh0kf4z0J7GXDm8+S4p+nSohoqIZ
vITqreiV1Bu7rFU43FiX+H257K1pTK4BKV/sW5TbnzH4FkLE+4tIMaBmnrKFiIk48L+YlQHAlYe1
QcbesgrBLrcrn+DqJuAipATaq7ZQlGjvNvwuqyQx/iXYWoKgjubSUokIjR4rbplz5p8SKAjArQ/P
meXLF+3sDjOTXyWVe/zcD/T7MHvsk14UuEnp+qldeWplA6xhzfWLXMPXGnlGDgxlUsy4zC3AU9jU
58k8tboCjl8rfTnP75tC6RqzMW11FH3pzZeZIJshlp4LEwgkFmiUfxUvyqawuE6m4RFnNBsJTgne
g2aSlvXuobY5+9M0mtEK77z9l4ClKTDDuuJj3jqHjgSmLSp8kQ5Ogdq7gIpjfoODUTNw+9EY7tSi
9FYBVjRycxrjJGzUCI/yfMZopn0c78Clc1zlFw3v1h4aj3AL8c/4lUOQykiRYf0+6U2aAAk01Dr1
wlO8e16gVSfyuFYmbdzuNUbsOATQmG8JxRFXNyxoAQ12HhXq49/SpiVYyW4OUfob/S6GE1bMaeF2
+MxVjy8RMpyzMFkLJHB7MjD9YCql3E+BwxPm9LzZeDCxm9Xw3n2+ijEOWfNrL6Iit61cTcEOreg/
+mJjM5LoCcbxLmp+fNbMCwbHmVrmDgmpQ4rBRew2pJGxMUoXDYoLr7s/muPI+8R4dy0Bcn0Hgy0x
iIicOsjlcwPabXBzx/+F2ll9S0w0L9ZtDiOIbE7hIijmdSr1CbWlsHEP5k6QP0q4MA6bSpnIM7Sn
1nUDSere63ocp036C1h0sx4VzEzXYCwI+0FeYe9QF6o6HyrO4Tyb35rGyuNVQyqmnnanAO3oaz/e
jrPXn+iIJQa5oYpf78cQQB/P/IIV56uRwB6eEZAOwzFcrOh4JFLpBa0upI6DIKMMuLIoyfBCvZmO
JIgKVfhMn61fUV+iMzrUwXTgddQtLamYOweKwKiPUXAJSvQS698S+CBR6/66JNLjZyZiLkoyQPsW
Pmz5ig2UAG3cjdXvysqy6DSlJORcruS5t9Ja1J0DsuD1FRKDfzCN1CFQKZja2jR9ZfSJp1sp4xqr
R5Icx53wrkMy1VxL/jABAIDTT4+ouXF8snNiGLG7xVs7yVLikJf8n7y4QP+K7gfJk9pWCVROdRxC
5b0lYjO6ciHxYAZ+S4D/bzNk5fru3sMCLYuBMvl67NT4z9qPvRj0tDEXKF8T7JQePXAV17TPo+nV
8Dy76joD1XexSCdvYBAXJTcRgXgNwEXRbao53w2mHjYbvvEUB6sth/8lM8wJpR/tRdg0xhCU1C6q
5gK2JOVZdDwCYnAtE2r6UmGHLU276XfyNDxZEGamYHB7D14fEcNOz/PJCaN9oisV/Gq5osAEvV6b
0EPYul5uHhZ0eaKJ0zGCu3ggEL6HzOkRIHYJhgL/RzhhRV4EDxBw8ucoc8Fhl1699bWoK9aMlSd2
yqYNTXYqCZ1ErVQ81VbDI02PmS1A7BjwXkqyHqHOVLagGnQVGoGZb6MLrv8SjdPx/N2TEnFCpD8M
QhavhnPQZV1xDdBtGDBfKF6oHk1zkr98xElAjqdeVk6hkfRDpXIzncwK/HrW7JSRSV+/oQSIKFt0
j9tAALUjErWZei6e7IlvClzrNmyWwLVszblH0SjQ96WkBmdaQyClcTeaWxdKED3pcKxjw5xTdQnP
2v6+dhG5xde8t7GjGCpfwTDeTATii5i/YbkGalvgGcbOEmdpRHIfZ0Mkh35GPdUwu1cXE2Q8oExC
BaDeUwfWnGIUcaMKPB0Vhs60GY3Af0CdQtZkKRSVby2Cayh9lxHQMz8VYqD9PeqGjtsGlcI3Sdge
RfwNqOFpGhU3mmQK826e8bQ1poDuTdy4TQceVGWGyyp+6C24rYFfVAGxRFIBHH/O9qYiXwwu1y41
zIYOLtV2iNR2wA0DwUd/poMgffxlkQQ5BmxPDP7zAv+jufxgfm0fvtm/GvZvv906tnoLq4813kWP
ZsSvI0IWRssvuJRmzrI30sIm6XQZ9irL78iTOmdtJ3kVUWO+Px6P+esW+NpTbVyYtumFpJ+zsUmj
LIQH/qhsTW5KbUo6no4NlRpSZ0RrG4tPtL7zWwwAjOznhUU9fC+EKJXb6BnyYL47Nw2//kRHR4Ck
ruXnsNu5QwuJapoISyCb3CuwpEHj3pXkUfQ6p3mRz/X37mznga/obKCoIt2TCFAHt2/WbwPg3XLM
YRXfhLZx+J/NwDnIu0QHUiGSnzbf0i+WjLZw7GUJZA5CwZCm92I8DB+wXQ7lURfcO+qUCFMJuIFX
mRlcJyPGlVpFh/XAHS820Qz3aAw/fqEMeXIOn8BgNYdurfWEntEEYDfBUq2UEj09+K1bM019IXVn
xkAYP3moPHJ4o5vZD/57TlIkA5bvl5lR+eBdyCJO4jRtDiaNdmuKNLHeg+1KX7r8fM7KqnwM4gon
6uDHL8btEqKyeJ0d1McWcWydBzCQLFKrEvpp8SmaaiqiaiOH9iuJMcAWsdvyIQT8E5BnCJPcNhaP
XPHXFnIOrqkIVl4jc/Izq8qqa7g94tQy6gTfB5A5QsLYsh6R+FBqgKqFHC8ZTJsqgsZi8If36DVz
OjvkH7qc2qCUzjdp17I5C+VSdgnOLeERxCvwsTA6MlnRcKwo0IQYe3RRYmU4slzoViPp8J9oNsSa
wqhtDsOyJr9adjvMgKLUnE8D2IitIgHMWvj8CqMCcGi3rhfOFF+O7mr7EwNcWWnMLnKzkVnuaWrQ
I3z525zC/OL91QIpKZ5KcFZgJT40nQEKI2SLBzXxbXEHXUBRTh1Oe0Ly/wWSu7U6cy0AI09OmamN
h9KulUSA35mrkftjOf2l6KMXDZy02gmbTOr7YYHdytjvSFoRK7NvP3AS7zgQVfUXDbYkdqEHKRix
NVo1uhRJW60FD/0r6znYpePHQat6purZ44KjY6iidxoowlNuL/HTJ9c8VWKdWXpOqSSLCkDcVCME
9qHsIeTBEhYD2frSquCPG0B3ya1wPEyAU92XSkyFbCZ2SqLXJgQABQFkb6SL+b6EeLF3Ie4xypim
nkxciWVbJGk9KTUZ3pMZq1wF25ZGbOkEwbHVrGtdC02j8DSmq040bPaLqkXU9Ar0w0szDquKotAd
oWFz/ffO7s9TssHLhG15Y3KKuYZ+IV3cooQCNCTTOf8RKKN/Yt6iNlnFY8D8hmkO/2KXr9uNdyH+
7to2rD/MprWNa/Q7ezZ0tH6f3OPBnUCMTBw3T5zfTCr9Xm7EsUJUPhXUPzrWA72c+Ftz3+LO3iZZ
Cu0G1CYpPDXKV4lXvytc0yTL0eVsxsG4lVkpmfSKC7+ZE/Sa/mQ2+/NKlvCv6vZwQyhK572iCrby
rGo0iQ6XTTVaqM9HZEhBn0b2rRz7zjywnOAB1GHp986ZePpX5EDku5Ouw/FiGLho9qoUtyJsw+Zd
e4wd05H9XODCg4Oe5j99MfPrrX19cfp6hLo5K9Qzm4f57jIC0MwzbjPnxj5XhD47c8kjavsivVXm
YeYUPezqUS1rVdpejYL/hWcgvg/2FHowa5PruAMM8NHJScs2UAbMIjzoRJAbYXbm9S2eBc4V0L+S
sisTYffsKeXCE5grB390Yq3rtJDf6t9oqEyKU/Ma+m4O2rI/7AaVMYUlVkftzmRy81nAGSRoycjh
zBlvqqVRBbCNy7UVKMShcLF7H6PuF8d7Wm7TAITElXl0N331D6Es98GwBs9BTPuUVn8LnTvB61a+
T+JkNlrWEXuKzZqWJGyoGx91eQuG6qQpBDiTk5UBibMhoBY2/3Y/MqkZjQPSZgnBB8kbTgcpkM46
2ZQVlxjkoJNPgae7/fU/QyuE2PjqSQZ/XZlWhVuVPYO0PscI+XCj81nPydeSB1W69uCsjleJjKSn
UO/gvhPKVirAwVJlK68pZFdEE7Y8r8F3liYFEaOm5hVojeHeUjKx5QOGyM3BJV2VYk197CX4ZGhb
06v0MWtpYi5piwc+4oef0X7DbrqV4f4ZV2uA/s1700PG3k16teyFUMG9PjlHbbmtHyjZySBhBcdu
5lqcNa0tsbIcD9wumfG+ijKfytuPAiTH9hpwXUioJd8ziWnsTBmfh5RQrfHtUUuDGtStU/Z8uY9c
H3chicCcrdPIIlqR4bmMZqJgmIaFnzCazQO3Kw/Ruh9uLRha7kGcLvh3DN5Sj6nZvASvhc2q/GFk
6NYRQjc2wF+kmUb1tx9lpw2h32z5WqnkG8aY0jdt2YoGCdq/ASTnbsOzLi/5q+7cE2ZmuiOB0TsI
WeBT2C8Tik+Nde/o3r60UWMPlnfHAMTC/qGizN1sntRU2OM0T9wWlp0onGo3GgbxTb/mV5kU9uAr
nsblfN3F/Ezl3RzatzDCaYU5aaSlQJbB/nTAiyt/kUT3VPKEpR1UCSg5PiEaUBX1qHPvlMQfW0pn
YpsrQ6VOH1X2ET9rgt5zOVp4UqtQPKcwGXLAjrEIpu/OLehQNGWbaap7ckpXKUbuCBurxo20AvIY
cxhkswlqZBYe0Mj3K2BUuEH76jFQhtWiSrAgE6XYJ0z7QNYN//J9v+NP4P+eFgEsJHMZYiLHduUw
B7E9c950cYWvka9Hi1tLM7a7TG9aLPZFSPhEmJ1L8BVPRR5iWweddG1c7Q5CbQtKtYxR5ngg7VCz
3zwZYs3KnCUNXCZ3bm6ZNINBHNbQv+1HNpgqqXV1nCHSCUkqEJRyEUTT6YvgkjTSQcN7sbl/3zlt
+xPvHf0tVklY1Wmv/qdvpFZHf3H9UtOF+tW8QFOpWnNwJsoy3GctB/HgVZ0fQua9ZnUNbbxxrMIq
CShkmkPnP8fbEX/P2XAhs0KuR/9FvRs9DsGaS/MToPNe6fuZIxcbrUyeRtg6q96XLmuO/VHfk7/c
QUaPm/flbroWKLx5U/sB6GGzgZtTvTfUcjNzZYpsr+Bbf8yR9zxEli58JvtHFnRFZazFqoGpGsrw
eOnifBd5cw4fuOSD8o0FmHz/CauOU55ofJoRYt2sWA2ln6XpnmfYi3eAuy9qDjD13ESd6AMjLJyu
qDhPqEeInRrW9DSLipwuF08oLee5O/4RA1WV9qZThWX/wksdLOOntIdnjEk34Vw6amDTFgBDM+CA
JeqCTJ07WPzQ2ICBPriLkss09xEz/np6Tl+P6OsknDaestiLGpoJO5idWjaY1ckM556Hv09GylLY
9ZuDuwUrpPbEFUcdN7R2QJjWFoEi9wxJBR8PjAysmzxY4cWGO8fkUkEBiDWX1lWWcrGuf/KomWyG
trcJsu5oMrKPUj934PyRLa0X24tVe8wMr/zRixG8qTaZ72ykIIseTYR884IUP5BxLIFs1ycFkv8d
GpqiXoXAkg4FVHzcObjB9fMI1hIgT4pORDQhV71vOqdez/eM8Hzn8GiL1gS3vwwlDw3HNx2nGZnP
1m4LfKSFdrRzN73Hh13l6oP2bX7VUr72UtfQao2N8G0weU0g6Ul4UJvwt1jTVcJNIKcyk3Rn6a2X
YkeRHhQlKb4vDKBhZuss3e5sZ83beLEBCbdyY5+I3qcjUMtYI7QCIY0ISSfurV2QRR7pAiUl95Gg
LRaMXGUeMDrsYMUxLsaAI/6u6JvcpL0XlyIGotW27ftUnrg9qFDrjH5GlyGZcavHaGe3gJAWhUuE
CJdj0sR9LhJv0cNuEZocEh0kTFhd3K0R5h5ky013ghGKMaRR6rytxgONOmUjZeuPTR5Ss4IYIegY
bvAh5M0GvLlW25J//5StGPxfVCXmkPdTp4de4wljVV4ocfFgzErB/TsOJBnteZP2xleLaFOSExbU
JPOMwqh4HN5RIQZ1q/RBsTYeyrOjXHyaBZSbKd/gmlDUXckFWq8hSy/ryRftElIF+RSfMWSIQ7/S
49pQGybcUwgDfLXrCkCHAvMo9d7/qBYxT3sHcSqInwtcejB39Lucc5Kuuf1MHt3CfXimy66eliH0
sT4tX6aWDzI/cLHA5L5Jm683NAWRyv6BG3WWkGl/E2OX9d5hUgzdPG6fADOyHY3BDg5ORkHv0ZSU
twyXVnELE+FjWGddpOtcUQ/sejGWtujC4xS5RFbinpX11GcvDmo0OaqjxYpvkn8FM3eWTOcB9DjA
Q1BiVByShsEqqQknEK5Cav4L5cybJ21oZKYQVn8atOMODjVgN8IgZC1xjNuWlGeD04aa/nYVaiTk
qvbG8aSKoxZ2Gyk6qIClsdIA0+EZT9cVkGV8sjTCYtdPvEIn201WC31rM6w1MFsgG2vjQnvRGdqD
SQAvOrLxxLKYP7N7d/KeidFMIk7MSvrvYZTjxsDOaeX9uxMiVr84oR/DrAf2D0o4zQImw9Ji+m/S
9sLLf6vrTzK7T+OukyJtE2gB0mnMbucPHM2tpoJoPLb+pm9jQm0cMKlar7tb1K6wqUScnPff8vQG
8UkoZVMku5YHLKcmetUM1TkbTzDBRDaKsVPnNF0lOvEHF1aFkUKHE4gKuv+4ID3KPaaeVS8/9pWF
SYbbbKkjru4o3qvsJ+b9OttGi6VwcpnnjRnBkMBfeqX7HsOQxwtAH4kxBYnsbk6+d5FMy3SWTRYq
Ol+m5mtARb5vGQz0JhQ56F9loGV4I/bSdQdGJZQmBSt3uK3Cdsre2qtLRGQfEJthdUf5GNhzYGbv
ZZFypEu3yWc9I15Z9uzo9C0kUvjaLOVQyftP947lZHWkeByJyeX0U4i82zTo7EfUyp6XOMTb7b4c
DVZ3ZZnrgqoCD3JLqDfxjpN87dgJvSmAxlkwCLwop+7KkNRqzvCFL6uRqbnsUTS6olsRESpceqWf
oDEjfYVTAvBxik4xZGApVsJOLEIxANadrQJkmNUdAr/3bJsiOQzHXY6OCGJ/R7qsyEwbN4tXoNSr
yGkbuhpX/9tWE9wphu2CE/2xofjx3hFGm/mPwIzZf58z4S0R1b5wQteyHBb9bVonXI66aQEXrKyH
t9FT/BEtE5oxmqALZf6meLS7F4kAh/uY+YaeRir4DaerYlosnobfgk339bFEIR/LLtHJ3aXenVrX
2X54Qt5sDSY0sdS+ulCpg4cBqQBGJ2tfYB1BQCeRhERcTixjwrT91fhn7QIHlPJiguoJzhkrfAqy
CVRYwIyykNkF5zTs4wLfMMsh3/7qz2EkljjSE6EhM2wkcMnhkqTShNng4CIaQVrtUIgL2Mir4Hea
9Ka9JCie0Df0sdB2MrjVWgl9HA3GdmAeT8J/YAwMhZDzi7h9TPIQ+mt1BnS66hmLUuoTKbbLNiw/
elI8zfqhinMb9R7rcLoNkgY01WR1yj6whH6zycvBfdFMUqVT3kOYsSDcDI3jXcgDuuliSG4EeYqT
FHi47rC8Dr1ereNP943PoyLnJqE3O+QIE7FyvOFYeFUU1/Je9pkoXwbgHvbOFCoz2sAgowkTlUZl
WMviiGvbk1sPgUlPJTxsGkqeGf2ggROxmXKSHSE7Zxwysp57T0gyx6mbk9ezoX+USJPo/JHaB2hs
n/RqQmV6uh0wry1JW5HKRG94QYdx18U5C/+XNw+z4aV6jfPzXJ2u7LKDtk2dvqLAnE0A33LKTeRl
qYmvUJeZ4bqx1+V7ushWMOQNlWQvTgOS4tqobvoUX6jr4dYDyBEcs7p6VLw/RMkIo82jLPlGxZpP
0Wge6g+JQ7dJfZWLfsxmjrvfSbIuVSeBDk7sjHMIeR5Q2HEuNecxwmnIzn0gV1ef2UpXzWDBLx8N
1B6n4f8fUjnnONpFHPB3xGBgTHWE5MZcewkuOs6+8uPlD0EZmJQIA+wej93RCsCzORCJtmFlCH/M
56Sg7JNQOi2C++IJJlMyV7SbByAvKhuSvF8RElqLsht0ln2n7ThYU3CIDpAoGEJAeeTyIgvEw/Rr
J0qiUFABBktTCOIt4cK/Vhat4Sdz1mbPzU+OyvGS0aOoVcVniQom/RnIQpq+KjuU9ApNJhNMKDto
6TZr4/bv69Honqyaj4xWYGSyZXkMre+xKNiAUaNZoKORTBalWTjnD7vUgC5kNoGKA+HSK35WSkjr
+imdTQZIXtiszS3kabj/fgCMj7IdFMTnWV8bLdZCIkiUzoaU5w4k/XES6kcvASeRPRBx1UetosEZ
zyhxC4qVGbRWsCVlGC98UyQ3cd/Gqr5gym2+gligjXxK5L3B+Bz3ecS/gGoQWK8/Z51/pH/2tzh8
tFlWEUARAoXBXx6HwefNXy1JkHgRs0vYMY92Wo/xTi9UlkmUEBfdgU9Wj+eQZ50npENzV+9zD3FJ
PwQHJFO6UUsmj4vT0wUDGiRn1Ose6NJxvsR8DiVzdW9ryNaaC6w6QcLYva7WQaEEAEtI4oD+i8ka
hEK7TyPyWbcTE2y5/U6NMSXItVC8zTjrkDktrjBVniaIT05w+hySmLIRsONP3fu02fRrLt8/0S7Y
4d/z+Gs9P2FmWGs+m6DsJrEGQNc41mHA97+g/bxK05ATSeZbVYrhPnquRhEEGa8UU/y0UfnGhkd6
a3pBzO/YpCL0WJlkD7EnWPA/TQVGZ3brv/uJypyBTMYPtB0WJ4prGi4mYl+j8vAHm/IV1xtoZsgG
6TTzh/taxcQkIIBJPMI516zIEGmXgMcNP9mRPoWuokpIDVQ+QE4snZ57bGhSZWcn0e41654PNZ3d
6B79ufRKaUs0oBSU+jg/PtOvnbylMI8oXtU8pNUMvP4/U8+pRtCj6GHG3WIPbpUi/0+n6GaC8/B6
kM1KltrqN4DWhQpIXKnbkMIkmhJo+zZQrUl+ohiP0ClJNNaHaPBQR7Q/Fv2r53cdK/eyVcb4pXOT
pA2Jt0HqANMpZr+LaPu8M1lUi2MzGTj1jrjKTowYQ6Nydv2F2hUhMZilGoWPvMDMROR0pEj2Is4j
SYPHdocza4kjfVMSm3NNzE2p3wX51p4SNnCqXok1WpbBtztNllc4GZLKhhUJ5CB7+luiu1k9AIed
T94siVipaj62bky9tCJ6ROm+xJo1q4pbjqAwP2eqXi+5HUDh2gpZGi1jCaoDEmA+SnWKk4G/ZFY+
4Ocvg32zZB+7QfjkkMVSIgG5M+km6N2KDTwqjGR/jc9ruMjVOAsHy3OUOXw3E00X9da3uR1RkACa
YJxW4V4XGQjTo2mjdGPkYxH+MGvM6ErP411iECEb9AUYHo2zm+o3yhO/eQu7iU38q6YPGziKhAyY
rsHBIsCM50JF+mZSMtEUtPfP8wI1zx1iISk6PRyQtxSOEeQucWJuLxeQVADCd8UM6mA0rbiKoV2N
TJEG0zo5TTXcybQ03Q3A25UwWp1dbuY8g4Nxur0IOpIsNRnb37iOT99xpwhBYUtu3Oh7+K154NPz
VNbjxPrlxCsb0+8msF7PWfoGkAQZgYVSO4Bs0gJyYZF9iKFL/I4XhIWUe0NCBwkpR4/Z/NQoY+hu
FA9PeQi2sYOvtrQWnMWC51uZJFfHLU2d7r45HdLjXrqNA8ajGw2PdqJtSB9lpc/jBxvWI7W5jl5D
N0/eQ57i4YG6i8eTknwPLRh4VzIEdQP2EUrbZOKyrFQ/6Nl+/05j6ahJd+ntpabcQIJcQ5cQcIeF
fE4ZooIHKg4/uQQwXn0fCGe8iUFEQ3EepWa+18/42neUQcH7p6jFv2evg9suhln2PwAJ7mtKniFR
WRVq8FgrZpNuuS4WKGBafaQBv5nmWUl6iyRPWqOwa8/sFdkdSRT5UeDEf7YvIz6ns3zguQuIROcB
Wp2DkGeBrhJ2UlHSN0ZUrlYxSPWgl4JnIYm7fzs9TFcJv3lDjO0H5Qu+kH+FBgMjy84Ecn1MMwfa
RXvebMepxobFYBxbSUkKQFePChQ6VrBhRghEgTUTTuR3GJdPi1pQGiPOFR1PRZRjo6x9GU2cLlir
WArmo4YwIY+tfCXsw5qII1TrkjWPxaQRcfd6lm3qVYXhFsplL8an5MSHCye5Oxuw5IJ2D2jeOTB1
0S83LhibbMgjjK7lXU7MctRJbLZbsfZY3xPWg/Oni3nOQsCYumsMycgnhIgrSgq5Ce8tuMjsAlBT
SN9b+Zo+dyhXbmL/39dTXmEDTEe84T32d6ar/CAMfloA4wdp9wFNpdIMs5x6vvv+UMELlkN9UrUJ
f+0j21+1lkR4Nb4l+G+94bcvOROrckfgExA5kddHgG7ifktYqh2hrq754uszGAoSO9bUdraqGpfN
+qRaqp2rTJllm7m0lH4XCd72KA8esQDwoJnnaPbh5nsFGcs3iFcsKJW3Dek6vR0biL3nZUrEFVGL
EYFz+EXgmqqwJucvCVxxVJ+f1HkteWbnS2rSpSBBssifI1PbaWBY6NmLNMqnEoePfRjoTB41Yomb
1dxbfcVZJ51JU8jxCdekFvFi5wVABDD66lvLbJdvrtqYGV5A03hvBmCSn/sovzMo+MbwZ0HYbP03
T4Y+V1rGICJk7dAK2tlxffL2OZyav+gtGGK4zVN+XT0dUp7LZi9vXzhwvkX+hprqguJa+qnI4e/+
Q5DmOEXLdsrEMxb2pQ9+JIijpWNwoO/ZN8DNFkkqjW1bj+vCQAILMf7hGo4jndoLMftksmBQnq4x
vv6WWWVEo2HFWvQaWqjhctxCIi65z5RqWM/A5zQk3/GgMRXpseB6tguEl7iDCuT4ckud1zF3WPPG
v268OCiCBrW0LL4GO2BHKViQDPorSta70Sw6X5+TtdyXZJ81BbR675bm5QlHnfWTpYcwr5Hy8o/N
Uz0KhoB93PM++Mj7gakWSazIpOkKVVoEwwoFMX9PXv1yDacJpuFbI0F5gJrM2uk3V3yZJUCx+u0p
C3jxRnbcjo7X+fZSmyvQY+Kb5jQbBZnmRT0UH+QM4q0gSS6mBt795Mez734o7KlKomKx6NOl8eNg
O9WSoa8cpdsaaO2FpjTrvBIxj1k9AgQn+FwB9psP6XSPEsnY5wmNNbAjziDfEOUsbl0a2rtRt0Uz
EX6R4lRRTNAFj6FR75sesAzWaH4lWb9g7rz9tB5AI6yNkG4bmTTf/oc2qW94daZsFt0Lz1mPIXyQ
qWc7+m7Wr8td2XCbTiNofXGQ0cwjOAxk8n3SbFN/hryV19oMhhgFAOrJzKW1Xiw+NLdic5FPYrJJ
J3Bs9ikaDH+ucWoMzolqkXThK1eElcy0E5oNE8tbgoJqke02BC5+T/UzAbG5er78YVlMxYNjxxTL
a4usX6pI4XeFnXoHQd4x29HnhpIEm1ts0LaDBQv4QkR5eEcG+aWCkWaSHYYGeKrQg9MZWDYvxiPi
mRxbxds4kQyRfdV6I6Z9T76/nk72bOk+K3h6U+JXCpb1A695+xyM5vgkw/nvwRB6Cer1QOjPiVrB
ac4dmOXT2mJKOLZoEp7pf4liZ1qEBhxRx18dM+hyn/SFSzgMHCKXkvTtYg0VwvHv8zFKk7gapxGG
61SXIRrteyw4JHNXRNGWNsftgqmcZuqp/PZEQYu/z9+v46jBNKwFOfgmIYrpQ0DxqKgjTCj5xrD4
fg4MK17rGsiWNSE8As0lXFpELPnagUkpoMlJNm3Z5jkjTDR7ynoy0KTy531bcRtnX60xdqcAZYoR
jlRjBYq7jyJoTHJsldHBHEdan1xmueVBHSz1urEIBh9R4kHSw9li8ZyD3tKqTjqRVD0JcaReDPeF
mcOtmzKNU66X3zlIWLgYd25vXE+ZVWLQSrcWu7YGbtObNpkhAi1L4fXDc0tCv4UhqX7iOWCwX+ym
PqNmyi3KphPcdGZVSMWcXxIidALyuh8Ox7UnKXRrBDms0yEfOXpGgJCAa81Xv5/ngGzNeuxEvDxO
JLC+ORYh9FX3vWCbn18QFL1hNluyDM+TlT8eAuhvgm3A4oZQt+/vqwl+HvkZ9/H3cgLAI44InTs4
4rj2Nt5GgP1HC1xBgagyVsLzgaQ8bJRdXFz0I5q2fngySF5deNnSg5+/hgPA25mOJ4xe4SOFv9U9
Picex4cT7zKUEyX+vaQzdMMENFyiYTh5KhgLnXaAEUHHGXGUxbxLz/naCAeJ7w/5yYKbe2jL0l7/
VtryePzY5NiDlYUBIsIttGnm44hD9fId6DljQ+SpiXvzBNXg4Srn2qS/z5WknZXaKxiAiCA/mEcu
YHFr0w3NKI8g6TDtVxDE9Bkohnt/I43VykeuWAMzQ5fOuEY+d6IavkPS/laVWhzNSwOEWMHLEKCP
YzkvGFXDF8vrogM1k+DFvLIeSphfpJux/t8RBJlbveokGPVaZYB/nawpK45Ue3yQNj5bbDRCs7b2
VoZcb6ryGrROg/Gk4EZR2h3KJm8hoAsd9pTMYQHVApYhsPiFG932N13NagTdy5I3OyTYHWuW5K6i
sm6YjOD4nwUlu8KXsukUm9//qF6Q/k9mKq+afaExsRldsPKhxpO/X5EPY0fo5FABiYFg8rH9jIjj
+kqCf/mGVdmDteecrGdG4TK6KNe/Qj+GiOsLEnjoS7WcliPotMyxocv4IR7rn2ktItM6k6+0SYBk
ONfoKtsgHIOH4l5Z07mPJjE1EfS7nWHKS5kTfkPSVoxec5InpmLY4wHW7KW2V1oPhx0e9XToT3sK
rcXqZkQWRnVFZk93FhW7tMQP6OT5MLCqiew0JsrHNDkZcAoMwgsJy+gUv6we/6EVxU1smsUUSeeU
YxcPHZsyrh8tsNWk8CZuUen8rTZMF2UviCv6ny8AxaO1ffibGGKc6Qc+OSbQLfss+kPZbkIT4ww1
dmAn97HJM26iffiMcFupi56AreXlpiegoksG/eVrvoZwKu29uyz+jLNIhCKLC/qf/ls6SZPWj6d8
Qwlp5mySO0AB3xHB0SkYZGKOW5hBf9llpArFejd1r0xlGcLSFr7dpr5zubr8TPgh6B24yG5Wj0+z
jgm2ZX1qc5RchAzIjxMtA8BePd5sx47hunTUoag1FBNVK7Su55hmLWXw4SfzjuHMOhisiYu7mr1y
OvqdpswM7eIdEqZvX8BkrK+LqiGp9Gv37gN4JgS/8BR9Cds7a+0OAe68gfCzMjIhb4MQAgpyoDEd
6tJxGXxvVs/Sl7R7Bnt53l55esrDuUrCBpH6MDHLXW1l+kVZdAhYbzDpIb7KeTfUeO5F+TQPsLSz
cm4nyJnr8XUlFoMxa5gzb+tVvxPMOrqI8EHqXJHpi2jwnOw8UPKA6V8bTscjzgsWXp2WHZ1hLU8s
O1fWU3vIDIfsPJUz/TVwSu1mgl3aXKfA8M1wYw13MvDPrkcnlbxiCy4zSOGG4ZIfxfTTQcbHfUEn
1KglGP+bg/PoSdN1WLb4W/gA+VGp2rZ09CQE7/jJC3AWHB9LJAN4hSA9OygLL4vYEeEql5mi4ojn
L5J15zAqGXldES/7kmwrJDexMbm6nv0W6njmPfmJCLD2vy5nxuaDdWzG119/9xkg5Nrex5CYH+dY
bNdYpvlylJZPlF7xRosmGDmKi+sJ4mbf9sHk5QHCYRHCd2RNS+R0WdRPVhwlLCQ64fiDHttqfnG4
yTgMzQlxbgZclPqsjRZUi0It/ksTjCtiguqYEFr8XGWLEC1KyaW9oFLgweVbUseFyMQFW2P/DvTq
K7kKbmM5iSGXVRSLx6Fp4IwjnwrttNHTZwi726OqGR45FRJIJNmGWK8rpIUFd0KF5XK9j9jSFoi1
0Q4uw7o/938UwbAANem0m448L9qc1PugYzvBtz0EPvFmAq1AXbTvw8GLtCpB4GcuCmIQuRwxu2jX
IQ6OCAc/dTOaV3UtOOm2cstCdgQDP4PYsfqttD39u267vmAEMT/vWuNZ3L84C9r/dHhMJzSy64KL
oe5HVZyOC1ZxjpmjEmdJ23PiLvbsbHXMW8AqujSlieSN1K/B55mlPqX7pCjRGknmKdO7R65We2UF
zZ11iKIgEpMKBqGp/7YKL6tB9k+tcZM7kPh76vKcd3IvY6qGSgcY87JNNvpTLbwm4bflLE3+ZSj4
JYwn8/vbYvuvFfbERYh2jCicenjqItrLzM9cc3vwjTmNiSmJwYbrKzvyafg/VwgqWkcQcc1x+9HC
QQJ6cmF2Fwgq4NytjXSiaYfAHes1BmCsrFxwF4nie6+Fu/sN/G4q5dsO8uaNXLoN4uASoMDfWV8c
Ni6v9NQknn83iUwNq1z8MJBhgRIKD4Mw7V1RIT6z49jdYOG+kjOSF70elVDUz1EFd+rnGwX88Sk2
llQYVGiRlyNWEjx5Pg/xGDl0tDUHvYqps8vFk3BS5GWLB7H6046MyyOvg4t/4IqZuLDCokmt909R
jKLIsrkbdyz7wscLliKdSvLEGe8ej0wzhNftMzue/9sGOy5xVHMYHfMCaHBESDDwSZq7pCXqdX9O
5mNkcZLyDuVwNInFGChKe+/umXkfjAoG0InEPsxd0GkMF6nVFleBleh1ZVZxRY0EM/RmdH3utX4j
8ARfD5MJ22YWS2bAUiHUCTMc33LrfkMtxuzz/EUwXi21AMDsNDaCKA1If5/gxB6D1ecC6TxColtN
hzGuqFqarXZ+njPnqoxDTYF2kFS4QdNmAcJHNgZ+JjKnDycFtHM/f0QS/ws4H/UbQ0fbvSE8gqfG
JIXVRxljMEqDJH4Yf1x7xFgY2idNerUE0pjfnXQVe2cRlhetjNh2qQt5yCpeW1jL/ix6oxpPY/N9
0bPUuRzFRd7s88crwLQ0ZV8+BjYuq+Ri53sbrgMB4LQIxSA3kwe6YCmDNNfFJZfKuwDF0GcGaN5Q
yhephqCTK3GZAR7S13+W1NNr6AvveNBJzG4L7H0ckeJ5f4deA7DupMSP+bBOOqx43A9ejwZsqjq/
l5tMWxDiMAyZDQ3TwfrTCT4k9VuPaCjazLTvWQoiIJtnZ4wm6MO7IFU2UaM9qhioCfRcdXSuvIco
2XFnMWtHM9vq34jSrynSwnUjgaEZIJJIyvFpw860e/Ml1WmnMWpPftHkmv8DxlWblx4TgfTP7g9+
cwdFdQwfUdphkt5mY+7AkRW7khmqpfce2gk/wf22x/SRHqzdt3aA4YFCgltTl91ZY/nKbK5UfRGX
UHKolHPRsP4WfMgqguCjGucGZbuPT2xL9Po/S5nM735tKwUljCHNSKESRwadjp/qwshR9YdNMEu8
BQyKrvhWh5QaJWNFyzAEwZheNXWWeCrOBMGrAPaC+z+v2KKDkxGbGh3cuHc1gbZdytgWTi/U/pAp
jWd6uYaETqoXMTLkJT6zUw2PeanuwCpAmry2tHJ7z3J/YDkpXKTNeRLPXXU1Zg4kEgtR+e6l/bE7
O5Flx44Ec1o6fHfX74dTVXcWBJ4n2d8+s1ZQIPcPPWV7k6xUX0SYcl+Y/oc3LRdTsM2iZTKbRyXB
bS6NDjvO5gBdi7t+q3FTpodSXyfJxMZ1iFvQnMQxqN7YQ1Ctw5Kt3VeHw8QItTaXYQS9xW0X4jmB
GbnZspUvYiv3HXfH9fD0YxoGWYruIO9RLffgMTm6vOqQKyXHv4CzWLDzDJSxenrX2VOOEQvltbl+
ScYcbEGYxfPjPfvzFnLqVasC/ycHAOVs89xlodo+Q5uwT5eg1gwzizjdqvGh6/4/wM3wG2y2ssOy
YgI3ajw1CLt0T2nDkNMdDlZiSf/XeZPbb30U7DZ+3UjFzEPfngjIW0P5x09UCn3Qq2A9/7z1zaOt
cWJNBf8FVb7NpcPqjLmdxJFeMSkVTTO7yTvcQIzzHFhzu4wmPSLE4DqhqVObPKDwg8Z6GJ4jXroY
MICLNq5s5m9cs2yr1Okd6pjq0hAC7gqGU7LtTKT/pDKy+bjYHGvFJtAdIsMOhBBcIXhWoIcf4bwC
ip8ojkIMJqzR7974TsCk5SiTurbpLH43o627/oQajaOQbT7FbTrH+SLK5pvOwc1EfjGQShbJoWmx
8tPxISJXTEHHfrdwAY9kgqDoEVHTJbbih/uszhpVfvy8jyxeAb6Drzy72JkQ5puP04sLzELnciiN
5Kkqspvlzn/JZknYgs1llVj3hftSEYeNbSh08UNZN80IEK/54XBj5TXxL4WUNC0EWV8B3QZ6bah/
P6CjgrlzDZfFkEYBmkRfC9Ug5GyskbjUEIGZfUzpVvdhzpi7JlaG0uCFeVPMzgNOclJpeufZjDMQ
VO9FQ7XAuRPgAEWmi54v7IFu+AoBIlsyeE9JXq4nTGThih3jybm4DhK71PSn3hp3XpV/mJejlk3G
zPlorbrO7mhTG2HlWtZQZYZSP3whzHwhwF8OVk+JqmvB7B6MIDlQFLdnu1hpWL7oQoncPeXVymtO
n7DF93uaOQSHUcmmxriCiv+6ej7s03TJjI+nYe4Q2WicxI8Nqxhw5R5Cns/JapLrMHpHzUqfefa8
zhySGSnosXinZIE9hEl530z7YI8N6hX2LV8Yj/fs06gPlwvNpm2Y8q14J2V/q6ZL0JQ90DBWNgHU
GfI/2ilydZ1wVB25/zAaeCTpkFkj/2nkAYBeD2PW4JQyAcO38Q1QvJ3zOCjzwYKuXGLD+DxPqTA3
nHBWK80id9Wj2mE9oDeBdF6tCTm/gFAjTzDM3nSzHZfdvbc8tUfoore+Q5n7ZvzDhm6Y11+5yi2m
vmda/dZpGzgNcZ1rSdp8Ff+VUX6um54b6+Gli0h5Bu8jBTzBTkLbBxOkbCGY+cAo8JJsw/VbTDpH
M+KKhqNAuvPT3Ce8yvqPXr/CUgrSMYq2bE/S0/W0i6OR+cK3sKA/347RG8v0GYbrk269qymCh+lV
oOknPLuk2ZpTpzk1USUY825CbVfu0FMpVhfdpqo0FppfZq17iGKdv/HdY1AiHKYLV8VZjEhbBwO8
dQnY0mqwW81TPQgtHoneMvr4/j3gNjohqztUeLvfd8H+MftUZFocvB9M9Xl6Ev/dkliqSHYZW9hw
zgbBPN2y5obSfgdhIIa+6rJgmAMuFKHrsAphZz902QZfneCae5luToEstaGkvJsVNZ3+Mhe+X5zf
AFI0XYihM3P3DPAB6SokCTt7lp4xadirTNmE28SYNgUbFqKr2MkQzJ7mGo7yvbXkMIx0E1Ku9fce
xRueS0qnbFNcKr3wOJEZj+dFAx375GG1tfrKul3iRImBpdjY1iLaSv1pOq3Ynv/rzS1xtxYbxZMR
o18hcmmaq4g+gY8zk3/T/Ao8+0t4lGuGHw2pZospl9CTF3l432SmNKHCT1ZlsKNTgQfQHS9r2dlA
QQuQCimfyLfVgin2J02RGZs/hv9y0iKw9UyyfJ+H0g6M7NovSZ7F2R/7hkeBpxONcehZY9d0JyTb
frVOyfX7xwDD388rOKzVHfdvuOh6gJhGQqgXpSneT8rVcK0DQTxKSgG0lZPwEbVBlKIu4cAJ4JDS
McqAVgUIXcXXefGuGGqZe/6Ym9d/bz9j9Bupyj6cI+pmCPS6iNH/VXUJpPTqpPEBUwZDiTGmAx7P
miosCl2/0lz8dLmrjk919RbBC7zf+jeCLVBRsY7q3TQTudOUJoEKGsGqpVbrDZzRKYGXGPO5enUt
6/P91oV41hWrfOyXf0kgDBydUu2CpVyiL26Rymq74EJlWHIRBM9SarjqxMfw+xcYZGK+eT42O1pA
G6tcQZVfL7ZDAZWphOLt4YY5YRsL9pJNpVPEMykZMGOyp6Lyr2XUtwnjSowIjiCAnVvu1CgxLVwm
0oB0Fkj4ebwgVf6IP89DqvpWe3FTnqzqWBW93pIo7Cz87mtJqCRVGeyImSvArCIAOiH1UYTdQoqj
LSbGIOKVjQTqYXlr9NC6xaWXzGGbp/qI7CIlyRFWPEVI20FS1DSu22pOMXdTMpmQAoB3o8Yv2WCq
4n3R+XKOO4YTQzhyq6tf6ZzzcBQHa/ycfxKOtgLKPsH3m3AvtEwljFIdejxme2axArNvv1guq7Mz
w8tj+0aYP8Fyoz3kT+4ttUANDEG/P6Ip8eY2bJOIJROSL6pc3uSaWXyXQ60jO6azY5eNI+RHLVAj
+wuDoLtY8c3+DMJTstf0pohMSTsbyQPlQWX4RAejevVBfmZo0ETebO6DijgswJKFbd4J70+x22m3
nBCDwftJhAiNcax/UeKh0vqOQa03dQHBw6IQyFXEPciu/2yodhv7dS7/oTQfzxUbhWqPE/0OFFxl
RET/f1cfaKX/JxpVreujdTd4gXBud1P7nm4A2meF4D2V/IMdAO/Ux9mgbdn7Rn/OhkihUGgIbujl
l99woI3yLNqA/4aU2RJpZlu0uhUzErM8DsDfXD6zpmzV3ttR1co93PSfztpA8ExqxXPJDc6wHtjW
5bhj3CniiGPSPt0aF0ALdegFfVXn6dauAoZO+PUwodX0GdFZj/GZiC5QLuvO/nig65bcKnGWOyek
MjrOxvPrbeHlELKTim3DwLgPPWS+nlRCV2X9BhNAVx7EZ4oB+pp0dqMXb9UkxzSrcjXWbyz6ybQD
iIVX9UyGPv9gSzqtcyV7h0foOQfQSTGsumFlLnxIKoJR4fukSgQdXWlT3OzLvhNIkAmuxKq3+Eq/
G3E43+4SStK8rljhzaS5HsGZMraeXfBP6z1IGUny/cYfAxKWJ4LMjeXJypDcNYbksXh5WCYYdMfS
tG23y8h/KsaTaarEp97NbKvgMypbStVawOJlg22E/7iv2mo30ftT6N6kmoZOEDoMOmX7Xq2gMrFS
Uprena6r14JgTDLIlcK5hXo8JTAmNOrIjJeJPrb3lwFfHVPcGSjnLoK0GcTx+cqXZtiIo7vTyc4G
MbsHIiLgfu6fwpQOyXf17iekNEf2eycWxkqSjIUOs1T+op0Lu19F+IQg/KKirgquxkrBcsntytGh
XiN7vB4aM/0NRtglODnjhd5GLwCtu+bDuoii/bgkST1QxfKNY3MzyJMiOLcPumP754+HJe5QzK9q
DoEgc909eHgriIDkTD70BfZoKAkkCHa4Kq2pcF2FYdDStVfdumSeAhXduXT4lCdzJO1qWOjwMlY/
NCcqsvProzxQjfSKIBZEOv4eZNTCW+tWLOIiPxGyGGMjzOS3/bZgxVOyR25fAgVE3ZvikKtXnCcI
RVJaVBLoqG/BfkCf92FN4ZZ2np/GiaYSr1Pryd9ryWdevAz9AYvPE7f5EphdZe5+ajL741ueQX97
s3KkT/0i1G1nKSw1+BotEmMQ0ehH/GUYlu2rz4pFTuvHd1zXP00zBKjxnnD1VuBJX18UXqFHBUqd
ITyr2y9W/AFxA2Z9ZMkwmEWjO7KC9yCc170ZxZHwzQhIlEO+1qjZuvJjxTAVUMLi+lfu7TH8wfCk
iPRoHcIYoliaGD/lkQ1rKmyz2gXobOVBAYoWJ1BoQ7E0YoAWrzQTlwApAIcBUJ4TgjqSIrcljoO1
KC34tIUKbTB+pvi/1tOZQOLC7qZAd2TNBnWFauKcnnUM59LafyWs+6kCllcDY6YeJFetp/p6lg3R
SesJ3w1yxJatvyfKiMo4Y9iL8cKeef7cw9dJAazL9GOhnHZBIkWCsTpgDuqsBFuLzzKEzQdvXM+E
giCGSzxRyw9XJv4TkWV2koA/oeeGNxXrwwcX/GO050kovbcJswlx3az5gkq56G+Iv7IPKTMCRUh5
IQrmS8VJzuP8NhlvHHCxnlV/0jH66CvEIHSQMTnlMdDM5LTphm1B9JamBtJNQ2sOE92AQAcRCpru
ruBhWFEwCtrl1VQotnKtbnmKl6J33+omk6uw3gEMH0b62ODxlTC7VcCEIdagug2EWWQWctValFoB
dE7eAHv6wxT16xE7o+v1cv9GRjEX7D2XEjcAWdyVVVIgT3fThk9Ofmxzm0WdPwOHAG+VMGSW/cZu
4e4krnEtv9noyGrw/4SUmT3fFLLXH+uz46TnNa69z0wpMFXnDvWBnlulhj62NuWVtrzxEbQvFsBx
rgDBiynnhD0bSfKc5J/a5+r42D1qAWGHy3GrUBtxiFbTtnSXONxQ5fy7hJ5sdclN0HetClcbQ3j6
YzDhsHZUDiek7i40kTGPg3HXhMjntgFW1W1Mjj1LLdaAs/j4LILJhOz8b8b2zVfM77AhG506s1MI
RObSbJaMSqPydkzJBxWdPAUg+DGWtuyzFXDkRzn4YUAPKDOou7FuFgbMpH4J4R0a5BBXGc7KsHYl
h8nClS8+hgt0TRjY9dIXPggnwII1MC0QfdSR5MhmRN8T1ODtW4cH2TE/Ier/CrN3cyB3nk+b7Z3C
w7jDYMWB8PKTjs9kG9PgY9prSQ+Q+MMRALO+tETmb9Bh1Kr+YdUla24p0lNJZ7dPk0lEzH26Evct
H0KXiUklu6kbIWmn0OGrFuRrthYQzmAGZcqabXj+YQTtSOhBr9aurmAnlYa1MZNqc5ncPez24mE0
oaSqhDF9xM53a3uF6mFuWgas0cpeziZOJWUkXh0PDMeWxcpxOE2tNLSFdL2f4RGoukN0p0IyxgU8
pthV0OMqvEmCS2ZABSL6QetmiVBeRuwdYuBfhRvHUSapuAMkKwor16c/9cfGTQ8RcSR8CqhQ/2F/
5aEwQX7F1e9tVcyGze3UFc/INRBnlkGYHca3idMOBcDjsn9H3cqFGBdCvmKUiBezPLx2O5F4yTGN
+Ae+qcubHYofJ9DpDTskvEgZUdRE9CRFAh48Y3euu8qH0klca2C2aLnVmfuSozl/hkAXqrApoqW8
v9BUORe+uUCrk4UErXtVCK5AKw5HAj/ofEdiMTQJ5cMOi9Djv/yRhQFP8wBEgkYD3XUoOI6d6r64
2MBH7LMH4urYLe/ZyxhzvCn5pXr3KHviHiqEDwa16NANbjqKTmhDk/Su06m/rZdswJzU5cRfhjnj
rVb+6ycGmFULJIJLpKavykh+PznLdnGWt+LaKDjMheDQC5FRwpMoDlbQ6cxNDmdxGxEG6SGz1icX
KMEtlmETE6Uh1ho9/gdvdeXDJ4A+R5RLlJaOUGcHkrBqvRgJcksxKhkqF3c3AKCUN868xKM6RY+i
u7Ja8c0rt4fCg8VgUOkwnNNDFyDZaTxwzhCtTlyfJ6Aqe312ZfZb1NGs8ha2DadVQ2J7Wn5mZP8Q
+llj1tq0NTqNqdLucCQgodxTvc3qaoX/nHhqvR+OKP54zhsv3h27ZTsbBhCwSWiv3LfdwxZ0uxPL
JQwvKVZn70nHKjQLuAd7FvlNa1EbNZz+6uP87gewhL3ZDVYIDpY+Oifpi6MRnQL57XsYGYrwI+9A
BjSCxkuiCVLppAPf6hI4hE6kVEKwQNl5irMBxgCUnPBjH/oEXNEEOF7J/Wu77SUxwjk1WqIt2XVP
edxon7ConvS742H2yT1QUrxqSC2SxTvYtki8/nfl0j2Yi5+WYSCOpKAF8etQq6feZiwx9hP90u94
YD74/STcRRuRugVnR5Q1ghCNnjHlVY+71s8uxiv+sx1HfXzFMZO37QmzZI9FZS/1MTV9WUb0Uukp
YBEZHvtoswaG7HV0xpZZznSxnmNYp3S62kkLjbPd4eD/H5n5x6xa1Ie1AwJkI0es+dleRoIn3IPr
KhAFb+3yYQCt15hAQVyk//0ZbrwYBaWciIabtYr4eSNUBpO0/QTPW9Qy82xlNbfkdJXsR824UX8p
lCSjj8ZCwAPSQAt3CwHQQeFFgcKG59ENMdP1/HER/F7g9wE1AGCbaArrkhWhLeuwEx5x2Eeb4PU7
VIALk/KE/8c5v1g7RPd/IG1Ckmm+n6GRmbwQx8DZ4/2LZINP+3NqtxOIhyRBrWMl99EY+x9YZBoK
i76q89NKLWK9OwHJLXhf6cxZIZnKM/lHYzG7wQxELaQ2puQm4dubhKcSiws5wvPIEwjBZXUEb7UO
WEVhovlb/2PtoeTzbX1IkzI9ZGmqQ5R/2D46b9Y1gGgbAQHznjZcLv1DmzZVIKcMSb9jS+r3s5vu
ocO3fYc2tkuzipDgplJ5PwAH6Mv8bkRZxHOiMxEvKTKDydo3Tasmc8fN7cMC+eDgyVHulyx54+zc
SyX21fhkZXT+adrhfKfxXO3iirAFQlwMmmjtohXvah7yjcdB+uUVOlXPwFUqzjmra2MWS+4VqsNH
n5f8vMWJKbmf15azXj2aCD5+Xg+pYmfJWZeENL5d1JBw43GxPH5jkJKbIisJp8XbnEII3vnvMHz9
JKQXn6kg247zpauqxwHXGdwgS5XiewNgIXeMgO7+PpqMGslmJ9IahyQstWW5D2DIyac4WM5Z4l5h
+INsTGWxOENVYkVx0n4r2vMhRBZ51fmyqgzZzrYrfVeFs0LiSwZDeQ21axeA6W7SkVc3K7iaHQrO
2TTdf+7o5J5I1eXAcAfUEUoLMn+rEae6xgZceQHWSYWy6iReMBpuyPhezDsGXySLQETu4QlRlCla
9Ow2Quw+R1cmZFdM8bTbJl8RaH0YCB7aOvxyCmf4hx39dhN/S5sq53ERhyZJJAMVsE9dZYEtU8yR
BSdUrv/26Dp4l54Nc7qi3N7pm1+Xebx8Et+DyHHVcu8GLRQe9F42Xb9ZpqoWtXfmI67WoXxuwsPx
4/cXNqq6Tmu7r2HmLrScbAdTrvPHm7uAvaVolVprVJKcSyNKi18aXq8a6y+ggueQTu3HOzDVAouB
nE7EW0WnYPNNnm42QIwmd8gdK82NN63nkhAya2mhQg/h9eTH2n6k+OKHGvnJRggtDSK69sMnXoGn
m8Z49XP6/w1zLooMJIQ6Ml7m0Lsmy/FMfN9kbr8qEuuVHDRZQ65UXEfGc8rgwf42fpny3ND/ZvXW
Z8SKlhF4YraSQxu0ZK3YKGu2v0XyqfUpKdj4Z9g4XheTwFw0Tzz2MoZD9IZGshHxyMOK7zRx1Das
QxjYQib1CxFNaPXbxidwosx+mU5KLjtwZhPAN8wxdx0tOwsAvUZ8ze9f2v/RXvlPzR59jBTCaanC
ZA9RJ1roDYp8GPWVZdhB7PurJ7DDPwAAPT/yQYKD0Dvyyr6QulRnMqrgOyOGAceAs8luxQ1ax3K/
+C2d948Dpzx88u8RWUOV6XE53r/KY5M2N3tu5ugLGM0kZZFEMeDcdYK2wNGA1llO4zt1bPwPEe8n
MxXZmAMUfYOSueLw3p1ykY2XtoICw7Ywt8eoGyFij8WBNKM+aotG0W2MxYLc0TbmcJYCf2mxp23Q
WTZx9E3F4GUKpnbKS7RcIbe/JAK774ZAHAk2zCnuPA/86Ad7xNrvTbqkysEhM46BxRiIMEk6fUWz
/PlB2moZk3lIlYyXilz1gSD0u3vLMBs76kXwPZFg3EDJIO+JS5QoikCvTqianhvOEFXe4KavvtJ/
GEGNazWezX7M2uzyhwDKm45iHJ0ukUHK9V2XrYGf/nRYBV8B58nSJ7/ppubgraP5o+DhsXbcp7gq
Oe+87C0pZZo3ZZQiQM/R+cCAqTe4aqiwqtW7vZe+QUam3X8I6cv1KdHfDp5kKWwpasMQlK2ngyco
zyEtgxxWh2Lhg9R2Auz66OQt/FG0bCEviNEFiHqRShpWS+VhXreqh1Cf4p4n8BgPv4saIzNsYaKG
wjhxxnzWhnsjSGq6fQgSu3oqMVNZmDGlIq4lbfKF3Mh6g6ZFHO+Qm345wPtJgNIJVNNjf6ZSKIqg
sd6suyg1g+AxZ0B0y1pUFLeuReJkm3WGJX4rUKdIXCp6zQsWQ0j4qQBnmT/oYExBfUQRH4kCzkbi
GaE0gOpd5NeNKgJUOMq3egu3Rm6ciErMvdSghuiH/iPDOEs25pQofQ8sNYjC/kt8PjXLyUQFwvV0
PxQXBcVhdYLUhfx6Ms1desfRZ3qHMqJzhEvAh3UJ0WQT659ahzCV57Pnw8YGjsSq7VdjuhghiCzm
7A2TPLrINEWYqrRK5udVt91uaZM/hdw6eG2+hZz5KicPPvfhK29VEiZu/3gU5IdQDxA97W/yIhJY
X2VZTvdKk2YYKFKzfjI8sHibGIc5Mqj7Ea7U51rwifZXvuF4mvMxC80pFlweo+SL1PXUmKElotu7
BQsNhHWj7b1oGBtY4DXakOmrZ2evTLlMbCzCrVI1ufIDomWAdflR7wpo0WejrbQvbKE0V0phHszb
4JvD0XCL7p448ioD0b0r4ByQC+GusrDbHdyJqIjW02j9SckY8Ng25fO3wIOCdA4lrOkQq784j30O
o/84+k+oJCD1ysHj3hGxjephwMIzwojDSaCddpEMiVrwyf7OZ5Z/b3SY3qbnyRUJNvdWLeT5od+q
GPc+Voan9SRUXOtpsyYBWXcTG6Ycxw21Njmu3elhRKEV+pGTyDQvQorDl5367cVF9SrMkv9cVcwy
BaDVrAxsWoKdu1+sd2HM1hN8kK+b4kmtx4PjVG5T8D1HQSX0J9ZokP+oz31azzspXDE3kaEFsEFC
lDx3MeCF8xYt1BILS7x8/dBGIDBKHoeUI/MgjyvqJNTfee/IvuZ+unkrq3wpuTq6aIyaNQEkR4ua
tkY91gdFcswsi/ofFkRh1ghMTn7ML80InXrN48SY8rdyqRrxorgYzhltFlWL7reoIMmOB1c7RmwG
dq2Z9wOX6yzIquVKXITMBzpR4I/57NUzgOBced1DAtmcZJEPzQaKEp6wsWXOsaxAraqtwq6K0PFh
jGZn8FDjHTfEtQKWOQZPaOZzS8n8Uy+dzVzS2QdF2wt29SwWZllLbszMtxp1SYQth7LjreUWmDJV
x2/xdnr0H1BrIykZ49Rf5uQ73Ua8tZo7iuhAd6vOhOMMY8X/NKcAe6t7qpCPxZOEduGrrQt+nzFK
4097nPXn8Tq66i8E8Uw/ACJUFek+RJwUALi6sDuTmbj1JaDnYmMA58grvSQFjvONBtYWdkhr1EWe
ySaAUTXFxOspupl2PBsEh3GRoMIMo8BcvrQJ61Nd37bFei3Y8us24XbPhLmA2b41kbhp9reV/Vss
GNp7Stp3xuYbVar2ZFfyk16n+uiD+G5qRc0orHD/LGtNCVolQGmUX/xAMoi2VsCrEJlzSuGbspfo
5FJkx3vCUh29a3ZgaxO7AsK49BoSDqBywRGZ6BrqwVGFqLgWy6b+hDu+CL1lXSVTqh4bdAUz7nPc
IYO2PfV1QBl0M/djyLzYLQeEmakcXNSGOp7Puw+1anSh9BEecuzSJuxE7ClJh+yoNsewb3BettKo
KmRdQ3Kjv+0+3WwHnfnPpohEdWuCQxI/IWmx2j/bslp+phP14CulKHKHi76CN0vhutN685CuVXCv
UIiZ4qz92CCSzv11Eyt2Xi9jux+rTXqNoPga21/viR8Foh76vwHvKZUiU9tL07eFy6xz0Jzr1LkW
QwpJgh7IJHZT26aTYpWWMwOsQqd6ZP+KiAzyNknY+t3cslon5xnUI8fHAiMvfggaEZvjSXFdOHj3
X+uUHrRSOFCCBt53iJzIm95u9mPmEBqgXLovJnpn3FHstOdAOmjz11/9yAoY0Rnp52Z7dlXSxseF
TyuEtOG9Rk5Q4RrPlfB+0fEU1vZHMcRTSFAkheh+anBkKahf9ZAmVZ65K0TVvzWYC09vdV9OuwaK
PFi4TL12i/aQdhXVEZh8us1qFdPaLgC4aisaauYeB7uLFrWMwVK4o/SBKd92/A7G3R/rfNnyZHQa
agenMpboOq56H2b6dgkZHJBHY50ge8Sfh8v3YNipO3q0sLxQgpbJo2MWyemJCvuQlFxq+bwPFTtt
p9/EGiozGNbQ5h66BTphVIr+7bDedGqWF+mZEUG4AUVjgCV2pAakKh5qZbb+NIajsPnSxx2ESnK4
ndrsk+24xD84SBwcwDXZhwgLBILipxyALTEIA9IuiuTEvBlo4nXxLQ+V5uNgg82Pn7+w7CBtmdB9
m0zkAyD3Qzy9j96EjC+2prgZu2ypxvqhn/c+dx0RiYnbzqjomH9TfGGrfGeiWie5cFvrQZHP819a
obo+FxRw5dLzhaD1I/4qKsgO+F1bjHK6aOaOD8k/hItt0+DA/sf46Rsiqs9+xBEAnjJNIUN3lbWq
28K1OxtEhyKB7UCNtjEkU2ZwWpMMj0M51B2+xFotB8cboMIzNwV3pj9ewKh1FUDfexiKz+L+UmMV
E/mhb2QQdF5opYFntzVOWYvTu/17FCQriG5lCez6YF+sNiMIGG322HI2nqToGGqSSuQx/XI3XXXH
6zANeBd/NaZJFe25Pg5XjgVagDWVD10sfI6S1Yrgr1pyZh6H/xZc3F/fSnnmkQfThU1rVsZVs1FC
Kt6r4FLxg+qTgIOYAQHM1XVYzFYuVbJx8TQpbsVELEqYW7ndw44GqLddq2+vg1pTNh6OwmTHKBXS
XW2B+s3kf+PfWQQcSLUoGiS/69nibXnsMSuXVdg0g3EBzLkcb2qAiChIM3/75hX6suSDm150qU4x
L2qCe7mztiisVpgJ855Z54l3gnkzUlKbncV2wzV0ub7MKRMt4K7w/b1Z1j0xjiYV4/uxqAPPOuKR
VL5VeR8ir3G51icFi1OXaiFY0V19XFtoQn+tHbHK9qxHnRG7+C2xm6hUXD2+telcd+gKzRyI4iRd
S98DVsc0XedwYbRCQJHfDHe3ig1tMUiuUZyfY+t6y3fWtxLMKeCGX7nX+d3e6X3YZA2046NldJ0f
DPYxSx79G0uOCAk1hbU3RznxaCP1TlH4JefMpKpbRNW3erDTqtK0p9LZ9FSm34VUxg3Uu8Jg6gPR
4da674OvO8LKgtLpoQUUhmQK5WON+UMv5KOVUIqid2G01hlY0gntRwDxBnAylhRtyx5w0D518LDd
3yNtuAQ89ghyIo0OL38IPajEzPITu5OaFLEtPY94wt09xTbmbjHObHX2B9s+qTk/45OWiMx0zcmR
PgF+Fse0al9b2HS6otMq/yYxTLcAJY5iv5XTiwJUaFEBnU2ARpD8MX+LSsgWuM1Bm/ppjCDxLkCU
xi1iP3JYp5UmSP787eXy1rY1c2uZU1WTucuBqcbBrOvWcpb1vcXWl1wt19UjP+HrlJQCWbKV8I2k
0RT2dawZ4YXsDAfdSkP2owhOl//tJQKTz070Lf3dUbXJYWQ08HGKYjANTftWAPcB2p81M8lwtGTp
hT6ZhCYS1OtJEzB8/AeSiu31M5VhI+QYxZR6s7m7hcjfQPlB0pj3q2k8P0fLBI4s+ylWfrB0zNR1
tK0Qx2ELCr0Z8qkkClohqJLvxA8I5oH6kgexHApuKExdghKA3Dp4RdnL1KcmuOukeBI/Unbs4VTn
QsiiYZaEVmdArNf5zGJIGsUr8Mmcu2hFW4uOXT2V44Mg2MGps7QmEbPIXlhuTK4x3c5bLXASIaB7
/+08ctGKPnLR3AAmYJfaioF1JGSLba941QFwdmxDwZV7KjCP46FY992tNTeNhu7SODSjodTFU9Lc
cP5QJL2MMCSB5ShgUCbD/MbmAO1EpTFCm9nfSatng+Kwuguuf0UHL8vtcZSJgDktzRUYB/fjOSJd
vB1qpxwqw8z/7YlNOdgtAi2ar0/kyNDOqLdHNb2CFgxzTzVHbFi+PmEBFs/ERVrcNX56tqdWfbCd
B94ex5vH/91k7wVM9jo8fxVL3ezfkAQw4lFIe0zX6qp8QoHS0HtxqG1cy/gvsCL0Y7DRR9PcHlBb
M4wHkJfvx//4KFXMlVYGEhHvL57xvGn0UKUHcZ/FqL4urwvCP+IzFQAYdC4cifvnUREwsMeKSrIc
kopNJyy5yeT6EaJQPDPBNJ2KPqMQVHfrMOglT0cq2erlQ2hykyuefYyGFqww2JgB9osUF7xo7FQH
9/MQRVFMtVRHv5kqrciVEB8L+z100nXvLqF8qnsmU0Zrm7OKHsLLW593tfGMxPC9S19oOqc6f3i9
xtkcZH++sXJDYT9oEytZpmrbTvn68hnxhwJMqScEN3FzBcFVUoMIk9pnX6g+HaiPhK+Az+EwG6Oy
3tNBlKR1ewMikChJKb5XN//c5T/RLt/nuNsa0pEpBH9VDeruwmdiNkO2Tnq+hQGcgoSjZn7LU+A7
zsSo46wM2jy5XziFJvN6CLm5uA7Km9dEqSp/24FG3sNBXn8sEZ+pdNlHR1MgW9fW6tC8HzYpLrzc
S6OsO2cHDHASkbkcFBkFJx87ZxjKpBlyvi9+W62gmq2EzA5Dgzb+4tx+JXTy0LZWvfPs3d+KbjyA
UYcpkkFrDn0bg6VhmO+IEnxZcytwj6wnR9Z68iTxHNje0wgH/5/Blx29VEurYMnGAszvmEo3gu0R
005oopTfWxpsPsoMVcM7YjuDwfeZ/FeTEo/hAdog77XJtUcwV5q31wH6HoY+rLPmDMJBXJpKJSiC
KZlk9IkK7/eDWl5RPjLUeKdvElATC/nzp7uW3Qm9bwMlIOAtMbp+RSplgP5q0H8K67J8PcTxM0UV
iHPmV8SX1BHc3figvz6mT2w8mNOmq2phaRg7ShcWX1uCr1tVR1Q5BbVCazkI39Z5f0PwqufFt52j
wD1rGEmqkTupFeR56KThoJOSMlAgKP52NZ2LQp+T4SVhnQQ0f5bYnqwNc4ujQA+N+1r8HIvSR5ED
MgIJ53pEDkUp5lFVqW9C+sUgMIIDHrjySwrsVwlpllUTa+ShbGm78cSF8E+VxRgcRetaHi+bhZdc
QCocREcu7EfsZm7vbJBH2DkX0i39KZoZhgri4SFIVdiu0NwswTGAP2rOlskRXoQFRs2b8TuQTMXc
nJOaiuKDfcHofuEEzN8ygGhk57ouXyCN2TN4cXUCYO1oagdcGIdGC9qD5XNoFK8wfNZ3ljEcZQHm
0cV1sQJpAbP4gLzcct6nHWfXF9aiCC5jIzoJq6usfFQSiZlA8ZMEBBieHGliqoBSXMFb5+78di+H
2Vz494KG/YqTNAm88sFYqV1d1cibdXvI5h4txF1tTh85QAn29oK4JTOP6C3/JWM4NUw8TXswIH4v
nPO/Gzs9V2aSV9qlXKOyOPGWN45gLdALFuGr51cifRMHfSGDqfJ+N3Q/9oMfXdkyHJYQ7hS0eOP5
CQe464WzfbNWmpxEnBSgC2zYlqe9wloI9YhO1EYAc8HuSWRCtd8bvN6cxVqZRASogSqGd4FeOJO9
fgw26SxaR0tNicLtx5XibZlWX670PSGo4JjUHjTQ9hD5NZlzVxwszSeBCBezCh0RsRs6FeufSyiM
tZjqaUD5p5p5rcDi7EKvruY5sl5V9aWX3jv1HFPtiVkmrDy8LFTlrNyF+kkr6rE67VTzHS+VooLu
Y8Yz5dsLLMzo73Oj1PnrR0bxFn6dlRjI68URblbJ+gDZibVf3j9YjMjirSHoswnYOCgbuhUdmHb0
7JxNziel82i1cvrTGJoOo+IDY4cs8vXBjbueNXEcBWln8l05LyDDsBGu7yik3eeXRCFWYXjnDV0s
3aNR4//TCa3mY4EcjCfvdB0jVFv6o93A6UabU+BeLhMwFRJqKnNCaFvC6wmFAdpvJRwAXGZ372qB
2ex9qcaPNklkI2aRW05iZZdjlD6TFKEgYbueld81pYlpIgMZMpxKjP8mlRRbGdEtqEa/ZsegVjoh
GLqFCXDoewFlMrSA3ZVbuk9I1PhvZkHylm/IGwbssaU0o1gWR+ar4yqUSCINP8ucEVYUX/N0vI8H
ZxVmSXj5AGijtj4Q3w8inb9hwR3Rw28H/hjuB6zS/2MiZ45yCU/rhmkIkWKxGyEvd3m1nlf+OqCv
hi1pHt+cJbrt2OJ7QdBPNvkaxu4dUBESsmYA2xD34G3yOZW597hS5YWYxF7qXMWgskXlIozTm29p
nRWXjuiiWSuLXoXo4qjVIVPxisUpQsbaI0VxKbvNPbZCsUz7nCYEFGjj3LjudnHRmqcIKoTaehhj
FAVnF7BqYW4wVzbEg8fb9ARIX3YqYrv2nh4C0FBI7Ul9/zEPvP8hwvkA83XOsMA/+Sp38Ckj47pk
/H4BdsESw/VDSvzWoeTFZuCDlc4kq544prdq/5IWb3qVv7U3V0ziclziOBmWpfRd3/mn3EFHrrqi
rvVDKzI7hofzYqadn34Ta9TwAMsXNZaT58LXQm/funJK5ODKF0gyMGW7YefWM0yeGUMSCZ+N7HSL
BTolagF15J24LkZmIxVTDY4ZQp6nAnV2KiKfK6WdKnFmoprLRn+LIT6ZlmGwOOQOnFKORWX4cyo/
p0ZHSL4O1WfpDgiNyLbBb2jofkTUOr3jF08vMnTiJWDlKGV93d5Wwzjbh6jPN6ihJ491GyT6or2B
9HiFKEVLVPYF6Zd2jRDqOs6KELGEIJpm0vL8PMy+MmleRc6AKYEPZx8+LS8g8vIlQ00v9xbgXGgQ
l/utFdVA+Ka4u9z9MjLn7z2FLDS31I0AlOLbzQdbJeQHYfLhUAiy6J/scPspkFpdT1rlW4qYrNMs
w7PYxIo6lQe5hPcRO56r9y1a0HHyfvwwC7caICj/oHkxJGOhW14127S8ntXGbGO2YUCmE0+iF7Sk
2+qFX2ui3Lsauzwm2vAmFEQwr0xmOaxZR44k1IskRCu87k3aAmT72Segcq/bnp9ILZfT9cb88tI3
2fxgYY/pf37XtTyiY5FT46wGEZ6Mx1/sxbP+fsYhoB5KgllttUcaehBjgi9HgCk+9cVp2FHbHcZZ
lG5BYWWT2aulTjxKGsCepFINkbxasYwiR+85LPtqFUNEfqHgkFdDQa9u1mJIo6QhcKZ5zcCgm4x9
vx6Px2tFNl+Xn3gj0Zp4gEYUIyrK3h8rpVnUJCW7G24ATqayWu5YElpSRXgfofIhXK8X5Te+/YpR
eOf/54wFHxLD3MweCOGrdUfIDRQjE215Th02So46QPygIjDcpZSh0J7IZr0m74zFrplnYexAnx2V
8fWqtTDDF+YTDGKAGE/B2sU9EWn6H5szU6uBaYlUwo43DhlqCyQtzrwrxWZGa/XGuUv6w2xUMGdA
l6bVkfB5X/F1cbSb0vqM5ty3Mx9v+PdOuFiX9kXO2vk2qJOT13knkX3msmh1SI0AVQcaOEy98dRC
L6dR5ND9dDcb/YjHbsDAWyXERRQWPNr5zCfXIX4Wp5p/4x0rRg6+IUX2daSgYJ5gPpqIAOD8P/LW
5R403eQwwuFr8suRUAzLwJSd2KZhlU/LTtrO9FgTlEZ+BOdpl+OcgD3Kf/vd6XMoPQw2ExxMQ1n/
Gsoy9R9Xzxl+0dUgmKAAKdYHHLaFHXo2qoXxXYyFNYY9Ef32UzxBIsVjWRkJoGsmMLeAgPFLQEOp
4h+ybZdI6d4lD6/yey1DwDXq66Ut60gH4PWwLhaax+2Rvcl+UCEXXoFUnypfw+iEm0v+drE6AdaO
TdckKcKIG+0/eLdP/PbRcIHYiHMoyzMnP7UxTS9A9TN1aTX+IPRVe1+9eCnjy2N3sKeX3T02YDiK
rJNpjxflAzrLnkmuNS9JlTDtvqz+3oZ4akWN2mg/pIfFBphqehJ0MVBCLupweViEzrtggwEaOlvC
JObmB6DfRVotrh3yn07iiRGZ5I1ICPFw3yybIWamY65LMMsKI4aMWBuJ9rrZT6aWXkRbUwNXwmvX
+sB47+9I7s1QR9c4asYi8lRoFX9G2CTE8g/65oN5GhOew/hRss+Mnvh6rTbMuOzGDPtkro+80WNI
2cojJKAQ/SGpOwa3lFNgiew3Eia930/Tcj1EI9zkt0IpxdgazLakk1ca1sE67Fiw5YUYCxHLtz6S
OT8QXlzafWFoF5z06B8iYgLhvz0GHxoRLMIdATr0RRrevD1vxwxC8nhAh7OSkDLxIlwIfPGMdwe7
+EfUFMBpZYNm1MvzWBY+PHMNpryYo4OpwEJrhCbHU0dqFeD0FvLhlwtvUvVnVJ40PzYtuSYMcNxx
WQxJW+1iYF87QnHqhimo/VeI9w8FS0FDugJQPfvtmeB9tlM13UZFjcbQ4KM1CGhY6d+F8YTWT4pF
vMWy5JJ7qnY2/5JHwswF/cloKS8h299ZDcIAhKRzzoSp3D/l39pQOF1D3VriF/Hg3FGDAPuntCRq
0wNfJxoGwOI+/j7V6T3BLH2bF5VzNmCTfwPZieECGoDzlFTcNAbF90wWuGcQGKKJ/T4uRruaFXx2
cROMtRPhkpt++qTGcbqfz6XGbq7WfF7LJAiQlpvXM0EWU4gdEk2Je8JzOkwv3sgK4snU1z4+BEMH
gCwuqJiojMJX/1gigfUbraYZecUtZCQfWbTLZMk8cCEKPibNqxElQzrpP+ZNUZNX5ZgvZySz5bmv
vfxctcy8TsjCIv/MYMRqgb+cdvsWW6b/QWa/COmIob/Ss0SKUh98Th0ByfzAGWs+zkzKE0uTrPm7
hNn9dheNSJFYHyREPYYNizb23YJ3ia1Kd5+lEWtb/CY8+tkg9Mql2sl0MSJZlID4Z4npELcWjG7L
ebyjXmGZWv8DlbsWof1h2UP//0QG4lLpno6A9s0cGXtVASgKwvR7laJYnaaWIc0br3IrelQ5n/19
5+R2n26mdfXyfi6QPx5aFCgVfJhl5m3hhHSf5pBzBwPKz0/Ge+dBv/Wc+AxmrlMGaRPVcZQgj0VE
c6s+2rmm4dhSRoh+2em2Pqw/25jetawbjpmLGINMqd+KJG77CvTCg7hS6JxHWH8lnm/PVKQogExk
4lKhIXrSF3PvXelBJc6UopbGASuhxpw8isZ6svHjOFrE6vGRCgsWgvDoUfWZafICkgLr1+OfES0B
GCJOceN0r06PefeK7GkLwjSvrNSrdX3KDqGpC6in+ggXCfd9GrQLIAQmUM5ienoWWy/ZOqgtIwXU
5uvfgtQ+UTMXL5WLIn+/I86NJoIZ/9/Pj7fSjvSjq2VQi7IVFJtCunQj3vOV5Er5cpSlG72mvXZT
lFWZApjQ51ao5uKPh7CY859rfh0eOiu0Jv2Kt6ZemCXQQr2fRDLKgnex9v+m5YXQA16NzkWLFz0W
ds7rwvXmy0aClXcoSptFKdGgeA38Z8x2Pe83YCnvJR6qN/MRbmQBgGod9Gm51cHPUxaJNd23JVEP
c93HG8wSfnV/OoEdtzF+93GquZY1MsjYqH+x7pmNm1GcrM42dyrp7ec39tyvzi6WHnzaRJxM0Z0s
UEC/3UySFEU53vx09EHCmA5ib29MyWj15aL3IgNiQvDPWFTdvM1Y1cXGKJkvEAmHGj0AZj8dMCEm
cEe7wvKrPbibpybvHcclmWe1xAphExPs/3qpD/MVvBG0QGIgCUfwN+QL4pGpnz8QTFROlHWXk4jb
C6e7qWk3u+6K5nfih+TDlctMa0DJQAeRYefc58n/UKqvDADi8+nxKab9om01stVSlS/u/ZY6DrGx
7b/Ph8PvTC8KsNm1xDY9FKWREs/wmCtCKQwidazYXLvsAsAXGqBUmNsLy6RlxeHi1cTzyBAGvXx+
mgLG+LsaIwbnywM4tv13U/P0jC77oOCM4Uz6TPdk8KTf8+hGJwFg3ThvHpYhUf8DB1jJ8PWfIW8d
DJ4yYI/sMlc/LBmB7zRYdZXyU8xZWOjzL2UTtI2rfI6IU3lcpr2GSY94t9vFYpgo868hR5MDFkqk
MAZDqK7zLyJGXMGQ2on//EA1qRhxNj9c3o6FlpIx4GsUoFUYkaR3SY9lwheUBGKnL6vnkIYXY3dj
myajGhXArU4qzC9Fl5xaV1CkC0ThtoVeNDCBwDNeCSeRUZ2zMRvNJ5oh+RiNuEpD9ffeI65tpiG6
08mnQU8cVcRxxv4jrv2XdxDokKRA7u8t8n1NzH5PSOOblynT/LX1OLvDrFkzbSglMNvSAOs1TkKz
YcRlPbR459iuHTaYPa4c6r4Ai0rO6ezB3mfJmxBX2QDtk/YQbNXB9QY275k8sDikNuxobsyJSuBM
w+Crc1vYlYZY5l9Gs+Q44AuN3isDIIb8WxGUqhfYUdXyZsCDBpvn3y5UANu2UMSa3rsCjxVdQg70
TfYvEFMrsAk0pBMWUHUVWdmq1s2OKejMS4gtXHoJz6S/3kHS9ksOxbGtFj63KzL2M1g6dEXozz3j
RrQ1t+bg+8H7bbVQhZfBZXoDp6kNmrfYDZk0pVHOQSnT091z+nR6u98x42oeknLUB8M6bz+6ofL6
2MM/9CyxEq+8OSBy3lqQr4XtQZeP9A4mVMmqL+uRirawxCq9Lu7Iu4dOA5T2l2XmagCD0U5X6YI8
PUfDAgGIa1NZZoY0lBoVohsj0Xj9oz1Qi+tu5ImbDZ+7t0pku0N5Zjs74L3ITYcbSioA5hgJWtv5
e5kQcvpXfrVxor9JX3EnE+SqTpfK84YLo8/lmaZFBu3IRIaym8Z8uoH4kNEAy4mPhwZ9w0I2L4RF
qNcb+KTlV8SU4Iq6b93pmY3YEn15l1eMi0gIhIOxmwWWaZbTstQOTPj17Cx5wqNTI+4Wl3Axl0CF
WWx+hQCWRISh3ZSUnfWWPgUSAOmgBXM+zzfdGny2c16o0RSkJGiccdz0q6aBYwHaWqoWer1jJc3m
7GEpZ7hYerKUxOxrDKYzeITDf1ooTSxK+sAPuUGpXtIJFXWbWPV126a4vzuEf+5b4UBcdMvzpDeX
4cUpJUZi+dkw5l1FCjAQ5jtmfciiNP33LeXedcQqtU2UKEJRdQ+Lnt/L/5hJTB7ZUAWU/kqj1Ocp
Dck87NdDlN8w4THPOXIJigsqniCsBau3HXycBhFjA57ajxWqQqjymzZJ2Ql5sCWwcHZF86t8TO6m
ushQCp1MLikeYy/fYcz00Uo8svoto086wI0P4fKPmhU01yJfRNnt8fUYa0DY6NL36rV3e5+Vz/+f
pwz0z4n0afmL0xxUZi6q2KMZYJ+h4iB45m1iC0Y7+QK0Z2U6Rm82nnlmjitoXrLAcgwXNgNWl26n
1plbU66FH3g6AyGcwqyk2F2FIO7viDQZe5Z9PvosVI7B75h4ct+goP/gNTkXJrzRQvox54Elbb0E
9vpzAPbETooU5eWZKZroE7Llz0J+Uh2hNrLlfXxP+moTqCHArrOZCi4dV/Gg92uNkcBLgCQuCyLB
4pgWF2EyPTjWTdsvwpcj1p+sC/aEfToSHeZ1Ll+M+Jf0HHX5Owt9mMb0B0tCcrw7eER1xFrew76E
nAkPiSa1ZpiPD+wjR+PLZWaCpFmKyw6HMa/1cYKRinw7z2TiiNV9vHbnWr0GrTpfqSpyZGKJhEFt
Qqnorga6cQw3jA3tL4Oa+0B97CShMmBmnZ9uSGCgs43gXP47OYSr2c7oXj5fNQocHhktRqICigEw
DUlCXRpzxAxqQ+fG3T8VamA1gHbRTUp4dIYYDUqcVZsUJl+u2Dg5lWtTgUNtuzeeuBwob3O1ekgP
2Zp2SJjHsqvv8FDVNuUSfPyhF15s1k2BQfnPYWug8x1nEICIshnATg6oPAM0Oe/7MpDb42rVaAGV
LD39vQBuzb6xvGfexzeX0SSP19q/QnnviPEgz/2+pr664c7v2hoqTr4LeuRjYTTp31IIkCE9qwCH
tF2Se0zZU12uKBoGi/1pQy2kjHgh8u1/7Tj1g2aDAb6uwjATTZlDuUrBCm6DRH3G2NzxStVH+stS
HRazk5SzXqQrn3RSyh/QbvndZlEclAbxl7BEEmTJ1zMuedXmlOSuY91OXzxDaECRhaOpCTyFMVIJ
3u5IYxDBk/GOdbVLF3wuJjXuJQymCuc1t70paGazeDNWaMHo4a70X0+1ek+vU8WYgklyVdYHqrLx
I2fP1iccms4iqoOleEwZm/Fq5ngfn2FGXRBBVL7JiIH5UIT4l4phco6J1X5OLucu2X+JZX4TGcHX
2/gIJ/ePFCaOOf0jyPWSr5CjBoD9+lLGHXtEnwwOYYXRxjVmkfF+DAn+arU41AtaucQ8r3sCUZgp
vobHSV7XNEBrOB/3kayX0aQeKbGwOzOdBmhIDtyRU/zxPtIXCjOIHXZVC1PQfCDzV/tUJg4t/1AZ
73Qk4/ZRqpyfPHnoBSSLHPXEo9/0Szva+LXoP+RxA0XIR0uIA/MDRwroTK0XjQJMcfbPC7naTcOc
0H9VOTk8I5Uh7wmvcmnOu8fntutLYjtwwuzB1KyV9tI9+9xgVQYZAQHd/u8xuAEnK09iCCBTb4bN
/h2VI10hetBQAhrFWtCCjUky50yFd36EqOaMhtBuBDQZo7uHmy4YJNNqfgQBsBI/94quTDR69gbJ
lx1U3+dvp6Eyy72U1afLbhP7umF2MUj1EpaI9YjNEf/bcAWq+eKbyn8XOFDxb4kp1RP8N0lJ7cj4
ZlYmujw8ny4U8GQwthR3g2aV+Loa6nObWCkQNzM6KL1euUHzP8j6zdZwiqhHOoYDrWzhOlBkG+Xi
wKER3aVfFaONHrqnjsI+XjNkjy1E13l66bmR/Y0SqDWurpeW0qs979Kt/nnmV7F2xoY6FKGKAzAg
Bio1Pto9bElsX5apcuSvFttyY0jXarSGEWUeuw1oxAkjCk4LARq1serTIHyUl/uVJfoh/CPjykbi
K0Qg1Hr3fXrqSMhIaH64Cj4msET7EtjFbpcUWgrv+YvohL1O6xXgU8vjys2neBbX7xMszFEMiyXp
dc2Pv0jlOKSZeZyBvAash0j8jyC0/mqM3EWU/RXYxjIdCzXPgwnoLmt80P20+T7SWDPcMaNKzMor
dfOfB/eq7WDid0KRC7HBWG4HOhpt72RpBy5S6TaSz8ReYPZKO/GH9kxi/6LmwmXTusIQdhMdLnBJ
MnNihuc6MTRL4vGpg0+J3E7IpWW5BeNAfcKHqwhJzelBnmQXZRJmgkg3zOeDcNLFRGO3OzLjysRU
rPUc6oIZ6w3RzVVv1IVWtQLHrLjRHersTmaARpiJqjle29ilHqSNLMgVpVFmygLqFNMqjh2zp9QU
/Ysbg7kCaZylRHYIfQNr0wgCl5AKILcB0U2DTXXvsCRNgZj3IFHFU9RsJQHqxTu1etd5B/dELHG4
rfjjOpAPseU6NQtM/6I9RWCg0fIggT4aeesD2/Okfw+pyg6yblImLFum0J+oI5B+FRVUY8+RloA2
yFBYzZVxWtFQvFddWcpmrjnet11sM6VzxgnIryzYgRskAMq7Zqu3qEIccIz4fxYbqGW1inE+9WaQ
stmJTwO44UgMHOVefC5/Ct8pF8XJAKFs2EKrMlPaVuG2Sk+h5RlR+7epogKsAtH0lS6zl2mX8ml/
9EmmQfptKK64EbHhsZ6JA4IL+jwodQvD8ibhxMfXfkjq5BFXRcIckzWCNY9zUNmqsTbyeFyfz17y
8z1sXTO5kxHqpB+Stn9MR1eFHkBjuJSavtBzWJPhoyc2z1m7TwFG3Q2QlxVpkDFxOfBOjZDFZFVy
WP8dltMwj3yb90mYoLuZwrebgTBv8KXH6xorgYTokymd1NnlVqZEVSkAGfoeGMt8YpihDW6d1rBD
4hJFC0izLBLAukGnIVQWEsoLmeZCDOzV9Bt7QP+mOGgD7aWOA/hWsLnn8q8wVc8vHfzsg96xU1B+
vme06MsmHW5dvN/MeDZbUpXVWyPjgCz6UUJmEabkBmpyaLdrqKyyOdzP1Ug0BB7P35T922OtqiYm
6eF5s7ZqIo2h0p6aEG5ArV/qS5yVp6EnLKhZK3ykCG2nKibekoPps+fSifQixdaFVefUEmBE0y50
d5a4KT6kdCTl1v94JfxFfFDX350utptFXbmDFdxWcw6WHc/apnMjQpJ+uwL6VLi8a4ezDbBL8CXy
u+AxpaqxBNDoFitQHqFeMukoGT6/bNW8zgJpt4nm1AEYxy75JYdB4HDQnGQD+97G2hal7PQ/vIwP
bnrzzSAi77zqeIJtYmofv6tN57cOm5uvelEWjU+lBEpZZ8f2eYlHljt+SXDsUOHBoIe+PYC8CYvB
WnVXHCZWv1CHyD7J7MWvuDq90QY0Bb8Nx1TpckmcSLaDh7lNH+MbftCVmAnkeIwM0p20/yPg5qQ9
tMJtV9UQDvZTyyN5NHbYNlVw+nHI4ItDIa1O58avQhP8A9vGgwhFV5FvKD0OqUwpwaFCHxpNAhXt
b4LVwSPFE4xilPCmfKWtqGBsVUaAwm1T/T8uTbm6uEC+syJzXBQ7v29liBOCMbW/GJBqMtY2TOqf
biBk5B2zfZaqQRFiVesdcXF7kNUo0FFh8WB3Y0TFy+0u093mFPdRhFCi2AalhnIGN2LdOKa2U5Wf
4WASX7YqZQFI4aMvtokRW4ob2FJrypEmyN1zMm5Mui4VvbLLRCItwwfk+Klu7Ac3Bm2LrA0tPPD7
1E+NeMAlTIijdk9Q4Ex6J3kWMB/Pi2gmGiyRjMLiVveF1J0LJSpuZCwCLXw3NdnZX6m0xJo5V/JP
Mxcw8l9ybajpsFpsSxNaQVELV0n9JxRmYS7eUUtjgIJCrz0dvH4cGEBUG9nLC0Kk2WC3d3DCeP6p
DOJFoHCre+m4zWg/yKpM5HES0NJ5eCveXl4YIyB6SUL7lRoA8fnwzmKqeOe7nDLqxSH8jKgSYxIv
55PX2AK+B/sPaaTm2Mf87jEDUkJRi1jEaJFo8f2r82gOM235MIyBYRLmZ6O7yXfpoIqWoKYskUZz
rXwE/58LZMYPuAaIY/9tfIsYjX0Y836ghRCAYlyScbdNSNMBPNXf+Lk4XWwplT9OzPEQLdR/W8nf
fTJ51A8x8H8U50Rppn9u9XtH8BDJceKnlCzhAd81a8ciLkoKTUmvePT7ZRE3B8BvaTaHaDjLrTSR
jb/kBW7GZzX7ii5BrD6v6BiNzvNEKI6CULgbq9oKNb3piQ06wau6VHLHwu5xYo7rsCH4QwHVLOA3
wimAdDk/kC6fWgwRYFMmM9QcGef70rfQVTwUbseXXpSkwVPBhoSpVh8if543Yj9eiy+ZGgKIc5hk
OITQQhKQPW3+sGoGgiNhbFptJfztIyUcCXQXqCuHjoXMR1nb1zTGL9Z6gOM+n8DBR79zIyTI4HOp
9ZNOdl3YrAqHDnGhddvsXWoXV1fZumir32aS2YyNLePur3GkZuJi6nv/0QrJ0s6DdS8pnI60mDFF
lINPthX7PexXKC0mfiU/PbmzObqawSMSfZVftYyCyZkAXFo5kgr6SrC+W4XkAD1hZwn9ValJOuNw
y4yWj7qa72NbqH02ZNvHu6YucilnS2oGApUnOAB1EaUBd1kJPbeLX5qv5EFwEvDI2TYP34AYDM3R
/gXPGHNozUkpvJdXsaAPCFcsbabhdOF5l9VgR5PKfnSg37qHMKFvghpDY2m+3xwV4EM1cZT8pJ4d
09oKzbWCvJdlPPQjYWLE8+13Y4+a9OtnkMangyzg7hIH1u87Sg63cjIvjqvlxr5H+YeYmy4AEA6B
9inX3eVzrsSWKVXbAr8Kieg3Xx0ohmtFuzseORYj87O/vueEHtkUA3U8/U8CMSIu2ZZepigOiWaB
EImPf2U03jbh8Iw65bUpaqSPBBZ4RT0LCbJJfUgOyeqrXvQrVf14ab8AnEuit97JglXxjqjuWm8/
8gj3YhofS+rqoqcoGROGOnKr92KRcLazqKNt2Os/pcD1mUWkOME93VbDrU4+MKWBRpvohrcp2nC9
s4i+1knt3hMaT1VkYUOYfZjVKofj3i29AY50DWjSY3A3xkYZHZViqcM7L5C9SehZVrySLBc11wdJ
lgyJs56l+j6S8px13mZ/xKtaZE5CxwVSPP+B4Cv+8/YdvRHjujlDT9eHdGEdAD1SVsS3Ab9O6Vv7
5IE5KVVbnoJqWFE5joJ45gSmmqEDuX5smdn3sOvsNQuA/NUqCh1Zv/G1p4qWR0IBiZ6x+ORIZVBX
m7gpTF0fENopZ1E6CCBF60+u0I/nY/VyBv/CCvF3De5IrnskkjU/YykEw2EEJIFXkhbckt+0ucda
uDSBhkHsQA3PEZ8B52DfwnW8jHhM0A0aObT734eAsPRsFpfCa7GFrbkgt0lyv0ezhY23nYUkbQSw
1W61UGI2OMUgD3ofldDoKOUU2yICaxeIF4PFYyVMqIL89e0VCuYVzBu3ugRj4pmoJVWX18dFOR8j
oqq8KqVIFMWqX02/iwv4tyD0Rii+MZBRh9p2rM/FmbFE7WXkY6lT3+JSecJjOLkPXvTRzXaZme0h
V83dI1RIiAHl/Zx78cMpK6u0p01lDrUaOmDODGJKrqGDm/jiWAdqiqUlSXr6X2ZH4h0zXlhhyLri
lk8cPtLEq/PK3YvVrCqAaNbMNceSd8nJAEJyGOKjvJkgccDB2iqyjGaUEVVYIy0Mee60CuFWskFR
ZtVSdx81sR+vtV8E5pK0d9YwKatARyyvUX70PMUxzB2wGDY31IZGUVYLQvhieFVvrrGewKNtSFoK
4sFtKSqsCCJY9Zm0fiGfXEV5wdFYAo4wG5RZF9/YfLAsjaPFn3hV5wh3Z3DaTcz6EywsazAUqtEu
YDPFU6bovlnw7K5ajpTBREjY+HaIRdq/8fEXAuA/YPWH2tNWAkMVcHjgv6wljdBbgb6fekpB4zI5
tmCCucfnTf6K+QEIbNGQZZmHu3apDaK/bg/benjo+9CpMbPXeN1zcZg+Bqu92jdx/nQg0jpPo81m
jzUDZ6Bw2cjPilpVj6e0hsy/F/TT1hZCjUsT4bOn+GliGo4SZWaoVmeQdNVG0RgprtaXTPRHK2xd
Bf3M09TCrLGMbQNKpjwD1nx8db46ji8LzjxB0SYsb4hJpHiNR8qL/RawZVKNhoFXB00cM2vnpdQm
cBx5+GwsNH17jYOo/c4Yj59auv7is7HzyW29q8BkC3sygIUG4rQ9Zg7kydX4T7LXUgO1je6seleo
1VivkEp+JHfeYlzCiHfwNVhMqhYfOM090y1cNkbxWb7MpDYCNd7ew9wgKBil6EK1kiEVPL4THNmS
QBBQp1vH+32TbYOxpbNYsJ3GMYYpW+mQzIhpaed9wtjUpN6NN45VRZ0wuGk7BR5miU1mYYeEXQS3
5yTkXQTxOI5WHO7aBjtNw9p2BnsSZVxlEZjfPoiqc3KBzCOYWCNj089yijELH0kZ+xumirS89M84
U8p4wF8mMluEM006xLGXmcBizUlpOvAkQEl8CBOdZuLK/tQ7mNzP4RG8zsodMd6L5zYjR8hJvn0Z
qw1E2lLAqbInUNl4Sp/z+AF7QcWBdt/mygNY4zQtSINiMjyBLxjqukPRVznnQIt9RSx+xCYf839T
xpqQdbzp5tmBU30yTM5xStNRBFWGwKn1mIfRZ0+wpSTIqqSGckVVqb56rw9AdE8tx4EfQwII8lUg
FtL82OcNWNjBiuJTHkN1H1S99zTxAL9F+ONnNzugc13LbsNsA/Rh/5i/0SKw6wnTpnkkCsM+fLW3
zIlzPsv0gKU2pDuoc2woseP663v7trVMSHfiLZoyqUBLjVlTos7ES1/1CIAes6CRxgwXC1aAx+Fa
+scloYGlS0B3OHlqrUnRtxJGgb37q54VL1aTq2nljuYPxzbXIf5WeEqKxx/Bsl75J/JUR1t+k3XC
xdXPr9pExgoQzsik2mY55sPWscjWOgL0iFlk9/rbgdYt6nb8K9HJPPPK/zTDFxV5+B7ZxVVfIij2
9cDzDb7C9FbMy6s+/2nCKDBeImgiqCnt6zW8QCI0huvDHvxWfEjfSrjhh96sHZnrdhJBxu5cM1Zp
ceJ+NcqbC5KV10C4CqWQ4PXX3tpVVX+oGUwSZpQOXi+mT/AK6OCyuPktqLYBcozVAk2v+9IMNvrk
FhqnFmklBpQ5ctZcPDcKduojK/2K+lEePR7qbVLtlK87XCMFV+ddllTZ7yyiV3JykvGTVrtPnVUa
dze0KQrUpzfnuAzZEHRPlfJsAk7ldO9lWWssKYdQqOXrbOOVMwWtt9wSpaK7QLqXUnP9jqeywEuc
zRSQZ3WZoyIl5K//IFSbnLPYAOFvstr8icikSdzmAVntUwCXgySxlWkZDKno6KXyKERVBA66Ptkg
S8GMah4L5Xr6K/g0pmg8ZKReU1AsQCi+snG/fSe5PwnbPjHRjH3rVV4oxTb+zoUGzCgJ2mpJWTa4
1GTr4B7h6pFOLfLywcz5TssasOmmnNEK2A6AAn62miDweOqGzM69URnLn3dCWKPl8UE93QHYswn7
voJHrghq1610y6rUJWZCRokdZ/LL2WBQs1Hh/Lg55XRjCrhPt3fyzWk3WjrX8y4Vv9DzGNUIDnwG
kPTs13wK0UOwtQ9/f8iKhDu75HqqUH0ZQYIpvqyTyZNiMqILFu6K3TWMoMl0KtEhdWN+K1KUCDts
/sRwtBicRlgftLcncvZAnkHeRtgp0VImqLlL/GlSkyInfrnnOnjIwscwiADWfUAO3ArqAZ/DqQjO
3U8k3dnBfpICHIVgyYwCmwlDqFm5Tpd91Icuck5T6u1SJI5Lxx4v3d2dAUBp8gO/LA5EF2Ufr5y/
gXAz9ZRxHpe9AqtsqMKgRNWTBGs1O9180elTFsCli4IBh3GErygoCqznp/7WQ0Hy/jb9zJdPWdC7
aC1D5bBkggi61L37zmsjq+3HkiSPKPRPxyoYZsikBA1nIGjpfcum0Cr1epui0QWVEkBH6vAKGSZa
5ijNBJCrggF90vpAxbaKJCba4kWPkT0T1sHT1qihJOoFil3Pe4dM86aVzPvFERSPfW0sV18e9m5x
b6+HspwzsaK8gwoAC029RQAmmA0TU8zPcJXOKAkSM2LOoeYQpNxgGyxdYMdcNHTAGDyBhZQ5urWf
xmOtpuxa07xomNvf6XE/riZqoA3kNDdFp3p9Plfg1CBBSrjkomAjX2gGrWwKIi6OuZY0brASWFYT
PQPmdlqcaJW89KA2kR8okcQSpkwGWUPnptyP1au1BFhjgoMuv4qECIw+nbiTJHcuFHMOjklu4e6R
r3L46/YwkrzWGrSU6yvA/3A9pp+OmcomHilwHB2dlo/dSI5gRJzFhIB9zgLt5ygz4NWnB+QVdtMI
eWmqUT/u5DOiXUrjvr5BscnwD9TS2j/fmknGYFQZWz45SX+f9j/UE7ofhUAZDLAuCXaMfANLh9dv
kJNDnCo+rTxdfHGvERhs1K+Gin3P9CkMSCqMqKPQjbdCmy6zIusy7UFI9lB/+lTwdEUlL3EgEY+U
kCk0eL7XQPZK1cfThJ4K618sZ29kMv2t/2xmlhFs8nEKwJQJNpmBbmrujarsT3nkwJKHFz9Zwedn
8G54doKiH3lByR/tPus2PP+dX2u7eUCwIkq1sokkabz33+3qmAUP26K5I8Kitu/HMsEvYzpyXglX
8aYFxt4VdmkU6MwKoWnbhmHb2goWKuTk6FQM7QAIPKsfxnhBBWXdi2Ysu761jNS7ylhy7GffmKh3
wadf7yOBbH2gGLKBr1xd6JU3SaizSJiTBEcdk93mWzPRT3Huc8tSaZtpm+lQW6SoCP0n6l8izgDu
+ytsAhMU7SiZH5qTypxJ5gSXgdiopljIDhB1K1B8X+nhuR3RAytXVY/taxjFwyScn6acGeJhbb2x
ZkD2YC1jOW5BV+7aIR4WdH7r1zzu2WNfE8jUHWHZf8fhKvgJIN04HeQqYtskW6nSSZEyacZZB7xb
6mFtUy41Xz27z6/IfTNHmhyQFqwXJFyv6RWWk5p8rEMGRq2d5MQeQapVPgjZzt3DZd5wmLjONN0f
I8KZBbdRKmtG9Kqtzue4q4y7TyHyvGr8QAPxJUmBDZpCvGF60mrZ5MqUzefrHCahezA0OzTiLiaz
tRq94dJaZN68JMcUnP6IIyWE5t4Ee86N6Ql3jmd3UTGFIlLWajLFoDVUY96mm2PqRBX2Qxasjo1s
RLRQi20E4S9gjpah2bvD572l1/FW0sLx0WI4/BtEq715J2kymfpqRC1kd60O+ON6rlhN96ygtNUC
Fh7k8pgkEzkpUrO47xNsvvwwhWFXckis3ezciL4A/8kWCYHku5zbN+oRbHugc5y9joYZ5AYYWf4d
vqRPFFdiRwqmxbDtFJH6q4U8WAGb3h4HAxkZ42meP1g7fuctfOmghqF7yRJ2jxIsFAlV8eg4ZFGv
m/AXBAgg6jocQ6JbmO+/eoMN/e6KUryYeshYwzKNwuMOPE9wAWD6iq+WmC4+9dO5DUYrUYq5AGYr
lPW4GobHwAliwbQCL3kSxce6yK372WNDMTyUDBDZB4WNvgFKZt8FRfSJdI6d/fyRdBTKYQx0WcTw
fh4L3zP3P/UvwiQTCj9K5Eb8ssbuJAwkad+RIvWpGk0XdS6p7z+RBYljbxDRl/WBiU92mxz6cbiA
LHleYQYHmFmrMgzNUlq3yZhBOw1wQ7LHUNEeV9plHuUyslLLoBBr7IrerlZlnsp1F8eToj6keFSW
KyUS3kOH+xgK4E5WwX1T4aPE9JoiwBWoOjDMYSLzqRMYiQv+7YkDMuKnar3uX/OvxH9zUYUoDJKA
SpWKLOTbsOMkcIAJdutpesdLFVopoTD7cKFf9OUlrQmpHzJr0D1Rq8NtMcBWvJPmTZJWVN8DchX3
n6pipAzEpiX6bq7LARw6tDYlCyj7HRuqpoptH8FG6R/jroPVWd7hbTWk7bk0avaGwpGjPmCFf5t8
4Bm5jLu7RBdPJbMUZOChnM2Dt+13P35WapAG0b8DJ4itKRTyRjXCXtdkOMRzwRCPjSQyDYYMqYUl
qMxr9hQV5QCDQoag5gw3t5kqdnvMtHpI2zQzMhMiqlE5EILMc+br1jxZWykBCodR5otyedQnAnRa
97SVL2VtZKT45rBvYPiIAN8NKaCAC+DF7HyPb+zN5hIHeI4cx4/8dO+T+iMBMmtIv71alziGTQ6J
GsvSCSEHZERFHDoGODBRmiyAhLjvkN0L1AiXi9Uk59F2+fzybM5HQRdBU3QGnwvWrgCvCIv6Zgxu
lDSTb9QtFXcLUam/ECv4FrSQI3/Jp0iox47PtAMrhtw9hlHB3VGQwmUdYFYFhRJml/mD4uK9aAYP
TU2JO4VwoZgMZqf/kLiUNzqG5tFWJAUV8JkmYUAXDMhwVcr5j7NLdcm7Q6Xif58EH1wltNK0vkDZ
bC+5H4hgmcIv0t9E6LJZtxJ6LY44b2izPlVIEADY5zJXe2j0zB63+OMh0hN08y/1NRix8PLArz3W
lWTi1VvHuxRArKgPtUd12FpVISlDQC+oVlJs0Bmt2EsHi81OPBqqVwjhTi5LPpqIIJcHdJJO1om0
/nKCCWXn0Fq74BOGJvBxPg7inB7fLjsMNoN8gCiJfrryG5EGEtGBiQEfbe/HKKPnWpsnRiaCmboM
g/E1MEGyykG2tYlEqLWlOOcFmSdpmH1Pkup2xMFSpMow+brUAwJFnYK5J6vU0+KUwX/+OxbRxvJ3
QKU8ByPRZC/QZmviSjXBTNaWx2P/CcPMWdIkSc/Cx1F2r/CF9bKI+ePHopNWBtCO2gOXR9QbjASN
t7ApYirliatOmqNKx2F0+zks8fBbY2jzyZglFu7I2pI2V/tT1CgWFaxJELz7OdI96kjeIsd1Ww1n
+MP62Q+D9dCtIo3yUh0Y09C0RaFMcttf7nL3JJ6Zgq7XD5fQqcPg3R4gqMQvcYYgb8+r5039E7Rt
w6JsIqCUkVas5b2STAlT5Psp80TTgRwXEuQAQmOfePDpCwX7JCslvRz2bZnbvA06k2gzPrtJPqdA
zpfSiM7t4Uhv2wYuL6jhrZlJDvjBci3U62p+QUlVtsd2rCCaYI0ME+1ojOVHt6i//uTJkZzM+2uG
YbAPyIgsjRmbdBUek58gxNgW4uKbefPyNOrDRJ8zS7G1n73MxeisWWwG1hu5ByeJODrXf6e1BFsl
d2s0DVrpm4bWARlxPwnyPgnHmI5fxCpO5AVL0NSDvVZrM2n8wXWP4D/fooIlHP25mCBL+JtTYg+Z
sssdeD3nIBnNqXVXY5QqDEMWhAtwwje96yPwvdY2IlNQNlj01Dy6FYukdZL4BHw1iP1FLRmCTpvQ
giEH0Osn2lsWRW6Nx/QEg6sCp3hjQPpaESAaY4n2C+s61LmQ27PM/e0Y9Z0e1Bu0LNIZCiEyPXIw
nXbqbIEXEHWHSOWP3ST9TpYZqhTUDx5NjH8PrMoDKQEQVDDtFY56IcV12etM0u/yNUIu9xsp088W
xqEVD/qUBqbium3YqmmHr4OCxtO8JFLRHiTQSsecQG0ZOS9eOdYKfVmYjtR6QC7yRDUtHr2Im9Uw
8I8BwFh0MB/tGIDTFMZW5ne3n6f0jt/ESZ+3t8vNLH5HaV3WIZQSXPsKal4YvBXN+ynCYqcoTr5A
0P5/5jJ+VLDC+HrPZ/6Np+4iFtsZbrTs17wbpq4OARztkhZNRbJnkm3r9eAEuosOSamWPG+1I7c6
DpYAtbocGJu/Kq4ShMKvlKHDVhu0UvigcLgsCCANzjNPBMJRL4ggMo4JNQmV9h0LCBdRAEWTmzwQ
fh2Ng6yt/PJFIQyeMDmEkDXnvoG2CGArGwYdxBXFB5ySNXnGeZPaM8a00REZPR2q4l5XsgfFNZOY
+ZawUoCAUi3IxXQcVd9gbv/ptxB/6LCv/gNB3pyurrGyr6hU7CPsS8cdbIUFgR1hrCX6s1IWSX1S
r7OfYBwu8GbhdQOIscSudR5CGh5PXAaH3Zylaw11XI8miZnc4mtzgE0B9H0S1EVHVHfwVjZk/ki4
zrViQuiTkzk0d24GrQzYJl1F8KG1fU37bHcX0HQmEI0tbaA4llzOa8iPoEQvETrDvnEB43I2YP+k
dXOnTtV5VzhdEvp2hG52Y0aARDv02/btKHySSUgXUaLp9vS7wbN/ozK6oUWciAEybtxrLO8IPpx0
WSs/HMKeWnrAPheHl9NxguPGCjPvX1vq5EwUyZoFcbhoZ1B4D9ZawKriyn3al3rALomCmwxVPl8g
OP+XKHTYFAkH2qCiG9IDCLBy+4A9lBkYJSupjc67ssk6SdiSPnoBYXyw+Ei3tIIMtuTjItE5ZzUr
Ra5voEOQBRP6Fg/YuGj0hJU3WfwbCDriu9mEqcNjhbXA4VrGM2xDy1NlluxZm3/7kRoigWxkNqlY
UzMgQTrtZ67ipz8XNE9BmyVFRfJ3mShBC/u4v5WY+orAVYf/cY8fUmXhdzldqHEMLR+f18BCcUN8
WQ1iY9MY8MktnrM7xeDhkLUMlfGL45UacmxdluB9iyHHe0lJkZrr37h2pLKQ65pIKVjDPb27BG5b
PrcpGA471r4//8a2aa24TTfyIZO5DE0xagdkEoW2yBtHQ2x7Wv0Ee3ZYcUx19qqLULUqKr58Twvg
DvcwUFQwUKI+r8JLmuj7gfnt4THSJyDXM+w5AKM/ICTu7CL7XN2SEf40tOBkAcYn0rcx0T/VAlBw
BJmmYtzY+SuLKwhkiTawvY9+OYTaEcwbf2VZfKYay67F08mzi+VUYsG4I3MTRwUBzO8rh/MD7FcI
ng9+qPLyMUEyDInVJkJtB2J3mDE9JKodTFHr70Mn43W+ffPxUXuxx3zCO/eDireOlpHrJUQ5QVmp
W6DXSDa23zjDJQDJaedMIq38GQh2eer5ovqbBfgg3QJszSJ3vvdEBuKN2wiz9LxU0bODwRieFQIx
8Vnx2CoxeP97vNJW+1VbaUNzPHEuys7GkCoOToA/w8waaxegP6Ky5tIvK7aSVHzyifeHyadsnZi7
kioABBPKbLUt/Fs+fjerPU3rgSkYGfJST/xipdWlQGgmC1CnO1HN/YJs97zF+Ys9ZBzI/lnFrwaH
zjKuUyDpLtkK8QNAPNtAVOTBc8w6b6lAgROe3ZRiR3OfoZIRycDxFNO+uxBju3wBjH1hh7mepVSD
lmys31EAbKhnMiSGL8Uzejedr6SwTVCT9GJablCtR3zCZKMukRxmDYnP4ra5iGFG7X/Pv1HKpPuX
ILwazVyan3FHa95df1KkXaTIzvyT8KiAKk5mCsNlEAq+Ulelk1+IsXCaWFbsdOV9p7pwnmO4tAYL
hQMsQ/kX4Xc18zymBvtJqwtKzDDoVMhRvwx9aTvVY0k75mxteXrwvL+YrClAJ0UuafRl2kIucIAM
RpFqygQ4+jH30WLwvZXo4Lr1LY1kliKXTa8C6MwJvLDYggk+r/6XTHjQdvMaeMAJ8X+UvCtjjxD8
tp6St2282h3SYoeQvkvP8GACaivx78bVAeNwg8dGmeDxr1KcClgIljfb83eZRrYd/SdlcB1dn3fR
P6JdBThrMHEOx44Hs5YtLzDoRljyQYo0AfOLAb6SdntffA0z21YwVhYQMwTsvnIGYoZP2ATKE/1v
DQWjIkSqmYOqlUzn+lsFoXIIoa0RQ4SwhL2CoEfiB9D0SoGuJdSxaTmGtAOw0lJZ6KPUDsrnxG5X
sWd88ZSEVROFdiMaMFObyDBEUtyqbVxXCbFpVwOmjTdC5CbB3IlNzXBxlYIGjq7XgKfRM8HcP2+y
g17xmVa0kZrqDTsWVyh5GAg2y1twttpSiSuXKHnhTqj7CiaxYkuRun81OG9/HJiNNf7a/swJ+mwf
MtpMYgMYuXRQZM36hOLwG+sJ+9RkLhJ8MimVWM2AIvissJzUsCfSb3nhzrHv6ieWk99Bet5SqoiQ
StDXpaXaZHnxPHJw98rnbiM0lXKqD+Jswc2MicLYHRclf2wtTZ7ifggJd35p3HkN7dd91G1zZgBU
3da/8jiA1UyUhqzSyEa/J/ZnalbYSMni791S0izxgGULIsSUfGm8cqCSx/j8ZsXIAmp5WrBEGYS2
6O/itEzKGAo7Jb3N89yHdo5q51eoYaF7w3c9HpFmfvt5ZQSi8jDPe656UHZk3HqjnWrqzjO0Z6R/
Dvb4rbr3Acm/cKnoA6FIp0gU2BPwC5jjIThDrbFIMSEVjsihZgrA2Q40hq6oYQjsIN6UObCkYKs0
/wRd3UGhAnQMksSiZUTIgzXaWiWCYpJcOAaf+RyzntRJ3e0afg99lSgtArTYc3/b5kGkTACaxjPg
pAxoGhQ/vCJuctCQzsmr/pVAox/3pXJ0tdmyyJg/d1HB36fS/Mn6QQg0+fLHMJlWUo2Yv3vv4SoD
l2i9F4fo1zN9UNSFdzB9S7UA8yCxfZ4SaP720Yf6eDfljGv2eof9tSND30LCBIMAIn2rSloyHwis
ZZ1ZvA37wYNwbJtMw0gpRzBNCt3+PYgJWmbKbasC1b2fRXuHz+8cLmXFOoCtwiO9xo7xpNDgdS4X
MN1374INHqd36VPjmb9vLCu1/bB7bUxz7SN176JDf6zmK51+d9IubgXT4YFfcCl8ogLSHjeqDE+S
nivZal1mqFb22U0ZRR98b6eHkNxSnn70rGRjn3wqbVfUFfsRd09F6LLUAYDmbbjSS6aY4pp/fwo1
33/qd0qRL653PJ+LhIT8W8JkrPNPCPXvOoqnmfwXpvEurhxdk/E1UXJ0GG4FvZ08kzc6wI3Kby82
j14aAsZLrBan6HSuGs242dcl2L1enHGbF4qXsqI4W7H58JhehTDKX0B492DEIkxFU/iEOOwD7pU6
hJNsv8EuND8TMaikmboQBBfmBMC9R0wGBNPj1vmZv2OX69V8hgpNOPfGaa3gVG4f7ETt3TFcxI6S
3Jeap8Rz3JXSa8PDPbnQHtRjLIuvSpRFgzjF0fxgRpS+iWqcfqae7dBsn/OK05tCDqE1Yk9u9uJ1
mhIeHAsiTr8b3DK/6P045T8FIB6G7tRvsueWhTCAtZ6EZO3MtkJ8KEa/5cynnAoNigBpTuAdLBjU
wzMSrR59aaF86PmNcG0tLotVZ8Nl/Hnwf+kf2SvExTfFKYnygDWY6DSsuDcuOPhZivgExZ4u9ieZ
AS8rPSpL5srVOihr3PryoFkZGmnrIKJ+6xq7T54gpdaWMo401vyct8gpgOxh9zxyWx8ZsYX+hlvG
OCPlHoRudsaTeJW4sYUPfzCka4UjIq8LE0grDhvBr528EPM7cuJ7IZZCszSjBElQexniUvRuW4Gz
+Ld8KJzCnNgrG5Dnzfqdqhzft07tRFpgNJJz1QHIJn/bnUgsaZmr2RsEunqZYUJKjOIJWy0cBI0p
lC7SvH9ItaEbh6GpqmGtA3cjkFRKwo4jvpGcaAOsafwkWxXJJfThx26D0Weo4HAnAusyZBf3g/eL
PxuEvQpOp8JLGbl69RUyjjQ/NpA0fJgL+SQCYMloC8qazBmZBuMO3+2S38EIyDBsH/H/b+A9L5a3
LXHfszdco6xGN+arfiPzSdtAywXp63yVNbaS/WTYiUtXvDUFAcCoJ+45nW8g9CY5g3YZIufw7gXJ
BXasDGnpzK9L5CrsWkPzbdYBM3XaPCNyIvB3lyZOL0d14FsRV4A9c1HRX7GZaXpaYXA68kalcly0
hUjuNlsiYk0IHwIDZ51fbX5y8pPEK5hnVGk5i+NRHPWhXjvpDygZVRxcKDJzH0D+BsNBCwGboTWs
J1iC8LlNKPNEIpY0DZWlt6s4tfC8KIzXpjjymegPzBo8LYII0Lk/ECC1I2g7O+JcgPMxVYsYFh7K
fu7ddVgwhGCdMsN7GH9cq8PvxMWNZm4gE93bT9XemlyX5l90uMk+D7fFOrh2bhK36Or0JgFdKdrP
4MxmoocQlRkOExHgKQCZfH7EccL/bY7Z1gXdaLLQhsT8RLfFSt3dPJfRPifl7SxfcvQmZaUz512q
O2MJIAkpIUbTGlruFJZsC2LAOzdmC6cDXP8ZpfKoy+dBIdY0S8qQDeb+wW4hn3Xs0kIuQzz7XUC8
n59VNUkW5guv/Zv1cl2Lm+ho4U2wtxkp1y36/bcCZpb+PA3Vs8ot07/Vi0bMTc2/yLpB23UYnWTM
bXzGzfGydffEi/sVkaKVk/Prp3Bk34qbileZaUhoJu3q+Idg9sywo2+/8KPEINIk0IvSGCAapPHh
m1M1srWzro6Bhdq1ICCCKlNtLL59k7md5a4X0Y7haZhYaQMWTuDdU2iJ7Jnp87mt+W945MeHoYmb
tlHZaeyUJzSLneAis5MNP5neJ4IJAEJ9JnTFqPD6o66cWDxB6QHNNL8rlDEIYHPtbJDOZHsgqxRe
um9RHKy0055yV7wScb34sJnjY8oOJqFWwPKCDXxXKigcOj2IGAm0j8xAaH+fgIZgsAOk6/bW37WR
NdtGsLHOmpwybFekii+Q/f95WANoSi8WXrrdf3SIvAH8S1ciofhZrje97geqCjDc8aTHtNLoOwEZ
pnhahuUYnqCe1JKXzQgsUo7j6cGt9GFzxRpactyVelSX3JgzXr/IOE1px2X+iSVBhhiGZUqZLGnO
IOytpwGm0FzudvAT5HO33IruVB80Ep6m8Dzq24jd3YikdV6UGtZAmJq+CQe4Aw8OWbFPtFEVpdnh
0/eO9aUbHjTgNdmyoDtDfl5SGVFbIto2Yw046wlfio09wnHR9FMCY5m1xPV0IaxGFfnfbS+tRkQJ
UmUroe2FslpfIrCVrTyp+oCddelAiiXwGUiGHKnoLnL3VcH/gnEpcSD14NkRGIn7jkqBPXvpoKDg
QUegW+ksbQ0Vow3ls9o4v0NgaEtm51/GKT3/GtUaG09cYHPMqVKpxmeQiegJV1jBgtEwfnICyA7Y
H5ZuB3HFvlFoWGkAY4i+pNvkIBcK3cx1S5KqR2TRI4Ol7nq4mZFCcLZnqspzZzQwnJZZ26nmgiuJ
bJNeBPGnP5PFAXeayfzy4lOTSrHzzoJnFGEyBNAXNtyuBdLXdgvxxolSMSTc8OzkMfXK8/AfT48G
FY4g8T+euifYOzUUZ5DY75mSp/RMBOvCfNdgcOQpfWRaOJD+2o5E+BRRFZnaNj3DaWlKT+sNGN2Z
9lcxfSTpYRa9sR9KHVQ1t6Fik1zA/ZeSZIMQkMfU6nUmdbAOzisT8LIua3iiEgmJ8735H5QqvNtk
uUpu8EtbU31jM6mNuKAodjRKSCX3cwqvGCMUYBmJ/UoepoegsyYMjQ6zlwZ8jDwE2JgdDALhXO3p
2qZJi6iSUUPDPC1sVG22Ct6fxyZolqsThcboJtI2RfQo3c3Z3M1redhbHwKaJlHwE5ET6EGJ+oF1
UyKVR7q7VG/2cz7KncgwYy63VJWhvFWLo3w9pQ9pl1XjOAvkjbF1USk1XuY5TqfdAIVle1vzmQ58
PH9DWzWi9N1T3ssuMJSLWGdPIIMBo2mSdydZ7Rxld4QzBrvvfDAzY09jBudLMDXpsbWUtWiOdGGN
MBI6/Q0m3aEIdPWXYKgeWyVzYTMSSpVpbkXCzY5npWzzrziFNKyXQpozZKafme4MKe71jawCjY0E
yxpwflm2c4tedCVbWjeAD7SpUgS5hZuPTeuOXtTlMbLqEi/jyZPUrCPP/C36z2w0oiHKsfz7mUa7
BkjLQfVrasWARIUhwrRXDF5JexXL8l7S3uV6alkdC5qRbc/auy+oZCDMfRRttP4hr2ZZdrxQusBO
10U0W2UtB/iR0S0cc6mM6mGWjU6uUjRChVrp/bL66dV3EwwUFgPBMD2hNuKBA/ZOqYRzBljiurAd
9Q/sv1pi+UoJ6lgzPYW8okNNps+ZWRYUU6/MIZG/7dHCx9v1q0qlVWVkK2lh232ra9fiwPsaGx6M
bp7G3zIOs/NeNzn5e7FRQboyLRwmyILtMbVB36l0ktroTtS+8EcEPUmLAP73M8SYOUdSSyWnG8bw
UDbhPGhsxqO/YMgyzkIu5GHfMMkglHBZ7Lp+W4eUPkEbJQ2QRYwIhYGxDDcA7+TPuOnY0z7t6mHi
CUwvu+40Bsigq95lDpiD5aAO9jyV3LNe8fHdib9HsS65OhDkonOAJzPsg9V3DUJRzWAL0x0X9eRq
pAHC3MRUd6lkR0EMpRuC+Os2gxNeSC1wo++r/OdLWzAGwlrJbIZs4gU0Gng4NE/sVu8Td96ba4xh
HeAZsWlcPKrcLXlm+n6J9+eMectrXu1EcxJ/I2B1TMpmBmY5vFDQXUePz8XpEM92WRhpUyOHaW8C
za/4C88YEo7RGg0U3MP+uofd+YeXteoO8941REGJ/TPpNUx8ecL/DbboGCpWx2BaSv2WhNGBoJDP
rnVva8W6EmHjyIO98MvJnTqZsDxW4zrM+OJJcwV1M28knz7/dv7G6zxaOWmiLhnMTXe1oiQRf7LG
9qeDjW4Pmjc+ztCJrc48Xti7JAWhrZ8tSVB+a1uCxNd2YHt/EIaQCu5c2h0rT6GUnelRUM7gT3tJ
BoL/tO1tNkjcTkUgWpDRBXylUPRcz1lBkvIVpFWGMqYiggVeY+9srUOIQ+da/yw8xyb2X+yoN+AN
JmM5NDYv/aF2RLeRNiLhpJqvE5e559KQJkykxzlFQF0DWez/FVyaXMM0WUZG+gI1590PZHuVyLbg
4ZhiJCyPevaKnRhNkPYdSAV7CB36XEu04qkYgOV4pz0FkCO18DWkKsMyQl9XesnYjiJ+QbmOh7gN
lRFYj7tk3In5/QVdBX9D2AKfVJcZogbq5lJimSkQJHg0INhewe2Yig30AM9rSoH2M+AeILUBxpmu
3DXLXAcaK59NWfsqzZD4SaTmQOiqeSsW1aNtc8C7/N+RLHd06CozBTnDXkV7cMZCWM8CcULg5Z9G
cgmt48DjVNUtGg+FAsTi24BZBEA8R9AX/35gDCnN4GE6jl6i9QK0jIaQQ6rurOrGehNAzxTKM1t3
Ph/TqyLzlV04f9cVW+nb40ViuVUs5wZSopCelXgzXJM2rwg85JrJEhX7dwNy52VNUpXVLywPTbFa
ld925gUleITY8XA6IcERC+FDXMMD/OQSyc9xvXKB/iRma4rtv60xd3z6Fwzu/4HjlR2fC/vwveH3
+Bxkmv4XbAtbRtS2DXsMns2uJYmwlXjvKF0YkzeLozA9LtJ/kagb/+GabmD0po7jE8gVBfWwvGDJ
6Fckzl3Na9wDNtxKNj7w7F8tzFoywd8K2d9RyDFvBUo+W0Pkw953cQ/CBgWAfKaHIvUNnWpVLYlG
8ak3jpT5B+zRS0nF7KU6cKIWiuYkzSyB3LO4VuEo/QuZIQlhHuH6qluVIWO0F79Excyv/le4dX6f
JXyr1l5b/kaUlszvO9NqqcJkP8KdG3d69MMTsSJFd4jCAqar1ZKybWtsNaMo7fvhLxPIy1hbfhMS
geW3lBW+eTYlA6jgUoky9ZQ9wufcDxeRX5EC2ebO2ylbsgqvxuZkgzzoi+zp/V4BQLHmGt1JLECo
GjNGuxrDnNBTqe6Ij03CyZz2pGfqUSGtZ42ITt/d4LtqNbuVWU5Bo3yxhNZfXpeiHc6Qctvo2NFT
TNAgdbxXwj1DRXWG0nn2Q7N7PUxlfjKQcG86+L4EB/DvlWY+ojmho+CredrExtu88L+9tLMNt670
kXQ3Wvihn9GDY9ijDlDG6mjDusiRDedqxGZ+EV0ddqOCqStLnRtWRlmgbBWqhaJMkmZWG5QT763V
gGvKoGhJ5V2SEFoxgZ23CbMmPN7p0WS6eDwn2MXbfpaeGLY+4IACWU2LQFP9MtCSU6TOl6Lo/hN5
ds0NdIKC/GUNIxVN8fNnFcdb8yyZqB91MZuvtKw0HM6smXsDpMBzICJKzSqrMk3FF8bQYsDIvX11
sEs8KOnjFkcEadA0IR6Avmop9eAosFOeFIQYlfrf4N979obUI+ISPL1/+xqyr7scnpTy3iJ+kUal
8Gm/1k2+uhdFA41wSf7NHdzxVXFsXaH45mWptzmtMmq81Y6jkasm/YT7lpsRyz4FTgan7CwUeD8K
jPG9msmbMtrJBTu8+kEvjBX9oRm7U4894hMdwty4LdtT4lQfuxB0Y04Q0BIfCNNPEue3pRayp2rQ
iYTgLE9DzlNG41K0tmn5mlHNyuu9MXYp1fiwB0b/qUuNx51zhPQYh4r1sa4F2QgEbyFsUYmM/IT8
YVlNqaCOGNiCIiF2aw7Odlumv09ZnEpygDKfcpuyJ0KUHVn6xtmn3PMUtTjid+x0iwKljS1ymPfC
zD2H5mOpS4GjHCQm2Vx94v+LkK5KIzvMtpH4tJw6yFxdHfF5vUADEzWfrrQ+Qs4M3LJ8S/Tz7obM
7YDIHzVuXCT3uHY6sx+7OL1QVGpIkE2YBEEHSwrGIUGnfOZL2OTybjO62wYO2o2XsvFTItLsuoIz
NqnAxfr5k+qfiBNg4rRTIT55X/dy5fN3F1gd+emKiWjTAlYe7w6gAjHfBERcWuKSH7Q41S5Loe9E
b4n/A25ErKkEVI2eBUt6GvA/pXe2RxFRtlAYInC3jypNPqnPSP+ZktEYa/4LN/P5N42hbEUhG9e1
ZlxR+verMIT1cnIHrZF3TaXJ3oQcqB0OKYXqr4BwxG/FfSbnFHkKCEWus1p5wD0AzTIvWfwL9Dsj
BV1ehfe6l72bjyd0k4Ow4oRo9vQj3N+EUCfQWslKuDXLYm3i2J57ZlAJ7g7zU465XIxzMLIET+GC
PbN9WfWsMFtw6oHFcNaGT5Qv6850X+5jz/ytaloGH168y/L3iy/SdpWmA9szqKPxyvPPWDL6KXt7
KX0U3wB0Mudx26A2b5HSALuRerm7WBTK+wNCLbXR+PdlmKrfSrkjodUDb99ZmH4bWlqFYUrxks11
eT9JGSlpQc67ZG/dbBf4slWmwAmlVI/SaFTvNhPDMio2SM4thA1ANasS0/YMxB/Ga5cOtF4O5ucY
8BG4oUH2c8rId0BOyAmwEv3VHQT2E+KdOrlixoXR4c1vMjRtEqUlolbWc6/AqfmjD6kGp3s9o57b
vwVXIymZvD2JQ7BvDGKJVbLAOcFaUz3TJokBwMlLll2Zw/ofcTG6YwkQnOqzarLgKdieErHrrgip
Ee8xoBjXdRYVxg6BCjSHOs5m3Cq/h8FCtMJU8JBmjCuCsshOZxItcb+c69Ipia2qxr6gxhSMLqFe
ylVsAgdD9G/TMDgcn5DuJZccl8znoHxVB90T9/kAlu9SqLNYZHwrJoYcimfQ/gDfJ/rCFdaBJVN2
V7JT82A94BZ70r4RyWR0Z9S+37bCFeVti8pU1meHAaxp8c7WfrXaO8jS38QgKNloUz9ufi0Gx/NV
99TMvQXy1gPzIiAl/7GhHo0IdQhAOLsdWpncQsyPKP0T7W85+Xc3GvSO5IDD5Kd7nno/Cx0tNP8h
qBiFXvNlHiw+coqLdNujhRbZGZTnb0gzzD+t/C6TRUaYdSgweN8ZHxSaTo8sVV0VtSkNzPK+M9ZN
tU2QLWk0rx5nyMFeTtdajGDbuZvXWSQMXcNsoixag+IKyDASB4nguejC/ar1xvpBf3pSsjfXuCY2
nqw6qf8cpz+DP24hiCra2QYFlBe12hxHa5UjwxBlqdT8kdr0dShYxhQK+ehz2caVSxJQnpm1B1zv
InOFToLu3Ov8GP6EP3iNyUGszKt0aifisAolD1hR4MKVC3/3lE96Fiy9IVkl+89WmXko8c2mmJG9
W2a0QLe4H5Pa54L9N4e2XIYIOkDjmPIOQrKl4ycBJGAFUrDhb8iCFmdxswz7k01YDFLz8DiHNiZS
7YJhm3yut+CnOMLkmhtaORE/fz2ScpwLJSgMTFhomrV5Q68PLrDsXDpJMXM0IjY0jw4ZSAW5Mfgb
13QmXQfK8dR0fDCkUlUmHn85ktHzX002HvoCqf1RmPA0YjnaGkW96GmNUhiXnAh6xeov1JfoUhFs
2btdYbsTX2Jlla/5NzzfEYc5Xq2swbeBPhmszEbzp12rcXryvKZCD9WguFrpYI71JgVQ0roudojw
lzbkjBl/zMZ3YYWDSt7zge4/3Snv+oWUwTo81iP8BpGp2lkktz/9ueVl8USKjFbRkSBd1Mkik+ue
5J5P9b48m85szPET5UdT+jEpTB+y7RaB6hyDBrYeqCLh8KWS/qmXJ/vahCd2xn8/+IUHHz+33Jmh
8ol6ifvAUrxxMViwI661jLfxGgHPplZ7sfDguVw3FPtIVoiZ7W4FnSrmUevelvXzmqTltad1SevI
RalfdnD4zGISG6Pv+dra2FoQNlWXyrbLKGTqyHRVxlZVZic0xh3Ld+aR9D5LIUE7e6r27ytWXuIn
O9TgiRkef6iUtp45G44Cts6gnlqe0TFfyZgnnhKNnPR9LzMpUdmKkK4gcdARJFcpuYfgD+WJxbS2
l/sbH1aJiq54q8ZYT2MwqRvRfN2T8tg/kL/NcQ9zaD1zNrjj6qHH8g3+990HoDKX3D0uin5VrG/g
esT5VO4j+isQLEu60q67+ogMK6g0aj5EF8HZHcV2JoNvY1sYwIZ0Nay9Ppnpa92foZQqyERqqkh4
W3HHqTpBP3ezPwOHGFzSyxgorG4MA+yUSSal4QGVZOseJ0jOePsdfFAI0b0qdp1Ab05DU5Jms5jg
WoiKb0/SZn1PBOzDVAVCfb7pxM5r8YWPCAZ8Jnp/9m+TiPRmEcNfvBT6lRC7ja8Lwlv31897cMSQ
xNmRuNjK3Oje4j+Mi3Wm7MucswqyKn5nVdLwR4CC/rtc0zLknouJBHfoCmkhYQyS+tcSYz+kD0Bv
Hst6v53NrttKZ5+GjiALSeSa3aY2OUmQUQLqeqTkvTyPns/FRNQoy+gmx5Ovx5RH86xOhoBPs+dR
QiPeLAWUqAMxasPDnMWn4yfGyBAKl1207NHcZ3koommVAoCqYgMBwsAHGAiYMyhdbyvbVCC/zI6I
QqizpQzEcS3uyP6RTmGxflpJkKwkcC5vUcx5WrC3fGnxmDUWFg5HXdicwQGyRte0Tz2ks6qrjA6l
o0BmbfB6Y3tRl6a2liTaG07fEQAY5cUCeZd9qu/CCy3T+VlOKnEzB7KiuJNdgCsCG2bx3G+dcxw+
6DlIUOtZUVstm4uCFgpmi+VE9+776uconBQ1gx0pCVq1UUtdnidsW4rhWhj6nDphPRn2J7H1NQ6N
EhbeVuijzRSL/B+vFeCA5mCLtP1kc0Fk1XNWufTNenx+CLFKMwY9Iv1movT6imKxw4eOBTpdJbmG
i3+rPwDR4FQ73Qm2W2Tz/mmNXZvVxTOEB6pjQkr8jqZZvW+2EdB9b7ujEamEgl3W6gCmPBQE6Db0
FBS53wl26ND0nUrKOOj0QePNe6XF/KekBEjtX+7c4SY+WlyMAnfkEqk03ww9GN5IIdlHGI3A46Yv
uQAIa1HV2x2wb8Jzvei+gn83uozLO4LgyDH7pe7136W+c9H1QhLB4q9Sp5c9kOzUTPf6gBdKgTxa
QlAl/ZL29XcLCKm+w18kzmuOChWSqBOzf7gnUIPQ/g3omjp1uzJKfLJS1bmIltH/CJOvXix5Xp6f
07OI1WVJsSIPwrX45QaTFF3+eiMo+1rJvdhy/B4UNj+3Msm0sxE0dgIApAW7+D/Hm9astXh5AMaa
A25JwXk4J7+uoZ4b9H2IngHV9VMmnS66C+kfiPQb4mEXXXO3vqAS+HfZuxwf7q0idNy1zEZLCjY0
MCZI9zPbwXMbqFMNfT3Dn6iR9H1OVR5K1BBVf+8MRh8UkijOIy34/f2iXXjB3q8TyHgonh4p5YNv
kBjE7IQWzgw9u1ZSwiRJTVscqWITmu5opMvGImLNyXOItthS6PkVEympIb7R92ALCpvlvwGfa+jc
ja0x1stnq0If4kyg5/wFL5ak6QAlhz68+wfh0jMJi1FTSoEVslPJYEZHiszqs9tQ64aX1iwC9eYt
g36ESmLhnT2XuCUp8AhnP1GO8J6TC9UJwaz0AUpF+FqeeLPvWjnfz1vtPvNRugBX0P+5Xfw5eisf
ux7YseErL+aNWthessNEKlwwQUkcNraOELN3QIV7u986PxmWgO3P/y3l1b4K36JZ0DAKeWxMYRri
3Nu/sY6n6A9k6u/qETYSI13mk4mcu94M8Ng2mLu2cdiJHy0EevWcwUPokddCOssKPegxnjqVhYul
M6ncjg5vLeomoVb2EegiFVym39GTWT3O39JW81OCip4K2GBPXNtUkDs/LHsM8UaL4Q8/JADTstPV
HMXBtNsfzonEOHRxHZ4CZocguTFqBYnbYsnriQrh0LeRboB73+f9En/PmiDhGBS7mRCjTghlD4tE
q9nT/bcMBoip45uB4miSxln0TgoDVsruytO2Z9GQXhL9AgFf3nOm1E+5IYkQH2ASvTFmQo9Y8W+S
iREq6LlvQ1+N9LGNe0vkscsuhMwrIZ3riR5vS5F8aedyxk/s22nz24tJPNsvyJRIRPSKlMlNiUFD
zFKjgOo2+IlHKcMzhmjJodnsVbTDgdKPfNvKpYUCLY0ne2l3CWbuZPQMQUfew111hG/p6xeNSoAp
YxjsQib7sABBhNVc0B1F+yTnpBbdU+YZ2lt6Lp4DAwFMDNCdjybKzOroZSF5wXstdOVgz5Rs6tfX
LleNUwSkmq7Pkk1yb9AeXQKE5+2jP7rYlWxv+9+MwKK5Uaj0+5E5au+GkP8WeQlcXWGwF0SbXfBh
BfhM+PlLAZCIfTSNAMVOxzIJPRM56biUqW64LcI7BAgYEddMhafiz2HX/qQdnvdzbvz7TmdZYfAG
Xxd6Sy98dicGl0rh68+cD0ttMmkVcYXKizKpXwOrUkALgYkRM7iAXxxh5X2TkyGJ2/JbRd5kPIvF
YA/1okxQ9h9XWeRgQZPnoDjVlSrA2ucowhnxK801nqQUT+e31QRfWyvEOw63io+0UOIqNh/+A/Hp
ib56Tb/OtFMwVJUcHBntyPVEA1mgeF+ZWlsbzaLDX5XgezJDLDvObfGu/T3+pJ5tixe6egb+7BvL
88xgyaSWbnV/LmQW4XHmHZbCkF5rKVK7XWrAcfVntpaiqMtfNzrvykEk8lgAnALy7BPACXpvFslq
zBq67NTAwkDYDoMGvRNJDBWo9M/EFGzxBEQc4MQ99JbJipVoW4qOCnAAojxfmP5QPzXeYGay68K0
n7Tb8AJ1Dhc5MfvhZAAVl4Aoqkt1ubDtafCq4C+g/DulpxpUt2joQ2BxBrEYBaSv2oqUitiT+cmy
pImsdsj0A4/krlqLLNTtrOEV+gV9QWtBkC/CHNZNKNNDqXOoOnH0n3K2eTHLYASztO5yzlvo4CG3
C+XUz2Xc343mA+fqcXq/pBrjwpjl/H2eOdN6Mq2zTSpgqJQXTGShuZ4pdubnd9P3Nnl48o64/oaJ
eUtNotu0Bu3Ihlk9dJ7knDWEqu1GU8sflZIOrYDL7AHQCNJe/Qr1yDimP+NvLEuD6SYc+8TnVeKz
1n7DlG+pM2muL4bkB6y1m6I9v7WLUIQUpgeXlJuCPm4tfPiVblVtE8+d1efgFC4jdCEi07Eelr+H
wZn3q1xz7nxDAbwQednDUb8MbratS30QmYLTqPf7vWG0qOtYZDvzKUcbTUgyKmY+4NbFdQ0QUjcb
KVfySWs3STYHJ57+UdLtN7vvdxiDcCpSsHCG9Xa2Qw1uqmocptZOSAB+21W58iwIAFMq+dudBrRy
Saf4c29nLfz/1JnJxnC/Ss5eTpsI1/30YLoUUJTmGnh7S1qchcums4WvHLF+eoahEeKufpJAmMRC
w2x5isZkh7zRWGDIh/M9C2XJB1cdCr1phM3rEsHoQH35nnkMPLmA6eFlj+oDBE3Imklu5ODocgap
dF9i+m4Idgvi5V3NrNoVT+6hp0Muf8kj5xL/1JyElfblW/eRmq7PXSrYELLiSmXLr5tjzl+oyHYQ
sgLRyhceWS63PU5ggtDKWvBHQ7irZNw7sWirfH/5R5tKQMQzs83Wug/cKo769K2OnaLFWu1Q0B3w
FlgoyDyQizRD34c/WznNdm+t1GYHMIfHOaSr0jgQ+Q83q2z2x7Cq3Hy29Ino2AFQHHE4grH3Rp68
fyqZMTPDtLyRgf9jt8v8TQhaSquJB1BqAbZ7MRoFO9vb6KCjwfMKDlBOT4w2y0FJrfMnLTPhvk6n
iVzMLJ6TfKI9JXuDXRh8JtVO2dF99VYPuj14BmDWrwQvEmb4wLVlmTu1E0ifCtTjICmQhBrUBSKF
2jFjem95w2k+UAydrwdjGTjq6ZDzHwY6XO+Rr4A66UGZPkUUhikaYtvvXT244aI5cDTHZzQrMTaF
PXN1/cdTdoy8lPGRyoqp5sipsv7Az+TdrtjV96nu3TjXbfdBKlg5ZYbAj1lFMag9txDEAbuxj6Bx
5aNXagf0unDn0B7ABBdUt8rfS+tC6PawVKUcKt+sX5vIutlXnCMjluk82xdE8S2zGFGg4JI8uQ51
N6vHs/yfuswpqwlfmp+VahAb8Jf6HftIa/7iW4lv5uWlqlLEfypEcomOUhetTx3xaeDsDyDtK0QR
3YwsvVZjwqHu9r+r6Ovwul5DKBTKp2nVguzSnq/ULrE2H5dtSzxiXMxmuU1INp0FJQO2YBj4Yk8V
ZdyhxxsBRAoNI4zB6HfDDSjq1qgq3wUdMDV2PLEGfFlYO1INGVCuvkCD5Lw7MmFoNRXkKpP8oxOW
fkFyCO9xPmLSltzXldI36SAuci/z43OPODl+aPQPmDtWHMOHvsY/gF4RDdB8Eqs7gP1FZ2eySgz+
KixEfjaFeJV9km+iBWUrVYpvEzPzej834Wo72hArd+Y757qSqJVraFka1OoQM/WEY+KKIjHwMyzs
Z7zolytpCVYPkZ/2h9ijTRSYJuL/o7qnldGx9XUiIdHh5D8P7wpOrc4fvx/EZleYj5h3MgiB4b8v
U7HaIV0aoYY1++m0xuy338I7Vrw7H5YO0zTEZSsZOuWUEsoPtUdaOoHPZ/E8+l19l2kdPpKJvKDD
fFisbxZUkkW5AqXKxdM8TS7I5kDTaXYzypD5Dyk4EjkcIE16w4bmRZmZ5LZYm048LH+/1fiCgtLd
bHREMymLtPXBl7pxoAyDSMBJAwt7lzDHcjSzq95j5z7l0yqmatN4lUx4Lp82Eo23P2CT69HtjG7X
gZbTgrECBWlRvVZ6k8wUAMUwK65dy7TNo+jrQfYItqsMG/DAlHi4qNFabcme9Ek/Lsg/HKAAEggA
OmA5YHv1utWav+/K2mPGuQefv8b8oXQuJjEdEofg7gmE9M++bLIHE3AVITHyVQQcLQ4B7b6AtaQq
kJ3WqVD1XqGy66YE/ZebzZG7e1LS16lsYFnkRtsU2BPgRXbLhs69QgTyVzIXhQUHqQYS+6XVlBDX
z7MJXHnDTpsTKgKUZVOUYkSvqx/AkyB7tu3vHm7v2SX9IEGlP15LS9K7FVuJBivqWpeSdQ+W9ZgQ
fAnXhDFUgvGb168ePfbOPEzHEYXpQkbX8x8OZ86AnuDlmgLWVPuTacltANiIulCMeUuJKuscC3J7
LP17rrcOK07lXhoPAUOimeDKkAj9oBd8SnVcqXO9VqvQOXY5eNyzwdwcXPylh2Cnpw5/eyxbyrO7
Z+dys3XSGNQbDLro4HQeq18IJWrSELOvh/z51SuV+hvzxX5hHkj5MJ6bbib1htXZbAqo0t1Y05eg
mQ9/4wKw+nT1+W5IHrdsjnWV8h8bMqcUUeAphv6128RvCj9tptyYx0tJkqZCxsCzTH9xOEPQ+lgh
VWqWSkW7OWMcuwBT7XoDYFKDLoEuvZTUjCLtZWw6vbIpo71BYs1fo5hJo+ZjVbyH7bkZMA5XW8vV
ANkmpXRrSklQlSnyTC+AvOPOk8eGuA9dR3wsdj3xXoNGtPUZgMIE/c8CQpFUyGnivV9oCTO37faH
98K0B1N/a4nIBSGxsARYZkDBLW/nra8yC7HFUNHj1ih54+Lckx2fhGSn+aM0opMrBDMOUZqLKZwZ
//hhPFsNgafc46aUEL+uCdJnML/kZMrF7JKNONT0Kc6JHy9xiF6/4dbFqz68LKVoKpVHkEv0vzYb
C96fvcfN47fwBpSXSsXJk8e5dcTqldcSc1VsdHpNwK5d+D09KlDcn3+X1it6wePpah+whm3aLrzp
BtUjPEiII7QSjFNgbyafsyFwbPwljrCdQvaTcROyPF7yP4h4BKV00S99JTq2ElYOUmPs+vbAdOZ0
In/UU0Eqg82kGOkovw1x/qI+Mpl+XXeuCsmz1vIwHsQCGTpBU9pvl2+1VpyBw+WUycFX7Ve6YmXK
Zc57FV/P3jmy105kLK/kcjfYcIpVNceDh+5ZzPgeJHfEx0/Ncp4x6ehf5ATegdMFS6MRpZjixXJ5
hnxaKLpN6LMnYFGFeT0sAM6CT0OxlnmUPJCaBkBT9Kb5XerLLrvAZXoKjI2g2USpyf8CauEoncYj
84u3nMSIxMBWGUy7C3yW27Znc5w7S4EGS5f0Y6FEinfzChl4EzIGMA79Q8uC1nZia/3jNhtCxslr
S7CS7NjrH+aag2wUT2+nnR9E0rIEP1zpIj8n8DdZ4vGfKMX1tK4RXTRirhUchd0RlmL/vyDwn09u
bB8Z3K2fXRRa/doRxsxjNE5ZUaDuWt7Lj+7m7fcUMDM+HY29MKd9SVxE7w3MHPvAIDHNbXgB7e30
nqif8EKkRe/FvYeh8UWaQkRqZd+umJ7OvETmPbkUC9+amRPi+1OF7rbXLil5fc2dOhM3i6KlnHKZ
SzVlhoYEy2axFGgGwTL+uKe4UHcnGDYglcX/aKaugu39rXQdZmC7o2uWNlab+Vz9LWOg3CU29f5D
3FsRtnspGCVsJZkwr8O8Dr6XCq1fhhH5I4HxzckSKyDkob9ynWz+XGV7c6RFcVn+ULOB/LE66OZD
3YM23UvF1UAH1L8U1yP9P5G6/ZV48Wca0Givk63P/ge5KSNHV6yI+SKdpjCzFLfCQUirLC7dxFGy
Y4NnQz+m1E7SaxxDT5L31K+kJSd1qzfUxxl/X5M+OYhBmLmJ9bPZK0a3wdJ6YSYIdEbH4+OJa+jw
zf48W2f5koIHQodmBa4qFz8tElIKjZMZasnB7786Cl4/GkvciSTe5upVzLZwRppnuabg7HZgBgXm
GyDPjKevQn9x2FInRSBeilsVb1k5JZWgwgzVEELV6w/10AfSu+7X/jZDjLZTuAtxfTi7Lbu3rylR
NoUugAQwt8Xfv9zlmWHl0om650qoa7NB/4M91ac9nKxfWUckKalH60PbmiexjKDhctgse0yKWW4B
u3DyEGfxJaCZEwQudcJr2jrETdeH6yV/qJrpWKH3OtAzjUb8ORuKkg6FRG8JMZfnAzNmT6PF6jq9
fs7KOwR+ZjQK2IFn6ooCl9mN7jLgdsfWZEbUEb76/DNAD3v9ip/5D0RsegDP9ioUYT9XDXuNNasP
kpLRkJ6GIH0nOj5WprWnTdGvgZfnp8shoD65mPq4MmySrSV4T7X1RPBcpf6W1HzpXUp4bu/tEeoR
nGzxPdIohKpWfMPSOBLIaAeqFY26nkMJbZmAzRRaG7DErdQoVQuvTpyD38h00WlD7yJaOzvf4Ov/
SgSNZ1HT50BOPE4H8PUY0bfENxkrT7bElX4F57T/YnGKlbOedxdKGUS60Mfkps7SQ2cPN+urJN9q
5Qe6LmlVc9na3teCT4bWHF99EzDPtXr4eMJ2ceGMw/D4HfCGQ1ya9gKx9P+GPWEULJvCkKHbMTdO
5xxAqAvPjJOKSbZ23oND5XIBPDnXnQQCEheMvLlIylc3ZwkHJaztbvT+hosDnoQ/Ksr6Ep5xiRHC
8hGhuwlYmjDhqmbMnQlQDUoZnqgijFH6I4UdON3qzw7JNuUOkDe18veaiGPwWoiqwl+VJCq2hysU
MIoGCoDmvQ3kJSkDV8D75Hju0bH2jNDUO2AehHF/AMkfb97nbyDtr8Z4FNMB9k6d42NDGU2kDiLM
alEC2SmHcmMTHfw/KJVDjbn2XCee4ccViCxKNkOgVcqCPRBRElDjFIOItAwFTr6T1DaezEuGlGIO
VBgF/YBo9qBp7gt/9XteE91jrbBIlSUlN6Ur5zFOl4H7QQ8OlJcj7S9nR1v70+qJOMhenF+ygBjX
Ufac/QAp2MTEHMl+ZJYztQvspfqllQvreECpTBdZNYBhXXX9yozOAjhHJ9Gb/7BFe0XX2D+V8Ihd
ScICbw8mca9CgdfgmHSjch2YkEolaJVxyRsHLMkkngcVoEDdnMfQrFJXRbKC+FrjYF650KS32jPI
M98SpqsDEAlyEyOdk4UAgKt5MqJr62n9iSAYG5GYBnpxocBo+NgxJbdIqg/599r0opdvbzYYZV1N
LnqX2Ej+zkz+PcZQXKHPq28EtfuHe822SfCT1LijF5HGCIdvB4fQPN81X1zNNVO9F/LiP0r1RoOx
hqclCUtaG8AoEe2LyOnq9+OD5vBrOn7PSvjsB9OzW6bKIPNGIkdLU3tHj9BMm5wFp9ndcKzU0hJC
v6Y9I6ktM7QZ1g0vgkn2cDtpSMaZMyyceAkF1+IlbKgx/IIN1jZDNCM9dIrmC886YwRYwWrK+DZf
F1iuom7l2MF0khNynoUQHM01m3M8B9qHvNj1hcu/uBL4PUXq0/9AzjvPicd0kipGaz9ZCcioWlVB
D1evBKIDbjP4dEgpBU2/5Ws6izDvIk3mBdtfo8rpqrL0WbdAa5LZbu4BIpltcn0ra6THTzw7+8LD
W1hatvK03Xm+6mv4sFEDHvEjiH1jq6/vvnJimtV5/V2d6f2HQHfsCdKthsYp+So+i78u92jER4gO
5OBzAprMr1Vdb8FKp9TNlOJC7w0QCuAw32TohUtOEFP8na6F6Of0VW32ottho81mw0i17BP9qgoG
d7MnL7Z71N1KNUvD0RNZuSq57G6Tef99Fg3O2rLqWemfx74m6ohHDWwruPGNEB9MAiX8i4tF+hHB
c14U0WYL8b2v7cdBPmIpjU2lP8IShwx8KGiIzLD5MMi/ymxdA3o8f7EifqiaB6OPneYm/8trYLkh
FxnwxiszLL7GPSoO65OkTHpU+BTTHGbJPW44IDTocIDsMpsri5TD+J/TI7XBuC44D9SLmMx/eKCn
vXfosi9CWvAILc4l5XVQlrKlrwXr6/msUfmRPY4gsDL1cUZenw0yzOZURI4RmXWXPATnar9Sb6xc
nDWifQvhKjiEy1BS5PEgz9VeEH2vRRTwx5RpHjyTOBsKhdMeP0CGVVNQqLjbjg8yW+GnTEY1IS0w
rsSJ560wmRzk1P8Vxz73q4sFx0M4nzbimtOHX5otcx0C72NHYVFlRtxE4bB6/vMPvq7v2o8ZqN+N
XaxuPjDOuti9nlShMf5hYzYnQHEsTDq8WY8k4dWKX4YRBwuQsfDhSkSa6vANsoBmXQfYq7m4qOC6
NcQvsrcg4jtiYtvvtwz6boX7KEZugu5QDdvG2tqPgrRFM2ITxfNouC8vM2EHXJlaDIseJ92qUC08
dnZ01FuS8fZg2BX6TG/41rFrR1PLXywhtOyYsAju9iLxCMICpFMznueZVY+kKwYfu+ftC7arphR4
AoNdh95tuUbsnTO+rBvk9cf20rIK4PLUYD7WSU2XeyFsw7geXh/G+Xz8M6a772MTzE7Eaudof/e3
KuQf4ZEFFsOe5jL5Wb7EU0Ry5uirrkkuqpmMkIc7VBQysN0RLpPD/9U1FARL9ETXu5KkUmunVDJp
17c7L07OCyDQNlr2AnS4ikrZdT4602f/24s2I7rI62T9EIwPHIZZNLFTfglQPXUGUJpMNl8FYl99
E+hQRVDdG6lljMANYT8o0/8wX62RIOsnPuka1QHfkbLsFPNnKUJHzT2UnAnQ8U2ZnpFBDq6x2bz5
n/LOoJfCUjNKitwFoPWfjU8eZW3/JYzCSymGEewVtMQqqUOtaNUKRXiANcebVJqdmWIwqqoN0HWC
C+p1PWeUxXNJpP69q4yVr+BlS2pCKn+7t+Jw0zFm16AthRlhWGSR8k2nh8rESYQbsnJzlE0VNLSa
5Mwy0tUGfVhjLevt0NNWS4ChxAltWd7i3cgog0NOrA55rmyHmBjVJOw8fd5nrx9BMjhZAUf0hJ5j
tlOmZJCyGuf8GH7lsHHtwGJ8eHasFJQ87eNcjqD6QvrqjCPK06oKCLzQ6wQtheEmyaPqKhdW6Qe2
ro2vlxAlWE2jKDFiVrGx717Rzt9vG9RqjntLhS9WGsGyqHQMRE9791EeXW7yyLfaP6SsOnMU689H
XkWa3JOyaBfhgQMXpX/Gjp4DwoQXTj1meM6ZJL9vjtW9jYifJJd/kbyNpyZPo2RcLMB5MV03BXGA
ZXRdn108A2p2/403zTz7c1l55jLDlMERqBcNysMsQbwZxMU+pzv+njtxS9Nq1gQ5w/HgMAntZl/I
UasCdHfj0BIZJ+uBCXspZvKwgYKKa/e51khKYtMBnmFR26rbtEsl3QWxKqD8icVWcqCiznSNRloO
ESKTqeeSuBGGpX+U9CbVX6JwTRjLdTj4r8C84BbJFEztpFZaOAPmpXoShFvOZr2gYZEizXaMypP4
CYxGOpt8znOLcPCrp3ZNDqHMWrg2rqumRhV8AgswKHFN1bn7OtGSiwmoWFIN0243ofnAT+vBKx9h
MGKZ6EGMkhD614eZaNqn35sE+pXtimqSjF0AGdUwnLtRE6J6EzlWTradW91bdWOYHOR+drH39df1
ZdA2GBIz6M9+/OXQHKTIFFCd0mTEJM8GmEVSBDzG57ci4ELS++QCJvbApdcXW4iN/kLQXkZwxhWI
ysyHOGxglKInmvuhqW0sB4Qh+e/BtIzAlLB1+axGEdMFoJiNXPoEkxXv4bUpgBp6L0RKDEkPSE7w
ndQfYglLMP/47TlJrKylY0WfYrkOxd3tflvXclsh3Wa3UWr8Utar0J2C3ciEKc6eAzSj8kofX+AT
HxAeqZitMtNF0pdVI6EZTBA/5E9mkYStss5lM9spRV1rXgxBVheZ+iX/VCHOq2RO/XqduVUiH8uo
/0E7lDz7hC4LaUmEeVFGEfYhw6Ok4g2wM8MIGpZ7+j88HQBkc78yV4q2fIY8qsbhLzkX7XM6/dCD
r1pLpQ97Ho6Yh31BPoJqJbOJPjHfJGoF8gccmAx+RKnvHX1FjJKgsO63s0YzxOJhhm6x347q7IhZ
McFLfo7Laxk0dMZVg4GGLRrfLKvVNGwEuKk6KzDO1+XijxyopyiS8S9PrlzZcx49Jgd/GnyS/3jK
3Yg8ATRBYFaILW31PwmJVcgfRkoz/iTdE2F2ul7xS7zswendPZxaY9H7KYhGyH9wCiNk1w7PYHGD
AOS23gCKuKhNIME5hOyWVdeqADt0UM83zcbTOX4o+W+bl5OJdFX43JuifZ2KaJkcYYxQCRpRHtGm
FH7I2s9pCvGH7riPWGQSS4VBprRuoc1VOd2CFkGvMpsKWX0kxWwYilOvhwz/lBYPPlMbWN8leA/J
YHuUvRstMTyeL17RMxkU2oB7q+aBqxCCJeoXsSPMIx+8i/ghbB/0ev3214f3scSmQIGaENUuikQ8
jSG+DVS8Rk7eLPdH1icm1gplN72p6Cg74AeuM3s0kuwByKWFsabXfIaF326JX40qGto8YxyphM7B
FQCTGY/rbLJiJB3crUGmcpyXcNqNRJ/h4fLy6wm1XVs5MW0L62BHAh/kW1cj65jOOhYv/4p8F1aW
wFt31G0hYGXE2xQKqYFXt5cwrAdYQJrK3DhbAZWSxDj2PzO+Ruxh5vcaARLCwsRdD3mru1lBUbMC
TIbe7LbhhLK48PWvMCfB4GQaLuHlyXyyXQvLi/y2BcIMKUb+NQsXK42orTaWLBOUtk8JaPUclhOB
5vsOMaqGZEagp8w6yJlyaz1thP4/d90ZQR/1ZsQuppbrFyMhc+9R6x5nEaF3WIIx/lSCn3DFN4Xi
3gidfPTUOERF7sMFUNYBqjKCz4Mrzkvzs3dekAj3USXdPxDxvksjJqPQrDevLU5ngigkkLh8Xvjg
rnbbQAUfYSSGOWjYZUUEzMQ/ekrQvCB94Vcy4XnD05t+LzZ93vTu3ObYx4RzOOL+dZRZQGXK7zxH
Yw5BWkwyKcahxF1o89q/Cn0dmgum/FI623kH/HrlF99sjMbeSzqggmUJ0R3+fUn+vgXnzipvqoIy
BNf+ZeRG81d5OEcRPTJw3dgnYny6uyIKZYrXX1TFriqmeTwqnHa3LeNJGPfT4HuQi4MicnzyLNCz
UKaaD65YVNyplqQKm59KDjdxYsGfSEIPKhF9995HrNCgSpor5mH0texE0e30UG0znIYiMiAkGzNH
QVa1b9MHErv+hExYHNy4AuRK3jud4AAzH2czlhyTWHE3VnQJFSYog366+H/P3UJ+BzseAigvpAUa
4T5uznPzJu1vtHm9Sxdt/9Mi/112T/cv8KoNKorndYM9A6icAm/7D7jzjBQCCEAiHRLNK3Ggy9AZ
njiiUAsdLdd6NxQbZKE1XV6GXZsOx17WTTbxLDBY0OGMlFAtYo3VEF7R4Ahwl99fz7CHRSGguT/7
iLyDUfEkEj4NeMqUCRKuaRVcuCZ2ZWaKoOX4b8Cwp2Ar/gqpqpT1k/eNzgTnALsOJmK0q2r8s0gO
V1jz/AcZdhdRrEHmo40DD1PKleyfzl4dZbiWyfjqR7xEGo56Z301jCPNMARH97q/DKpl1oCHQns6
sZiYeEylkON5OUcNDc0/J4Zhf9L9iq7J8yJcPzBNgvz4eu3AWA/1ho7kRvAsasobO1k/c4NDB0cn
TdvCrOPXucFhCeFRNesgjfBMqMC0V/4ZSQhn800DX4hoNDberKmX90i2jtfo+kFcX0MZcPqQbvVy
kK3zdcxjdkD/8gCN3xOVlxyW9udfRomZC0X3p7o7cmwRzdLEaIIAnPb8Uy0JA77DKW4H8oDtLlEe
oG5yzZwmDF/R6T3H0atGePLa6akQ0okkL++MPry5qgXZMBnqwPRbSJ3lLEhdGOvh3hM/fvYPusce
2pKh6r8DaR+Fy9sQNqWAnI4PojdWGPQGW5h17mWnNWQSLfnWUs7V1vfGJaxX0B2bDYG1Repde2l+
GDQW6UY+jHhk5vMtW1GCsTFvi6zatmoemm9HnPE5Gz5ZL30IpO2MzoW701O8Cm23ITzQ2vOs6V8k
OHJtVRxZUvLwANxAtRZx/d2cOv5o+prBuIATdRf0fZ/pd5p5kkxCwfsFaA/vnKISZ/zGcsZDyVuN
Cg+FUixzjfhzhAJZh3KU/DcpXOMTlBq5a7BESo+M4ibDlsD4QE+Io/DNolv0bFXpdg5u+RcBGdje
YDJ53hLcvBEVnMmRnDwOKSpwuv4kLrJBoPK9oEVmdqQpA4oRUQMjADr0dK1RWjDEjy1RAERSB9jz
1dCyibCDjnTcblaEFDqxZZSPDAeJsO6jzH58hx9b492sybCTuuVsgMw2nBOFqG76Uinm+T54U/Nb
UZ5KonXvUgUKw6w9gJjFCVqs7Ryn9g5OuUEQoVDMXqGk+awmpC155bSNqgIt5UpcKqCGKVoDe8Mb
k60QTWsdZd7bvzLSkD9CG7oYHdOSusC5+8xjdlbDLKFDKhDDjnm8326JW431qkiLuN3rWm6wLYL8
Y+YgeNV3OmFpGrEqc1G/aOkCmnSF10YpxtslcO/ZrcLGNIG/dn0/HcYTGmQQYKjHU4Xi8yfODeMQ
FJFNwHZZyneLYOp7x4qIle1NFHj3teLOWdVkXbAedbNuTQRd2mU2YVRh1EHLvn7Dk/ALVORAwxxc
zwz/RI2y63YkfwuK+5TNA0b6WOu5CdFB4HQdVHGFhEbdi0HOJEUNrUcJSa4JZZK7sbxkKwk5VjIC
srnsZ6Ognw2QRh2Jt9ILuEI690v41DMlbjp2dTKLyuH7qu4G2OOv9wcm3lEd3z0KN+yj/nYpgQDA
IkTYkHBs+U372QkBjqeGtylTAN9tDWFlITit9H8G8wx6Rj3t3psjJPMBKF/fCFfY/+zL5hm+LJTP
WkvW0J5zcjAx8toNiztZzx4YCCuclPLP1zbPMc6uLbYP+RSaUwWJi+uNC7KQuCtciW6rXq+5uFsl
3MLWtmwjaqqQ4y1H5uVzEWR2BTl41bP1TEFhPhc9u4SsqQu+J+JZhoFxh1iTrrHYji8ZqV6EJ72o
zK9xmUsUiVRTNEGXE8GDyB8hX/IdA8L2oCOB1J/FhaEPcmwS8ZJgyT9Fcg5oeX7ViQdsG0TYzjiB
Qcr0bPmt7i2mscNDzumfSM/BMSuhpOtALi9DbXE1XYsUloGcir/ZbfmAGHIw6nvd9luw3dWa5k8p
HEIsh0+z+scMFETpLhocQAYW0VtJf6BeyLdBCkccwYlGzOKqwQN4ZT67DMYNPPNUzi8i18h0MKda
OIGZq35EPxKX3iPBeJzuKps51oguasBta7qkA1aV7eIBwfXuHvIYE1yWgJPGGCUodXcM04/N0Ef2
5qbyLa6VylTqh1tk55TnS6mgWt5f4812E+RxOGGgyuW42Dm3f7indAvRXnv9uPINhZTXsfDuJ3By
Ua5vm0+4017D4dhe9LK5fASCS4yJV3Yhypp+k6UT0A7RPP6Cx287hGMCfWAlbP2IU7NDau48I/F+
F7FQN8J2gOBwlK9eR2beAx5vSY2PICo2bcismo42qNJuMPwcaFrbcQskmStyDVe6pj/s94akV6gB
OOSFlaHya0BJsAvSRop3Op8Q5UtZFg03/wEwPa8IAa52p7vZILQsPuTFTc2exgP5x7aljoUjHbSB
DW6+ygZZwhClyjUTaVJwWjfgUzkmgpJZEYYsf8s4Kci8qELCm1ylyQ30gSNg2friC+pmyXBIAqRK
DDkDRJY8oJuF+zxSbvI5uDUPg6Ww8InsnHImwIuju8CzyGDT1CBe2nZhrzpZuLaYWkJGetSp1Sbf
jyMVtccEbBjxtSwapK6eJUT75Ttd0+q24pXwlnJi9N7wBGY/F2IiQSwVGPfV0+RewF9syKxW8RcM
420A4hSiG4BQPOxbca9e54OpzL84+GI7lmbykfTgA/mbObCPW5B+XvW6BIEI6zEkXsXi2CgGrgTN
vrriWqg1jR4f+kQV2kSfswzEj3sWQnJMT+EQA180nm2e0Y37EctMoFppCMn2eJBa1NYTndxoGtP4
2Xm3Lf39+RygZmgdI16JKqVZYQ0wSMNKcNJhx7J8I33hVokFBLpwYAU3xIrwXIBg2S5wUFQ+TdRw
XuUanVWFHzqcKOaYZfQhR463lxuYuTG/TDpck7Pdk0DW03UILdm8v/ScwUI2aAR1e+TDjvA1Wnsa
AfX/RcCvJAnss9kgYn/hpUiayvEyHIpktylPUsXnQoqqmQDNjPkck1tczg7nkAir2eElzIY1C3p3
lIy4bM7eVLMZPU7toc9LaUaWrpVdsiLAse6rWUlytQELFOdjR+NxdCYaLZGfof1i1DUjvdjc5e+5
8/UdPH6/37CNBB9v0hIdSb7635bZC5krXMCK85PKF6fgvjL7qrXNBwN0Uem/YrqHiyen7X/DVVY/
Ql9NQkpwyogx96mPcpquKSYWamLFTCakJ7nNi+jCxAo31ohWDGfamrnQ34v3lVEuHjFwaZQye0Nc
KRXNAjSae3jH08IhtZLCFixMLcflfBYGbDB9WLxr8wh7RV65MCE8n9eaSQzyenOzsOSDUF1AeGD2
GmX+2QA2Hl1sgxAJFAIhqHmuw4eFN2LResGtXl+dNEYybbWF/YuY0eNfcvRKPvAnj3EFALIE9jwL
gjbCnkVW0XGia2RTOym2MlG7n6boIbAcyp3nrrJ+X39cnUlmNJ2clmYylXN1GlPuzCF04L5+roLH
cPHgyQFb/vMlr2QjV+/3k6frRR3MtVucuNkX/7D+RLsT1QaUxkS1rO3cVKRMvmKIKfG4U0YKBrfx
G4+cjwh8psypuefTtb3KlvH7Z0NhDRQIuYUurS3jXQyMcskFvaQI+wcxbi6q+pGyNeiob0BY7FMM
aKEFrL00qx5UB7yFw44RdA7/mQmkFe5FYW1iSODJ0o3L6x+DQe/9TspMuQvBd502U+vW/yrelyC1
Dobfc9Dj+wGheDu3YZRlT/OANI7cZ1rIpcXMwlq120UHHB7AcFIrIDjbauQ57AMEGtA9ESCIJKaa
0CiaD7dyQweS1WZp9dGpIbsqhVUIRy9g5no9IrMOEYEvH+nKaGfO03Jpxu58eYg08lc1GMQN1wRh
h2UJ5YYcIlhrFMYg+ziT2pS1uwujd2eHiO1c8/EUSSQJeaw66ZCVUK759XETP5LZxA2gvh15Kh/N
riprY+JcX3dlTHne8RHgHlcgOinKqcRMhgUzCiTDdrayyXuKbQbtofeDMPvAcPkdYyjubwH7Z+av
7+7I9xptNvfRalreRxofXluTPv/iXPAcPMX/gTLB0tYK01WuNcYYZEia2mx2b+XZyybgaZogkF1L
5yNAgCOX8vxLuoXpdg+XCUQhW2lJjEKaX6g8X0jenZ6ErzKDDHEURlhVkG7NGRBdB83qry11TcGH
Y/Lgyh9xr5iDRv86vsCF12NFRc6wrJuwaoKviBLsbeuG3jtM0+NU4ZAVrE1WqOSmMsQ8HIvooZ/L
lXb1mx7kpfXmgX+KmfwL3aYe1F03crzFY/NWo/feTBY0V07hWAzL3iuQRLRLU0dEdl4KxqR1hSMQ
AKJSMWxSpRnd1gz67cGFYncY9k/hA25eP7TeiyP3bBRQJGG+Jga1VQFR5Uffar0vuEPpvsE/FQe8
WBHSKZGxzwEcCgJJ351C3sS4rxVXzbyWK+pK1wnd5jIlE273xq8jH3DHyKLrgG1wU7ZIb8DhT+Hz
8QDT5GtvYlGGYlvJxNwtZOXIMNNHp1o0bqZ01vnxlcMoJhWA+kW3OZiHEip7LPDlqq20vdYsnBBV
Bq+B1VWVyHTLeOLYLmEuNnwFLXvtRbqgcsdDfQnpn/CXCyipaT4Dvx0+fw4NqbczVIB1rQmpnmaY
6+KnQjU2l02qwCx11I6VIBsPOS518YNJ5vv62XGL/WhNcJTkuQGuErugKVBN4L/WySSrn6Q1B4SX
l2+MWDa5q50/xuzn7qUQuXpxMcPB9qUg+y1iii/7R6349BOImPDHeQPUE3qU0OcRN4QMPHXIX+r0
CFwQXfEg9vj7bYAtB93PGxm3vAsHQUYxGgGj50W1AuSmhPCIhLkx7rGriNLXS4t1mPXrwCeQN5gb
MJHxaknGZElZ4DkCFKowiHIPpKr8sIp7QEGLQ3Zuoxa+op/oLTP8F0p3vrA3VJUOoi+h+HyKevE0
F7i8C+lb+zIOwgmMDHH9kEw5bYuE6jL99baEnswhzY+C5iwp/nbij4dp97z4zgzCd2Q/OwhNz+YN
X+nJhyDtaV90Zd0T/VvupHvBCMeNaOR0GkMa3jYqrtEvMjPG2D1xE9gKSeSsnpKbjWu5SJiSwWxN
b9WFeoO3sq46GbdlM1B2A1ezu8tfeXeNwNF4sqJrObncxJRYjqTzOTiZtS7OuvMpzJUvoJPhAhkj
4azFdv9eCrGLg1PoYC3nbPKMLRfhJlB4KCDzb/R2R80+vBRRirWsCS8Ba+1cEPqBuuKseD1CCw9X
UHAOK/a0LfYXbc5dEQksK2NpYJpAMCx+cPXjH9bJUyCYpblh2E+ZhDO5Hhz5cdUh0fnpqek+ghRN
L40KNcGhNfG9uXy9Yz3pABoF5/EuAPrB3Q5RbZPN5JpwBwetsP6BCl2LCtZnFf9Qjn5qP/2meJFz
27UW/YUfrJ5kQ37NXCgsBVCs7vYUMZQjjLRxx1EMIUHtZpjhmRjqieJDKTnr5scxxM5wAPbb2f6A
I4/IMNrwZKzqbfNu6eUumEd7/O2y/bctSsGLgzI4UXp139NEM4hOOjPYT2CaV6/fO9VWl6AZEWVM
x+V/ZGaWIRAHtRnaPZBQUdO/L2cYUNVpI76WAHFaIvVuTdDiY726d8qCPx9mtPhrPM9MK/FobuDz
RYaA7Me5DqUG0VzzIyeQNqtcAb0dcZSr3BryIaeJ5NO4dJtIxEpFTY3rp8j6EApUQN4kfwSFoMOD
ZbeQlsI5qBNWEyqu9VYBSbjz7kxGvTY7XWp6XiB+G04WDakj4NPyap4N2RK0vg0Bwu6uz0TzR5ci
3gc0K3OJKegb32O6o+JJcvt716Yvkri9RIbhFJeXK9c7S0Tmeg48LPo7mKpuey+eZ1BCiKxQW4uK
Rv7J0Jy74QKYifcmn1j/fCnqUIg0G9Jovmgc3AyRC9eEal1P8zqLCLzhPVGTAEXSUMMcCN223Yt0
E1A8zUzoejMtgaVVCgbhgVtVCVFiUFiMEKBVfUJTHtBbfeP5tp4kpSdlVGkRNO7i2SCQLXDViWI/
ZHRYEK5PqdHPPbNKMzwlReuIiu2UMfOm+DJ7rVOh2S3ickaTX5r9p5Ikx8Gebb1gFa9El8LoVCCv
qihfrwnVHo1OAMM9aLjO4vs9LySqX2+fVkeegzactuGPewMvJNpakp4YG9rBNXMVY0BQpulxCzph
NlKWl5yH8VP5lnOVFe+LpUAtptHQVCkLZfvzWJiLB0p1nrLWky6Noln/apnoD9qMZLLwxzAYmCis
oADS3efKVMpB4zmrZgQN6iFHS4nh3jil/nhjGz0ppLscvZm7IFx9sLcEJ9nmseL83N04HfiEz7UH
f0W5AUaRYu2D0fQ73YrL8VDtRXMZYAYJObNzlHkBJonSuirELCSQmuTYESzN0DYMWyPrqzQYzi9T
Kr4zfpkRKP2Ihq4AJnfFIS1CVLbMMo10ao8Qd1Uh7A35AZmb5MOm+WBgBOShJoMoW45jvA2N+QEF
Vpup2rCwx1hfancH6zZMSrQ/ErAuvzOxsrvKf6TJZ5nqCaODHq8aKCx1w9TQbC1l6tMt9wwssi5b
bCiFymYm9VKU2NoyMKX8J67zMO1XAqzo7gObuzENAhR22TkVWlaHL+MKW8woPdo/jx4mTqkr/Vp+
bQfqQX1EbKsFW27/Crmq1BXL5ughuGNpSTzkYoMffKlKMWqmPPE3qeSeGmf6FpHlS6kikrGAZ+4N
XWIkbg884GEE7W3ZVQg/2uFigFkglLcC4Rf4d8XQ/394D5rWuKWfgGGQHM9xi2JLBnHKIuR+voOF
quHmXEtDJGWOVL3NdqkbmO8KWgqlCKqUroEn38tlfwN3ZW4eHcvJh/alNOHXkUqJ/LjYmSuYGtjO
SyR2Qt77gjS1JR6Lzf5gkPw4lOLFUneg7Oh6yv2xrCyaJFQokJ+Xkax9EpAIgVoWbHYeWMDlUlvM
zFD2AJBggwRtJ9cYt5nx1FGM2NgQ/v8kLFmbcdn9US2W/LHCkZFYwTJ7DvnoQU22uhZeqChj/d72
Am/P9ClBV0bxTTuYMl0yAt+pck/S36w4xEwcDoOTFoaAbDB7HqQ7sqrtuKKcGoDVed2HcOmamFm7
sxs7qiF8EkcuEdIAtVhmeIt/ag8VZamPNO9b3WACZ9TjI4I0btEkdZ8Aw6F+j+TVq4cX3zr2XwkR
9i7sOBO0TrS9WXXk2MVmRs8Ss4aRstJsl0Ifzf+MJSA293gybgKtrgOv85RkoCA5y9edDjMO7psf
8fo2PftGaf9kGHk2mwq28FJzhUYdXdpoz0/ljTDx5LiF82cBqB248zJFsBoGOs6M/VXKjsRMkUyt
KDurHDt59mWz7ZAQ65yvN4z38pGxfUyZooJKZ24PUyod1yAtgin3+LpYjCWcKLve9KUu81761CDy
dJdJ0O9/IG6gxa1sVP3jL1kdZ0VXH3EEN2Ll8V1OuekuZrhH+9UmEgRmrOMDuPzkWHMyqfUbllIu
Vwhct7G3ueaWE8XKkQslhjNV5p1Q6peAxHtGF++ZwsOGBRtQTX4zHRtf5crWmr6Q6Q0cn4kr0+dZ
X+lFNmoCKF6BNbBAJL2cPnwjVGAh2jhvO03vT5QfQvIchEzPO0o3HcJmQOD0x2v/sDHr/+CWVM02
nDbQLp4pHmeH6kjtiIfYVysaH3Ho1O2Q5lbY+Wc0RNfKQUfFwnXPb22QWnMwn/isJsFAFw9LJ45r
ABWj1Pmypb6HC3CdW6yA2tNTImh+RnfpGX1meRjcrVzwi/OtzYBXcEW7lkUlgd6P1BxeyjmkgV8h
ZoYqeGLijoPSqRSD5cTknv2+1FHKNvv5tWaT+GKg9qzPEMsSGyDV/e7QvWxOTP+OkP5XrNR7EmxV
aIU/5MvfcAgBdX7CRnjarSrfX7eNjEUtQ5Dhcj1V/BUPH8AsTtlgKlPc0FBOtLrL/kn4etVYyGSt
mZy5ypHZLMcyNCS36cxqjcqUyg2m989vyBnw7KoWV3KxWhA+jOLtq7x+J4eOolNOh4KwtOLy3k84
UNXhQgFbAlTK7ZSq42GKCctzjc+BSRlRfyE8J1CsnBdmcqvys8i6+WpqgTqUpLCxbPrJyUnVjXpn
KD1AeFnWPCAvssVLbzaChdmJ3VocwHydKcVzCejustRlz5EHCV8zTaDYmczlKHthn4/r12AYe8VI
j1LtNDC8yZUu0VRcwgrbRYaLHAYrCdgP1I1Giga5zm2l2psZsJuXFDmdhCIHrHWl7KtDsrsGIFwP
f+TQITdLERXCIXj+zl7NWV177jycaAi6YvtJlScEFDG9K/RHsF2ktM/bN8hUJdsu70xMxBrGtiMZ
aQ32t8WTf6eHN4mJ+innx2wo7Gl4kdAUlGkCVe5K2aqTycGkcR59pbjY/p4V42in0tZ3dnYfRxYu
wGL2lmwHjyD8d86UCsWhrv+P7LyoILCoKTp1+kg1IFdye/G1sCdnhsL7+zbGTzm63+35RK1/vcF2
/XgP6Q0lrLwnsWToIFrlngmyCyMWe0m0B+5V2WHDTiKtVX7nYv7Ei0czHzPweLaJv5cLpos3bW2r
fVDzO9jUhBAoL3BznSIwOVBU2aSL39OJt68A9a0a8RFQhOONC+2Ms3S1Q8LbryUicbV4nhgw6U1Y
kMtV9irhgq3X3jXlJUvpCTxWEa3ceAXcC3rLsios7FHelO1q1zsA+bzn421L0UuZuyzUxOL6F1by
O1ahrPKo0V77mW3HRfVv44jRAPobyZNilkP8DpNbBg9DOzhgIU+y6WZBJMWsEpl0XPdpi8Bqpi7V
o1yFSgmfP7KjakjTjnURQbTtU5hVnqCaJDkWKfmZkoM7vSiPK4klZenJogo4Hp3GnBPMwHV+krHJ
2dNiuQemii/J/J47LviuqKDUfDZD86/hapg8jk1JMIG/wWLME165HTK/f0eri04rR/GRwy0kVm1t
Hs9FpJKML6PDUjVUI0330jcOFHVd8FyUaKVYkWa+7042GvNHpuYoI/fE7o6E/gzXynD801s4EuxH
9JBFVqdgjm545ENxtYCKM/D3nL8Wv7uYZxyUyhClsvWWC43JFLpvHUP5pOBA4URWb3wLf9425KPc
VpA560JjTagw/vqlnTt+x85d6qd2SoX3cam4LQuKJNAEaYl2fWglwa7Okrb2PVtmvqd4y6VwrR4v
LqSHWv71uBRpJE/Bwti3ywALbZquTfFstUc3yNp6hYDnwe5cGdwEtfEP06taY3kna35P/ISOee9R
hJo8h2gecCqN0sL4nq6py//Na+4WuVOzmVpyQTFd7k8LKFzT49+znpEQiFRrpZKIIZPXQdP1g7Fc
yL8sUNqAJUyfnsBqvD9ewRUmrzeKm/vCVNlECgl6dVqbQGOORGc9vrI0PCU9vCOo+GnXSMaZ5YyV
L4ae1jqSjSHSOEgTBFPboh31HPJjn3p2Nptr1AhjuuTDx1niuj+VXfn6tZeLjWx2egQffZuwxrTG
BjUftRf9eRxRQMD9hrz8XBIjLUMGZP+BSIl4IODwWgbrKZ4/yW/gLSoGhPeqIPH0SVCIt9uAyy1Q
wme+o79DDw1korGL0tZYC91UcwajOdcuHTNZiAo8LvqJ1nUYRNyL/Qy1X+/rHhnjaj/Hcqzf5fO4
peP1qgdyihWiznP3+7ZF6YRUhJL2RqLUQdI+9be4O8ras3yhMTAl7Jk0Ls8fvOb0nA4ixEaP4dzC
cUrh/2kbyQix8KQARVToUnoDjRyPF0XMsHj2jQt92CaOJuHoxfUZPX8fIAJ7p8CPScrsyioR9uBD
9hUt9yR7GKI1Mm20IwT2FAeLDkntE47t6sDLqPKbVzTtBU4rUs6T4eOSCgxpFFVpFt3s+i0xY9Im
BW4knb6bWHpZl117BABUIEF9IpEi3+sRHk3EgazRNsoW8roYb9fyolUF59Y9cQGd4RS1NHKnRE3a
LVqyQClgtt02EBsnc6pqeyiI2kAjTEopk5YEcz/TACq+S8YM3fRBXJ5sH6m26CqY/4IE8TRj4Kol
asHzElZrWw7zX66LWmKHaJhlmAIG5XrKIZgGR0q9MyMcm0OWqjaP0UoCTgVUd+QK+mDkWB8+6Noi
4lzbvTZwHUf8hDTLMJE0g5eschQBrS4bQN5OrWLm5gUdv2mNCNdnAJrtZmo7bYEazGd4eHc+Q1VI
H85QBvkSfvHHzdmcw8eD1oUgRBESeXm2upnz9XU97xRP6N0B/1SuL3jhLSth3Drjfoyp7NWem5Hc
Ty4mI7njQnCcm3/6jKWNoLPdaVI11WxMrjEjNZGtph2YTkxNVjnmU7tfbS5NftAEdW6eSnrnH90S
TplJ3wgp0L/Wwa0Tp2z2uYs++zZGcPFBf8pKg0B71AomTUflRPoSd/MCVLtkrl3883Z4wQI1YByW
FKioljMZUEp/kEJ+BIpnYleOI6QEPRDGgCYPAiAQ6kEOUH7ZPJUeXa/vf9qzXRrbjxQmGCulbA3F
ItrpPTqgIAwYF8u7uP+fNDtf+KeE2Q/M6Z5e5U9LwnUgbtQof3w78Q9+lXsd8cMfZkiXJLK56r7W
3KWnKv9T/H9F81ndIeNXadZnyR20f1Ty56B1SSAzVkKYR32VPbwwa/odgPOWoNYWQUuzrokteWy7
FR0LrLDWTQlgpZg2534G+dseR7tIUJA6rSd7r7/Sh0EjlVYI0+ZJuRfTn2Gb5slHz9CzWOblK+22
tJ6DqR4P/avXql7tqUb764JmJ9XLG0k1vCu1F0kBdmp6m6NAvh5r0SevKKwdVLdB9NurrSNoHYq6
69IxIDyDCP0ImCQMk7Zay2Gs8k1Q9rZcxMmRwCalyXisuuvt3xL40r90xESkSl5XqrFdpMt8lyP1
yiaNqJCriGmXAB1swTwwn2WM1Ki53McMib4CO/oKlxR6y6yp7b0UDiMdPwyiiE0rc+q2o4NSIHOG
gJIRwxnjHTEAQC2Ho4/2Xn6yzdm9qjicbjoZhblNyeZOMoQmjxz6tkOWAk927nrPTU4Khkl1osbW
ChQIkla0xDsKGSLC6OZVCjtRxpa6RuKiZS3V8EcgBf8tp6uiFfWkAbJf4w5b2ZgOVCFO2XXp5J5O
wiM6TF74BkUEFYeB7ZjouGGO+EmtvKSeImTN2H5PcEGV3bHU9S77WTo7g5SDMs4E2c907vxR5Ins
Rup0gi+jt7hXnTqNo0dq6q3b64T9N1PzvG0+y6a7ah9JemwB++GkdMHLOI5HP+evVenuaxe3uvb2
VEUXCC6I9qvlCL9zI3C7EOHi8w1MoS6Mgu+Y097V7C876nMygJDzKxG0T3mA2kX7o25n9UzoaogM
tZBeCv5dAP7/+7IaAYVSJQ+mBRS1qgSyA/CTs0T8HXH9/R4bDSUocFf6Or9TwUjUEca7Mu0wMh4c
hA7FIlIl5Jq2lOV0pOCmpPWpnYluJEgqJ5iY5aimQoHnrLcps+jpbkFA2An13Vzn+AYA4Sa9D6tv
Q62VlTYBk/YjyfSzz1Zv8T35v0ibNDumEskqPcN3LnrBqh9zqL1BeSmranwUOlQorRnxaD/zDyIj
5SQ8c7yx1eAP4d0SniwWW9pSqhQNSFIbiHscVV8wFj6joIv/xQWlsolocu09iKwygD5poPIuSTQk
jremOGd5DIR/EKX7LFW02qKuY3xfgHfw0+581HIK022vVm0RgH7a315ExxoBxO6fYx+/ThmbNSqY
HdiVnT4NFmEmZ4+Qx1gH7+9BrfkjHR76+/S1GOL8CjRRpepwG8yUjA0YesKRBr5VUsg3QWBQuJoW
Rl2CBdl36DhrnTkWBDV9JwJ+XaaZsTbel5uGzkVfADcfFhv2JPXY96cAk6BZMzs0rAf7fC4+Tyme
9hQW7/sCmPB3CZUT0LbHIFtIMCy49Lg2katxcSxQdJkPEpdRNf1hAswqtwmcp5mtTMIVowt3YYAK
Sk6YlLgk5SVMjIGlBu9vLivj0QjN8NC8FsGgNwIVv6WkkCP3bwKlNZTnyNKS3q1Ayy+LrGOKmFxv
/VYK+JmLbmbWCR3o2ReAXh9g6sq21ZvIOcIxwceSGyJazP7eMJw+cnoyRDAH3VnGpa5tXaqjk7Ya
AKnzdWEcg1wujVanp+hy4KetdU3vrxIEgggN5zSb54BIxgnyNHBIGqyBTBJU34Brolj30neU++zU
TQt55fFyqyeQmG/tB1V5+V2JWX74RA1NAQvYsH2Z/7bHm8obY+SZnYM5VzM58f6Mrt+onUAHECvt
BcGUibaTB08+vdmM9tB+tEtJXmFZisv7yIkv8GkfQOTLrqlGP5bngCJg5xkBu9ALS7NLOqGvTU+J
kmYz/MweEIdjZiZNY6+zI31+iZeJhT60+1xoX1fGGfgbRH8AJsjSm6Vu3i6VjzFsnjW2Oq0guo6c
REbp4txx6sBp1+D/66B6dckFsNs1JKDkQBmjbQ8i4g/SEEms2S95KGg2fxGZyIvL976KXTOOeXfq
9IlfFhdaNRb55HT7loGDZkxeFBU6c7LTjr24z6y5U8iYZHjiS/gmg3ovl4je5LevPpZwfKUcU0nQ
mumccRHuBWMbScCwHMj0esMTTZ+UrX2sKb3xn5rnuHfy3jK8B7VUg3YxCw77q13ZWjNrENvDWbWi
s+L1QdP4eHeLQa0clHEU9FpblseEdiDwsgFr8/ocVdXgq0Q33kbVUOrbLaI9CqSkhVEWWG2mavk3
p5HQ1RlIN1LK4BVkdlkbOWHglimqV3MJj0P/ihCN02rPD9zgBH5zTJGEo2SzxgLm3K4BQWqfsfRS
XCNiLULT7/a9GJ7PjFWQMvo+uJDVY+h5l0chDtvFTvIN3sneThnTFQFKGtXj9pU5lC9pE9qfgd86
RZLm9NeikOSmG1F7b2e+bjvCUYlYa0RFJBP0swTMxbuPqfm5sAfPTSuDmzI6rjj1dWErpMjWrgd1
PX6vxDFLcgLEc3PihyH+hHAKnB2Pz046WADGaZqo+UiUzTH9llbSSQ1eKTrqxB3nWR6tTG6awV7B
713CuYwKo6P6FgLbFrJ+7/ydqOM7A+W1b0WiTYk6mXD3DyeMvMVGQmACvwfWSXZ6k7Xo2+U9mei1
Q97VkLW3fQEfIj5H4lc/1iHv3lkkyddbn+PEHqyAcO8Ra37ExZ9JV6n/ZhwnWDKnPgi3DMpP3vWD
RGAIhZ2YQxeufdmBCDqZCDnH0h2ibrPKyId2qMVF+0TlBC2nNZy396eSY1vX9PCC4+/QM5q+EbbN
Yq6GdYNMMhx2I7khDk7Jer6mWtxfXKUwEdZgexK754Zqt3UgWhnO6A0oHTeB/HoMmJ+xBK/L1AXT
sRfQlAdetKQGp928VY+7Y4FTpF1L42aC+FW63HxXwDFSrmoE7B1/0VAtU37On3EZ/L9HQsfmWi1R
Rmzi2zUQOWPEIUx7MB/cBQRtPJSw2Vp1RCWCOIKdu2rBIEkZAX8B7TWhyORBGSNiwB5RAoMu1gXd
4R0j3mE48tH+a3xgKom15yXB/pIt5dvEzKWzMVyOFFXphOVC4OkQPz5TgvVir/L1UmXdzSDFOHYQ
nrZeGzw92wLLlZMqu0DE3Pizm24DcWTzXdMZup56A3ETf1aV8DxvmTL64qdcM1bRNZOWP0vGKrxM
vP56VnOhto2SMhOA5fi4yA31sz1TKUUSOqmHHIonj6ijuK+5BktX3YcF0lkDBj2hEtNl5XQjkRyH
WnAsqb7LszofFErczM4xlzUU/VNtFr4XPPstTiqFcDwDf5QVlmAHR2vl0m717DpYSkjz2p2i8t64
Yd5KuK+gj7BEBQEqGL9iE+GwG/tQQuRT+X747qLRBYxIe2ULdcJqzgtgqTTH2FoDs6ngmIQ7JD5M
DwaE+I8P13irg1xQq42sEoOzb7WztGFSpyg8hjazw/X2y5B0kg9CyiUa7dbiJlbHLh0N5tLQ6js4
eWF1XKxWtncEOCJGsGeG0Wn5w+vfvVsn97WnYgzR1/ENhupjUdMdt0//VMglzK1cKlk6tob27Eiy
cEwURmAYTsbP2/g4dLB01EU+0ikKursFucMcHZGkdnR1GtYVErmq92AqjpDIlU2qIikaWACujwhH
06oIC00syp3AHBFRqWckvQ5VbzHLN2mWVHRiDPNkvhTAoAO9ng5JHMAC7xku2mhgabGxoIJjtJkS
hkQD8zSjaKClOVvgwF6o3bUd2EXpvdKhhcLG6BmiMRW4B02QCjhqJbre5TV79+CKNtx7gPHgnghr
N+v1pCjvtTPb0mxdhRe0anm7NXWC9h2wnCzp89yIUgFk+aFG+ZKNP9VmUH5U9iMrg6ukoE80fv12
AveF9khKTy0RFtt03GxjyO9JeRyV5ACF80LT3iJWoEum09pahzT3EWP5nBkrbR4vKteLCABFS4rU
s+QkAJPwoNJAKdfUYFxPAl0S24ME5YaWIto5iddVOjHtXcYjPYLsZY1Q7ykR0FkeTWiSaZAp3kNl
Bum+JmGrqzqPxo0gVWXAe33jzkW1yopx7xYx4MiPjy6Ue4KBkpASk4PHatvY0TwyMRcqufg9nbWp
DAIP5bNi5BUDD9NFO/B1+6GNKmzoV5AjinTv9jGzbwIQ+nBy1POk0RX6XSVKQLSVkTJVmLljasjT
2w4SDhpFWFnAw5TC5AbRPr9WNPDYuzcyUd3k6xhOG8FunMCljrHexvUZeRWi6t19xaXicmLewgdX
7H9yVl/YPGt6ThSmhYbd7oR0CQ+X02tNAifB0tGZnQ21rng+jIB/Vq+KCY5L/y+YjdWGhtbs2bpf
7fPkaTy1Dmsv98iX4P19bC+ia/hNPVbpI/2Cljy0/SXaHzBFMeF6IpH2S1IHgatvXffx2gOEhtSw
rip6aVthZ5SbFBkU3j6eXBNNkPQuh9/qzJVPynrVlPM8BYy5FduZq5lmlK329QljVz7e2GaVvdbX
OAGyBR6Upo0laJiO05ZT+FBp/KJjUx3RogJQYI5YTZzKLFHZyeIRvGTZXnb5e/m74b2Cp9ySpgou
QZviwRDda4B41gxPKv5QExBweY/Ptv559coYcjg8WWEM/Y1a1drwEVz5IlIHgt7xoajBebl3xqEL
R8rq6G6EYYclJv8hwyd+yJY9E7I9EM7M1N0BBa5SFs9trxTf7e2pF7cl+TDFQoYBcFq7sbr/pro4
pH/0crype0tFzCiqlDIJyUdl5o+c9/FX0nE1wMvi3crdDA/grLhoLNljEZ4xOSuh8n5SX+15AejR
OtllfPG9DRKMl3SiAsqR5WdDkW2hddYs7OScmUOq/hmlVmOUE361HzZUoPpc0yeIZAfqwMYQA5IS
NaotoIqWEuyMGTfiaWfJmfbWUCZRdrvg+dDxc1uVaSaw6dn+cd7/BMhJkITZCzp5KDiSSKByYzO0
X22MtqwVXdG+fMfK2GoXngwtIg1EpLeeXQFpuc6bVk2tOubAQWd+GgBgwIZBwehZYMDnV4OTqMcZ
oFVTOE7oPhFk85kompKm9mn4+65q+M4/tUpSdHMfmw1mErS8fG9/S0PpNMBEy5exwHV6U71wJsh9
bXX/X3f+fm0C71lEx7mTp8xOUvuFIxXdqg8sOCoiun5RvAyXgYeY8rbi+/gLaGqzJRrBRnMW9Lj1
MIz3WXYavj9mLdehrW5/Mdsx+f2Ba3VU0ZxxK1HmjA40lZIXKZhDn8p31OADU5BZf6G19L11NR92
6baWKRcmaXk19ApeTBqORh6xKHc5UFmwKQZmJnrHR70JlLGjpkzOrCrPD6vaUI7plYG2gN+1xQ8M
HdmhJzUG6U9C5Cpu2R6Ug+BY3cfLbT9XmAq2Ew4zpPkVW2siOysYUh5cyfhoT6GfAwFk15gv2+QD
MjsZoSGlVlI773oI9hT14hqfncHm6iMsD7jLFl+TC7rWSQolYqxnNNUG07ec5CMT9vyI+YY8gHiX
gN4VG5g2ZgZmuj8fwUiqa270s6lp+5zknx9e5m5wfUpoWCqwJNTYb6G0+QfiLl5d16HFGRfrnPh4
/lwgE0uTXdq71jNoPqRAGDr9ZMjTMY+MtUrrbDlIFjl0zLxLrH6EB25If2MTZwH1ce4HIrBd6ak1
SvoKNsRJsUSfOlVxi4RDnk1VS9388RfvDF6KAskalzdsq2CqoHWUilGt3L3Tu3uJy8eETTtahRL9
ufMOJMZyDxSayA6xX8xkZkNFNJhG385XmPXxzfK/ouyysMLdqhmOC2iBdbuhvR9+8OMmKc7e6YqP
VotVhFXSuTQ5XFLc4rNZ9xnpdOBBVyboIj5OIQbY4iSsK4/cOgkW2P41ZJzbnFty0jp4q0mXlawV
Qsh1OwvBMhFJTW4rBwChuS4b4xbQyDl3WNYr98gpLzvRnwe7FY0SxDGdGXmSUKuiUITS4kc19Wpm
vyRP3j3fqwBU6gnSa5kGX7E9jrCbQI8BW3Vj9g51OJu7hW6jiq6SD+97GkQiBPgq2qDTW2hwgxlF
RYKVBPZ/z4GfVc+cO0G+jFg8AG8nMSjcH5fJ4O/IT4dbkZO6dAANZ6dWL2rc6U7/CcUD/sLxa65M
v2m+aPX2anOjbIgzRzQtN/yjv6NbB/2Cvx8lMmaUXaaCiVYfx2ovuhM8PVlNHHe0fKbS6hzZhHVj
jQaiBPhqW6DqEbaZLwK0uXsPo/VtKGgREnPYZy0K8O8ijx/lph+MGOZ+oDpd1NBqhF2PPfVEzECw
3iISIgNiNSElu7dKqnKsyXhHfk5CTij3BAt/iCdU3znfYBmdBf9AzRij4U4Vo0fjflkvdP4jSiJd
yzDRDbIEsQQ/nsetegfgAtkq/UFhY+280zVBepNqnMRDWuBIhOqip26C6T7H10MDIKVVbB3tukBf
Po6TH4LkKybYNG7OlMXObyX7KBvj+jGNJQbFNrbaCI+V6Ze6oH86gZ2VR0Cafq1yLuEKrxNyidlx
tYlRrgqHMREpjzgee6TocQvxwn6ijv9cZKcs9ZFRXDSpzeYdP0VBBdljVwhldIIsbiL+oeJoiIXq
vAwD4p4lihXHlEG70QP2cLecUfq6xrlzBI9Au3bqMsTO16npW+KjEFtC44YG7GAcWpeVQ8ZeqmKi
xG5cPtcByfZYj/UvhfkaH/tD5O6DEA+OZruRCvuc7g33nvYzHTCl2lHhQqM0XqHJc2cNO39sYL3g
MHFnKuQu/4SPgfwYeBPSZGGmYtxg5FMM6E6qd1w/U4WC9C/AQwsbQhYxdsjzGsKqcbrcVqruEZ8Q
WoZ/iAfGC49TQ3FABH8354d/aSAZPomHs+ZZIEKmkdtHo138RVxBVv8U1pqby+3s99PaDEjADKh/
uLpmP93raiEZIUPiHlsi6P2wK2bNiPid0hPOvPw4vRD7oLBehJd8DW2UYOX8jjCgucjUkp+LZ9Ya
ZOypJV2Z5xgX6aDdGj0dBLog7Fe3i9kuNr219F1J5gGOZL6U5iaB8CJzqpkFMpbXO/8nCHQ2EjZw
Fbe4lkbK5CM+reSN0S0pXF2Z8+0o0bROkym13wv27UUZTAJyQL+RAuBMbH26FcQOfZlcOoOSmN2b
2+m9E6oqp/lmfbDwNOc7ELHGgxGP//a2C/k1ta5jVx2GpE1QFpN9+ioBeZlyXC9Jyw6gqsHjeYx0
BFwLq2jf5opdbDRYdOA5NHslCJSlS7mpfrK7MYVEpySEiEgEAdKhXvKJ7/giTAeB1hsBSvf/hBPm
Cm47Bi6X75NCzHbBuEwuG2yzF/BzvK7LA/hna4OVIXze8MSp1d6ZhMNBNWUNnnV3YslJTu18cw2w
/Lijn7VRovoiUzvtAuAcyzLYndcdukg65/ceBSjd37aR3Banl3EUF88k+lEipQR34rOOvHHj9/2U
nL1QAV+MDVXW4x4Ws8+X0T9Ipf3D8sobE3S+Z0fp/gyqE9mqWvjs9nKTA+LFCkSOVmAGsbRFUaBs
HjrxpowrRGR2tv+eDFcPTxaW6CDbWxFuVuQC+FMtq3CtUqNgl0POjtLWIiYRymMkgIuxRSLz+mFb
ZdfbE4U+UdQMroE2NLkioMMaf7HtWj5nIEuFUUOE+O9tH5YF5KcnOPvmfyq1mtCd5IDcoXfNiqJp
IHaFA9qYxFwCq2JQC6I0Pqz110n8L4OFExR+dYdPb7hUT27aw5LsRoKchoDVozpynkGZdKzrK1K9
t1u3waj3kCJguKQmskFlcDPlTc1Izy5V1rljDOvH6Ul4VDz5IvoCzOmRSv2mLTqFNs2eegkg39lC
OnKRQlT5VaN6AsXVbULUl1/a8f5E51U7xpTpsyLBrgM6LlqqK4KQQ/0ayj6c3U6ibSoIsw28kiTs
KGNvLVGqmlCssBnpDcrvR/0W1AT3kYKxLyjP8QRWq3XIpwUvDGgeZWkqi6+19kS6F5EupqrcMCiR
lOCAVVpn//RBCBgEbd03Ki6S83tWK5QSJkZSyxH6eHd7u/GOqC5mWCONfizDzThd0d3+OgpRAwOA
yorj/g/U6N3EOjKCYJeNPiNIjueTS32HouIWbFEeHwFYiMq/SxmXlQkulYANqDv4FKOZM1sZnpjj
1RHxtgzKO8ZiYyuq97hxyGAXY45CjEZ0NdKRLt4utwZ8d4ZME5imnFMjtiDW09U4EyFZcC9gwUIS
MBx13EEMw4jF+n9FGS/PoCvOp/nlAfAOeeffmMgiSSbbLh5w9tdeNQLqsPQX+4l/KpOncICDZXwN
7OFrewN9/gFkn3llu+FnB5DiGYAr2PfG8w9B6QaBWwFzqSkwKyAmBcBoOgFZWbf9Et0qnn70Tj6N
Bj6nxTiyq7xRIWty+1rmlJJ28tinXiAkU2AHVv/g7KHMg+WH3i0SqSuSQ7qa/k8MzeS0FyvsdXLK
UY8mfukTids52ZDAEh8AtEmX8qKVk8NSNpd5VT91iRwgSl3H4I8mqM09GQ7vP1D2ez6bD3Ll+GC4
3ozGD2BvbOeBbuS4Tsjq4mx8sSpLE/NDLQSyEQWwBS1Ks5MRmaORR92oacRwqEZcmk3z7miAVmm+
4S99PW+2Ccv9XQm6up5FXP9U24d2z1O8gULOfQDPmTFF+/GYQ3eh1K6//Cbt3izfT+iJhH7U6+TZ
DPWLFqGGSam5tXp8FE13CVDroje0iciUXxhyegkpK3CitdcBWwL8cZHWBqKHfK0P8blhLK+V4XZ4
3COX0yYnwLkSSTBPkb+HanzJtxUtvTDYRzSl/swpiCdDiDaeXihej8fJoe7sQ6aaqSlwBi4SK2B9
c2dVjWmuq3f/OkOoUPt2s+OefGT+487nI4vInIGHNRlrjyDDKux3/92BH4dipQkzOZd4RNS2kuP7
EppyagP7jA4hmWIsVYqky9+7A2AyErcVKAoZ9OCqxa6KPxwGfnk9dqNJaFqnYbhIiXUvPYB34BK5
Irp+5tTJMs6zv4FQ+I/3nhoJE9U0Pt8eXvm0W3q/zj5yjVpWDvLhZ1tHIQwOP9oqw2LvMwMo496Z
s70x4gmNKbAHr5/NdvEE2sWnCRglKp/uDegjGidENnw1swK8TWO37ybh9yR5CRrtcXYeovZCYq0Z
IvtiBCrrm0egH8+ayWquP8XmdH26q2WepZCSjeBq8SQZJtiR3bBNlgvHqvjTEkwapkP19PyKolSr
4NRjL4ZZDWB/qOUCIS8GuH6Et6XD4l5TY4iMzCik+siCCVTkroHdpEmeN1yqXPOibAc4a5SXCg4T
csrBfKRp9SbB7eeTKySTUhcmK6r5b6i3qmdKUNnZEluqPtd8vXCLFIaJkPUORPppzH43KAww9t71
sJGCIeVdUPSxnZ/yqKQ8NRgQh+lmI5oyjeiLvaXPXfkT7r5bH0HlbedM/+eQS+HikxDzWuN7MM7W
/63qum/lwUO9NNlFdp0SKuN+9Kiy6exuSsPZ9TfbwXkF7HSEcJoPm3L4rjH7xhxMs+hix8RCurLT
Tp1LYDIv2dmENORLLNfbA8LEjO3gRBjnyCkBbXROveYFODXxCTsZKvBMBDqAuS4RVDmWJkqFoHax
kMVu6+5BliupWSyArepUDRyZn0Jxqe8U7WN65/j5SzuUKOkcI2BMe6Uy/NziVigHinbdVkrQSn3n
dN6PXrTGhA6A6JgQfU8UTaGwmZW0ueIbRbTac4I6jD+jWN46TVlKDcxAFUB1LTQCkgiCFcfg9qh+
ysl4j+EhCERmxxxgv7esxLGbFUbTJQMxW3f30LGcETQigQWJNM2Xcci8rH/umy4pDbsOL5cKqbOR
HJBsOV+MLDQWs6uhsh0URyys4C7/SzhQCIBO1NUdrbArPS5bITLyIh67TxovWnApiV7loVmutlo6
bTwUYAIgCdaqt9Vpq54fZoRMxO3S+E2S+b0nODPFh7pkP3VQlAq4JLNPn3hI6HyexBKsf215hZPq
yJomZnlUA0Cyif7ltoyzRjhBQGrLjsV51KSWjEQyDl5bNE0R183q1JAYa7Vif1atRfDSKI7QjYMF
mShLo4KGgLeGQRO25seM4/srcsz6m+fz/LH7mycqNeMEtWMQ7713zPsUL8Lc37s+AVnxSc5gZROF
DJQq98U2dqZPaIIHoEmlpIC75VH+8NbLX7/H+jWluiXYpB1u4PoYqJRmnpGqABFfY1rCFzoZZLCh
4kk6VE0hI/7igf3BfXYEKvBvJk7BuFsqVmQPCgZ3m7H1LqkovqiSWf+aMPB2RPWJU1K+PfCoSho6
fcHwsMJvFTkr+DTIz4ROG4futqiDVtWrqQV3vhWmYCcwKFzmO/TrUW+lEF0ErDg8XiSDlJlPi07O
8w+QEDYM7Rvt9QGEy6nhfVAhGNGff5X4AOg6L0Fd7gUGdqQrvMRBHjPSDbmpPxd8h/nPlwqX/DwF
ny8eHsr8HOC64C1YNqumGtnkfp8wnTSadt7SsTWeXgNikZgoFtFvQ5I3bzFodIda1gI3WlLniS7M
W3nEgfe5yWBiT3Da0dhd/cL+6veh441ycnE0EkJ+/PFkrrrB4i+kIxePQTkxQ4FazI7yMv5VT/BY
1Z5WA6KdJuXP7IznEvrJKhueZ6En5y1XIwrChIn5z2cJ4DO6wLMFSbCUqwMON0Tb9I/rfYQ9WuoD
rZgKw6GDR5+s9nMoprV9a6+sl1hZ0nnmtwynfKenTVM4+8XeMdah0cyaodlboL3dcMsHC8FQJ9KZ
p6HpNxv4bSAa1wv69qg26XnxTaCavZAkelTtW/DS/MhLOhKoiiSKOYF8sYatDf/UwZge8mCGpt3l
A7M597TT3lL6m+4g7ayOvQnc1enSKA/oBTPAwAcheh6YmjXiQa7kS2MGEaBHP+CWb6/WLmIom1Ut
VdiOOq/8Co0ZkyTIXhTo4eqrs2V9Bv1FBIdGu8ksEEotovldYYegb2001RsHgQvGthPIyRrBIQez
JLvezKf7qh6L2AC/4EEWSA1E01OfseVRs85naCCNe0cVZil5MRzBI3UvHnseji1sDJtWE5g6nxCC
N/V7VsH2nmEdOgdYWh4zDERGNn9BowK5uVlL5saw5s/V0yry5KzOflg0PxRMEGjAISgPZKVDDHx4
Hz+6FzPFCnVgrMBqM7BiLyWwyScoOcsDtgE2RjqUvUaQy0shqBY33b6oK2TNEYLbBsaNcMABz7IA
5oIPb5SPZGG7isi4wUnqD3pHC1CN/z4uSawgwnis8Uv6DgrED8h2ebHIX8il3rxgZPu65N/c4WDf
0MjE+zMiyTwp/moMCVESUCzrMGCVp7PUk9ZmlsxYzlJn+zK1INIHgJp2ZnaIJuPwNth8CwMRI8TS
dF4jXJ1jlwvCw6FhiXxODuQDWNdM6z5XHvsWhivl2wCqkBcjZdkJzrwxxSBiR2JGTZpSQ6fjAbjU
IRzLM0izIE/CqSlQt1fVsMxEf+wRFsPgzd81kW4td70CEwSY3pQ0/Nl1Jz7+S8iNPMcOKg2JZ+aG
JD6rYb6pzwG2ve8hz3W1C+aOQA0InPvbqvror6k/OMrNBnOMpU4qNdg0eGGUcXsVNKffhNrfddtd
zNMF0g4V8UBBxbdJWQFbeLndxLo1Eg8kRPlY44OZW+TBuRqndzqCT7diLu7hFid1jXytOXPZuena
M/gLDAhp42MvC+PBSzAqwZ6cAfermecDpvhXTdZnpdV9FqLSjPKAYjl+w2dYXEPYeXVBHJYFHQNA
f3wH0NL58uBMG6wCncAsnvOFktu0Rl6y0sHruuVzj0fVNvNwjhfnqw0xajJ+IU3bqUQUE5VIInIN
5sf+V//lgIjfRIcBdglzojdBbPj2ua46n4oP4rzIFZdepluYROdfy85lEs2WnXZs35pWwflG/Mth
DlGmXeyMb2zzr8Ah4X9tY0blFTWoWRCsNKSpzRUZ5mxMkGwkGAZxxFwq1OItUQDaIwfLZToXIAtS
Zk+ythmNYkUPpqWpVP1oomKxkVK6esSkDnSDK8hBsVVrZEIiGGRfToAXVjr7Y+4Sg8Iyj7sNO2Bs
0gRFv5xtUQuUoHMJcaSfK+qghDx8hhyDdu7/nPYLUPRIxLBRETB2gPLK76zLbbIYhg+Gd5Y64yvo
SoCLihPn0wsRqvYZ480aX9etBcmcRLD5OWSrFWZBnE7tRoR//K5IdYpHXTVoCQ39gYT2fOrYfKE1
542SiJyMn3X/nmhZVNzLJD8XKN2JgphuSRUuRf3IJH3tr9rHhiFxYtfwsjwKMb1R9Kg0/BmElk8H
FBXNG7Yfc3/jn2+d9+wg3V4bF8+p2dcKm54LwWoHXb+ihapv7SYMbO1dn5LrbeQ7TF0zcsveb5Pu
Fn1G4iFJ1r4KbLsHk37gR7pSYs/BXdzVz353929myWyyxIe82WHJ0A1FmCc4ZOXJoRFjkowQQPY8
H1C//Kn66PQmiBp62QkJJMDSvoUJo0tHa9gSd5dKtJn69WjZ3qP8Dph4CysoVgsXAl+EM/0Yv1aT
AZ49Z5Ry1YoRGxchM61wuZnaNv5LArnnAgVjIpWev2kFsnci29ZMXFjnsufWnH2SoFMhFCvK4LWK
xke3w5593bRM9F7kr2xJ+GqN9Tk+MnVZ+YZKLf2bEMsP3tvkL5gXLIYAEyrRax6E5ulxvJCpts3X
mJRKxVCCwVlL3i2Gmx3v+nR+6XIcVrCgYFcwt1Thf/XTkmGGGtxYdPH1xIYcK2rpr4KCbkHhmfma
9R6rWA9tLTLkiS01+Tm100yi8I1szA14u1dbgLx0TaK6AiLZmPD4bZoWHvS8nowpI/tjVhlyeK+4
bkAxfum3QU7SjIvwdlX11U3U37XCmpgz+taMpinX1pahjNdfexbB8TufqLTZSE3qj6C7s4xiQIB6
qml1bxuPwlMIjZ6v/KxZ+Cq8NgOVxGvQiSGdYlbgFRiAlBh6MudcjRoUPcLQ9hz0oIfEpbLPGRR+
9h8VL3rWvrMKsSvjQpESTMb432X1GzGInnFOZ+o3mr+Eomi2QzEZxdbQcAaol3w5/TJlrZpbZtfM
Uk//aFU+NDPZ3S3bdwm8QL8Zw1dXlLbhlXYSyV6XFJu/YCudicUlgp0NbR38j+j71vZM2s71ural
CFUF4VSu3S7Ns2ob3NvrYKid1J72J9JdQ4QX/w2kUwlAlmUfGTc4PTaHwPc+59OrBAp9bK5LipeW
KE8DjcjbqCIm5SU0uXP3Qu28ya/6Rv5fYlgDtEhxT5Jdm3erGYsDrinn1DhnHV+ijCJ6KhW1Ghoz
D7GRQC/3zVRcEf7NMzTexj3hUH4o0A+cvA7igyMWUIdNBGSSnvC0Fv7fJ2s+4uMCHcNY3QtzACUy
dfCQ6f4Y8yCsJoErlVatJMR8RN+X6P+0Z+JGdLM1jhvNqZQbHtFZpcx73atED3z1RkWBK4oI80xa
UfZRBlMpB+Rs7DSNcedlPqptwg9g0AO28DfNpqGSzwJxGmRq5qwM7Z/7KQN2Kf/j4Oly4CdvVopG
lfJOGqOnye7Uh4lSF4n0mtReBEsO+NKpqmWdWNt20TDrRc2/OZyJHLCVS3A+uwPUyN/alGMFNM3h
GQKtuyh3tZHDMS0ytl88WrztMj2O9SAKIKXUJUKLrPJUsp0hubx/085Zq3tjPM7Uj7pyT3sUrqtO
1UN1/sNDMn0Y0hpe9CkN1DUmlAxWQSNK4FQoWzGSuDzrf9omSK9XG4oMnVCJu8HFs9MShE58Afyg
j0yhJ3x1T1d+85gogkJjmFU+CS/ZKXRSAV85vM9R0g6C9BrLPo6sGUPzPBBmiub/4gRH+SVWfBcn
SM/dpPztu802mzW768fR+JLfIYLI1tMluyv+STm2B8raokovvHGLiRDUMgh1YW3r0phYTU5QL0ri
ud/5ci4eouEzLskDHnCLTpRziWSXY62LbbCfnysTPw+TdaDK42H/y3i2Duk3zr3p0ZngbcFt3Y+Q
YH1j/g4HicPbSslmE6AeASJWQma6JNjHfYHM3XGUxRqWA17Ums+hEnJuAR5BWem2MtjW736RDiIu
JGeDzIZ1oojfdI+A0+oqcEX8zHSeqReEc3WG4QF5cbCdrm4fKQUbMJs3TGq5dldnVYdoiPCBcYFr
dnoxO62vU33QJwb6Ws8O4CvqUtG+S3tYULMAPG1la2j63wRw3hOm73IEuQaw0v75p4x2M1cI+MYZ
vDSuRZ+vxCBuCh+Lda13dYuZyMwZz7j7LDQmOsC0fy0Us5vlDdmCU0/q/1m5bWBVOBXCK8Z3jp4T
6SlRKpabVL/F+VoOGYMcsBNBbv10Bxsk7WWyLUEkdRsS75DzaiEfknaicp//ijLzXqT4i5ebZ8in
dTVztK3475QvOeJg1cop3v8ZizXNHndAwpkxvRI6NZxKT4WduazrXMG6/N++oGXN1Qep7zigmPvd
FIwr693RLv2i2tmk9EGyyW+mnCzkyb6A7DAeMRu77nrI1e+/nN5sQbWLn962NZqeX+ZRFbCSoJEA
jVBr4Xp/9ovr1EiHyVgEGSPuctYv4Wu2UkB+iqD9kwYgq7kYJxPivbqJUai+ACwUeo/enDCQImyu
W4roplacGASv+l4JHEbaAS1s+Ca0mzQq83QiYXamEEcjKGRqjb12KsEi+JFsDMn1P6ThZCCZ3XLU
vafGLRgdDXikCPVyvLX5YI8S6SoL8mcpl+86AWKuaQKExo5/A/2dP2dyzo9Drt8idXPEj5PU47i5
+aKWlaeeRrjZh4RsM9zteQcvIeY17joQbSi4BFvAykK9b575fnVUr3lN37b/iQOfiyKC/J8EgzAR
jvlOBdaAq8T65NzmzeWL5AsciH6Cr4J3ppv6bxlbp7QulYN4K15JWlCbSYy57sZUDDIGvzL60MGE
Y1rbmMYDFaQGyLmiokyhdQczXNzU3y3qUyAH3FQvqbVrN3mRa0zSFe9EH/5aSlYJjUxUT3EYvoqM
V3hauF7+TA7hJyVi0mOYF9086mJA0hq+wszhlV+QtTdgUzyGir2qnRSEeXZky/JGzrrgyM3ZE8FL
YLGgMm2PJY2avVdUg/8A+iUJ7yToosSDSaipBiPt0cmfwH/ksdJkzd8WHJ2Y9CqHQEnIdqN/8qEO
QvkPhX2nlWU2ppslduyq0K7qeF4leEfAsalduJLakm7hhNZD90ALp3sxV8vqFTwWarTgG/EH3bCE
9kSvybdT0stU5zFDwesHk158Q+oymvEZ06oF4z/s7jNV/m2djOCL+Cz7sfG8NODIFy4Cykfcv5Mu
tetQwk84Ig01zvYdsFnb5h3nQ9EjcNNUDjrE4Pb6z0LtFU4QEwHHDL0l30X4tCHJqmMwyBOYxG0Q
FFaJI4zGQQtuzk3sR5YfuiABFa9VDx8rDjlxLS/FTd9TYx4H+SGTNjhuNhCBgMfOsajcY7VfCwar
K6O8fIQe7vBSg/dkIonNUP0Gi2f3Y2qFiyGPibeJR6yAxozdJZOXN/ZjgkyqcEe3lmeNvy7n7ewJ
nAbgeGvfAtaJsoiCfrClernuSuKl9G6JRJn24TZuCAhZm+pWdSxyncMBZrMtSRPsp3zgv21ymx/p
ExrYzKJt5ASkQn8KsiVrSj2Ppi+A6f2j4pDcPZgDIO8tydFRcx5HQhm0YZVPRM49J5z17qwcWTn5
MY18FKHEnP8W7qkSvWyvCs676QKR1A3cgFoFfsEs2zz9FlgzrKeE+9nwaC9dnh/riSWJD3J+l5dr
vdsjBzY4N07iLfdNG51N6TBpPQ8MKf3zTzNWh9QShBv3ybQn0MKOpiD+IwuE477wPO38NhwifdDl
ET+0MeausHSDlNjmaHflQk7aStSr+7foGqk4Hxbqf8CpEPfHy/OERwvraakKC1MWyG/V3u80vlyq
Pd4nHlbf+xTyHMEbZysoXO2RhXlckFYkxqp81wZRBTTLS0npqStPqrYT96KeCTFxz77+nOuqsD3J
yjZEhjJwH+W8bPZkoXWrRFCS2Wda36+bvsZfLZ2NZ+QML5IOMu/QsZkmDi3D1jXgry21B0n5bBCX
jLOVYhSchqs2BwH8KK5Bs8PT8jayr58xT50PPw//E2ER4+dIjW/cdri2uo7xU74kXcl2XnSw2J22
dNqXnLgotq7h9KZKTlDwcEWf2vQ4Z6FGJpVeelQIO9IxJqfYHmWd/1hsy8jE3aRHPT2ziRCXj8yg
JtJ6sQff0Bt2NdremBlwchs9Y/XPOCIgLzwPZjfkor1x63zF14V5RabOOS7MzYZcJkf6IblwtE64
ZDHTfHtaU3ULdolfTVdXYcW3E2kedqWu1ZCotbXe2E9s0V1BaULq0X7+Q5TUVElLPsPL+ZMQLPSL
sTuDDYuTsL6DzZzI6A1M5fexnrnTIM01Y+kmFzFIrGOicPc4bLByVBsW+uROTpl9SxeVkTG7us/E
n3TMW6gBv1FoNgucGA8hBfmzhd4GulCiDZgsC+UFOMxI2C80/L9ee3HzTl+tvN7KnZBd2UTN9Nmm
6+FFXlb5LeYK9fOwYfTI68sZ/0KO+s+PCvy8QH6afFj67dfzjVMjXw9hDEgofBc7BGx04JjhUu0N
rjf0H2IYKlyFCGVVQsUonmpwqZOwc6vCfSfrmC3YeRr8Z7B1sRDWww4ge3Atv8BBs5pcokCLlepW
d2aCRH0mgORsDRKCbq7zPVrm7lmkYD08Y1XdJrtbebA/FPDfqjqQOhtWgY9kaIODfI8N0mbtJjgm
hF+15bCjyrBNV+gmyCA0pXwBklWVu2B9y24S/Pwan1EBWySQQXUwSVsH55VMNOjoOZyZWZccOFlp
J5YbBf4aMdTO+Maki8yufxWuct1gmCP+JreWR9Eh7AH1DQeKuO7OHzE5UWO311+IgnE4jp+OVnXN
v2czIIb2Q5AFJijoU+mFxf/rFxypYvSIIXWuNZdu9fa4/W1q4rIKNRo0QBPsu9BwCCEv+v7dlFBk
qH8d4rlqSUckuTD2mHmU9dsK4nBwvoeo9QtluQ3xueppknuESXqqkB/gvRDQVGMgOXK6fF/EAnfd
ITIgkKDcv5+rpV/XqwGsxCmABEV20M8EAAauGuPJB6PfDYPxeNuEwh2Aur2nFd8mzsASxmUmOMFF
GASQ9kPWzEdpqMM79m6WmU+HAnUl1Evins/Ub1UnznGPxL0uOmYayC/JGDa0NnyohLwyMnTUMv/P
yIJY9KAD5H1kvbhyH9ijdXwu2WHg95hiJ9F6v9ahPV63/V/BsRGJ39GiFf+gCro+Spg18+eFHl7H
d7sRfDu3RMZ9fy9OiX6aBwE4QhtRtYl3PNtFtJzcH8elaax5aZs1aVkd/ZzTPB7qMIHDzoK6VsW2
YzpplNDGuiSpiwdXUlwtNqVa5bnbyqxGaDnudMxeHxmFVIrIuGvijY64XAJuDkZ5eZZl4s3WooCA
TBGbr1ORB/X72M1cyGAB51geXVC4fMy8j51+7RbMfuW4hjnTbiNPqOwR4IyWAT60Wq0hU8gSHeyK
OLWpfbWIdbVHIAYYsQwzeJZ4zgobezPgMeYINBgt0Zj9vjcWeP0puwiusFI3JJgY9Q2iFZIZ+Gb3
oXZl+56Ekl/zRsgQDbV14jw49tXAAQFLq1IUWwzJzH4ZTBlTNq3IEOf48YDWqxFFA2itKBR0jhWP
FnxmXCqdCZERbkRwwGeW1HWYd6ABRtsYfxT+gsnqPMN4mwJwoT9P+g8RqhSg9reINP/8ETkGOntQ
YbLR095EJe8rq+gBaOBWoJqtedTq9z2yi6SlVKYBuFDmKoZF9YhM5SsXLeXWl1bTDnBY+AngYwdO
K+L8K02Rfeon9HVVCwGTJuormnTKp0oeIszR7/TexC4uU9Gmobz42snbT2jTb2gHjyY8jSl0nS3y
nYw6E013EsrJTKdLYTJAp733szD4FORXJsVOYk2cFU5R9DmoIX2lKazrGgM/P9rhh84ywfrMFZp5
4kmF3keG9uqaV603kCiws1KPxr72xzPFFdLy0WQp+2EykQmFLVEzhjVyryufSKGGqM9/4+TeQuH7
1DPsCs42p2XcrGiWyTXybBzXgggBOqBpwr8vtA1IPyn2+BwjL3j6IpLo/dwUYIT76nr7DQjqjChr
ApycwmkswK7st7d0h+QIEzLxhblUNj8SGLq5yzeRf7dlQxc/ovUX1nAjZPSmmr3HzqG0IxKy8dfN
W7lzH3t7PsvodAeCMwc317raS/odEapAmW2mYse7pYcdVwkKjYVShgoGnHAu44vWaX3McCebZ9Ve
eOuV9jcOZacGZ1N7QGdPbCsIeBuuUJg5MqOBsLC3jsxMG7KzhWGthcEqT7zW9ydi9ZVCGL6h5Paa
STipcgjmxxNWAS5FdZjVpDr0af7oMU1H/kzX7J11FP99jUuyLCGA3DbCmO7ibJOimvoKkFluow24
KMFka1icXbVn/LI7ujhZACyeMkqX/q5aAW66y84wfsC67PhPi+GuCN25abeOLBYG8l4bqB+StN5w
E1mVuAVLs8qbf1h2nLpNpiOZVg6hqQf4g/mEE4pV+QoCv2u4Gg1Ow81jSxJM90z/AZCf3o/rNBRa
Gc+XAZZZrYaC1T5rv55dLp2AiK6KkZsOCjLraVtFyIBon1l+nhhmkFNbWDGrjI6FW3hjWJsw3gTo
VQOyCwJjItYPbE0H+fSRsyBJxsRin9gTvmMCmrDRqCLzr1Hk8fiAstBNf2Zm0rShQSyGXX2fIugf
wxxBX8FKhODBWO4NWU/VO7mTXMylqoRUgezUj49RRvi7gScuc1uqLb9/Cxv1oTTxCuAkSqEtNF74
KJ2cm4FQE4hI2gTXeE5l+nXAv1u6GnC3sfnKXzMM41YmI/FNJ/f7twy3rZDGMdLmMJTCnZHS2Sk8
IxHBZm9G1KIp6QQ53maNyfCxdzuKM7soIT+G4ZuFwBL3JsR6MOfMzwywQVyuySiFKJT1e82gNOuD
RjptUhIvUP4eo0vgy13zLnCllThin+z0NjKJFjTntdgmUyBOZvViYJcnHCOMhs2aJRBM+chg3h9L
bh8jzStRcRRhoCJ7g3VEFLNci8WA3+CD6UwAtrxudrDhXKz5FnayzUyHPEiL+g+FykbfsGWuKQa6
9eS+D4hWIL2c3R6U5sWiyYrXW9sjCaAd+aWbGKC5qFbH6J2ilsIzXJ8DKaxhgTT12+4G+V2VaEuV
gG8ef+BU2+nO0pb/tafsh7esaHYzO1kLdhipRPnJVuDvAT/UxAmD+11MpJt67pHtiVBfM6bghMmW
lnfb7xs0TPeT/bExgfOapw6Sypz1B1uzz5E1ao+DnYHldWaYQwYz7lv7dV2SNV8XZGpA1n/4JpmS
k1ugabETaMd6f0+sguYLot+gNMLC+XFbHIUrHfcuYA+ohIawJ9itzGFvjqXCk7rbE+pqbutycnRM
eaes+BhRmkcG8HzA5oVszt+gtAW9TMrjBVPbVH+I83xzo6wg70mJ0SfdVPbrXwgKSmNeaVQ1ovyS
6yj0uDxEuR0U+CZRM2slab8fcArjPH7yvhyKhPOf5x4fQJH92KhF/REmIXh7E3RRRPP5hOG/9Efx
9ze/r+m76K2NZNgu1q99ns1S0IAOK/OnYzMNppzSPZ/5qee7myolOURNz/0/N4zCDXpt6Pro3Hld
VIEDHO0f/QQ5/sfnl87d+Ep1sT2mqrd7rHbAVKbutpsJ7bBiIK2fP12XzakI33KQS9kRpJHOt9r8
EYHHJF1AIDUzEVL/Af6azzL894ZMQg240+ZR+eVtupZoquYvml2q8qaLqAGH9dh/xdEHyBoVDS+/
K4CRMfZC2BQccPV+qBbbtDAMpVZEDTAjNQxHwxuQfu4J0u2YRorvp8wc8/1isasLU1Fbi0EIgKTw
D/ldAwiuu9W89Ugl2n0WgE//kE86ECVCtvqm1yuPXcwup/DffI4ll9EFsp9W+5cUzpLSGfjZiwe7
TnaZrJ9JBQI/HCaAH6zRlTM0PwNqTND3TXoaxlXS9R2JsIbAi5f06xKIfWZb31QIQ3j3qSuR6o8/
tXC3xNAv3953uVTsNfxW+HyxtXQLUjjnDUx6FIt5bDpBNnURDTD4FyMYj+urwHdyJqBsgw2Ho5Ja
NCHIWkECsF8vHy9IjxY4Nt6PHhUAKrCXZBS8FIvMMHoTXle/pTXzL7K23DVi1Rrrh61cTYv6skXS
cOuloXSOYkKYMWkDKB4y6RUquyCxdf2n2EMr0MAqhki7mqbRy2mpmaU+SUgKouU4QCB9UDHmIGqn
k/7raVoKGuN2PjmayZSOXchEftdv6C/DUfBzS/o9YJI7nsDVQHB1r+HgT0q/vJs/ctXxNz7DR487
uLXGdHRViGnuHVmSKxVTDhcVnWLmT6fpTvwG67U7v1LgpJ8fdbc8ioaSR+nrPj70RyPo7foJZ6W1
DlMBcHwfd8MkqUUJ8dk9qYxzMTP3+OWSXa/LHjrZ7J/52hZRW2ciMQ05IpOhGjGF+f93heGdD9Ua
5iSyKfhfXB0utIT8WDDsBDhUVZMKK0LTpXqdRmXuyhu/ePSPPEi2Dw54uW4Q6rmJyl/SKcM17eA4
ui8Ya7vzEG8f/L8nsZSmdL75f3hyws9U6mTrBPKtJkrSkLHJY6hMWFX7OO2XjHeQ/4x1whtU541b
Yyi+rHU00VD4JO8S2OTC8KQ+rTl9JLTZLzcY4GN5npwdZNRWMYjluS+79MS4ShxFkoy7fQ5/53h9
kkVJXcKkjRkkL9Twm4LNXtXGXECZskLvjlsC/3aSbwflde/5lQNuTg1rHeJuhW9P6l+FE93v2Cz/
jyVZ4q8LLp4WT8HmYIONknRc3/YDQZpetihINKhYRNKkYpcbZ1pSOWc9w+zEpfak/FLF/8iRU+0f
8nOmePd9zYRCJCelCMlIURgjYUupMlq5zbsJbipyRRJxPDGib66JGolPVPinbZPcVsbpMTyuZA7a
kn+v/hBjllg7cx/kpX6WxOhleOCzGXGel30EfoxtYbhDAhn46ciagkWA5DduAxwhMyn8iETdnMCd
8IP7i3b3Jy9Mm7eo3NyG7OikVgkzIjidVjhHpHrQM9xV+4bc0NUilzarC3C6b/5qlh1+tM74fBWE
wHUimqPisvAG+h4gpS6XPV1dhnbPjKlPZZIPlkVhMVCETA/JLofTpOfi7fjVzp32hVH++NmbfhzU
omKymHTEOjQZr3BMpoIWiTgNHwk1bCbyoPfdh88PzbFi/lu2J4GUP6lbJGGkQdMggNsKE7RbbUvG
/L0xibb4NOb7Qap5EykWmzsPPHppZpEwByzE0SSx3/Lw5xQYvsGnAjc5Nl+iKQexiU72xDawCF/c
2bbXSlRwOeO2fYJb2fkCLwrGN7rFd03c6ktbG4Muhm7Sl40AfYh67awK6mzucbpcii/sfcasQw40
1vmPjttN+Re1VsIGw3oTQzShVUtYlVtpHJ4iIO6YQu4dT3EYlAVSb0wZLY1HvBLhtVXRQWQ2n8zE
55E5Al7eJOU8iRkzP7xa2st3U1AtTnvtbuPkoaCkfu2Zc22U8IOmLTJMg29smMjHGNMV3sF/oweJ
d0gIBfbCDhpjBk9jj/xQzAWt6VNvFz6U84BcvskNP/dWNKY9BixoeIlkgsq7YxPl4+ZQ+PpTCLlf
0eC6as0Thsd3ZAl+R++rqIqXT/wUvsMII8Qtn3SWd33OXcwvRUuFO52aP9lH38cHc6dybTCd4z20
bZ12fjTXohORgiwP54BcOuGh77WayZUoGxWq0CKRW0ARFy8yPFJB1WE4eZ8Zr24Nsg+OXp0ulU5X
mRas1Phmu/9tNmsWPlZ4iEFEFP2lw2S0Bd3or2mjf6T3bHbZek6kcnbq2Cq7XEwaBadELGwdRk3Y
fUKTKlS+mcS5gyEvGEQz3VV5JU4IifFQy7WPCpP5FEYGq3BghrhJv4KLCZ8EnXu09iXmaZAC5N/G
U9VciaUWD1/wSrUnxV4E1FFHHM5WYbYO9as5lmMwOasMcimUiD9u8mkJvmN7Wq8dS8PyM5K8yA4Y
cx7ky+kKtS1AxpU6Cvv/AbRRTF41rkjbuUzJcyM7PZkwBIdgIbHtD+7uHssVi+XiX1Zglya3CklD
DpN+xRobtxZp2Vs9a6fQyrXddscf2RL4EB0wrl6Gp2LFZL1MHN+5faQe6qspCpF/mo74kr4FJT/S
y6+0NVb6XkbaHT9hucZvy+O/92WHzwY+/qZDLY3KIghw+xcIt0cdKK+8O2xd0iCG0i/pl5NhXDsf
YXKjae3MwoWttKffn24j4sW+CZyY6pxpPgBncu8V35ypJn934fOSmAF0tQvK+G00Lz7rJLJSjJ6Q
nAYuTdVebABcRIK9isrf2BSD9qoKpafIDeH4XbtadHObhW50ZBcCO5HuuNkE104aQKlTSuKSVAtJ
S4o5UN0T4m7pWCeK5Bg8Sw367I+EJnAA9BzVJ1C5rGgBsOad5Q8uMpiEsK2wiRhrJFVdcZIGVIr6
3+QkvDC99mJvXAhnQGdIB6YkJnLpncx0lWt/c+iY1MrusbxP5dKBPWsA9hGiA0h527HvJSJVwu/u
D60DWWwOaUvraH7x3Ql+6qRCPj+lM3Dj72wYIZ6k7oh09GfB0QIN9Nef05NNwX0gIrNOKekIp1eY
4gEJiRx1s8djIDfm+AtF7floLp6hvu0uHohE8nD0JlRja8yS9oGwm2z3pLc1zdi11yrObiAiG07g
ciFqO0sv6j6vj9nYa8Tfbk6YQeadLPYY2WTUA5Ej8HXOTbrIO3y7wsNbkTHrTJV97EAAzYK8SjQ9
br9S6wFGa5bcaBzvw1krhfc6jErFlAsoNPoRetFOCRyM/JEmNeJZpkx76WR2CchcQ4KebWO/COuy
kW4pLv2WhOFoubcRMnZW5gQC2STeqJhVyso9/6YJlNibYMAlKra2YYzZVHqsQz4FoSg0N/TLDOwL
webeoHOeCkj7nh9fQAgpiQy77XINBZqVI8LWwi8emjCJD0qX3CHeygGBjp8tiuL3GOkYjHpKN8ob
fXkg64+V2RsfkDdB07Qs5KfuFnT6ljDDhsAmDaiGXm4pMofI2iADwKNkGro+fFyIoOJz93gp/oF1
q7JdlsFQvVw6SI3q1oQOazDd7msTd4EgeJwxX6OvQjAT8G2Pnllz0O8HaK7eUZjtFwED+d/eMyUc
jt9rUrwE5TXJGA6/6LL18Lw2bY1GSH9qBvNdlkJnewj1QHdNmyjcZhr0s4kH+dWW9BdCRJUOReh4
Iu7ghM25nENGiwdFxrLJ7sFfYTwyaLJid73YqByrl1b5V/DyX2tq+OZgShx7irOdZkTKgZK0XKtC
ldpLf21xGhbwAqxVlOG5NeUYPx07x1pJC19mUOMJaTmJHYtyS9kz1FlrKLK7eTQT8dlsHbpEvRAB
I+bywkyPyt2+stIB0nwJwPdn/MmpNW0dV1uX0iBfdnzXiJrnjgxYQUf9/LrxiYszJfHjrOwZYiat
RjWdpNOSRzKC8O8wVpyWaMiwtwzCckeU7jwgIEyqKDOcRManmtavn/q6Vr4vgx/sfoG4sanF5nSf
xDwORXTl2mhckhL3S0RTkDZKCtw2buaRBBtn/taugHGe0ijOQ9M9ck6AbTjoDszVVyXylhbEFZLe
jvjEMVcPUq1P//dZlzdu+4+buLqxQveAxi3vzV0/kLk7bV+lKP4JX//eMtZNqhM9l4jnSie4yRrW
S/l6RICDCe9KzHIWYiwgVajgxkJ2ZwImDEF4ArB/bcasC3GuxZTvqUkOyb/crWRdWPCwKX7+9rAd
FoTLul6XtSjXTSPi9vsCYC1vOB32gSzIir9RNOTRphsm0wWMKWz4mR3cUhvhr6Wr7sRSOre7Jus9
mV+UuKVQNlb2sKy/to/N51Kq7uCoqmfvi4Y5cs1Ozeu6539fMN83cDvR0x36Wg6hyOaWPaz8qFGJ
2wiPgjpclKHGBOphE7G3R5Ss94cKXzxA8svQEtyClENl+NtPZ501HW7D5FsSffvEmz0DRj5rkmPx
CMLcz0wiQpZVuFZIsmKQ3mgRrtKsXHPCeIo4nxoGD8E1+fAU68NEKFopVu9MeabvvQIIaY14x0Zg
fT90NthEL9JcUviG/ITPLSotkJzY/9H1598hkIIC3ElV183MWT/I1JhBpNWvXxRZW7dxnCF3Mp94
GbUfRDWvbVUUCAkyyhZZEuon2yA+8GuCdZily62cq+uOCQBk+WbFKrK+/qgbav/KzboDSvRl5/N0
D+GlW52Qjo+YsJ8mOW+wQwMqiM8rOv172Vu5pk7asjaR7y6Wz1hFiryjDm1xOdAH/zeOJVjKhVTp
wOT4QD1xyodMByuloZe4XijUYlSiwW6xJEBuXTFoXgh+ZDh0tqtM3BFwEvqs94krCmXvPE8sIzyD
b9Wi3T5B2r/M12g6MMSRu2Ox29mbJAUQP4nCwzSEdGWcs96GG5tJrYxdJc4H3oPzB3Zw9plXiGhU
JXGdGxJds+A1HSdWy80XX+cPWs2n3ujCoXxGLWsT1JeGl4KUxk6/02J/A9Y8r2MOVwiLWRnduwb/
UZPDq8T+xMgbCn765dKw1ZRxyWTiQnqR89bl10LqjXGpoIlLewEbdFwd2cjkp6fmuMOfQOCmU/sF
BHLHXbXi6as2aRzVLMRGkefdfCsN5pFUXEIHr3uSwYWkN7r2HEL49qULptHztbJ6bbkDDINq8Hn1
ddNKqvE8FpaYXxG7io/nFjR4aLm8KWy0z5/1teGY/it3Wu9Q20+Z+AKS3yy4FDJgbZVfuzqhq2YT
zprnJFVF+kUSVwdst/yy9X1B/ouE8kzLHRgvSr4yi7Nq/WGZ0XQqhDh2XUKvYyBZ+Tqpbl5IeiRE
cwl5NCaOt/nGQmstqTYwCw5iYdiMwvR7bV2IWgovVnmHbadEFTZ3gKtBUTbvI7SG1BReUW7dPNVJ
BJAFEMtqpGUKVtYeGHACoXmkFXvYT80RJo+OsFtaiGNbCtJjxZM1ZgqemWkqlbwJ7vfhwSTKqQVg
B6jMVk9gNiLgpiZA4r0CC+bJ/THJiyN0eG4TsbbTnfh78ttFLxWASVOMlSijarxks4Fk3ECZDz1L
WT/Gg7TTdr0mNpNZKXEn7IlIzpCeTzeW+wCHgwTYHK+06nPW0/VUBVvJWG6tc251Y1JNds0myEbV
zJq93J4bsgGoUmFJG4sfuTuykqSxdgXEfnodYk+j9XZ0g9OuKJF81AZsrOxbtitIUyD/CoFKp/OF
qsLQ24/B11YmlDd8BEh2TfrUQobH+onZdi1fV5ij33IDkvqcEk6eeeWGE9od3Do5xKIItvzzhJIO
C/I2mbW7n4I1pW2uyRCRH/05APvwD/mN6VcAWChEECj9pqYdpN3zOuGGrnZoNWPekeqN0a5DuyT5
btgHUiySKb6tzZzZp0c2j+4M5vaUzPrmVqOcqegNmuys8twPYOrDE15hlCc2S8l9Jbj6lKETpsCA
bqZ3onh9edpo01IwtoQm1DdC2LFhEjpSXOWblZJZj6JrcjSIqP/Js8b+gEACEuM/l1YGYBg4VlkH
KxrTgiR8FacXdZ1kkn6dhWB29k0nqav/7+bPfNutfSoeG+ULr8TPQqpL66Ew/c/aeGkXfGvLC2zb
KZGwSOLBAozbaeK7wTSurUrNA/M5ZSsf4f1e07FMhMsRGSJagOPay1+La6/JfVgxFWcLYoc9U9vY
fclyXp+sEH05+MCFntFBGb7bu/9GRw5MYSAGMAH1Q20UKZnwmY7XvqSRMx+qr6gJnvEW2VPglWZ9
t4tHt2OTHYT5Pkf66hxCI5nI6ITutY3UEvP8l0lYYV62V1JmLYpg95AvxxlO4sYXg5GyJzyi+XuR
mk/UyJ6kIWC0/37Dy5YWsMCGbiSRbyJlKbAofZkF1PLI9ppdTyrDmOcgJJXDs8irmezzlw58cMl2
BtTSKEO7g6FZbBtsZOuN6X/uHSwD7ME9PrmjzYEMlLlm1Qnka/fcw7kd5BhZzfSAWcACOir286J9
8AJAgbg5PJ3b89o9zMhX5HNESxZAxv53f0JlFF4KVYfkYlqQlSKq3eQJT8f+lQFQKIMkJOD/uuXW
CEm21H6BIBXLU/sogA9lNU44EHzrAdtI+MFPeCWcHwsAT05T8hivtiK4RZ3g+7tluN8WW52W38N5
m2YkEbbuIiIfvaCX8hPYNdi/tKMyPvW25TRxCls/rlQgyddgHp3f91cuC043GXABgFE9YUWnWRwW
A4MjyHA5lZyJd3nXoZrUo9xYyN8VM08lqJjuRWoW5+J6Kru2oHaGu4BSpYOIvxaFrydryaqz+rLR
B31dsjf6+TOOyflA7/uqW7/F1L72r6hxL5f5NJgQFIh1nUSq3Bn1otw1EP5x0abAyRjb3W9ZT3OS
s4hjJy+9+3m90ErmvYb+kG3E5C+YZ16bo5V/zQUP43fp479VB9rkxWIA2DXQQv5z1OU1p9LdaO1S
/0lKH0UyuYwJJ9gOHgCU+H6QU7JBkpRGQa8/t6CxCxE25Ztd7xs4LMU9oIq+GvaKHVGpjZ3f0XJ1
QTgaFDj/xzUWi4/Kfjz3aZO/mzpqwJQYHa2A444lVB9uR44fBhc3drzg2r5Ap6pAUfqcqaljnYnr
Ai7wITnxNLckOIXGb3LQgfZVgfpX/zyPxBYusKhlmZHg9vGT+bLl0TPZRaKeP0pM2YIJGvPq4eXR
jrRFruTYL+eqo5U9+0AtH02OJG8/2eVFD0x1qU/F/YHfIyhw9XbM601IIcKRlh1ctRlnfbiGIV4g
N86HFMOgQeFD+huUQacqoWPQDTOuCu/YDdP8bV3M/zcwGYIk47NIj9BeUSWtzQYZCddZ1W3gUAri
0gkzzHtPnEKTGWvglVP/5cmaTx9t9qWmjWqMTCAjiuNv1Zva1oLkeyOPJF/9XWanydRinrNBPPkA
IcpLUHHXnYc/KOK8m767ETOF5+NYxdW3VhLDjr9qBVm0FNcSkqzE1+YqQmGsx8C6cFbRLUPTag+O
zfWpNKwlDnq1xTuG9LOKi0w9uYJm/QCXxC2PVXXUikChmgpdCWkwZHygCdfJoHTRQayHVccCy/7Y
00asV0PaamUn+H/YIHGpx12U9PGw7pSWQpbKt954KgsvhSNR8UfANdN3zff4bVrpDPihe0FCTakY
gCQXnr8lvt7/O8vDiMo0R37meQ3qAqTTVYbhOBDVPeoLxGlj9rxNJypTLIbHBNazEktQbAM2NRy1
0ZAOftjHlSL1qhFFQvZpiToNUTxSje+PVbmkk5LEusXYjrkSJYEd1PR76nqoHRCXNBYsvxLen8KX
TaxAawwF3K4ROaUGtyhnCA87qFcsYpidv0Qk0xGlilt/s1QLxiyqzE1epMRlxlV6YTQ4M2vQaYvc
5VHsrG89m35tHAE6kCa+SD2TQ6K8Kkbvj4rdtfflJfE/P+9BHnaZPQNwshb8/lPZTTxibv1n6fNG
Z3Cyx5Nrf/uH5JFExuTZ8BlKwFwr0iOieaC274/dlVADqpUejiwz2xLv0nr+WIbsvJGokTBUD6WY
XXrl9qJfAAKl4erheoOHjIhOjWHmnYwMub5ZLSkgg6umxkrU0is88rIQBE/7UOsYbcY12ftXTwNN
xOpsjJqQYDOogFoJBeECM3W5M6y98T+5VzaPhxW3RVH5wKS3IstmAuj9T2VdpPiO3QqK2ZIMXirK
N9Gpvx6lfJOXMfNkcau36VYfBh9Zjl3AJJpj5OxHxvPuuQ6aBEnff9syk9vTEqtGAFlRQzjYBm5X
vigeqcDy8Fdxh5wwyP23HY4W6+88pc/f5kVU3ux0Xuuq4Lweb1WmaANaP9Dtpa4SiZiLc3nVajtZ
7+IpG2mmTpcrMpl3pQovmE8dN4HPGPuneuTYsHfOerHtwYk5wvqLxDvTjrZQgAmZoc9B+5AUV2j5
AXHUx+/kr/txuiu5akjcGlVRXXITKjckY5jDHeyyR8444TqYTHxiL7WAgD7q+pm9Pa/uT6aTS9/f
QcfK0MdUsoymnv5LlWIm9U2LPU//3Isz6fv5gHbbAchlKoGVbsgEuNX3nFO8CaBLQ4a5Mjt64HBZ
JLAJb9KHirrwdT3GLm8oYuXKiPnOVJZBJaaEHYi0ys8njpQdUvwdW/0VP7/O2SczskTmkxVL1del
2VgoZLLBDWumcT2dwlm7v3+BfDz4BLfmg51kdIFzYCE2HWstSNY+xhj34p1I58PnpQplkSaJRUt6
h2TpTycgFXdYRqxZwcaYSxEKD0GDS8qCdIb1uE9vFeFqVZh84jljNWGT1CptdD7/CN0gTgVZ0KRn
vexEe3kJe/zO1r+i3OldWqIp0e2PXtywDHw/IjFI3C8iXBhv0blavXQyucroCaxskDPepy6c+VcG
F+rq5glHqjFEjrph5Lb6aGT6vWRW6qSI9ZmTjggEX8ffgyqZVFoT3+uRT5SSmEOTM5KNz2P3LJd2
Jz7jSUJOkJFYE7j7KEQ3qvsU+031ieXJxMDTPtemVtGrGHrkgcn0y5NCb5Lvh9LZl+luVgval+52
vwxiUuel3mHTcw7rz5vknkZVKiVlfWn+iLDP0TVyMZSOPi1YJP88KsT2OniIqpi/OcJvCNP02Cdj
GipmfAOsM2JD1mxWQ9tcJMmF+6gTL1aB/Fhw/7p0lLNoI0kWwIaM5lyfsb/vC3/lvoJ8q4JW8XbX
13yGIMQdTEq0H6d9tcOYlQbO7URTCirJZZrwaDCcjY7PHwKVQe35yEB/GPdJDpdByAFmDnyjvk/K
Y7hC3cy7P7MSGbiOSZShWavd61eMT98TG+QdVor+r2RRe1AfJkN+gBo1o4Cj+D6f1p9snQfYnR/Z
bj37kWGngwxu8lHWwHCtAEPp2udsq+luSfyMQ7mCPGxVwNoCnbxN1TLTBGjsaS5RHhy/f5180Z1I
J2veku4bxbOGCfmPFxDnUyskyjA0iAgve2ovlvzf+HBHTwGnKpBVN6qRvG3PP8rhfxlqHjD2S2I2
RnYbnIFjTbBJz1l9BzZFi6YibskOfa/qoaTI2tbrKneou8gORr0wkCedL7b3n683uQpz291F29L4
p/Tsws1YdSF/BpzcVC90/PNq5mPCIHJ72km1D4RKWoIua+gYX8aLSItUg+HWtoz1sMcQvBiiHw0b
yQnviVuwfL5BFd8yfKI6/bjTIv8YrV0zY3p9CS4yRuUgEnf3311SN/RJm0R78oiacKKQwNmx9ZX8
BIHHiStR4vU2Fxwt7izDm82iYJTZVYpeF+OZ9TCNZh7jJJg1IsW80HZ4fmJoGtDMhzJeMNNXZd1p
BBMXBpCLk4bIxQp3LtIcWkeTGaUmeG9Kd5WZ1gNHFGUdsQGv8zfwnxzhbl2k/x2fgLiJtakoOgif
jwLwTJd5x/iXQ6P/NV+uNrFD6F9opnPBnOgHZTdu5XKQ85PElxflC/G7Io8wGxFPMN5qyHKEM2W7
a00lfpVapJsqdHEeyYv+uS0g0I1mh3zMGldNSWlF3jv4V47KjV7mnyMCfVzMk4vSC5o1m356Mbot
HK5fyUi+VuZ4Aa7leuzn4OBaG151bLatc2PSf76CVhoMnbYXzLlIc5LFp2po0VEkGdXbGppwsAEc
JuNUreoClPOYYFE0ri8NbFH2H4Pnx+7DLcPgPtrSbv//CTbdz76zI7ItPvpl0XCp2Ciq7797Ho6g
8Tdsf0CfLDd2XDfEZ1bZ9UaEayf6Pub+0oy0SJ2wJXQQAlhRXV7Kdn41Vvf/Mc+Ab3ZYhdYl0X1q
f45q8xNmWeuRlBYntM37Eb5duf9FGYTxbK0ou8BYxvyjqtImNEZ9hMhQeZ38i5i07yzpdpGzSQ05
P4e5EZV7yFaxsyh4vohMGhp18qr0c/XoRFu7VhIvJ6RcZIzTn6KdtvvqRAa9xaQpezXM50XS+Qw7
cwp8delgoQ03LtCz723KhXMqPbtqg1oy2ndEHHlsgC16ogqwtnA1U/HvnhHEKDI8L2EBQLNo2pcs
8xQe2qErkcRHCOJCbL1/iv7wlB44ecAbDdoDLfJDOXB8tJ7ct3LGikaQwWnWgRGL0GGLiCE1tHFj
ZKEHJxDuKdWV7jxp+CplAetJoJnSvP/lqorbnZs7HYdtzXtY0h94JC+7ov4k2Kad6aen3n4zEX5W
Agtv326y+DIfaDXTO0rkBvcz38bSvwaYcLRUPdjcdLfd2f43nIFw+RyWah/ARpjIjanqOSHDfj50
zYXk3oTVV0xap+c90GCWzCGimCZTf9RpWt2IA61Jcaf+fYonkEhFDhNTZj/cqQQ2nyc+HXNOgJaK
pBM7wdv58KoRzgNJdYPy+uktqLiGFvIiXkvflBq2lEMog9x4HXITr5nQRO26J10h/gBBfklFFb1x
awY6YdrucWXldwJqddjJ/E4fh5UCHWnnlUDThmiuGBX71Se2Ammj7kEWxCldSwhkkNe94m6LlNb+
ARa6RhUw4EZOTgb6jV86V5jm/Pu+yui/lyKNOmdoEqMjrEo8kLgZOHtPIIDzzFWau3BnLWrZnp2h
FZfyKHv5ZBQPH1ACINN7LRdPUcVhfF+yprCsxEUhajw2FYGPh+EOaX/aV0845ULlKFKja8bo9Fz5
52XPXPFL+uoNdVH4128vRanH+fYI2Jp+o42zoomi2WL4C6Hb1en7XzpL6FsHaVD6hsFasZPodw6C
qSKanEMY0HS2CKN0+HQUM6F3TdmrhLltIEoQfNXcRTPm5g1A2oVyykKglb6qdt7Nw6iYLVvmdoFi
ikynTHDnaIjWqLXzpvty2e3lSIUg2Uaggxvb6qOqJ1n5iUwQVUcf1M+NIlgOS98n0gqhXfpH+vOW
ByWRzcA7fiKWdmnR+gftti/pXCZUQ9A7BCY3T0kWmPkKR3e99ohzFXCLi25BMR4uGFD55pAZmSy+
ZsvEnSSj3hlCuL+TZ5cpQuEyXlTfULsB8or4xIvRoojq1CADS2pHCa/fOZUeELDnM9XQm1RoTB4X
sf+zlGdVBaZg1R+GcFH+CpX8Gb8RYjAWgMLpCc4A+qs5iaHut+Ekljo1Yq/1sjB6/59bak5E4uFC
GIuPuuvPq+/Kh5iemAygOu4MjMa7i2SRwZg+XYs8IENYY0CLIrNaxMRyWjdH/bVAwbhxUVfhbL8O
8TZKVgFkoVChIiOocyrm9qGiEZdYFTPjLrrScvocYLXBs8wWwLg6ZN7sxoyk8eNGK1S+ODLW4IxW
YMjcD3ZZVIYIec3qMk/Zsx21a11GTozdB5roG5BrVxmTP1hkvRYQjXCJ5n1gltrEge9FhmelcZbM
kVha5uk8od78lXkg4c+jveZ+kcA2MB9NoDWBpCClvy0IZh8+HQ6ohUSznIID1VPBTdQeLrzTXjPb
O3sPq3msjm456YFX3ZqcbDp3TSVMW+nSly+CO+2CIXgdP4sRJwaYWFwRRMZc98EpBECNFaWk+8lT
3jcks4rtgRbISV9uyS1vfi9sVcjsqyVklLa3Wm3SsWvhIe5mGHTMtlh97H5roAwGeYtBQqveNNY9
t8+aOXy+1DMcvtXgEO5v1aolSsWkuvvpZyviOT3DcMQGzBvuxu/gEOCHz6zG4APJ+fZXwwT+P41w
cjZgksdAKL4aKZJviESi/a36Uj2gsqvVHsi3msEuP+WDdICrNTAIVPbXJbiT4BB0qJUrbl249KaL
bP0w1hRFSCb+/rDGfaIXlqeISvex2fbIKi7QFIgSqz1VBiqkZbx/z/GJmSznibqDc9/2skV3LsO8
k7lZCGvYLap/sEvXn6Ymx6HqlX1XJbnC80fXcg509f08XaGqZY6Jnc3EQrCe/UDu1QnbYa1KdnFb
0LorjDIgujgQk6GfWHr7qtJ9Da4pjw6tFNXdl8gfFoGP9kfWuVQMC1UxmD59yX44to0VuEXNgl3E
bWBRvDEMAZYps9ZngKkwccIZMmhdKVlAVd90V2NxtSTiFOiUWRi6Oobu5LjFFPmY3+85yMwEyILI
Wznm0Ecrzztrocb6Y1simbF3aXqn4Fc3IEAoFV9JQwJOxT9BFOjGPKW7HkZGqI3qkKgnHmmdE8cf
NpVaVgW93u4YqQEVSrVsLSZyM7FrH+QtqC6TQ4am37zcOOcNv/ogkbf3PNnU5ZgquXePat2TtlHR
/jcIPxT3GjWkpxmenesPpshyG6ELYgKhneLRaZNE0CZo1Z6X4jljZKANsTWJULo84GUW7oo3Vz1M
ReYwkH5arEwJp0IAal83qK/o8r/AtEgu3/IveInlsJsJNmyHQJvg61TCArprgPFl4Ld6v+ieNNJP
65IJ5ea82zO7i1i007sc55hKOjmqVJ0WHeyj0SJicd4POtNExPzt6NjUXcE9b3+racnFpSXq2YGy
+TsccLfhDXTZ7pkIUAx5vrbJ7e5MkNhImSoypyNv2l5FzkUxkjnSXAxrwoxiO0Rypp8en32viXc0
CF/2JRTKGzfLt9krgCa9ParHgU3Zat96KqGVkeM1fidjbPIm8KGKBKhhamxlbszU4oDDMz6rirGA
/nDzPjrWI+ovuJmWVt/EDtS3J4KV2VxmhRZqCHLSa6lLK9JxYgFmqDx4e8FnN74w7ta90M5s7FzZ
ITVBykjuygExDPDpMpt/wA2mDMd1XoE/i5SvR33mcSgv/NisQloS1dh0K6YqCIOF6FMmtpdgfaE5
5LCixZiNdOb24H9Y1eNLWmch9144KbWPKs9R4wyp5MpTnVjcI7DgnVbfMwQnJDzFlV5IX1kIIL4u
n66He/KIkwTj2G5tqL2w+Ud32FTawrNqLd0kZOYY1bQtQVBmBV0B+6LOVo9a3iGEmreVR1FYLezV
1rbFV6WRedbAPS+0xsasYgniJeStossC3NmTOyAoUKlMzVTlridcB2ck3GqUhM3lk6PBorM5Locf
NuWgz+f3Dh8+eAfroBg0BmBJGOA5NpwlFqjyEdQ/h+9b1o586Y8qHiSBnor5HO6jYp8MdCRBfv5G
PUWnBBhyPWk2XGr7NJerDDN6FWfFoHi1y9aDF8HAgB69oZkDe5OV6IewTgDsm/L1KYQxdMTQ+6In
nppM9ojNDn3gMor8+SHI50j/M2krYIg7ot7DFfGiBIUxtyUEU+OSk7VQ3UoJjyfL/bqx1V5SpXXN
gnJt7w/H130yHQscPJui0h/8joVeb6GY8hM+nNjrw1cQeySLr3e1+h1UqXGkgpycgzp6lob6q7IX
Il6rysKzFKbfRmM2IFMKYeOI96S18TgH2Aa1DOEO5AXSxOJRre9dwS6kqSow8NBCPTiMl/ql0KnY
FfLcI7nckhcei4wkeVIUspsEkOZ+9KoOhjh2gQShkdtAfS9Loxai6LlE4NK1FouMxy1QMJx+zQE6
/Dlr216Bh4bHc2I/bdaxHB6VVTOill6c4/vS+mkBPTvlqjwyhTyExIS9tcxSHBptZDYc3hXkLvK0
dL96+zEGFHHrkS5+3VGNhoJSzdyXVGRXiAA2LFwJBv+UNyaUlxo7yG2ykICwSeuZKD99GwkZxgLd
qKXOGtB5nFfrGmDrUzlWUZ0mzue43cGQRnNPKoUD3sYwo2PsK2R6rYT0op/cCpub/JtJP7lurLz6
aQGi2XV5xB+FdGJ5PxFqRh2ICP1P4ikqfVlhO0/qGYkwD+svXkNE4HfKsAGNZ/c+8UuU6Jhyzzpq
BBgctTsNRbMX5lJdR8JRN0TzThxY/5qepAmBGk648Jie6LBZ2uT86cgvNh2AVR7aKsw0gG6TFrxB
ShKrc4U2O2EhRfaEx5wFNvm779+g6Lvp2EgM3mxExvqEbCciumFZjCgbP2h+zWQqWZDeBF7mHiyo
VPnq0GxciS+bghpECoL7SGBjPPuD8jD+WkHF+6Ir5eLJpb3slegUCpXMjUEkeUNwYHgHjgHAdfLm
fxgdLeibBvlKyUb0JhNcfMeIEb49qcv8AM5NRweaWQZAKHBKobtjqu/wePs4p/Tj1MjKQ6s6crB3
WqE0LNSb8/iLNlBJTJdTc9StvM1L5gSF5pRlfzsn5T211XfBvR0bL1cefIT94KqFKF7sjS9IEEHN
Uv9aStTS70hqmYI4EgYd6OVHwMdmbQv2KliL1nZNXMyNoc3NU7dlzhiMScfAEUB10Lceh56JHfgN
2Np8OrZz8qNmRJH1bQ+4a0EYdOUaxHxdwcaZabNxlvsC/nKlzOT7fjLLU2lYWxSXj63Al0go5k6H
ReVg5uF0FEmDQPKjPgxTjMUpyCkC7haIba2qRqkUZy4V4zqaRLAg4D1h7/q329ggJM6U1JnkJaHo
+BTqwa/5H5midHJTCTOAeDGl4BBbs0Sc8899ReHfyjJzcVNA19AoAzP2JwDG9GdOFBJgPh4DoJO6
6Q0kUuB9PlOaD2JsNT7t2LaOu1p7UrP/LZXeEj0Ac1GcJHhMsLRrJYCW4d3iEKlX7tbK4GuJvhqg
U2/aT4DTFMQJ9Tb4JozWMByttkLxIymgvKMjcKg60Qs2Z6657uiRJHiVKapVJpQEq6k55yjNSM+v
imaACbbivigEpWo7JoDDK2kYTOBoquPu1i1A8XXxmgTXLNmwgZNFJEYLHNsyZtpjVuZYqOKwLpnf
FD/96S/KrDI8nfG0I5Tld13wS6xxssNxyKZ8IT7ySx09dXeyKMcdaUJBKQjKXEneHYUymBnX79ob
HEjSuUxr0oQQ25J+JHB1jEcAjWtiezkM7BrCnjcOEBx/Ij+4v9f1E2aoi1LEvbok49L1HLYr6SkF
ikfytg2uX+yKl+w+eBFgE+3dNmR7XxCh1d9G697iXSP8XQ1TG2fiTip0489JmkHPKDpV8JG6PvnZ
+pImhAJJuYI42VGCbBvu9aqwvbcu+N5swRibYvJMDjjuZKDDcoXvWBO1n/r/nGOKvQ3k5LmcoN+v
QcRrvA4LItVogVsvnn0V5SuZf9JsEseHExafupbscecos0DZ8rF1aQ9H1R+b8m1teTPoitpnwr28
rwMHyK6MTE0JP2qi85W7renDOhIlvSkI+5+FWJ0a2hZwn0SIUZ8HuHtrcJm2t25ujZfG+BCgUKDt
X2l939Oq4d0heZKizv5UwmAlZhAaJRUyzdkSkaroyiM7Aj1JLC3rKsQR/ly97BbjoMEWW1D7mul3
iFPPVCPzriU4HVqbd/1asyDCECD1NmyXUkyhpreaeKFM6YNDgHcs3rbWedL5Ubg7Zd8Ca8hhDVrb
2zEi5TXBmz7Tzvehi8RRF7sZ4X5e1YWtrJuBF71M63NA+RyQvoqoGIjtgZMnxvkqmnp7VPacaaXT
FXU/gZjF7a3zR3hujC82iJzpkg8Ora+J3/SFDZoM1MOLH5xoIEzScUqPUIEvEwDWFpaoh+UHgHwQ
duyieRt/zw+JP9vevjQu9SMLb8jtDxxk9J5Skqb4hLJHuHz3r3rhVGiyVwLINr1KUsmFUJ7wlej6
cmTDuwiseo0PkyUoeKWNPz7zRoO2Z0ieCEbkgsLlNl5QoY+k6fPzm1m3+ejKECCU2LRug/PDq1KI
E/sut/7I/EGcBT6i232m5zeNfbDg+8DxuEJKMAHry8j61BRAYtyHCLlqePY25MMgMepgmTbO2qAT
KCdRn6qoJ7fmHBiFWf50Q8fPh2P/txS4FGJHT0ksuw6YesYrhvnnn1IzZsdR441OZ42EOxYJvpRT
AutQRoWyc6/00KBANsSjYTnOVV2YpJxz8Cm2S/u8/5xcO1G20sPqi5byeACTRpRxHEdy9iQMQJrd
6F0YGTf6w8Wt7w2YNLC7eNBSDqAyKVbv6i+s8kStwCFQYh4c0SjKaHtNRN9zn1Z9j8weJIltDHXc
4JPg0R1xLT6y43TIdy+TO6C4+qyLiuk1DCJ9d40L6w7Vvh8nHjtWQnX2qjNM4Arc8htcwljMX+EM
palt4npd05Rwxz0oXOeLUYHscSuBGFlbB0cAGh+jAlISKjgZzM2fwjHc+0EtsbPZVF7mPOZhLu9N
mtnG+y5CHRSRLeL9K01C2GR8FaPEmP5WwnzLwfNNfNpOTXQRpEqOGxeCobJrrKiqXjYlJlML4JJC
bqQUhk5XN1zicy0lcZLpuhRxyVEBR7mvmsJYwQXTae3DHeW3v7Yz2/M/XfpEA3PDUAns2aUof6UE
IrxXssmjxChK6eUqfxOspqKmMqMICUh77ZxVkxize4DtgOObQKQhmofJkxJNxD7d44U+FEKNJXfz
5W0y3nHi9vNpdf6UwCKErTAsbulWqv7zgv3iFpJK2WFImCttGlIawdJvpS/47V5ZFkmryNHktpYc
43v+zyh+KXlXRA4h6CYa0lv/LVQYZj7Uu1u6UOi4laLkGE3bOP9ZLAG00EdhNcIEOWbIb2XPm63D
MyWjlD62CapUmvRMpDRbKGYKjg1i2TB6N9y05PCn2ZdYcDOIEl/DPB+fdPrNYgQFouwDpseRQdJN
Q88++bOyZgZ+YXJPHUVnRkhorjNfI6bChld5RoTSuAa8tXoywbbp48cA8dfasCEVc2yrY+N+1YjH
st1UynDWTPcAejhbFXX8bn4Ozp8Pj1OqdmqgMisKBOlG03YXOilqOFN2zwt8PTa2HH4JA1Z1lGBv
OlAO/KOe2Mcz8xDTkmC1AudTzCIjVb5VqumkjI53KNfP3xQ1XRRmQ3H0CoUDdnss9wdo8J2mTI/Q
hGqFy8IBEJWV2SBteegk1jx1FIuYp3smtqooklH8Re+MTwUHfQEBOzJxhZsYBBA0/ogfhzf90VMo
Soy06nHcMNaLBWeM+M29uqrPCIHEyc9JGrdwu75/J8LeNbbaJs1xLnfaw/xdhkHYLHF4ufFTdWOW
Oury1EFIYxAZiNzuOwpFDVvgRW/8PA7zTUyR4mo1HppOvBm1/vT9c06PIf1YKk848vZNjzmssp5b
IcruJAYIkAxbelTcOdPRuMEKDv93zyaiQLtghLqFH5LC0/yfcu+Gywds7hWcp8La4K86V+8H1LDh
5h7t1OR0r85ZX4mTP0LDR5jPf0jYubJxm/hylMIvCqCNvM2xwrgs20qqSKjxwKfX7BNeqav9nVv0
hNzk1nxD7DBFSAkr5GzWdAZNA0FgyKahPE2GxoleBDhCGAbgH6RaEl7t79aoyAl6earJMLSFoPqq
5KoIkEhJh6EwF1k8+suo/9Y15a8VIFGUst4jB2cW42naYI7+Roq0lN491Ct3s5cChRCZ2BltGXJd
wIV/Q+qM7VVcyRXfcjCyTqrERXfU+V/b9gHv4ZQmQ6lc16vglvpnQf9sc6bdLVj4m/eFDwOzppnP
WWTp/+HjnbMXYoX9VGEkge3OV46ngPqxx+qWVOVk+oUNhUOpLfN6CAmTxhVLJb8eN44wqXGH3AF3
aTSfp59T58q98umru5AC5aL2NAKH48BgV9ruLxKkLoXWfKy8T7CTIEAM0oESgKakfpXcocqALFxA
NxsKbzLnBm8FApY0MWycaG5cbizedT1q/PXhQLx4tNLmN4bRhJMNF6jf4ptnDST8WiOaZayfzrQj
hf6OZqR6MV9ZLo/4MXf3uAA8+IJOy7w+Jz2Rcvn2sgT7L5HKDdqAFcHv2d6R68PcquIIPMcwuHS3
eBfOwSgeBXIwIpPGYlFTX9lL8Z/V6YHKZqNLb6X640lUl7za1lsl6RR1yJ+YbwzdmiaXiGJYMVtS
ntVzKEoV2AhN3V4Md3sibxbJ6XA8nRiF853b7ZyRtsVrcy+aUGRIAK+DzQnm38spEjdkIiSvRsaX
RM3T42s9bkIWPfRQZgllueWqi6mv5R4INnHFu+5xHLNeah9169SEDZUrpj9Z9RJNScEv2b0kUE6Y
RVb6v0ldghEGcl+LmwlgNXbgE5XGWJ4HU9z8hVBSFW24MACV1i8OCAMsKJKr3kWWANh7sAISadjC
EMpCycLomTFYkMmThpPX98sWl8iwzrDSoBfhP186PRh+yWlG5rvBfnstE4mQpW/kSQv/CVaj3qYT
BiLpAxcUfAtRjuYSZ1mSqQQRsrvIpM85Sg2QZ8a9U4h+IZxk+R0yxWeJLVabPLP5bpCxQfhWCF3s
c9Nl+Q1TYcMOkJKFy7zWuqHMdvInt/izLSIb2frLr9kkf/ZpyW+TvvG9CjIusNNuK0iCW9EeVUtF
lQmt7a5gwq7FDKU2Hgm9WdaiMUyh5glXDd9a7xVmN7XdzJKQsD4vEztIrE3AjhZedofVRHujnx9A
rPnAlO8sQKM56lyLYMYqCo4K5mEGaAbvIJwnld01vK5u72Ko8DeYgkN1G7yUbV+whioH6gWtn4ac
J06Q7UTm+jCKQQ5ZyWR3yE6hZ02weYQZXi8dzaM57amepAfytGiUWp1VYtV5GSo5e0hjmN1K1hgU
6ibO/V8NKSYv56EpHv+HhunZ2fxRYEVMq9U8WlbiMnwco9vp9rt0cXKDycBHWta9e52MVC8KU/L3
YbnkcQWSJzGzAcTZJXVWW0686qxRf8a8laORoTexeg0noG5S28xSgK4MTQuYq871X+EJBkJsrI3v
qsOV3brwp8jiOu1Nc2kxUTUPtqlTAimgrhaPdjZVhltzLAS3vjOWC1KYx1W2JzUwDW/H7yRARtXq
Myzvnxdx78A8bY+acuytoexiM/ZF8QoxQF6VOMT0VvDx2jcAqBFTOS3Q9NVBNBZTXTlaWGwehMYl
EuifK1ze2UC8kAIt9laru8I4L3LicpBYR+SqQMHknQUNA7QtDDvbz1+FmUBakOUXckoxve8MXrdR
dgwNMPTb7/GSoYzcEhqfThaZFIXuo+FBsl7ZpPSB16OGuWNNfFKZCMrQsWbucbUJOIS8ufz3UPqI
Juap5+IcZXNcWeB+MVuMIe9SnhrheNXqW5YsYmiX7062RSRlZzZhKIGV1xAZfYMMfGLHil3ng3vo
U/t+2GJ+YHOeH3w+6geARXxgY5a2Sx4WGCTDmKrQfhjy6O8GmZJUhNRfyRtqLob1ZaHoH0AwRLcK
JnZv3mz0VqPhrcmJxRVESC6SMSMrESoI7JFM+b2ZDKAh0TwgS7CRPTtYZlXONlh4dCSKJf5bJAMK
tOr8RXRnzYM6o+E5Y4ySOQnGtnyseWrgXNT98Li2JF+RXOLCWAzpOvyxiGXPbDk4CMVXfeNVlNJk
cHwqs076EU9L2W9dNsCNeOphSSgkmwck2GahpjzXEGzyeF9W8OhW8yseaNIRU6QTcDcd/SZaAinD
0YN4if/lc5jwcvnWULVdUIT7SYtqiiBys3Xegwp9WWZKin8E0GBlALrnWVjQdaR7hHANjy2FYe9D
d/dH87OnFzF0sNwqR9h4tShEEE7EySNNGoq4svzAP9kO4GSSYih/HTH4kgoSWUgtwYV8o+KzC7G0
2qNpRKeUDllPc2GF/UadaZA7QRnrwZ+ZYSSfNw9Y3TUse8c7rRxxnx23CKkQ2441NPPlAS7tqBbQ
Aath3woODZrCxLMKEzis+s9XWimN44MTZ5b+dCjJJydMP3QcsfTzU/scQlD0bscQFZi1YQBz20dd
L9+phKQYGn9u0O6Hh0UJbd9YwQycMlLX0RHJjJ5fl76zWuPnOBov276hnUcDmy+/60I9ygwpKfPH
lNJtGf6TvDQeJjb7Ul/KgU9WQZJcHp8qpn2EHRb0zPT3QMIeEx2fUzSlHiCA602+hKte0qFL16pW
jmxACFK695q9ezMjNEqv80lMQKQJ8pcip8QFUDWxZUREU6ofG7hOa0V/GcLySs55xZx/SctMWyjC
yxwvlAJlh7e8N9k4qMHlrvj4Dj1BgAKlZJW9w7kQg5gdVwZ3FoMRlLYxUEqPq4gQ+zPTHdTZkDnx
m+L9fC/BRFIv4S6yDMdswsodFmggjQnuKKLqYwqHNEO+v9Ymh+Uf3HnYvBXdpERx04TgS1jQMkw8
KNdyNSfE6XvY4u8J2sg5Y9MzuBQftx1JFgmsCMaVwfpQv3awgwqoHsKGPlGqAhNVr2gn85Lvr+1k
wqV31vBEIqK98vYlO6zqSBJDnn3aEiGR/00pOrFjfo6nnTSBNqzqBWw6hIE7aMWJ9MPEW8Cq99ep
B3ShBsn6MuaAaGJIu4OXQVN6yiIMYX7XXk913719x9M+X5gEIgD+zPDmC77izq8Rchm3OaG0hP+F
OmiH1vhaLK3GzF311FSjIKMxu2Xls5ao2dsYjvszqY7iJZHrAm7FlWghTBuedfg91hOcbrbvvzYF
5HFLJi6YlyjUpIcIhit20MIFAYi4jKNbFhjoZI+vld63dJM7iZXTdnsOVQmAS5Z2Mz8ekBVZ5eaf
f7yUHmRYxEDsUuQ+ulUjbXqGHlT58fwAMWu5mNQrwlDoRpOHz/+Tpy/CA8B1zr03h/67Omoq60ut
0pK2pgZpKmsGW0vfzgbHIH5O2jHX0kSiDDr8rdB3ZEwFQ1ISR+BSaIarnpVA4WXWHCIC+HcTPyKp
1TU1Qtg7AYtjIuqgiWDUqwRF9XFmnWzhNdrdj0AM4B1ZHaRoCSfZG6UTPoZmkEY0f3Ng/VcVXHit
jLIHV2tu8IHpXm9o9VKnkPIGQTG1k/j/p495xXHooHoE14cOd6qrRjYb9aoOspdUvPKFj5I4NiBa
SbG2bd9RDs75v+RY3YMijx4juzu2xfP4RBKgXkhYHlksbyw5voEJBl59ngiQEnPTSKp3JNB8jR3R
dNfRf8F9xtZH5cqhI9BLrzO1rB2ZIP5p3VT/HJ7Y+10oCY62KYC6VmcooFYeVhpj6Ur23TJ186Yj
XZyHY0ywcmSW0uLa9vtgZ8LM01QkS27Qq9XCBJKe9BTWSuGjeRRqitoN+38r7FjUve8JZr5GpLmQ
ApJzOS4Oz9fN5RdpwwKbwtIEEZtIk5SucW4JEBxFD9cqanGIg8Q4jvH8Y+V1L8Ht0RknzQluknfD
m10cBbYYxDBngnM5QiK+01QOxlIeYJ4REHUeppfRK8SNpWIXmCUjGFby9A++McjijOeV1y2mb9wU
kOkBVSp0jvkUFTBsyku4l88OgspETfo9csIUthPSGL/uKsO41K9doFxmmuhD/XWTa6dJw+y/JfsJ
GDA9Ta6BV2xHgYNMLcPMkrDGqzVkTIS66Syt8EjoFfg1OM1dabL6gx7b6HkTy1N7bHnAjpVuREmI
eDCZsJQdAOJDGy5uDCYTY4rNexRU+OmZnl5r75QPKzgqFroXSTehdQY1ymr7zpngyFZjylgoTVjM
S99L5GLpMOUZnt6Z6pNt2oMG3JqpidT2tCnaQcXBToGOxKqALJnsdINXVJilHE0SATpTdbUwipqr
Xl7ho1c81jQEYozGpvAJf/rdcN9zM9h0mHI6H4nS9gkmWKMPaS3w8Lwqq+3SS6Fs/InqL3T5rLrL
72RqMxGokZgOVZaBQQR9F8mKnaTeXHvtf0E1fyclAXJUyh/CTfV1iuYRmD4kee38jdBEAqU/f79u
x32qSTK9+jWY1EbXePK9QHxRzIRP9LdYHl1fWJlNnAXJZO49fHKTV+1OvU6ngehfHP72+mXgFbwb
NlIptm08WvklW7tXNKbvvg/gpUs0J484uiyeeHgWHnBPFaXIZ0eUeefHDJ5cZ+kBIB2QsAxxBTtH
oikHyLQnHLkpVT7GYqRwuy8/vqOzPuMcJ5jqhOS+q3Bq750o4pj3iKL3QMr+c70JPO5FqE/e8qlP
LuI8Cpvcj3RBPTIaG3+id3oD2VqCzzXX/9h0rYYE0E3FLWqcuaoNGE9pf5z97CYhEPouNa7+7eX+
MeOjv+loq0fJeI6lWf5ESszRPp1+fAqO38YRoQLpLYdfh+DqNdn4G+px+SNYhACOMfvAp1dqD+NK
iliX2mDtnrILVQo+ybDaIdP4/lTLWo6SfgmK+8bjVK2VyTz6KP86UOAXpTK04Lgk5+ndIfXXUoDZ
GPeg66DGp8FG1fS+c9ffYAC1xdMDjFYCh/rPr4kb5OHsAvPiotb1wq0iVm4aiO83bIxt7P0AbT6e
kn9odR8uu9u9+uXU1Vkt3P44Z2fqS+RvidOlJOFRKvARLWkG+mP8h/HfX0jmJYlKL1/LQF0a309Q
YG9cGjSkrc3JmKMPX4E5bQt8JafSgGDMz5ElMW1aH/2Y3B+cTchOYoXNWWvLK0oY7UfNkbuRI940
6WecECWdibUmqK2X2lAP6lvIdG8D9dRWTjL40O6gPUt69a91aB0P/T3btuImquB+pbgAGp3PdEw4
+2lM8A6bgbTdzo3T8DjJGq5ATzhKIMVCM3+JbZfDduy0jGduXU+L9Ki3UwTwTnZWXs7fZZODxpSO
I04cXxawRd9cK5oixT9pWUcrpd1DBP0I2mVvzpiFAJi652FOpqAaqSHQHssmPaZufA2geurLDpG3
b4H/qiJ7psHG5YKlS3TK5QEA4e1BPqa0VufoJdoYZSVWZVSC2ZMW+WZEy5AiDWpnuT3ScBcu3vh7
QS1AWkMRaQ1L281U6bkAm1L+EWIci1YvNF0WQ9D7HusOLyepHkzarQEde7GPv+ldimeVyMzKVRN+
WLjUDpGBtAUrtCNvyvRAJS4vC+axvxDuiUQsTuCEc/T2aN5zFSa++E1hFsazDTDEgM2K0k1XNt36
qqR7cDN9N7jKTnH8+S1CwppNjPoXvT+UAi+Bo7x16niCBdpC/yREX62GBd5BqmGkXdnd7U5zG1uV
o2Mawkfsn0rZiqSsny8dp9OidUZE0nSDDCmisY6ezixP3Lfa0TeXl4c8AqVkrJ+wMC5BQUmHQbC0
Tigzif8oB+swHDCkjcOkQuRYOBfrRCPziyO/HpulOvTfXzgbt+lemf9N3SQ9p8iiT+mUxhoPSn6J
wOBe6JtH39RaAdHghMDmj/LMA9GzrjI8baUqN/CEOVBcedeTVh+LUsH2rGjL5LRFnAToNDSwg/n6
B73nLrWW6zk7FKv1/B1pweX3Uhl3c04kAOpsGNocdx2+8Ym7e+698rZzS3Ur4ldrrIjSe/SMz7I/
c3qmp6sr4TvAGyJr51R51sJ884FMHIsuGqc+/b/wWGmkjQAtdITUZbnDHcz5OowG/zzonrk3ojR8
b/n35xnVnjsZPTrxXTaHF1/LvTt8DsyQ3GTJ/vKY596ZsXdrWIKSh7gPgf8ongCcHfGEKovVjxEE
9cHtLiOL05TxBXHIr7ZfSsjAbCNU9DE3+IVROiCJ6jp4Rk45x8KYm2ZePs/D2t7tbTwWLpW3xE0d
lWh9dsvJHn6HOncI9Vx5sX4TV0IYQQ3gH1EVEU7DKpJ9nz3QSkydnJI561L5zZyr1w+I/ObtudxB
bjKR4vhNCjuRl6PDiFalYu1exZi++0SVoQv1Y32G95tCE+Vd8WbT0UOKkGhwuvOZmj+mwv5wMP7W
3GKOp5Eg8hyFeVcVtZKLo2xePr7I+BXr+I/RUI72wt5EAPnTiSD3bRS4v2hz9Jt1HwOy06pCslBI
eqUGp5KOu//XOL877N6oR2XJpl5bogtZ7TC+dz/7KL56TfNtdOXrw2D2dmMKkfwp4qhEg4IPzSSx
OIkNgTuNHBi5GcolcKQhhmgMZCDZDRniHAZRN7HNnZ6U135FUftxRhV+U5i7E+lJUMkl6On0qX+o
3U0AFBvVSrvld7XzC4hsMF1SiG8s1zj1spzEV/TSFJAEBot94s5nlvLuo2tLymzdSuDf6FNo5UOK
GbOIx5OColBHSMzow7HMTfcOy7LmVnLs9LfvCqDzjkC8g109n0bwIFanLkOxRQvJVJAnWrjc7E5Q
QYTfmyg3zTQRDj2aRc3h6L0MLrMOs2KBCR4zxS/aunkOi0OYto5ATS96Ysu1/inxJxa4dhtvdakN
yssOFn1keXrtXHFCHSI9s087LdraRYLtOL9CQ7RwP8KiuNAkCRAn3xM5LPK/+qg51TlSokk2kidD
blRAl8DC3afmEJlSQGEaZS9lML2mjbZdpXwmWqfTQG5d//jRWBOle1urgiRMQI7bc56xKlo5Nx+J
o0n3u8ebyLBVCDZyUDlhtMIGDjL658AkgJazx0B15i5jvzMZYqIvbRxMoha0i7FnLrbeXbnGGQYP
wdB4HMjvOn+hFMTYVPSiV9dzhQAICvh/ucdozB3d9hYUEIfz8Jn1O8Vx/2olQRb58TDolTCfO85n
6/39rinKAWyzXkYx4gd8N8VK+Q0O1AnG8Z8E79/magiRoig0RAxaMXfALmkmPfdo9d99cNrls0yo
NBdkIljKENKKcIHfNFGk8WzpAcXN/HXJK3dVjBHH1/8MisldjcSf2lxwaB6HaHsf7W0Btg/h9xX7
0SIoJ+S2DlyzkQMHc5B9TWxOmEPBJ+iuluVaBk3pAKryOCLyeswwV0bSIktrPkpsD515hPklcPG6
taZJbnR5NAysPG4CAST5/gQt+/dGGJsc4g12jFEUroZXPsgKh5vZqratO++b5pwVECzaZn25a27y
/2qGckXSAYfLYeaCSOkz+6gKuvbvipxglSgUMK59k6MXBYq6kmG+7l4pcoc/D1DdZEtOsxGHdFvF
r83VueBU6Qd7/kuNamcdDkvncjCJND9MK+d/WuEIefZdVvsZXFNR/GaxUbjNz4N0/hih8QuPdydl
olMuwwSMl2OiO3r3kcd95WHw01tZ5l1jTUjHyPtFc5tvqXSwS74PE0w5KwYJPJbE32EzJEPSbNAg
gyyMV0cSw/XQrPhrZ5BNe054eyqnM+7/1luhqCsTr4SAC9xX8lRUysU+pF93OiDZcH2T2V8oXHLg
eWV7kOjeWJoKjW7wzxpxKdYB5dL+Oq8xLHiVsx2XmL4wjDf0rZNdrF86CAs19O3uuS4KCAQp8v7c
qE6qpTKZl4Q2oZ8G3b/qw6/MEelGEP5ar7S/zKHktzlLUoNRdnV7x1tohOPZVtig6ZyUeRm0W2Gx
hGEIdl/zGLppDqXxLnpghAPjbuaGKo8OphIfB3v+9RYvZADPIaPrz3NfGNytq98CTwBunrbZgIIo
AxjgnpmSR7p1KR5wF5girRqPtnU4v3QW5WhzlNHISLrykY6x1ljQHzghE8uI3eTMMBtWqtqfabtf
3pNa72U7tiP1ddoA2Kb8b6q+AP5aY9n+jtubY7hZUiU15aysQ3nZBgcXSaRoOWlnrq0s/Dihjb5w
LGZHjGaLP7SWP8X71H/RqQIdZhLIJCX7YVo9YYIOoB1jnI26/uM9eyDBEQ9Qv2FvOaQGu5j6uLw1
T8f+zAsjxx0V46Kjac4LRrMrZ5FidflB7nBt1iy2ikPikXym5fOAJKmu7WkXbb7Z1s3JMXL0mZ2G
9LzRaq9qead/KQ48CsnYNBrGi55GFCL6YPXB/ZUgiwa5msopLfZte8r62yPWXxRMcmSz8V4hcNaY
e5b0GjpomQUhr1GnuWNTZsfqvkOVZ/x2bb8GYpEpVMBYNjJILudTW1UN7XVqdTdVGb4QA4cjAYP+
3hJPAv4TiHIcBmhmzGHsbVWJovIQlytAV29y5Dy2JwZxK7xuTP+K+WtKtUZB69R792MGfwZm7YOi
xT654B3ZFei6N1m05IUz0656L0MWk9l2pNQlzsT/ky/t83eytaSu7vdgq5V7KWATPrgvRhlXXCde
hvBRTeqLL/5YdnfKe3mcVRR8xj/1brNIyHcAo1ACijKRTisC26aSSoqF5/R6W2FqbYp99s7EKFsd
Spt+573BXV4UERim4vv4B4BMbklPZjTEwwgIRM5bCrD8A8aymg/Jb98jkPF2qLRaxc60vY6OR/Sz
rlUvYeSbGr4gtRiL0sfuBcGr0H//yNvVLTtFB34a0O4RPfnwwwBgmauYXe2BGZZ6cwleBKaTV7s9
/yKzywUa91VXjpENsBy3f3N6BnTTqFz/v6Bm2MSDondVkKulnBCvMKoGEZ0nAcmAnsxPrp0+RTcz
HK5V7mQvjbRZz1HB+G8COC9BpccrhlHfl5t4vQXKbzGEcUq3Pq7Zf49Giv5/ZphCjYPN28M43NLv
G+z4RjS0YmtvFnACPM4uEXeKrp3F8Nh6keOBa7EZQQc5IPJ6ko2PWdQp8CUfLoarIz3VaB7/xY/p
L7Jwogr3lcBA7K587kl71fWqcdjT7dKgYz0nzjf1RGDLoq0SdMQ424pg0vTe5k/QYiTdXVYXIefX
HGOCSWl3h17NuKIzyGKx+VI3jKxnF48lNWXE/WQDdS7vrZYPFx+dFmYCWWvCtHD3BpLo0FRI6BKi
EnhNUh1iPXiHWaL/SLecxY//bVAoEJDVTmyutXZrTJTWK+y/vpHHpti48a9eL+jS97dOU2+4IL75
/Z1Sek2YFoSo6wy76fslnLKaCBmlaQL80aLk9oj6KQ+xt1L253RP8gs/PhzMq/vHUDukD6oVqYJ8
kyD7auqbWMCHgkBtVQDhnQd24Zxz/vo+2nQ56qAtdr2QcXuP0qG4bcIBNIM1aaR7+JuxOni9DVAV
9FqsxS8Rmh4Ws7wjXIvrDjGEgnzqtWAyc5uUXFGgksaa6UCK1E23x2ezasWCbW76QC6fBWGn/hoL
y0tKZpUSMSQfjcoA7OvuOcY4rDgHZOwe2Kve7x5CcCGp094AtGeHJ+031KczL2Ojy3ypBguLs+UF
3C021tLTU7B00RJr3244tQ986EeFl8XZrl+PyQwp+iCU4jCqmbV6ruFnXDv/z+gwwNJgkLCum/x0
prDnL9DybXys4//eG/9d4mrFhuLc8L8vNtYc1Yfoa9zCrRPc+NKRMT+LLcj+oLSsx0n19hi9dd06
LnGdochsqjssGATgV9VC4rxHeYaAizb9LnAEM4nOB+8xtjyjuVX8DPJgQVVWjDckZa8tr960Ef9g
iuhR9wLL/AtZdd4M8m9YbAyy35hCxhbgAuBFdRSzrxeowagNXn5/4FOy1mLURWfsU+pdTWU4MRrI
CocjqahCVHi39hx+Pwbgp/jA9XicUjKy46jGNOMgH3AqRy37inMbE9BaOc+BBfD6ya3/aekzUyTn
n4Vnp6eWdBFwnDZGgCW60JnLKiY3fmNtk6FsqefWZgZiUiMDBfD23edFptHXD4rRqe92ErUS3Q8D
ViBvnQyKjyf3YXuQxsu/4u3PrO1iG7NQzPD/q3db0MxtcV7KkPIqWnKxpMWlDuqT/rLmtWqsz0No
rBuAhD2wpNrf7zS98bX65gPgIpku0iJRnao7jiOKRHn0mj5782yGJba4wzPuHTM/ftXHWYjmuPMm
9cu5QTnqzujbbr676YM+N351AfkxnQnlddcWp5ZBFa1MZzWmbsCrhwheE3orwJHRVDPQ1svKRTqb
0hKyT6eAUfu+cU0e0Rxb5S9TGZlhTt7D2ZRSNBlqcP4DBflZAJfHKh4zt2AUN5wd8rldScrnHV1j
KUrVjC7gAVUfhWBcekvXwK8ViiuY2kFlVWTCPSCelZHWbnkr29ojXgRYIWJhGpr8JXZmXLNh7ZBh
EbNEW7VgE+cuufc5TO3tZmRkOWxWeRpW0j3cn1t9vxW+lm8d1tPn1Ui6c5m2G20xoXr/MQj/CU8q
K4fC9R7BAtlA64NthQE+3G0/v7Gq0F+i+7BTCamXnKoVJxeNWV2+OUJ2wNADnZUbcDC4f59oNMX6
HIeFW0zTvHZuNXJNGWzdx3TGWqvj/zFgsrJNIAYC1O4vyCn/Z2StXSYg0qCY73fWKAhWXNPsfhxq
61XPHZYmGpfgvCdDKq1F0nc5W3uRTc4XQHIVcVNyKXMNaOnXsZLE7+M/+hRS+vKVT8L0FMwSlFsb
nTxK5wvZ2IdSEcn8r8YY+WiInFhU/+1YDYZYKlPMDuh9rnKCIm7ZpNf1lBDF0Rf0/zVPbbi3tPjM
rmBszqWmtTWsh2wmfJ1OuFaLZz4D6mGPm093cnPqLxkjs4QHVHLtPp3+1CtKdu3TuKWPZBHXNwT9
XIHYw4+dXUENFvTaptPjuaynkFJq7a619yRQA97CskKmbU6035c/6CvLMVInwiFBGpTNlzqyhimM
SJLXAutxw6a3TWGewGC+NKjXPiQ0/5NJOjDG/04nkHl3I4y+k/0ZUAJIxPKVkJkLmD6nMnmazeCs
8yRqrebBOTVYXkTcJPTKdw4pVWo5zLC/AmwF4JnG6LAn650afQDQ/u9Bi1NddPzdfscvKyN+ErQz
zWczHkeZhdRJJ+XdYO0WUOj7EkvogZgMY00cW4ZdReUlwKKp/EezS2kpzuLZ3NoSFVd1UIbOQ/8E
+A/0XtTSkMTWy4562EF5/hKwvkdW5ymxM+Ls/A19q9ptrZLOYvHjHMpUmT/wIdIVddnFUZkSzcxJ
uXGR2SgV3gKZ0egmCRP/F849AIXes1NWVaNRlteFUtnYYKhE9YMkOkVLdtqCeWQertgiTvLbqxJD
/894OQ1xxy5QrItm8RabRb9afro4Zq3lwZrGyxMxLv734zzMSFH1CwJ2m2FzcXNoBohpLeE8v7wN
CU8tg7NYjg9Ac+BchyS+SFS9MzBeCavai4p1Gn4elqJRGVx2P3jO3itENRMcuzVfExAyBqIsoMcW
xzMq5PG4aJ60KyDS8b06Y5S2FMLY+otvzoOcoR/iWkH/cEJCNoDYldc0GvvGewVnS9BFuXJ5hyg1
FcUpgj3Kjtl3Hr9Vw+jhEU2e0T999euZ0F87pQiCRKSI+/uekBsN2Z1850DaIMDG67cwigRW3p+k
2s/ZTRUmWISKYtLLjG/VkKxrhlUGsQmOqvrDZiGXHXMVCygVXoMHxcJV2CNYc4O/bchZBzAQxv3s
/Z0Xcv0pVKgnpifBvZal7L3lxOLop6fW9L6l9mRqcCDto965YPAtZ1dNYTlZr1PpfHRhy+CIjKss
wz2y0VP32BuX+hSeVBlmi7+e4uTghG5stWL5rGh3UrZt92H+Fiu8CkAdU9BW62enyYoafaUgOoRz
JIDcFQKA6d/e3JEYc1GpUnWLNQ6Vx8TEnpKEx9oLXh56/vvhHplDtOS2GJab99z6T1QRjxtGS3SK
Ga2ppsMd+Mda5aDzcdPrVj+x8sMgWkEwdF+zzsVwByX2867Ai7Dw5Cu5NjLXvFc15IzFuHGga7Lk
K5WwmHY8qeUzBBX8oMF2YUd7hRqeV2OZaHPN8jfP4Xj2zJ2R2dRp+OuGElZ+ndPDBo7PvUoheGhB
Udv92fC/NOhgIltNacNTYTMGA+DrAbcZQqeo1Dd1eNatGd7EeAjBOQrdN7sa0SMjvb3fGuge02bC
lwlKHgZiIvI42sVSAelXuVCayykDvZDM18GZj5Pcpex1MEbw5R2+cYfcb3G3hZ/bg0t2/j0yVAlY
9UxQcYbE9Vp+jRqribyBrP/uVwE1bDcBnFyoNDyocZ26vpMCqZ8O0JLe3ZNI0Vd2qeCb6ROVTFxD
fuOk6rJhwwuaQKQj1ejrLA0PGjIS1jD+agbEjS3RmpIgdhV3pQptU70d0jQ8yoajT0+styGhmVwf
xZh7V0E8acbsHhCO010oHCvtAGUtceORwPxW8fLOOGXf5Qtt82A7bL1oId++NCzlP6Ijq3AChxFW
td3GaQQh8Sigctsp1dhM3NOTi/c76Tkzs1ZhNsCNivoGwlROxJRDsF06TyXJBGKEGCrB/bPTA2H3
H7G+swXRB9sE1niQEDnhvSg1a7ZZbTav+hXZdgbNmNXZfRwoJ9nOLD5lM6ykQztKjau7LDkijTWa
8lOtAKxVRmHsuhpuCA2gB3WnmurkJgKnk1XOtIWq/juIQQRwWjXcvUAbylvFWhiLcLSI6Z2Sysfk
GnlVWmlvyEuALzIJzplSNOtU4GcCk1XcOTRTmOTlI++FY1CdSoA86JC9ZiLTz8BQbQhDCur4SFfC
Tu3qF+p4UiMztd5mUS2z5Nij8T64m4nUeBdYX0eToG5h14fKMP3L+2LkLL2S/Oos0SmNvKWfKQUg
FIg07bVJXRMYnqkR4W4RyyA21T6nASCoXPGMOwk9atmLh0dlIeiqN5hZFxJ/mf1inyUm5OIEk/hk
bYE5SP7jmqA30Wl8B4G6GGCU4pMHWFo172tEvGNcQH9DaEWt2QSENPm/12J9HnQ2zFMq3H33/x4d
3A89TJKKMl0hxTCA+vqEb5qRI/ctTINEgvTbjc54FVSPlld6VLVXRcP1ZMYAIBTEC1E3V2f/27qO
tE8STHXBDMGxo6V8gJroKGzQi6AlPenLnWSbSicgfyNumk25D7i3gC1oKeLvuliO3ZYc3GNr6QnS
gNsLdo8ZDfX56hai7GNohkeVC6/r0fWjgpVEEUtajLFZMpiFDt9twPe3UyN5C+qyZz8zLxSjOGFD
AJnvOpbYII+aSCxp3htvtnt7udt8FWptpVKLU+AbEmOmfarL8ofHV/0ofwvmq7kItzsExQ/e5lUf
pUKpQUiFXgxdwy7lm9R3XQncN7/wN6JxOsmFUNSL50NRpimD/ouZwH6Y7cAHUnVA06v35mBh4CHk
bo+V0dh9RoRVfNgn2ilDFtKcLUttrZ/yBAMnCW1ReAGAEFAwOeEX95vsH36bHRksNMOPW61N32di
VZS6aBuc/5jbcHbYI4krvsDWvNoFpJCoKk+QGjF9+0Fm/H8fDwT0Mobr667GthIh1U8ZYfQVq6aF
d7lVMPFe/FekZPFTHMzF2k++Eeis+fi7Wuu3jPf9FUFsS7Y4mZKXv8316hxPsAQ7Wsdq0wp+WfZX
ACN+1SuCsWYXeuLpiwVVxW7PO5XG29/Bm8kjOWjJ7jslh/69AN6rsINFO1nGXerRtkyHeML5yqWT
W4x/Fpo1l12uc7lDZyz17NnvhNxJb3rNgyMQICuDOpTmr1UTcZrnt2ld29vm3n6RI1+ziIob0pDN
blZna3pRZeT3urh+apNSKQrdyaQ3iGR10aPqc8hzri7skOWh0ZlHyohqK54GnfPMRO1MUGx6q0+1
i0xMLTLvxVF234Sycz/K1GePjyC5blSEjXsFpAdadXyIvQ2b0/0ORew0J3HKvqQIu4n/9659u0r1
f1Mh5ck7DGhIw8K+xXf4ScRBLYGLB0ce8Q30ecDraWgbfhZYsQOcrCSv5YeW8KXxd8BooMgr2AGG
gGUILzuZyfoT149fo4BXcUjlGRqqvmgkU5Uxt9gRWl9Xf9bpuaedcidVPgwnBppy0O/4Zt1DeUZy
OYj8KN7KqgEMl2Ml5PUi+gzLfKDpvih/4ijyikQpJ4fT1TbV8Hpnq+zHexVLOixJJ9J5OA1mXv/l
tyel96gjBvbwB3BHPHa1BdgfXLPypibhfp0rFW4DVwH/wTN1BzkmQS19WY1nE+sR/ABp3Xc542mF
Gw/8pxwEseS8sVoLVduL4wuK6REeySeCyecwQRbSjAgP5DJFlC/X5cCThesFx+YHuJFeRIrRS3gY
VafHYS212msInJGVH4ZrnFX1AzcuAHYoKn+4KsC8j0iMgBAeHoQec4ITSzqrWJxUdWdADsmJAW3t
//ZFeprq27+PT+wwzbdwAe4Tn0bcNbO8RytGP7tJ5g2+0uyHymaRB01tL6jyWM+sYTDuVK+IB4Xu
gS8PmEORqYAeib9fCE3Niwn0aI6z9ymuLR2ZSg6KRor76TRt9G/ZaCkQmuZfbPcUmxw6ygGviOGM
hXWMRY6mDUeY8PeelMLth06UAyEo5uaIujW+TfBsMsq5eBn6H4p7pSSsHdrOrg78PRuVEesYZ7aH
nCkatOVzNgT55K6RDw1BZOaRUd4j5j2076LtHg6R00C0wQ4gePc8cr2wKMjRv+ZQADN7tYsD2prC
qVnZcah1QB4zgWaaYvZ8/R4Nn3AA50Z1U9mCAgU4NnjIu2g/2PWLTKzjUGpF7/zjLI2P1S232s4p
Nxp7O7r5bENnpMSvc/aJ64tBW+QdnWmxArlwaxoUmQCDi3arszWOx6iJe5j7VUI6CdVoN2wDLydf
exRTCCWeCowLwo8xCGS9i/6sLezShcIh+BJRS2j0URMmQl4rumOUl3vfqkUFj8GgxeQ9QZw4/QFf
t7fftxFYwmrPsdje09hmAiWa7rKZ86vFOjwDv37h0D0tpycthvphU9d7g/i1yt/LH7XYJTAphzgi
y7UbSiWQZUoP+a6FZJKuf5fWJIXaISrQw9bZo1dZjKd0Nl1eYeq5afIO6GmivyozML611G9yoAdr
ji9eS0/KoC8m8yj6631vaENUMb5i6NX2dcdFUGCp1/0YWq2CW9fxMBSExPzsrIdVMc1bIcFywRJA
9hFkNe2WQE1+jJkmQim8QN1N3gkaU6pX7ZzhLfWEZnCH1qV8ESo/rk++GTy8jlThq0Cg9q7J66rG
JZSoOJZ0SpLl9NNq/2jgdmfhpeI4Uul1pyBdFnJRnnJ42mUFBMMn9Dr/jKI6rVkO99EGaVoFHf6W
ubyYFAkOisAx5KPe2AT0MILGw+QM+jyrL3xaEhYl60JZZNXK1YiPFVFpBkVqS1gHC0N7qOibuUfK
+FgEzIF2bSrnqKl0eFdIkxOceNvi5wVmSmXGQlhxFCWNP6nzlFWQezpo3xR+rDBDvSr4ciMh6kSb
XvOBmjcxRH4dWgPdo6DLxbY5IodcumvjeILyf7UnhAHTih4x9KyvhhsTQ0ORYqUW22eLQu50Svrc
+dDrK5KBUYOmuZ+2aZyWSIv376dFeWjkKasbFA/c6/J111IFabQf7BBey016rc0rTGdlXRqAOn5V
abzxlmJmeBnzMe3DXjq+rA0uUCMdmVWsu7VhRCYWBIYuoXMicv33elfND4Ibx4UtGOJTF/vDQMel
5MDVA+ypTM1NRkv5l9644EHac0qHQtabd29rlus0+6+SqfXN7vdeB7jjbmITyv7C4+P7zIExwJYT
xsMgXiZ+8g9B6jNAVnzn5IsciFMnnChyMUptT4geCv+rS4tgpLBzYSOvEvxDosCJRN+QfzFGmgS3
NohM7CvUtpKkb8FL2T90HeMpBm12uF3Ft7DwjmjnnHO+nVTLOYVrIXpO7Vuu8U1ss+o/KJd0jQ08
abmLXqjf7/0fKqhKiovKNqNZ3/tQAE6Xsq397IMoBFlCkf3i+O6+FLLi4W3GMjB4bZPeHHJOGuqb
eL56MhkI2FRFdyqD11aTjXyrJCKHub1MSsa3ruD/cDX7vU4zeih5wD+btBp4cmSd52XS8hY3d/bh
iTQQU7MD/mFT69dtQ13IawRmEpU0vF4h3LRdRqVT5M1D+wTvH720zzDeLoLpoRQLKt3h785pKvs+
BC66KG1NIqjPWmfoBKuvuf4zLSjsk910dFJ6Je8jdF7vVZZHUFQtBX8F1x8F4JjmX9jzton3Ln4E
CCgwtOU0DCs9OCktXMNAQCUmIYTPNBnQlByJ79x2JLLFORnwCIVOEduOCxbk+sndGUkK6ntTcQfl
1U6QNxa/hibsC5onoId0bK1wcoxull47GLvIC6upulg74SrUo2fZlrAIu2/Bo3PZh2fmTWLpeICK
kQopTPLJQ+XA4NGUrJ+GnXh0UnnTefNiUnYWP29o+B5Q7Grntn0xAA9Wi/jyCoLeoeEKPW62zkyH
eqqj8c+HArXHzzua0Q22jJjTIwlnt815UEfz3hjKI/86Jx3iIpRIhXn2XHYtwWOosabhQONkSzw+
ikcOMevl0ASniy/xXlNORnjT1sSC0nEqKS60pHUR/zhHDA61TERTiYi7SzNQ/UlPXwFYkTcDc9wy
mFzTBnhB2VuoFXDa3E7uiTTKgqM6BjjNHSaoTBCH7UwKpV9WsTI6o0eIhbNBcqevObcuXjEPwEqb
tQTapIzsYA24z2txzVcokOnaO0eXnmNmew8+AuKwHWyYjOkSL/zonrRvDj2A3fesL8qNEoN/ZLO7
1mlFVmrlQHYTsh+pM3m+Sbmg8bfqarO7sV6TYPsRtX3rRuJ6i+lkGpl5NEQ2nHR0P1Zd4uQvxQcU
pNWjY8CgHBswIHOD1RlbNG2/kJzEqiVXuGBR8RV/nfEHyjeAagr9O6Tw15AtpXBEvq2DqH1E8WHE
BBOpfhZO2c8C6v09CAK0RE7YYjbmR1/tygysanrgkXWuNBk2EqnyQcl5cVnvtTc80/HYwGV5DFoI
076/8xLhcxjWN41WVcdgcak6sje0HZ4OZWNcNSYovQ6AJRgZuxVmRRg/AJRf0OTBHhTCFz9vHMQJ
utm4D4YHJQSRJu5vKf1+kJt5rfWmG+RsudpquFMbs0jcnTfhQ+CWRLIaYeIQvaFF84DeFyGXXGNH
Thr9qkDCrADva3HRcjEpSJ1KpvhDfzLDi6e7khv9Tvq/zFOnTE3rCQ1wTLjrrAxr2yNaHTJT6Pu+
/m+jHwFBjYshFe5CWzyIxEKyF2POHeB4bwqtpKLmiPSko32N2DtE8tyrYWG1efKK4/joVU4zzVnG
N6BaLgrfklH0kf3H2OBkX/dA87rDF7aGZTyJ1213doJsJ3mX3YQtPST1yH70PNhbukbTyFZz+Sc+
SS0APQ1s3VzjCgyPAn39fbIkqjiFO4B1oKRvc/vLNQgyjGlTPcZzp1X9Q5xOG1ueAGHm9Z1DjIvu
PLgUxaqwZpboD5uOmylme8VplPGyZBErnraAriDGkK9gc53XQ5TCH+DKqgfvq7+bRbLfZX3rEh+7
OsMPvqmNNv07cSQzqLsa6BFdbYL3XayqbbZcFk7IfLtKpW+Hh9y0I0ZC26REHwrXkvh1hybdsN8P
HRNJY5TdTVf8S5px0sHetxWrqCTm/A1WvS2oeVwBgu2Y3DxXEJQtPR+5ZidMFADODxROMxsyye7C
NhtOewrUNfO0NZVovc5ZaTnv/ZmHZYWVH6gCVgAphx12sGJNhsBtEZzg4XxnLcNZkuy/yuWZDX9A
rwtLODZ12WryE4KGKSvfN0idmaRnMLFogXv2KFNeQsExix3iWOzgxQeasndwEhPBGVebhko79evg
iUpOVnfwRVwHPCvDuLUNmAQBapAzL0QdojrSqzPvOODkQLd4ksBSl4vzI0nZbF45y9+boRi63BP6
A0dokUjvnU3S8FajOPj3bw794HYERcK6zol9IFPO190cK6TZ0F8Hb0r4yxuIlz9IRE8ogxxSK8nR
yOEWlzdOvSyco/1p+2VGTg1iMHYR7DMrq3GGLMXuGOGEGBh8hKqKaRDHrMZjZhSYE8a/AiXqDZ9n
5C29G1YziGw7eMX2bZUDT8J3VHOurA/zvTYPIqGcIo1SaWUFHdbcnqJ8AiRWTpaWP+Tmzu+w6Xp+
YdgB0G2b6zPhICutdJLmzijrmxo5oWqj7+GfAmyUyJ0fSfXX8Pgv8nTPIwgDzLrqj5359YwhE3H9
FfX/rai3A9BiuuBHZAY4IOpc4b3ooIPIgEYNyU8nDtJXXmLsTAICl4MKpiQ+kO3leIy+cJL8MCeA
Eq7barXQc8noHIUabhseX1YgIwKKauksZqERfqY4LAs/KwBAWUL8wtTGlDZ52g8rDviAHpJZIQkn
hSvWGIbz4Feah20aliB9dBXBs0E7aRSM6ZUpenZ/672Z+YnsZc7bpsL0news4a1fCmDOw2MjzhIN
sJGBTEXHICEXnOCjohBv1T+tp7nQ8q6HiNN+F31OKwyeHNjfEmPvP/sxACUVwE/kzWWxBQuindHp
DxmeF8j1ta4e3vUEZfjo+EtSSxGK/Q9ftIhAD9WvyBuslJd8Q/TK+daNBqLfKwFD3i3DiCcQwmF1
zOsGu6+HdFL8X4l9oiJiad4L9XAFvaNiEYR7X7yDYB4t/Xdw6NQLpoCdPs8GpLH1V61QAUP71MAe
TX0yXXG1So5vhRqfkI3Zr9BBA/ZK0XPiQePXP3gxsBJWbZ48VbnmsOjYCs9eNAyIP1Bl+kZ5iWOt
fx0trfXbMlBV3IUo9XFSCBpeUHsZ5pK8+u6fw26lcrPuszmPO4/7WaIPhs/bMLdxdGy4+XfRW4ta
C6U5U5K8BNg48blX2rhl+oZfmPnELqXO1/Kr1aJneRRfSZcWxKXfEFDAW3ynp8lfIkN/xb507q+K
SOpXYzl7NWnF6Ea8EgT/75UFrgK4MKBbQqJFAu+CbXQf6b92+NRTSMvIH0EBRien2VTgMas7ETai
mwLcM5WgdmbI0YedamzG9hPdQ3oP/KFBb7EFM7r7MSil3bT9JdWdxkB6bppy7Ln2yPhrJjc+LEI7
TDzfQcQQ4VfuKARkki9NRC82p3AbRUwpjHy9qxUJRyC7xs9m5egyYQLVMqqT1EEmwfrpirnFCUzv
Hs4pkq/wR5Zjq/FAz0jUmEDxI+AwXfsr3bITs+/8fg2pZv4/rb1cLGIBKpGyQoBtdx/qQT76zgpe
/F7ZVpdReVi1sPJWXx7SZHupnApUGVQLmIwZICrwu5y3tDliheS7zjwnhUFNnmxS/4wIU8I97Sho
KBjA2Ds2IALUJ0HB36kqRBgmYNUSNF+8gX7TCCrrknEzr3cODPEKWubuhiaeZ68tZRTErn3xAaN2
GoTSQazM5EpU5VjtJooGCtHRDNBJ8vXekfq+2vbzdaEyfv90rehePZfsQ35N8vR+DTsPM7pm1B8V
U0mHOm4AQM59mECbuGf6rAU2kPaqs4HTY4cxmDEq+MUkRTGTMRSgaH91DX8vaf1nSlEzKeV3XWUe
7SSylr8KZhdFx2PQ/qOYGVpxBE5MCuBxx551bIjqwxc9yd4yo0/5fJ9C6kVwdIxq6hmjQMFKRT+S
X6Gq7BCheaxCoYIuevlfLVoSOi97R5vBlBeihCcFranS0znu9EGaed/yC2orLnXbwvUpGJFGOPdU
7AsEertyFPU6eEyDieVCNc4omqvfpx81LLgSSrH/cXXrKhxrCoNV27QamXGE9p1b+rNdV4hO2AVF
zDs1TY89N+1jnKfjxsWnguJVrnrEPx/nJSRX/TuqiAqvAVoilluau+x2zsN35HG9c6OqXeqH8pbu
vr4G4KF9e8+vCAyit9I0CW5zFX4phtO8WzfSsnscba+XC2uFDa75ePpEZrqFHj9vV2zfI0c3823t
oUwzS4z6Rt6FREQ5uMKcUA+3SrTMOciuHwqldZf206Cb0XFAj8GB1XK/rhONkwInO8GZ+17/6E6e
JL4+iUAUVzCV0+rMf9quaD6uwuWcR5eZaV2TyV/b06RRwulIlGYA+i88fjPtmst9E4MFMC2yYLXD
cA4ODD5pmzbvqcRndQaJVmfpp+T6EMwggsGC/JXMoEwCqviOMYGF//F0vmSaHDbxmD7nEztJF0o8
rwISmD1NOzPTpf19+Aln3n0YvgRuotjH1ejEVIGNSeni+Wzw2+Zxa3pk0d0nsNBpx8BAYjXXsVtc
mNb+9fpCbfb3I45vZk/A6DRiBJpjFHo3/Q93vOqYT9FaBOVtaWcUO3bUbTeaEWtKQvFjDVpLZeNL
OpuN2scNdYt4ORGdqKqXY9X/+EYMxEc1JQBP4V1z1K6QY1IM78jkW/tPYAIx5WsLIUDvGnhiJUkP
QLdAup9jOwIxqdoMsCmlEnbn1QN0MolJ+fKcxG7+VXLHTEtUVTqWWG2xIuleOcOCD+w0ELYY5yaV
SH6thUkKFutW53Zua5ZOvx1ge+uOMIaEsiXk63eY1tV7gR4FCb2BwtanNT5TTKqdQ3l4crwa+NTY
y03ZgC6bNq5KUYr+sVLXo6hXTYR8Xz4mRTEgb2Q+kM+2XiVM2BmX2tgOd7BXeIMlR5WvosNMryFk
J0zMjSS/zqP5w9W3JMlve/9j7uhDgU6gD61rdTYKfPv8ZCMVSGVrnhLocFYrNTLJ9CkpGE4muEpq
3dnpQ/cgdSWDhlRQW4dSVVr9g6YMhC2HnNRli90/SDZmg3tnzDustpFkYalEp+bHFs+QHWVHqy7w
Z/yCTgcsGambEtSsxnlZYLOe59a7AWTe1R+lI5anJBUu+gXzb6tGBOj7NeSpYkco4RDZW0w2m1Qt
XCh0MsRxoQGqwMgaFizzhuwsrALPf5k9dwdRwMoXH8ByLKWltGGRRn4PX4jKQeQtH9G9emev6l7N
3zB6WGVDHz/R4i/WYgLSLfDnimgGAelfPjdQlOP247GYYCRz6FgilvEnSnXvHCtcc/6iMXfhNGXI
MJEqXv0JjgvVU/Osfx3n486HG5MJ0iO+A3DVkUTDMQyu/LpRphXTK1r60KLHAi5Ant6TZf1QMmy6
eJP8SA4PuE5ow+GMiZeKUJP0FZqvdZ3+VDyM33dkuT+wYLZqjdYqeAF9PXF6h15vtwRVrdcgRF+6
KLRpU4wLkyNAnjCISdDJg0BznBZDjYtlBAJGJhneNlX445uGtmHu0hyXVj/JwPu6IRe5SYaRqGkl
obGJgarQqDZUtFMClYc+RFwgNyF4tZFdpw1Uoz0Xb4vzn5bptBzPuQMaElxKpMaDIr1PgJLBLe69
CUc4YMBk4ibPj6uj0mnMkTMf1aoJ+YJ9EQBzeJDeUwv1/bF1FtzTwVs7n0cjWfXcgOq97Gqkq1Vd
6Y6nBavH2ZeOHIuPY7GDvnRGca+Fq5KHtb40ehIDUOgpjXwmBWtheYdiNIxVn14v7L/AEfMJ73fi
UYLZf5QsdIHbqnLoMXZ8rNT3mYdn0lBGb6BOXeVvGLuCCTSUEYUGl0P9zgGGZ/EGqT4h3Gj934Ez
4kifFp3LZ7vgm2pc8nwg9KqcFETSplmIw/F8gickN9A2fJ2FzkwMpztzVv8FAF3C7d4atvjHKHQR
jTHR3bp3fsYxtVEjtb+VnIv2Z5IrLs9ZJ0Ql07S6OVGNVTlgyiJtMRDqnPkeEj5A1a537EZXO9KL
i7PDW+iJb82EwMU61lXn0CXa8MJN24UDnWJi2N4RZpAODwk4hUtlBZFHDC/QCC2OpWGq4DhMbjgY
e037khFfkaQ3ahRduCNQlsri3b7C1mKZKPnQ3XBJEEfd6x4Gx5ojv91UEepDm9s/qJs3ytMLVxNU
3ZPFBgWjB6R2vwPz2ah6IZJN0GXrfA/jxe7jxAjE+uLHYKWY+MZrMqewPNFeFGBrdRAUupXwxVvH
WIPmncbUnvM+d6fioNi1sCUKx9kfQNCibHSZHrlZVoG0bloSwedxbOGsAwTenz3D+AHwKFkFOAMJ
JcHMD6bDIDQR6zmHjHvaRL+ZrdYAm4aLwYyc02WgXwh6oRhKGgqe2VT6AjgDwFIUzxrMHfPhdy6+
BXj4l7Siu0L90JXewaO/0IxNK8SZnFFD5NtbAxJ8GQWuFeV5aE5IeNpi2xGJQOLwQRd5DUFp4nF4
yPaZguehS3JozVHaqWl2vlHkXlaaZKxW1ZP6hJvJKcyQ2h+mtTlgMRR4i0pcCntq725WQL97Aw+b
B2ISwOOj8NbCFVXn+5V+5oVnDYKuyxx/Nwd3ziLB6RRqpCwLoHqyI4CubcqrZshLO64xpZdWmcWL
XJ0CzJzJvpWPn5SNZvCcDm0gcX50qvPYcXQewmvdT2VGtV6wmCVXa7B2nJgzgiZ7fFuBbV7yx/fQ
Mr39P4n37wJRjdbZTVWlEkqrL/hJhsOHf4E7Pd0sjDBE2NgouT3N8iffalBzqg29jOfH8y/8xK8t
l9PuNKCTa6NV/BdRb6m8ev+54fTCT7mIlCplYlH7hsFi8CBZIhpV+WkyJWiWt6oLMBk4gRXg0lDT
cYn7jFFeOXKMzNpXzFtY1UUqh2xHFAEPMsQSF3380iaGmNVzCHxz6ah0W7pu4hmxvZw0FHtRaXsh
CuYeb62jvkawEepNPIlRO2ZEyMxSJ8TbbwDPTlaOhtNEkLU0MxXGxvk0Rg6lKgt4DJKn84ihsRyP
T4NrOcteI76CfSJ+bvw2PQPH5Ac0ZxvAhhokHf1vd1L0eCY7YTppPkp1AYV+d/5pnu9ez+PC5bAk
esxCf31fd49SRACv+oSTVUIcSfiRw4OggXqLjWI7zYyOihHEbFhzCxtE5EYS1T0uGpIaylTUPSl0
VOQMmGHV1knoFwYF12fSNzMKLlfswKupRQJYWw0KQs+bpbS1zuJ8cdBhCuPKWy98z8ZlLQKibOp9
zLjxpHBNUoRuySPuWKW1YimohYmqXCJACPGao6LQr1dTv4yxCaqBZAfLB0PQM80HFx5anyzY6hdQ
DVYaZlc6Ry5nTZADQ3UyG8F779YPe7rmTTHV0bqtkTkAcs+e2NaA6LbwEbFCJOp3i40jmfeKfUen
fZxR8weMgtQIuRL5bYPzX9kmN+zBaXelh975HgKa+wPE+tnMuSqty2CTxNcYZSIMxQV3wZn5JDoh
XxrVteChJi/aDrFHq1YvLFb+z9/Tgx990UUlyFZhFwYTvMIDC3POl6V/e6tOxizpmRE70PA+p1Vi
iA9uEoIAKC13RJSKAmcbYdsJeUQJTg9FP/bgBdn1wXts8nS5ij4t+OByU84wsmezWMtZZg0LJSg2
E1vvqNEXepuWmG/scytEPyJAv5QhzHmxtUulXEP/QblIm/Zbm334WEZYnN9xiECXYmwh3AGa43rA
MPQypMvtzNP2s1XkRfUmwXAuGICVRb18h1StMOT9Jt4GAyQI9wOtEa6/1A3+fLLdgbAERHUahOxK
RgS308CMha2j6rEa6jWQpNKm7ZyyedWUncCw2ixyNS4eerMled7dZBIxXsOcLE8pRWY7DZ/xDK8y
wJPGKnzT+vyPOr6Gk1esCo2+nab7NrwzFRtdIyBw2AaTkVjM94UHOsk+Lw23xnwjvffJ+c6QJcos
LOdrqldb00ugBugTHwNSV1O881+1K2QwOoKDL9sXPg6/aBWA/lfmXUY7tWx/sN/LBbTiOrVt2QAz
Fn/z2/UL+ApU06UGI48MEhw7lAxZr7sHZbkBaUpvzahOnMCiRbqx8xCtq2dwbegR39ezuMKKJTKC
v+3O1Vh0jxC8qUHm3NqNxZbUH6Sv365NmsXuzTKYqri6rzhJvJh7bBuqiV06g26nNk8RYdaLO1ym
L++cnFeUIkzaXM3wBM6AV/X/CBLHEDa7k6VJVNF0YsBV8VmdGJVFxufCa5fZKMFo93qmIE/FH5wJ
KFFrkh413Z9amx9Nf7qjvJmOT8VJC614OBTCUmPU8sR52vjFJX6o03LVXtc5dBcyEMRRctURKEkh
CGMYoaxtZ3GnIdeyZSrq3vdmYZYzpr8eA2whdGOwUJ2cIHK1R0D2TC9YLnIw1qUqWba7z+2X0jL9
YTxNKiC3fnOpT8ZaqkAM1WjOInUqTUDMIwraQq9kgAvAw4znqD4dXniCWiziLkZ6nr1cZ3/JjbVA
yOK2hpeV4ZC7pNmXZK7xMh8zoQrekxLBUj3jRy8H67YMMSVfR6SKql9BqDArn0s48LJtNjwF3gAx
R3wUESHwTgX5LZ2L+mAOXEqgGLnbZXjAKFla7D4cAWHKO3B0DwV2MnfyXRqdXIUTWIa1TnXVh5z1
f5sGuttg65Kdm5tETj47RO1cL+xDRWInc82JcRvMnbiOptLVL16AifXcl29Nw4fQjM1Kl4WUKJ5L
0ZfoP0xXD2KU4+jBqFtLZsGPoakoFeZneCMxwGNNr5LJ82yW4Z5pxTRg/jsSiXiOs3L1dAFUTudX
XX4hI12FIQX+5eDnPRjF+GsO3sm1OZYkDOP7TDraVaiLSvaYSduhUDCVGxFQD6EXhs+K0FzUAXE9
GbjSaU5IBrgPZTnPWDdu0IdMsIoVLcQOgH2w52lIDTJIMBHFZOnxGkSQN/+WEnYyeiNNIc5F99Fi
TsvZB/w1fMLN8q2ODDwdEhR6CZdIIGX/hon6f5VdOm1sPhfWG0m0ZickQCxYMH1ZEna1+1HiQO5v
i5pXPauP97ytXvo3uWwc6NR/9ujNqyrCQHrJCxadBjonwhiSSrcJPu0RzywVV0DGjdvAYzqfZlcL
PUiZBndjAiasOd+pWDSpdDo8lnbnxFQ1grf70Zxm2qrPA5bUjVx/Twkb7bSP/Q3yryqv7e8oXBqf
T9ZRjYZDwSbXc4yncdlxEPm38gb7l3kpwXKmqM93KmUZstroguMXjdlf1dzZNGvwu9bye03+JfhD
VwPH2iod+Hwj6KVOWNe+b5505biU+2OkvBh5pmUDOojulebyudxFvZm/QWbQUmHbPKAaSRA4Gc9P
CoTIwtNe/I7IyXpMR/RpmRW24Gp6Eur2dFVFZUfn8nBlSoIrBc+/vrfrCtW/keFuVMfelGoSCzkc
80J5Dtyc+papzl1SwDkfypuyiQY80aqVJNoZW9EU85BB+SDG4mAWJxR1EPM3IztmuFZBDf6JM1Oy
8aKIwl40dhjqkwKeksPGQjRD3SssWE1ix3NzEcryD2ihAh3Ri72fOnW7CT0yFZsduq2/ZuJJK3Sx
DDHNI1klBYBjv4zoAKC4HasCi3gktGJNOerm268T2fNh7LPqp2ITID08RGF0xOJXOB+jjvYoLDDi
vHoHNm/SPb6pJNnx6S86fDl7Z8ZUqGMcoJkdwsqDGhfch7wUWajGgFFTjOs3i/v+S+9nG6iW2DkW
awH7t5FpStxTcIz06gD96lPxNUWWUOfvvJhLLBjDzRyLwXNZL8TFGMtwlAhLFOFic6T/OzLacTET
luUnSC29Rto1COwzHDamRcG6Xn6N8E4kvrrZmiVlIYIxKu7B/Szb2TZosKYUgbb+j4OxgoFBQ/LF
OpmgpDu+M5Nnb3fKTMwEfCpEsQwMw83ic6QGHIKIhCWye8AQWPrWVIzzizDZrmpzs3Kh36wzJzN6
8vbbAvaCwyQyxJbchlaUPEferqjT4xhNmAYYNI6kXBUnXVCMxDAFVkbMHDf66EcNn0LYVMo2sfZK
Z5tDiy5GU6V944RFOYgJwqllBtzW3nPfqIfjjkkqBLaa0fCioOrR7iy/M5uUlJzZSz/XsxB+hdZU
44v6sZRfLI3nNYeGGEbzgxDg0XmYVojtmupvWuyHT+XuDOcPRtQPsex6wnBf0oUUJiV5FUyd+uFK
qavImtgfZHS7wSZKfmyGB4ExC1kvBCLstqEodVOhwxeSx5VrmUcWgME68RQ7UYjU0P1rRN3FuZo/
7Ckmn/OS4Kp1DPveT0dS8bJYABbaXPVHX2g2F2K15ONTxyhYgW9b+eGOhHLa4GHbdhDluh6wI+xd
ApAkCN8kZozYCztmGY1tgSSygHse9g+H66ozamhLbo+z9FlAXPJuc1lNXmhZvrayPlhHJlJ2W8ud
1ATIygosWQ7S3F2HFFGPH2BP4zaAh1KlJZSzUQbf7w7m8Fd+ImEkZXnfcHpx348gt8OqWqiXn6Rt
lBLkDuYJtgrqmFJc1S6xzIAOWEBOPp1GyyIoPUE0MS/RnuksHK4X8GddrxAUZ9xuR8lmwD6Mnw2k
pdYAjlL+fofj9ot9ge261+4pOf6LOq0+SzVXhqbwV7ttirHL5GbFh7d3rPxhdo9aCqSWGoyNi7xe
a8I71cSaCUyG8T3RoWe7Kh5945yrofB8Q17NtW3B5dM3MUrazbMD92UgCoUOtX2FMN07XcX1aRri
agq8eobXcH9j1CVOptT3KBtL3XNxiWUpgpnURlt47zbaHSC+q1qWdcic+nv4pRq6a6Hyjf3uAUXO
wPrJgmJe6Ra0zaIX7VY4o2VPb/4U1GRfIufp1TsuMNuRiiEZ1gWtLwS73RpCh15rUVFsPayl6u+X
SE+APprrhr9jRCLjB1g2LvE/Gc+fgX4admARUi7C1E4xvBvVr8yXT59+DLWyjNB5zCgQ6HCkKGPy
/O9staMXUFtR/Av63FCtYcwD74UGufA8/X0wWOkRXGxNiZF0/QdfWNVI15foP4bOC3AIksB9uqLj
osih0It8G/h/SLsau+veLmQGoRH4NXld1zpMxwc2JkcM/km02Kb9mgFSGsAGPTn7YeGy5Y1cbee4
KHDe0C5QcIU41hTIk1e++GI1Yo/kqvcsKRCDAFsJ8uh+hQAHDveIWrmVT9n90LoiEz61Az7BfR5b
KQluTDITKHko53dVsllcAl1FIZMrqH0C+y+IkAzjZCJ00V4Ns6PH0JMPCARbQZAxQRBlfJHRyWbw
tn0KuqEUV86Rr2DYI53oLWBRG+6x/CPdP5y0yjGCITsVTgvHohs2ZNip9gFso91I/UhH1tzPLUXX
9NXnWVyuuoEKq/MJL4hHcvd2JLqfoY6ETdx3lfrc1TW7sPbJogC3g3JfhiWQX5ykaPHDCZLfTup7
EgoHzbq+Nprz359517EJ2UK6YsmwTjRUViaKdl+k8ZPHzXfLtThpvGAsMfFK0DAFM5lIgVYOCMiZ
gQIKr8a6lpZ2RUUoLUCSBSGR1Y0jgbZUpCW18ao8sH+l3oSPB25fFwJY7mIbu1TrJ5nz9dfRMRfp
KDiI2yec8oU/c2fHJj6tk8YRHOEnND1ECWPr2/sGz0S+AWBOXspmdVLqZOnIrnz2PhbL9Cs7kqhl
qQ7y8fTmGxSNTvoix7xEzWWW0OEU2n+gIbfgOcoE1XzqCGZdURPbME5acSZbpyMa7dqp1Hsxeokd
pk8ssREZ1ahRwXLbnIPNsUQkdYzlmFhI1Vte15PHGXP+Cu/7RVidoeJXUYLDoTxpedvwxk7VNjJP
tfAPJnBqslhAoDttD3iujwIHc8H1HVv44LXywaJVBRudXXlzm7/QF+DfSUTIzFNWljNsI958S0Y9
ZmFPzdlkJsY9XHOgswjc3BfndfkvxRY4Mp4Ri0reFCyBrr76K1/lRbjDXMeIs3Uxo9eeaGLWqqCf
xt60VGZRuLcbFJXgTMnbRW7xBoQXVGSS8t46RQvwEoYjqWH1YQMopUg0O5inF16grnwZM6PQWAgj
JUqXz5eGu9JGIcg4ITs8Yvo5JMjvkOPIdFKvWoVEexJ0nBg/aPwRDYMcTNVFXHvKAriST5W5S9F7
lyawAf9nToGM8bwoEqsecX03emu+rFPG09Sm8UTRjqkoUC+/rW8+LoPfBn5JTM2WG5KzS2Q75Kvi
fjEeOXEHTyrj2FxIgSL3mWa2itZ19spw56aWhHCZhvAncAMwt2Gj51L0eI+NGdEVVihms5zALpDL
JlX3JITOLSic/jFSjnm/Z3vqj094gXlOiVf6NFrcaL5ZHM57xnrLdecnbpMmuLBhWORhRtyFYIzp
KZlBiM3SKV/iwOBuCXhCSh0TfFBSGg5LkJPnN7q4q48AdDmJY+Vdm0FCN5epM1TtTZU7TzceAAr6
BIP7bFQJnN13MGmssWpxmc2iuISyXIAOGrfANtok9V2CW/jSxb01SblXKtc9OGpKkTSZaW/886Gq
acYz6s+D8WTh2Qis/tAtG/S3OigM36FGgw0YQQCyeXjf/8Qf/+hUWqvOwzffVfyWznv7WlqdjXjZ
LJDnsYQsNbv5D7yb4vaQQ+tR12vNkYeE62dgI0Q3b9HhaVGGLtsSdOyXp+pFGzvgoh3V4dhTtFvw
Uoj3guenD5uMIR9QpmBVPTl7/hAHCyZ4SPm4f3qA5mdf/s5opN1NQcHQDNtEONfDIVAPOGvjDL57
KZslNf+hFQaWeddgvW3A9YTAvLiHu4lVcthbnNtHTRHxEv4tU7HzWk47Dt0lIqkMBu8xP1NY8Wlm
kmfnffm4N3rFO4xok5YCGWsJGuYklwuGx82lj2ZsW+k8bXJJcW0Z0k4p2yDHTgOxDc1mtvpkhufK
b81QkFy6rtGWCrfK0pPmBXQ7RM/S2OaDvv8cgWcRRICXVab1nXT/lZL6OzwPvnjkMBPLKNhFdQ+p
R7Ap9GqtOFL0G+hm+O+4BzIJloQbqHiXLuXgHMtb63DDumhpqyVIGqQCJqZeKCrzJtE0wDjI3HCr
UNgNQS8utfmXMPt74U4QQncWvZUqs9CY8isTw2Gz8wKtmHR0pd0dhx010x4Je2GoIq6bkBdf+BQ3
auNYlPoLU5Ws+1XLkURRLWrARRyoOXBlNHJiMFUqukE5XvT6FBLT7U8H9bYlHcNpdnFVL9AxB8/Y
ndcZLSJAZgno760IVzWcHMf2O5P5Welha1rOgOYVupro9siO9xGTDFpbe+OPcYedHzvO0u0czws1
ZAYcJsPVSnJx0+iCZvlZ5r5oO0qWrSdeSrI111HU9ndgcIq1XmXJJ9x4+7pp8JdUbk76ohKE8U6i
ahkUSYiQVX3F8CS1G+qSRzfJIpy1elMPbV0xXlQtRCcEJ/h9n5I2mMMI0YX31E7bWz+79L7Poko5
gqLctLyPNbdVFx4J3jJNMKY2IdRPwJk5CYNgze0CK6aOAtqDSGtCEmJPiDmHA0dAoYLVCJpzRPGr
lp81j+ltWhKjDLINqPPNLOx98c1huEztWbeGpjhoX3F8e5Qes17Be3wjm5r0RVKypHul22dlHz/3
NfS+f5Aw2M0+W6MQcNg2J928FrtKnCA7l6aeIRLjksTz6nU5vTX14NvMa2BPncc4a4SLN8Kk9DwC
1rOu7TEIPBp71zc5vqug3ycFDP9FfcHmHySXk89LZHfTilX8SlTy4T4dA3GwDI5I2zmCU2PoQ3g3
w0X7BNXkdhfto0ukDu8jiuUoJ6qf1wuTcHpYvOwJsf/j7cOS1rzpHyGfgccnuI8KdGtPPdMjq6ay
yLJTnDnkwUFaBqOlD7/Y2IFOYthExBNo2U1P7DukP97SoFAplm/lGa2U9DVVemrIJXhf/segxzKM
jVWyt9VXsZlpxPvCHnC4rs7av4PHsRbJGv2lHwZ5fW8fAgDedK/zy71MWDqnAZEr4y2F0RVuQPo9
W4QII93phU4pDzK5wilX03uvCGUf1bx0FaTSig4//AoKhc1yURHFsIEVKZM9PJV5CGonN9GSKlQI
aenTe5+WP1Ar7KXzhkPIttBol82uec70Iv8lkR9DK9N94btQHNhXcC+ipeJhhuiK0YGsIsJeW/9A
TBRE27XhEmehV9tELZ9TvyrM3v0dO+sh1+41vNommAOLgo8vWlr1AKj5aG25bwdSEdOtipklw02s
y+baMIDVZovh5v3fCX9EdxVsTo8ljRsnA2+4nyzNTg8Tald5cWUypHIyA/tDUwI094mTmTii4/YB
WcIlLBVENadkO/WeTo3MF0fUMsIPhsAl6nmy+gVXQuJE3CS/f7s7eov1Q46pPkRJaUeTzRX7jIfB
RZpWq81n0PHuBmxOxdWb5/lvDOdOl8DZ2f9uDN8jdzvOI5gcTPYWpSgCTSnyIW3xx08/1P/5es41
lca5D8naGgWM2QZeOHDF4pg59lpEO1lpQvok0H7o4AP4bLSob2yS6xld0cjQx7eDdvu/xOkx1llf
baivUk5QFbPHEnqrL/CQh4nhUuKbW87oW0DdDCKZE6QIsnbaHqZalWiCBe7JBLxJutYrEQf1V2p/
pJopinPNER7geWONpjC2bZS+sVnOfUH7a21+59L5shXRnpjpem03ChcCkYJlFgYE0rU3nJOrvHw9
cPnzfAXMXrMwtZbWC7cCzsrZkYT3ak4VnqCO20iz+iyqkAzJwTIuB8LFwIp6j1ZsvuNTVDaUn7F5
byUaCDyC39baMbnHrVgizknsjstPtbTY675J+FNJwck7dlOr91K9/oPcjQQPlHJA8Kx3TS0QHxZt
QuGdfe1nbYHn8vHq6xN4mkO/ewAZjp7zd18R0HOu/0wlh0F+n7aDnMH/ARKkVJTPMenitKuwmw5U
gc2M86K8VAJeduMD6b5340MRqJKQMcd9yjlg41onEsOf6f+6WazGqKi5KhbcEYQo01ZrBAU1d/8r
PY5g6X/ekIxeuJ/vPjHbmowKwGoYcCiITy3ly8eU5bFpEM9+to7VzmPhgC16ZbrSGM4lWq7BIwFK
kLwC6wzyK95nPr8EEfdEfy2fFPTZF4QOTzg0GLjKop/U1WfQQiPAbFRosS41sQK+uA2gkaCb6X7q
XePq5NgL6fA54YRdKhzQufTU2+4i4/BE9g7QaZkeeTsuASvxZWG0S8Ksor7xmzGjYjJ/k8JQ0L5A
CZW/WUFvevuLUgk1vJjiWYsUNj3jE4ay2dgwCV4WtlTqj2P3rzwbzWUSGU8He6/Yoeb/FC3QxBrE
pfdcOn76t+ldCApd8wicuQ30dL1UrCz98DmqWRQV3juXWmfugZNKAlLP0Q2lVMvnCGh7Cgp30vtU
oYcezEz5zmgw9//XAfmewRnyk1I8GNeJa0/h7JP2f/K4u5arNzXnguPpDVzDRgaTLi5QyJ5x16og
+Y6BWRaKBVBxvoMOvoYjaA568h7EPvOY8/hWplCY3oOJpo4xXtNWip0VS1J07t5Me2ii8xTM+pux
dVbJ2S3cFjPpTVfuoxLYIioQnIG9fYSadCB64SoD+FAF8dwbTQtMveLhuj6gZzdaBw/Jc7KnJih+
pyU8jkprpnQ2Ug5TxCxt2tUpb4nbPLt5A7Fb9PK3mkuhIrvYowfCNsZjBA5eVO/fkJqjFR1D3wnP
0ARgA1ZFMdIaAAaPAjkPLVaWIXQFo8OMHVvfrUxO2VmNCLIX4dAlZio6Wi5tm9AS1RVmawBsgVgA
zx0rOtX+9azaIFjxXdQ85aHt+lwhuguGHS11wc7EZjGA7dnUMuNna92er2DaBBnSHD6Kdql8rQeR
I8QYuQLtniR66pNmtHO95FyAwtt2k/kaL8kEfo4nvVM/pLO38wZpaBfxSOEx0eTQdV5b5qHdQGjJ
Yyatu7YqOGUXzFRMNdUbDvYQp6jza/d5AN516kx+Zqn7ERTqoE04Pmza2TYEX0u7srcs7qIoAs0J
SOuTDBrC/4hlwjJmvBf5/ai9cXKmRDc0ovI7nx5HRTyelVlM6bx7cUw2cMCMdG3thdJIf5DzBc1F
W9XQBRL96MbFmRDxmhwHh7HaVADMsKT9Ippp73PA5GcdO/WA1ysKqy6DUa2y0XuPkt5r9Uymll7Q
JItOGA3heM2ywaZmWmHcI1DPQ2RNfVIyYkNpuyjwD/Dscd9CPJu55tfmCgA8sDNZLFuuFd7BZC3F
iU5vARRp5A825XotUf6LS5Ny4R7sJim9ug8LU8X6lLnmwKtbB/Mur6JbDb5oSy2EQdBH5oMD/cQU
EafAYree2ije/Xl1ob/YacTzN1pSDPDUInpwiD36M77X/AK1wVYC3j6qLx1+7s0k9sKifFpeqKNV
HLh/eiu1I3HMj3s93nuV4ZrJfV5OyKy1XUnvsBzb9OvxboVU4ygJd02TXCrgp7Y/hEtI4Aw13RkY
Vv9FtXgcfHdY7nLbc1x8SKfJ+U3AU3YvNdbL1Fq3JhGf44/v4ABj25RnAGSIlZTYNEpFra65O/Qs
TkG6B6zcGwW/VLQpG4mhoUj391ZrDCpoxGcEwQf1p+WMGHbBSsugI9WpmD4ddlaD9FDjXgagxXMB
isW9CndLkNHfeXeK74gMbuDURTS0VvU12+3NjBW9o71lTn2x5RzKVzL8f3GSL6V81vOKd+oHPLZY
rTBCNzcoR/ZnHGRp4J0IP7FgRnoXSyoNJWGeACXDUHkPcxnIswcyGNr5/+lesdo+oTwK/6v6OSLS
IRvWyQUkkul+af2kNduiIITR1JDj52RFa57urgfZWGj8gsc/qqysjbLxWPQUd7P+pnwETajM7hkr
S2W4da3BBE+aA4gag5uwnx+AHqCh5vNSaOad0fYaXFltusVarYZT7fD4j7lurvCMcncXOT/O+5jY
n+PyP9xiQbdn3O/Vp0pYTccFvAm24HuURHtZ5hRUKeRa5uZPzwVoFoiFqap7T82oXU1CuFE3uhzg
B4KE5rzEyP0zcyIDeyVAu67rTs3wyDkFz9PavZOTQBFI1TA4hJxav60+1A5oDoBN/cAkL9THaJCB
9xZsJFU/EcSdRZIODx2BpZBA/cg4jGjC9uc6SfMuEziUr0ETvjwmcXqZKXk2GokUkAlORsGBK5YD
FxV2dYGyssSoXsKZYRl+PlJUJooTpPefKKhY3M/rUF+XmvwPxND065WDNhnp97JSHQX6gLtgaVhG
hOBdmrHcVylnK03w/2mQCNN7f04IbNvCPFAHVAQuesYzGBW4LExLSIVsOee/gnY8s5gK4HEPeYFQ
fsOLRrDD+40/NEkhPBbaqtDP78jjORJ94F5I4RF8JWNxf/CZdelPwTfCPsU1Rnl34lB5UC5/23e/
5CG73GML+10X/TKUNfTS7P5niwAuzOtIAr6RRzvvAPO/m1DjvxJTkr9b4JsHT5AdaBkVWV0vcTFk
q4BX/cfshucfSIhpUPQ+lPu9TVaX7rT+PqZjCTigVeNhXG3G1evRwyyTrBtDNnYJDvrEMHran0BF
kWEXP3W9FKxiA0CM6Gxr3OpMwDitOOW5+hWEt23gHXnFWLKwKPwAvN0X6RKWSqaGkP7xd5nr4G1i
Z6Kt44DlImSG5TqsS4mNNVnGEOaNBLCWufZAFkYtoV2boQkawFVfAX11oCOd4xy5c1OIoY7zfqvs
JSaFs1WxPKAh+hnxXh2GHmgsOTYj5awhakJ0doaryX7udcoKbDPwZkQGq2HeJdBXwAM3iFaDrKMw
DdGT4Y5MZ/MMm5FZavi+Y9ywF749W/uVlsCyaE+48g3I4vztITkilACHh5TPI0FEhrKb5tC6u7jj
AH3bIikIvZ0MOu+YDZxaJxfpR13/cpYkzqOVQx2kjqygqHskO5zuD9a2rt65udegNtJhYn9ZCzpB
HJlQBYWCs/RXkt7T++kB9f2YTPeFNvFEfq9hZYSYDyyYhWihRoxyZ/HNV3qx60A4AVqvX4OF/eRt
afGrf/icbnGFuhzJPjO/uO0BeOBEMNx7WNoSYtVEYdd3uZf9Yo97KykZG37yDuaVL3ExVgU//vDm
UuF2/9tDldlV+4/kYJxdVD06BmEU/0VjuhLICngnJW0S/w5b9+4HikCwyhuCs+CZ8KM72mKg1HsK
SvPCcMPAYss9/3F2D9+TtJsmt1F70yq6opXDwgBJUNUQuGfZaGNGQQ4Y3SISC9RVj74hGoOMnigF
ZF0xZah9dodzqZ2pUU8fTDlEbyVki0VU9/9CbfJ9qALcxihcuS6UX5ZBJxfESG210+jxF1PTnvZg
urMAFLkY38mP0VfpYwxbRIQPl7UoeZzEii85weZ//kB551oViyim+y0B+/QuqWwugTcstc5rPdCK
4inLNZDntnb3799CrhIN8ZOuNT5Vhl72bw2oUJsPY/ceSspSfC4++tipcgJOiRn/CMEEHMcHDu+l
jh8CBiiJKnJWPULAMraWOIALbZcqHxE2P6bTu8umncJO6jNby9boBTqpixhD4fkaYEl+QLFTswSd
jI2M3kyayuP0aZQSeJeiW/53VGMlQ92uO/aT2VeDVuy1OzOOuGFan+np8JjCL1FqFSNQW2QXjU7j
cJ8pTkLBCsnTFvNO9ZNEhmR+s2i9mdi98kY7xTZ7zudYaGpT8KoGrBZtUEf0w0fu5WmCrDxNZbIg
pu+amhs1I7vE7QoKEDcHZnSL3ijyD2rF8KwetlDlQnMP7eVJVVNFO7G94rFdp2vtlRZbtI0P5LA7
baQuil8KmonqEYmUWj5k8zVbkbSlnJKFieKjEHdRIutnlGIUflX1S61LiEj7ZexjnEXKQ+77CjpX
iKpAOev0xD/5D9Toasnfr6miBrTV2J5ALJWvzrSt4xtEUHz0abIsgnZU1eysiLxefrZNE3f54M8C
1PoUzlD7sauBkNXzteApKN42z/GC1IXfcB6UhKz5J5ixsjSEhCvi2y2jm/FbPhIbcezKMKEp1TWQ
eSrpPdAXGtlGXxcNFwzrgY6/yB8eoeS9I/Khr9kmdlJDnjhQFGr6wJxe+9zYH+sl8S2jpYNfbruV
P9aWl2NbKIkGVUcTJVsh4zFKI3a8f/QL86iqBQe/2PW2vdkr0qoenESImAS5qKowWnkYo/SGmvdD
R4DfKZbRpPmLqaQhWWpcmpJzwEBR51rX7cEnRkJ7DBKGx8OiO0zI60E7nmqydLG4saIOLsqw55Dc
rpyHEOgzKEJTl0QeO4MyARXL/+acW/W9NKFP7WMhsMIMruR3UebI9N84NbHdeX+EH/UL/mjJjsyu
b1mS+GSbhWSf+SHS1nD4VxawOuO1/uANJiMPFriqcXPjf8fcFBDAur2l6GvwZv9oIBU43FGuHkzd
38aBPgUPybdsYM7BvihCO80CHQfAdQ9sqTLctlgiuOreWdmpMcVW9cR6ExpkOdNve4zLBeZV159n
KeJXQh34TrsniUHaGSYcXxBfWI0d4ibv3tYZR0zAZyVE57ITP2d5hfN8LBCa7A4U9IMj7O2no/4p
epWv0MF/Q3is3+XKaCvkepeKwsX6IJooHBQ1hGLi3unIgaa/PVaVFh7hEK5XwClHcHMGLonahGL2
N2tkdEwSLIbZ5F75XadzmjeeylUwsh+e5hzdpTtUgHORb3vqbpNBihibcV2BwOou9RFu5QCAgSGN
tUSVT9DvQGZ9t9BoQZS5CuiTmaEcHwhonZ0T/cYfzVg1VdqP/+hlvmvRw74lXrPzYPCnX+ayLJvk
9keBwRIX7pMv6Eq26S/FCONc/Li3QqtCtL22vUjj5rEVSer0IxhiaxtpBugWLXkRia84otvWzW+b
GBpIEAS4oDUCFS3XNP6j42dkV9xPApanwYRTTnFwnt92//FqMov62Ogl9msZmGr0NkFRea89hFzy
5NGJ8NOSX093btB7x+aFaM8gQf6rtC76Ru69qk3hEa/IwsaOrzKmmnGNh29zpOJIF5Qb7/41ooLb
hCpTPvLEGjVnRKlq+AGba20q9zMLtSFb0hbgEsMq1Y8FZuMx+XVOkDgptmifH6mW+2KjYq0DiOCE
Sk660koP2WFMbzCweOCGzInBmGdZYuWwpLSzmGDvMxYXolUjW737/ACaxlQ367nVtNYUVTrx0u6g
ez1LNMeAHDAm4Frrt00fH+GhnE8KNLR1hEZzq/B7TTFcXokdM6ndvrL1k3Pk9RNS0THUy54hlH8P
wlKYsEQNzpJpnLhiuupMrhrXYiJNIUtMidyWXCuEVWcpjNbUQANds8dpTgATbHXnlZTfaIjfxb3d
BeqELck94zttmV3kAJ5Ax78Rfw4p38t2NbwoOS/iTOhCvG/2DdCGG4+8rFkrKB1m0yZmlp4AMCIe
32QimgJVSI5ADBw444zb7IPy3dSN9TfSsmwJrIfRAAe3ESsBxyFemolVm6sRwpKa6i2VDFhWpRLz
W/ORxaNLagTtidAhb0koHznsIb1ferh8B/E0hnohfQcOwcCt8WPD+3Us/tkHpkd0vIl/YW+8Y/xZ
yJOzf5f0A+GF1RFo6bN8Xi/5EyUQfLu4e9Uob7KgHy89XtvZ3HrGfeJAtxngq7aHfOl1Eem1ctMg
2cpMeSzNRJ2ET3+1NwyKCQHejZRmCbLPvBo0A0bgjA6s9Nfqku08eEDP2ySOtHTGd8YVIlyXLwqF
rlSMqFaCkW/y9Goza3BugtxfA6LvsN8ZormOijtdCgK6gkZfbyVHMrWrIhRmg0ODLQiCkNWueUH2
961MVszaKH1XDseQ6h1Yol8SyS310/H7yb2aSpYE/F/ZfT5lI/32/6s1jCyR0x95XW/jCNGuZLLI
3WAlaHmktoWtRTguUI9rgCP/IL43lAJMr2Wmt6lmSc3D5W/aWncumTKDzzRWQRjcbJejXHPy3SBX
u5tieIor/R0NMkQlxnlUmHRnR99MEyQn3smDtv1kZtcBazvCFw036km/G7mAYT8EMTyV9QH2JLjv
NhI1DZybWwRZHUnbV5zk9DjATYewZ2LQs7TImtaymx1unNVMTxYFGE1FPXsDLC3IIExfoywKpuir
eQo9TcJZai2XcpWu063+ekud0dbI71lsdTr7V84MVhohyxI1nmTnIlbhMSFQp3a+skcWDUzjtHpr
sIFJoH1x+TMgAKxMdbgxi+CdiYP3gHk2D8cuKrxyYd5bDuL6QRwLoRv3+r3g7VgG5rzGAUmvWtRh
Af/lE5u4AFodJ+Wt4uwg4N9quPChRYHgomEXmrScpURoXif0NG/jpyHjc7vTvoIGsBiM0bYiIFem
R+JPFQbAqh4UGhyqWO2h2/euC8bbAzz0etlHEu5uT7RdSXPKucb7awOaQlPdhuqPZ1tJjRFUl9FU
KzmPIg4qIidPTbV+qp9I+s8+k0XLmfgAc7ZLY+9zuhsRvQ9Z10tDTtsP7tRhjHZZ78620djvEs5+
p3XeIlGEOt0S6i7VusaGBLFLT2s6I6SRhQLlXCS5fUoGOtRecUeMnXOCsZO5/0/ctSnMDw8anamK
Q143TNqmmaxrTeuJEZ61mrdph3NJ7Bh30z5c4tADDTLxoM+AU4XTUTITX5tH5al1nXqwMEkboDBT
Kxpt8S/xhW9qMhoYNS+8vZotMeiBRGUTuAbrK7SN+cd5Sdtoi2eQO115ELO1QbKWpIqM7FgogqBU
SAwnf0OBSve9wvI966bxB/z6gyat/U0T93gHGkw1mOM5bRRRv60W1Um1XdAhqwWrdhWqWZsxrYW6
MGMnOEYDWxq/rO3blk599x+cIn842BeJU+1FUCBEOr9Y2i2ITLUjV+UC3LFrP85ktzMm68vdtZOm
t3d6Ho9buuiKHHMJwmZfCmIb8VAOEVD1NqpW474McIiNR7U/0kBaQggkAVWXFm+7qVZ99U1rDBMq
3KOxlddjqlzxUWTKvsTsunB/EyP5wbMYIT6CVMFa88VLkj/MCamaTNen3AqB8VopTeFz4AkRdfVA
nL1ialI2JsdfQIW5Hzt7Ia8yLhPU3CLPQxdLk21Y/se41Th8snj6kMi+fQNdeJFxDwUpg65d/NIj
O8qc4m6H1NQ8flt+B6mZvimcXIwL4mAgd+afXffvyXpWMenEMozqzAMITXwdyvsX2I5vmPTZYf11
xKMSyx/kxV28vX2Qi+yLpyFFSF5KdPT/SHdvUYj4orcIpHOciC2e/cgUZTkWKEvW/wn8FWz1sgWR
mIpCuw5QdhG1kkvQdlLNscopOhxrgFb8LI+coVYaBk4yUKDSlYeZGcLI7SSg+XsmCmWVZgTQp6EK
9vgTolikvu0NYXFzVxO3boxMOlD92wl9KQUUK6Fqh0vMNxy7jSxsb2MEV4oZh0dFmGVj90ccYxs+
fFfH36q8qk5iH/WrF2NyfXnbWMzhlijR/9/Iv7LC1bXfndteY8gAGm32Ob1sc90F0XsbOrqn5LDo
204ogya15GOFydCJ7+1yDSWu0w7XSXFHMsObnE4ZmhZWtmxGWl/FnCrfS2gXAKThYgv0QWyU5a//
+aF7YV/wcZudUsIj4Y/fZOA5xNWVljtuqeEGQ6oiMbafUO0dXF/ddZYabijrCB48TgBGFkcWh8uL
ibFRv6iRoIZht7rbXurYyrPI+QZ2CTw4EmcsbsLKOcdAPDt4TNxDEtQci73D3/lH0ggTGENeHef0
yFqgpUfwmuJq9NaXxNsG0hisdRI0sE4D517rQPI8TmuuVnO01HJj8IWbaBvHSN3XwYTOtGUYjCdT
9k2ifyN0BuY5oBFRLdO4QKhJUbviaqG5uf9MOsoZnMUibdtDzJdW64493gtrXIKiwuIV2BmgMwrp
6nLHxXt3+14WJ5UX93srdDEW5/sP5U2VXiyGRFO/2rmBHQWzjoWiBchIj6e9J2bU+Chw2g9TIwBn
IGAr4v73atWaIXlg8OqPHNZISCFfkyoVBdDmkZFHwadn6yQojZI4ieHexpNu8zC50F0Vt7vW+3hs
6sk7eXyykLxMpJF2DMMu4H+OxFo3bUzqY3BZWUlUTcvbaZoiMHZDGDPROEXU1BdeosOi7a/HgC4J
w2wUx+AELEJ+GrWDP8yeha9Mkf+aIaY8T7xUJV01USPpPLRlEqPpA5iLtSXlmy2NEFrhLtMC0WSo
pxQ+m9KS/66T4PhOYVSEQojN0ODOQgemeOq+Oi/t9TLAjmptg24rjXxMtJrFgSr4egkedFSvkOgO
wdtDCWHxQcbTEl1JXB7DBTdDuw+RQUI5wploMItV/sT+wi4ssUansP0ubC5nnqKFs/A4nM7FSMCj
CA8gdEXN3Wxtrtk+e/SKT97POHl1zwxRZmVXpmMPm08Ymr4mtDfQ8KXM9C/JqmbBqAibFP11hdBX
YfSYmejn+LvtQfcn0UiQOghD4h510Y5VgSol5EpoNZdw9w/CjJuGcNw7CUGRst3qj1bOD3/TVE2r
8vCj0YGKoSx/ZSaLMYkDsuZeffWN2r+E5GKsj5a7e1BybF+3iKFJE0me901STsYFZrwukWy8ThHC
bQZNzqxNQSusJ6Z4rLkfPkFPxVkXnx1/hStPeFJMkL4R+2e+NdvOsL8jHuGDRqnvzMcfdzT4ZvpX
82h74apLCNb9HHuxNyB8oy42yTNqoAa/5zxxfSd44ct8je8X18eNSeiaZRZ4oVpvuYsEF/lLXsEP
jT6XUJN2+Re7I0Nf8A4Pdsi1s7fLIbJPh2IK7706gAnr8dxZuZ5wrcJ3YvcW1IircKfzdU5gGaMO
LE0a0a7R4jYpEUFxxNzVJX86L+dwb88T4HiZGReFr2A6h5FpwBa1xxgGYIcRaOX7H885M0CsgXc2
BXv9mdrvdyQ1eqZKFtxXwI+2i3bvwS1+Tvl6U8YaWktlYPT5gZ2pnTOr8Nq4xsWC/L+UDTjJgHvD
KKq7IGgjEcH0rJaQCX8p2uyOpddk8TLPy3TQuhUITB2ShB4gh+raIPiMQSeK6QSCZ0dpJviSuoM2
uxtkjBkUFEF+ATgQD2ufI3TkIDuzx5+T8cPgwu4jdc1jF+wevZsyosHwf1HZjuJ52/zDku/E20ZE
nMH44Rf59hfn4wmEKzp81jd1OKxIw1D5RjvOTdx9/L4qF6V5713EteFLR/PkexAAmY38GbvvR5Ek
tjseVuXosGX58PMjn3GM7AnrH/7M2HkpxW5LymFIOlQAoE+ZELu5IdIT+PS8tEJixX+UN4hHoy/A
74bbzubMWHI93dFRK1nU23dB7wfa5Y5koVE8OkZvCseSpxZhYjj8fI8bMlp5V9l/eupr3KCb1/Qd
hqEjd6S/2ZTlfm2rlABDY60a/5BcOcyjYGGeKYodYFuXkJ8XLHt2WXlaRqFzIZtYasPVoz7JdsSw
q/3WiHVtBOZ2bTf4wSE6RTO+iPDtlwiTZxGGAu3Cq7BOhdoLX1Z3vHe4eQ8Wt+2F8sUlNVQOg3+c
K286jssm8+/gYRGkC8xW1vJooNG2Fc30OUYAGBTKmQD0L9G+zWykFWCkVm1DnL19+p3vLtoDsqiJ
MP9fZY8YGBxz5erWdQWKZ9kU8TW33Sui435kEqBONcNyHKWW+qFrzCU96Xsnbop4QF4gszTgLoVk
IWfpFAQJqm53XFPeUPNbHtbjaezCeEcbcBon7dCcUgkAmogWZYjVWSwDloXpK/DK+lMAjWCeZZaw
olJFAXUtvbG5sTC+UXnKo6R2ln5/Bkt3HpBqWdQ9jvOc4RzzZKzP/uw05TzBWK6VjXQC643qLvGu
rdjNFG/IHqAzqdcEqBM0fr5VJDplXtloG40GWSFSfAsT9CnODa3C1Ces+KL8zf6LVRh171lXe80V
1o7F38dknXpBQyoFe9TSyoQstg/IbavkYTf+VFBkBvrddsRG5w/Qhe5oAz1Gh2Bq3KM5oCwuWmvM
jFZpp2IGKMxFOOAYA2F+KZhXAMngtEOSDUYFQm5JpqPx/UfqgpTqmDI2xKuwBBb0Je40DmSEnob2
hh37lPkT3sa9E+Nsvr2zZO6+pf+DEhWNLi35Gjcgzq7L16W+Nj47veQdVg4eUsw9cGwksMcc89g+
lzeb1nJfks7A/o4pw+623rUXiUWd/hN5/3HyT4Z8NMc4FSbqZ3Y9OfYs+p0IlmeDm7rv7UJDocbA
uPVzSDRIwP9KPWJd2UTGRP7tgCGQ9jET2DEImWk7w0WTkv35PL95vatF7CMfZIl5mDP6LOKVjGrh
/gscCHMXcBd5t3pTiamLTXg0xtqdytXcpzsFORfsWimQu7KDn+3cFvUSa1gMNe+29FVwwkLbDfcm
6k/hpTayJZ4Vv8A8Ih+unKdzUwCn7aBacKnDDl8HG4+2yQmlI7nSl4cIUJ9QXq3ySjD9Y5lmiRhT
eROfmlpvortarffHQfcd0PyvWqBRW8sQAGkKMfMmAAFM3ygHQrZbGWPyD94XRFPEULOBdgSk42wW
yHWWpis577I4gbQlVvTKiZu9VTi+eSXcp/Dz3wSM8Kp9VKb9BgMmNCQl73Edr5CWVN3v6IzlEaOg
cRIZsmR802lmaGIdeFvxAwRXZeTXLPrlEACjSuIu1NoW2o7UNraV5ySCmVVQQR+X1nMZ/dV5hxdB
CNUY21lX2ynzNjTU3j6GTV7sIWj+u1g+WgQoY8/8x8SeFkRRUDmdjudMrMNsPM9s6iOpuVPHU6oV
CHe8i3Vh9zn2a0gFMt6T6mU0gG06LEHFreaa6cDFWDwGQAs6EeH4sc62WuMzW/ErgStSu3tJXnu5
ZtfLY1RMgFRaP2zYrTzVR+S4Xfo9GmfvOCUGrazRqKcBdW3areMcqyjq4dAZ5PQpnR1HKR2s6LnV
6BJxNIz5J+9aY6FxFBJwOWxBdkpr34ATbJY+g8899F9BBRoQ3vOtrwlcG3FMaElK9gRSwcmU7tLU
m5D8KDUBIfpLrNIvChSXlInXMJXeJVD77TqoueRCWL0a4AQZltgIoKavAK0Qi4QaI0CreeOqTTrC
oxsTnjxYGiYHoYtSelDJkd6YYGLJs0/nEVu76DZ0TXZ/kw4wwpgOHNdW0UrMcudTN2LaR4X245sX
M2UE12itan6/gNEStSz7wsBhBQDYkooxdghMGfCJ8ZQZECO+YjUQXA8b6Cj4zKxPVX4LaVvSStnr
xGtA/zSlcSK0FMHd2JFuNz9SeNiRijx/0l+p+5zvpAtblaopBnKCnrCKvpQUn8Ug3gcJ2lGI9fh5
zbChzRJK0VfGq97EKJN94knFtpmdoLS6Gfrk7/2dt7Zvn2rmHJHC+POs/a7GAxerF1hcF7qcuXcM
FPlZAZRHgKfgL9fKM0T9baEfd6UQAqbofZAHsyoXgNLpz/bV7RNbYSTDkPxt+uHbe9I5UFwIb24T
jRe3tJQPph+u1lvfoVD61AlTjz8LBhF/5B6cUoWSWIynj6FYzlh0zjH9S4eOJ7dQBd+JXIqQYU0F
h0cX/AtGwj1jH3SmN5G0Pvie2K0uo0I23caO9bbEMqFNooWFOE6+UD0X3HxlrwO2F+lkNkdoaPc8
6CPVINbUMBzRJKrhd5Y6mrnjqNeCsypduAT0r6GWqufZ/6WII7FTMcSeD7R5w9od0JE7hUFgLDbP
Vp6vctQ4GQlmOz4MkbbkvK79+rpYzYBk2KDISN7JusHmz3l4ehCciZ7sVlmMg37v70sYJOHW1L9M
nb6XJl1DC0wGV+oGJQvlPjKiSx5rKvQrc2swvRokeMDDRdLdofcSVcCbw/RMhWisQuDAW4g/49qb
en4QjGGFsljz4vLNOpZpL1BTgKh+d4v/5zZC9zl/aCzIrxxqD3rtmRTGBWLeNFKMA+7EgBgPU1Yv
sFtV8+vCLMpCDTppBysCdKDFH6iVkciXqU+OJ2TLhR1nEEzeHosCY1vEovf+RtysQq3Q/15JVMRK
Z4NjpPrjvnnTYSFtaYjvxO7P71TQaf87y+bYGQFBwtDjQYh/zNpGkq5iH5AEfUndvP/pSVhyG45N
2DHjm0A4gaAvUsy+bIfgRofObSej8AhVjhE2pSqegSaVxAWvbi2TZgP2u2g9M4kQ7yeAuJhyqEOw
JYRmdSBXTDSuWBoB6pVEpod96QhG5nGWHnLKti/1Naq1bmll0ma5qQf080Q30w03FM9srRoCZBL+
UBvm/q9SV1hHhMIWOvc6+MLligOqVNlCHnE8Lhp3Z9GaBQZbqdPPOfONIjc6CL3pmZ+zktsSACr2
ZuL0yAq83o7UovRq+7gas+Endkars8rpLm3j3frPqyC9m9v3fMcBZ3+VFlufDqzfb45eAKkDy+8I
C2LKwtQg5SGuw/Yj7mrPK3ynfNFR7imY1MKpdsxlXTPzde2MNZUulLrXMlNsmdfwWfkNKD2nI9H/
2OlCqb8PUcr4n2usgVvidqgMppK8mA1UIpZfp6hDeyTsmLoi8q+v6tHbQXb7Q77isD7jUhm+//re
67A9rtRQf/ZGlVz2UV1vgJRc2epeoeDKLm8TBVuLfuj/0HLh+KTCR99F0vjcTOth3QzRn84l2K9R
+MIV41Fm4ZTXjYpCFZJqNmoBdj8/PmoAbVy8mcYbe4OKh2DZGIvewLJTlYYXOuzNb2xlhP/fpt5+
Bvap9wJhm9DqI6c6QbWhMJkZgc5Ynw0k6e3hXOejbnaLEFPWhP3DEOZkL9neWLbXUTFWkCwo7WeS
VcOPC6HGVPsEh0atPRgVNrHDiS2V2aAkjJy/mgyerZZv88UwyxIUIg43qdmPllB0OqDtKMUwMEsQ
ewignUkDEpJ6xun9//ZabQYIf/EUogpefEmCVUSbnN8N5a2cSgt9H3AL5HHgtC+5jkGb05/VAq6H
896+TLkbbWPc/Uz+4cxY4gT5LhvaivcD+k/IArbnbn/XlQX/RK3RjZ5v2OzGBTCVvDw3xeqElGJZ
xOf/mXSflEqL0cAn4RvYZySpVB7h0tlR6comtsIgjmrD25fkbdpvb/DaS4Bb40Ty1PcMDdiA8fxc
mFDkA9AbMDdk2lDiu0p3nqmT9mTZK9/0RFx4wjQ8RcgtCiG8NqIeuj2Dno+pCRrPFL5PSbgUF+qm
n6bDZQScQEcvnE77kbtNaxLAVz26q4AdTC1qYMh30YG/pLMrAHud/VJYYKB1MwQxgyDIv92ZnFhn
Ze4B6efl++cbCr32POoLXCanSyhBGUN2FtYri8m0jWPLXJc/4tQtjFsUNwlrXMV2yJged0mO1nw0
PHzJ1Ewi4NG7i6TyU96EqvJK46/cxiDqwFfSxFAQ5cxm8MHcHjKmUFw3Oo+l6CdR1J6G83UoWiCG
DVWhnCUak4Kyb+/bOU1gyxwEN3sDNtRo5fgrNoMj6jbUmsuSK2uZcUWHCti3Z6zSDExMGjo2Grab
sq3o+Vbkf0YcISHB5hLVbBQZHi6cimMeJBNRuP362NDIeRDuIwgnBSKpRaVmsF0m43MybGyq3HOL
NsiPYayNs/n8fFI+B9yG+XHz1nrI624RyuP/2mONwx68haKfbcYVRs5uoUj1T2Rc6xeG4nLNDTQ+
f1USoSoY0eTbeqh8eRjUReAJTadS+0DJLOHqEHu2JkuOWt7X/EcIYwcmWncxgpwq42Zw3wF3qfek
DdTdJrqyGZ5uWQVOrzPo+7sJnGZWIjiPuWpwfUOBErg+mTbAScsCXpEBUDKk1vIbPamILu6PptwY
eebo60Fn8A4tCNnESEPjvZLKOeyMf7UuxSVCpkyKczY2xKB9S3x7WhtX3MFXANZwDGto1y3r8c3g
o7mAw0HstDskhdZzWMIh+hV/rovt0ppNhJER8gZWLvdD7dJPljq5yKVHsFZHM00qygjBkJIQchcM
wI4OolrlA2D+pXQcVMA5hN70fV11bKWr5YDJagJ5OSus1PzVlLMsLTCXEIx0btweBPB6TvbjQlIH
Y/2hTvlU1uD8fr+Su3FNBi6IAnqaoHpmtWmu+/sEIsiFpSyLmzY3kUK9SZiCmtSg9RBnEJ7XZHWQ
T0Ke2tsq04U3Wy2ujlGVpAuPL/cpZeAceYwTVgHeDLoxPBgP5n/S2PcZhDxhxsJiQH+h8+2eT3o3
du7zzzXBnPwOqsVmDzTqhzgLN8PT+IzjTiWBqKoRPcCKn+deSXAjf4omDG75Q5qqrRKMSLKkhrrE
QKfzrVnNHsvzKyrIKEEJ8oI6V7XqcT9B5690hd0rOwxiVDbSnyYSMY4MRfEBhDdNQLjvgGv/Opfs
YWRWvTYEheDzOmFXlBU8/6TTg5HtAO2YOCzBtwPcVrX2Y0HfJomQlGJm2ttM5uvSoEjtiz0gRszo
l/C88rIi5G8Xs1Ew8D+GKrCNtEGmEnGOggusBQT5cKEUhVx/k2GBl07ILsZupsVq0TVNJxJ5jDFI
tGh0qPNoac3US8RX/X2aPA0lfUX4JpmS++GAhsjoAhQCtn7zcCX8nOKfazbiYlynqhnFdadwLvzO
VdDNtMuH/Q0FRqvN2Iz609MY8lgbHIRwl5FM4jfw3MsO7c+evbCwPtSQ5cI6eeXAtUMry0a8zegF
9jG+a8xy2kR6LIeUW4mpS9nxwtCXr74hrGl2Qq9KdHL3tiZ8EeFilK4Z9aY2quLVgZecE6z+UDk/
e+9ErctKYKpfCK8kCWb7t3Ln1F4AXCSospHPIIwlLReLwxTFz0+OI8mrjvZAZ1dimchnwTizz7QY
jAzhasSV6uWv6bDCmE/qEi1VN17GXu1D4Oa/FquGgB4dFsx53i7GCgKyqMfcAYnqAUvQ72GEpHcX
sfoZbCY1KLs+Q3vhtsLUh36B8sf/d6nPsAIeuVDQ/AJ6ZQz/utBBIy1jDTca+cuvrPk9w8qPLQGM
xjS2sXlQvwwqsm4X/r8gqVax61F7gPyvXzRRdOtdAi/aY8cH+/dGB6/Y1csBstBH9JkAGQN4HDGB
nrrxqhqyvZZNOY3dJzgF7/NJQJsbDfJ/f7QqY6Kou2vsigpOVYrRAC+3CxCga4jXpiMpB42COgka
fuinERoVS+OPP8COxkqarHbxBK0whRQNxHJ71/QRgnGmlDFTXwB1xBs6euPVLt252JWDahj7RHLJ
ZmrV+4kixyAiGnCEl6TLXUdbALgGRfycVMWfn7kW9CgVhMW/Le9D9X9wjOpWlKs1uyQBgHYL48H+
AZwYvBvdL9Wk9fqPFh6yWuwFENsoimTHbUX4XzeZVPnJG+Ka3hHURYXl+5f/n1gvFZQ39Vdewq4h
sZAiwoCq+O0gCluIsAfRgscJZI99cRXswY6NnoYO0kkI6KBJIfrsomqMwnXz1Dc5bPS4ohY5BHRg
sHqmjSWBQbWsW1O44XJSU+wddh8ifH1YCL/KmB7IEU+XMxXSuahAWTkVhZjobwGYvwH1ql5DY564
CzxPEMySvHQXYOlf0Rm2LpOalBWcC9+6hak1zDLsAV/JlebVv8dVd0aeSrIq4XKgR6zQPne6ExaJ
QFbM0U0Bl0zMwmLdDpt4eavTMm0Zxv+Yk9LZ5Kuxr89VWW0wTa7KPvvL/bTYDPPqFXsMndZ0HJli
zPSBlJB1kUF/591Jbc580SsELq8d6FORAji8XdIc9E3ICYk89DzIwvy1RZRHQXj+0jyc3VvWUsq7
vXthFYJyh1Oj7DqEOXMhOCBTW5UBEaDTE/A3Zd4IM8McXuB95oVVC19TkZgMH5SGOgts0KNfgvJM
tozfUy+AzmY27ojTeugRg4LXMKRe2sptH157s2v8E9Wq1q2Nehg/6v8vhRnp7UsO60onZz1WUTZ4
DFzjKCw+9JcQ3AEoTPAAP5dKNVz7qyFU+O3VPHE2rCM08oKGGzHXFedPXdU3bF8bYBHrTFg5hRsE
uyBYpg90uDl9FVyogseNGEWwqkZcmYqh/Y8qwHRssoYB0hvO+FpTgEg1IoCqKw9mU1oPZ8j2btxF
vzbkFl01aaFB6P85pkQcyD1VYG0w6FQwU7ld7xmlyeg3dvQkJUurCq6N3oTymZb6Xqt/mGFgffsD
n7QDEeDrxlKD0XGhwZ0bC9u5A74pCnpXvijk5Gx1+CFwrtq88EghkQunak11uLf0VinZLpwwNGY2
HRDSIzA8EJuC5jg+7IRowRcygq2GiG74sWVr1USEOvwX6PVnKknfduY4TymDGxaQeQwm41AqbUKl
BFiLiRrtivCY52TgF+xias3wEsPENk2aYxp81pz1iBdQ+yszPJoxuTMAVwu3vMRJ/FxdiyGb/Rhg
XGE2I66yHuneVutZWdKIqaNlou5wgOkrzkIJ/pGm1r0zbhqdyXe7SRMKRr2bQCisyI6lMkptOMto
JCOlsxrk6g1/vreKh0Uy1BIKMOaDbus+9fqm33OZQSZCl87z6/fEWjdU5Y6R5J8hrr5DRI5wAdR7
1X+H+IyMVJ8qVI4m/hhkHNYDgq6bxmCBLIo35J4WXT6lbdafBbNDNW2A1BaojXf7Mnpirni5cdXq
QRvD9iVLzL/0qkDwPcgqdzjVNQPTIdZesN9pY2kO32wgUJlRhhtgsXv5qMm0yAWAg7p9lVrq8xAt
/uZmyh8VIflB24Arf1UDhn11yMaeaT5GnXfI3BjK6WA745SfLJ2DQNxbASWGe6Hbl57nDW7XPmP2
GqfTD0BklwJUMFXAmv0UcEqoWekXjicVorZR90K5BbhI5cjytLcUATBxx2cP8qpga8R2TKXY+EWy
+0a6NMKifYfH7ABF77Ah4oif7cXbC8bZKyC0YZ/kp2wJIlJT70ykteDiCWreNJUrz2EoxITD0Lpd
FfEbhFfFPrYfM+4UsfwmJrNbc9+OnLyS+uA8QEaypnh/OG8XT3lF2xfqaSkzb2wUqWgyoi3vu2XA
kQWjM2YMbHALZhmt2phYhtbLCH+DbSYxG28aVPRUMtti8FW9w6YeH76lS1PlM9ZVjn4fHCVhlQbf
64gm2g1rJPh3X0N75piPh9RSHuq6bacdXQ7UrgMDYJ1/eVJASZ8PGj1W//EPCjxVp48D8qXqo4IX
zuZOHU9SLhaCmJVGO4VheXqhdlZv6Qg3EqRU/h+FTAnv0AkQRWNHykWAGjnW4TXsdwVdGP7MOTEz
AUF7dlLk7RnYw9Vi3Vt8adwVvDLstyrEx5XZmLAvVfeMEHl/LLPwzWQPjOA9nEbh9UDvwVRLQ53T
qTEHj7sZEyttJ01PNe6WpBMFHbGO95kz7l3Y76fJGzX46vZDiE4dV2/cQyrnKz053vqv3zQu5X4p
3QB1eYD8JQ7YCGHZU7jeQi+d0bxcKv/mbzK+E1/yDxx6KBBVJZW8HFy+uz44V5/t33jBa1BJif0F
BQqm8SzeMGlHRB20Wwy8rSoe+ULkUf6DMqE3670KwtP9lhxrxIlffX69sPOSrEjAixO5t1HNUk7p
YwQw72lj6G/fllk5fRq8lo6oV6lDoOZ5iLt0pJhm4f2dSeiWANQAoFjw6Qz7P2ZsOnZv3lfv5e+w
nFnv9Fo07yjIxfUJEq5JtoBzMQGCRiboyHRZs5HT6SR+7o7BzRecIiUvkPDoRHZtAEsoXdhkfWen
mi4krCvyu2zNEgM23fcf+8lT6nssokACDnwYg4dbp8KhCTjrJ37cm8Qi4qB6I3ge5WwMlKG6LHPZ
sb/zWzh6EvXb4+D71thMd9E/J/hy6v6Eoa4TyOvm43Wc4/hVDZxwNun9dGj2+5u/cM8iJQRvIN7g
9FuV6bnDa5cwqTOGjARrPep9vpMFx1qDnQ2RixSdvvu+674lStuEhKfgB3sN8Z+fBy7lNaDu/ipz
Z7S4m7WO8/qTcvymEqNx5mG8keRr+qI+SwODWzgUAXHBiz9qLBVxlLeSMnZYQb1z99XkMFcSn/SO
geqW7t5wBB5fBEt+WeGZQCMcVBfhU1dupBr3LPafmmll63XbEh/Owje8ZSFp2nKSdUwxOqHubLGR
UUMa3V+qi0Urj3VM8IE++W+yp2w3mZQ0/j/kaO+oM3FKCb+kjOJ/7pVmxCNZH6h6yNCkJq97hGqV
NVDTE9dtmD/SUrMhJZz7Z5kb1r0ASUXFI2b2+kkLpld+Y1ONizT3Pst+4uIxShskgzFMAlnLdzSn
zu3uvfhTthdPnZJwbiNrIJPBgpf6YS5ylULSN2Gck/5Dk5joBgNGsDa6IDNs8hjh4Xd7rDzJGPnr
4cEwvcr0OgdSyz/6hEnkr81pQlKMth5NNYfB55jYc5HnsioKbNGTGO9B7SM/O119SjeakYn0nB7H
2lceR5LRd3xAZjNIpC0zHhwYMiBMZleKw/MipZjoygL7WQYT1KwCA9G6YnNRgH4La0+2BSE4xLto
biLBDdUVKRr6qdhk8L9kPX2rWnICk9eP9qYvMTrJoh1K7mq0TCkjimaueDYRdYYPdQghOCJCVCUG
qfU6GTuCfP89Bt47iXIb4WCnm0WnhWn2kCfsVBBg66wH7q1cfFWVNvGHkMoxF0YFkIB2jFFcdrhU
SGOeyleDiz0MR6x9bo7vyvuxIgRM5znsyrAgdN3KUO1MleVjcOhg4JqK2I9zaUgxwsskaZSR9MYb
h0uhQcniDQyNaUKry0EmWDvXMWh82KVpe231OGIOnrGnD367jtEMzVbyvLQrav8q28CVlC1i9YVd
G4hW1iDJERTJtYdNdvb9uM6urzEw89/sApUfyXvSZm1LKW3koaJBJLBhIXKlbE9hZ/LLCUKxDKg3
a8rkAGVdKWzxwoC72xDWLf4lOZd4vJxfHilLH4G9FUtKsJ3dXPf8m77neOaclW/EppzteIrh6EGt
qPGcOYZYSGgXVPO+z41Rgz5L+BB88NHEsZefc0QP4GIVKH+nAF36OorAvAqdt5zifEuogKZx8v6i
qx7MfLHsSFF+WgnSpiCw28vO7jzNIzu9+l1GgYLvnnV6h6v9iC79XXNaEb08MEU+oaDrYpduR3GU
x/9Q0m9Yy9ECRsh070oHboMAcUXxJH7iLlLxyILih9Z7njYO8WEDiawvdlXZUtqiXFlkD9EFl/9v
ct5r+gOF8VNlkHfLZ6oTBgE1MO5MWyQ37P+O1bFvdelK70+qpkpQjnQl0mvxo0DgfTxY4s46T+y9
rP1S6hg1JXWYpKqF3mmM4u//vYcpNYIm/+qnm+Vw+/HLwykKiEC2MjRsZkFbJG1nUz6Dcj+4onhP
Z4W1RUowpDRE0QNaGYdhqlUsYJXX7sTh3uXLJbsTyJahoXRGSJ+e0ClD7eitWEpcwJabwWby6gJh
UsHCpQw8YrP/wAljdLkRe5t/uYtve9mLhNYDWQEwyOOV9qSoBuZULg3Cq7VelhAzWmM4SMh/Dym0
8wdgwv7uNZLBrcTjOtSP/CxLknsueYT3q91kor1SaMH1hX7b253GIme81Ft5BS5F+Pc4SG6Wcg/W
seRkYBOo6zf1W0WR/fFS3pS3GqMWgNSL30JhKaBZmhzMf/TQzjXhkeD0SwUPdaLj3FhCPWthe7Pc
aLWQNq9x3SYipM1uRlI8FeYoR3j6IdrVxHViLVaFWA4gi8+DKEa7AfDDe9TgbvT8c1jb/pFDRnl+
jd2i/XqnNbix2nTEpZ01Dt+tHPgCJ6ZiDzSx0CLOessegrMRpYjzx8rSv7nO85WXWtsUHaHOF02+
QZKhMHP6CVyfLpL8Z+I+xByTtdo1KxvtDTJC3MuoFO9NqGV/+7LRkmMW9OUX0nNEdfOdfm2fmvQb
dG1RB+hUu+uEyDRTPNrbNz7iDZIuA9f/jSaZTXingFSSK1EH5gtJTzd5quvjO8OuXkKYET8s2bey
PJRjFW9+kgYzvfS6pqR30gkfM2fGMPiOkrf5oYLTIgdqAEZ3HI6TK8a4Qm1lBJxbNVdK98e3kG6G
cQ5v782+P8Mvy8THnwh3pk5nsbB6vqW6Pq1vPOKnisIz4F4FK/OQ9eG/vCobrQdKuNmgNArwNIP+
HUniZz41IXMSKKSmif2irwiAHnN4wBCdgIkKHauxKJzrM4x75MKYI86DrDU4anuv43r9IK3/Qb7r
Opl2qBbBidYqWLN3wmtqsArcTQBSlhCm5oO9OrYjXz2H8h0AGfqsEGLlQT+EiCpkaiHbuB0Qmadd
bKSOptr7s5l5v8TGmHSCyRVAMQ/xMQhTMuWh60wbY67x9f7MsQc5CUXSvXxYllyFxBj6LiDKDIOX
652S+yioHTxZm9Ta5jHCLGv+WpDU/jpQBdRn8ItrSuoVicnCyNPNvSmm99zq8Je1J85GeyGkkitp
DKs6bnKsnh/Homq+Qq9SXqwaY1gxD5jMJT5B0W7iFlYj6b8Cac4A1Pdv4XDrUIw3ZuEb3L22K2gh
pD9Mktdqm0S5Ar7mOoJSQ9NMe8FrsDrlsyChOXQ9E4zHs5af4SIL7z5XCrPbUmZS6cL6PLg/9xO4
6eYW4GI9oOYKS75LYe1Cw1xnYwpbjo8khCcy7b0jg5D7mUwMDwWacUEI0YKxBc3KQvrvGCmXtX9m
sKLZlTzCeoAkW5up4WiiHiFn9kFKM4VXhoTY5ZgRz11engnhYNF7uV3J5VsWMwT+diFuNz5bhUrq
ZF4kvW+q62uQ6ORx9JP+ugoV+FYrGbunmokZr331yAUxn//mkrc6K7ZMl0jv78Z5nrF/Om+TtLq4
TALiw4Z7KigsTeeKKb7SG1cXb547lD5TVPAgjUezP8I2Bm3TkUK9Hk7DNcCNdaqJncmGRbmaPmf1
/p/zBNpThd1gVpUA21AHpwhxFfsDTLCYOIUxrzoFZp+Z2qIdNL1fDpHwwG/Oj3+s3s37V0WenwH+
wxft3i/jgl/Tpcbcy5u7G14aL5vWGka5/6xDw31wV7WsAuChKI/PqqH8jSzACKS6752vdHUA5yV3
pAmOdsZMKX0m9714aQjAawnuUha/KvwUj+vfOaf4wrvKwu9fXJjN5Vuj8WNEz8syxo/SIZIFQhZd
bhTRNFEToZ5ly+N4pc/GRrqQMp9eFyoE32GJJWw6mkUA+jMW4xt3sCbyneSzqKnRmwhuSjI9QDmZ
yqdt1DYMIU5+zd01Lvqx106G6af4AzXRoTUOu6zRZmrrZEXRaUMGcAgMs0SY85tr/3H7RLTUYK8d
VwLFqU0vFS9tmWB2qD2WpXzaAgOb0JfSas1LAuHNoVRfwIMXoZf4w6zG5UGegs7pRC3/NBLZ5UAr
xFbNGeNVIPA5ZMNtGpP064uarw9n2k4l/MTRp9PzhaazIij5FTXKGviLMuAqjaesnislbs5HlBfB
hIMEmdTyIkyaaHgc5IZGW+5bcVazPHFycj52/eRc2l95Ge+zoKe82PfK17FWGAWesZ7F6IwKDiGg
s8ND3O92mPX65KgORynMS29uZcL8fs0aUVcU9k69UpNe3Vc57KcDn/Bh23Ht8oecLPLgqw5zsXHS
IclHsIwmVhSXICFAUiYr/D/h+6348CCzFhJajfSCPjp3wu0zS3obRlve+YWNYAmJ2mNc4h38dkO5
VHgiWuEAcYw5Z0b9MI0naByJhRzAHl/kYcWyhHrhw8c8aRVgHvEOoNVfTUBpRh+gU/80S7qAnltH
1IPcScgSe8h61TL05gqg/rGA0XUY+jcL4cm9wCpGwkQE064N42i52yLEpUyR1P5CVA2bJK9ilGG2
R+me4q/C4wsZ/Mi/NkMQZU9lvVf7N8BoxWBESF4fYXpe09c+8gCVNL/M/7uJQ4BlEVFjojgQm8QX
XYV3gs1oD8V3HfLdUjUPwiZMYk0FPVptN9ziHw+NPdmiw2j/X3rJeZ9LPkGHVU+OYGY/iBIVBc18
xquwyLxbitYFqKTQEfgVLQfKYFqg8UcuIkHT22oD7cuMSzmlCWAin2JMwwgKrD189pbwg7Vnze4n
UP9MSwWF5QPWTuaDyT6FTbH9UxqYOca1OXXk3t1OEII6zIN1VOpDRb2ulxHcyZpbMnIkycSCZI7o
6YSjntnr5MgG7zV8FpeZxcrqWE2oJTQuZe2nLTqvlPBsTiAxFN5r19Ab9e0ZQW3ITz6QpfCH6cdR
Q45dqXbACInoctgqwxHUU/SEFGR2TpuJ4Xgsm5E3PfBkNFsocFpoHin3o/eN8gpFtYaz8pENrI47
JQ2jo5VRlyaPF9ukPJHXpVcjsELk1rYlu5oldrjHt41+ciJpwp2iC2MBH0SVeyCN88LWs855RK00
8GyY83FfbxlEULdQDpKZimy60Im/o4F8mtdPlK5OKe4F/AlITs/TtGFqSq3pDlq6C1nwuypWHHEH
Ms+Gp8fAngh7ZCJbRlzQ41jOR8HT4mu9FfE7r2Jukrg8odmNDhOlWf0F7hgENQ5kXAVElNXrPqbi
AHMsW0CzMxo/fDUNmq76zGmgJVmWDHmwRnP5QbU+aqorL2JbxupshGKePXLSnNQ0HS9adb/iVbWk
MgTRij3CEz7IaKCmAriktTEeLoO6gyTdsZq+HrgByTdQlGiaKHkx3X+PKpZpyjKG6/lFBDU8ObEc
lvio3td/EXmXlNt7F1AOPkHXqtqrch151q8O58fYUhNU8zdQFhndQUJYaRn5U7fGmKODN+rOb1xo
8kSf8ANH8Fte9mwTMcL4cf5EtJWZ9UGDrH4vLCOFGv3pAwm7UBvaSmLNLfwhtiWLGp6msW3z43Rm
hIvXRbCY+OiNxjW+VYzkqUfSKa6yL/snye9RN9tBM9J8Oa9ebEV5xaoPOa8DhifINOFwPdiM7EUQ
PlFrEbWbTOzikg2ttA/SspNpC2LDgRq7n2abBZehywlNXKDDeLb43VmZ0Ljk9moLcCfeziEW+OAj
f8fgjebZukeWmvIK78J3bffGSk/+w9R434BdfKpBNZ3ypabFs+I7AS3D2HyJOOvk1uSWDbZmK2gi
6LhcVojsEzW0XOIkUaWlaQHVo3+fLylOFdIUELXzyhQU7gUw53zF3k/fMPbAGzAf9SV1Fr6NaBTs
dR2yqtJrW51oKk0yV3FlOFQsBXZHWzajqQqsohlys6kONrtT8Y5mDa9QS2Amsv5LRqtpUobh+ClU
f08uP2hTl6ckiugd8Wy9siZTLB7Q2UOUbxTkTkJGKe+SOY588gM+QoOR7IXPrnkD/5pGscnADqZj
iaEA7/+3BKLrnp6Lkorg/3nvtkwAe64ihYBmgU9CZjOH89+WaYKSLIWUeqIf8rS4y0szVBkWj4uA
48S6RcJ3CGMQlsRsMZmGzLPsk7N9VCDBSiaNwNINH5AZaX4OVoOb5oWEF2vAOj/eYIsXj85p9F4X
cuGGMFzsytIwOHgj0lSswZsp1lHsqjWBGf0uHE4bXEx6PmGDDfFFswGZVAax6uKsrT6XGKo8daBI
J0KjGDf/LZytwU4IqUpHQNeKeoG0EzMJcJ9L46PwvLea/pjjfUJ8v8XPwmMAdku1D805YGIaV9LO
waVEovX83tZhRv7wnGkUun/eLUD2fJSONgv8elyw8cMD6E5UoGcq+SJLkFbySItuHgCXSwmuCRvW
6npVuUmmSgIdYGJoJsTBQT6wBjFS5cvhFmVhu5gFQB9e+6zryGurHQ/H/zpP8Wuf2Cq9dWf56F7n
pHvy/KgL8uMzmtMErUJsFUbTf7G6loxNeiVypQnDBnQgvNXSV0ssoI2+DBZjEuu55SK4Rbhddztw
U9/AXIQjm3hmeB9rkXE4NF86sNnf8OK3VBzmTTG6753CoYR8n/uK7gaEeVeSkQlDBFBZWhH8Fkqu
wQTR8JDCBrBfnSHsn+ZNXjgN4Zr0zJGRgxg/Ofiigbm48YXEawGzv8DU+gQH8N78wU1bAlG8rBot
+q76nHrvZmhye73rn7LtjIwO3/fMzNJCILi1DpeS9vGEvgcSBpHYUzhZG50v6H00uwpuoEFCHrih
K3VpT2bhBY0l45mwhSkLOB/vjsVqqybtX0Ge57h6I7OQjdxwBt+cQlAnj30pgf8/G8+O8YvUo9h+
GKdG726fFEkTDyd0TxN4+cdrwJN2m1wN7Txb+Bkt/5mbDwonNbBxng7cUIRQrBjZ/oT0MpLVk030
fPGUkNMhEzZ0XpBJAwtOujCxoOdvLNeE6HTN86F/DPucK7pUnw/Ij/ihDC2XR1S4j6GO6sZXmoX0
YY9vBEYpxdj4psdOiTqBLoW+aUQgcKvPx6unAoMXXhbow91JkRWdCNz43qLMbYNFb7/OyK8CjQlC
4SjS7wfcRZasWBBBh3nN4Q+2ALKk7XFisGpjttgpZ2GLSBQjnrKz11qROessA2hydGIVoGvtxoZZ
kqitVlN08mzDJg55Zq87uZdrSI+kuj+bHiS3wEYcNfCnJNsxgyydjLfdKggnljX35l9T+eRIM3OC
HCS8312U9B/Mm7TXVCE5mvWp7Y4bW1ML6MVY5YTJwdv6q8K6iqMN6Cp4oHBhEEPPZtXeY2dqPBt0
BHQd7yTT5TGWRAqVpKhIEoSRH+2qWke0MSwh0dlnxUDoPj708iiRDkn/hfZFeJctkUt0Y64l2LJk
yQR5oTrfcafSKm/WARNv7mAxNMcoK9TRE6IMLBIBNFNWBNohbAjzR6Ey/4z3ZNXrLRsPnbrpzDXu
LY6qSUn5fVgu3kFojza1WtTlSWIOmxDs2SlfBN4hF8DR2xWfmxGulMV3JzLfUlTcy2VgskzG6+Og
Mlw7Fbwo3rt2LQ5608uwnQrk8vNUIFTjLYpYA9lJXwC/wkJHKi7OHgkWcPkOmj7DjCVvoj4V1EB9
PTE0N99DwNklQ7cXkcr19JyMdqw/IY5d9DE5+9sM/lkdMa2TtVFtxgpkX8nyr9aHivaLu+uizUoJ
AecwL2dsZu9Zw5lSNAvdHy9NQPnS7HVIySRq+GEgLY42iGDn7zVC2yIufMhLmkMRCiNQBRCwIG2u
Q3MtB958o53m9Xr9jYMME7nOsSVci2//KKJ8JZhe8LqZ7vhUw2KY2PkaIoZ6DZbmR3GwVPjJlZng
IwABAUSOEwkQnd/QFuCOlkdebhPqQLpt7zHVCRwdokaFwkqedkiNglTINc8jKnoXy2nsOmKFlFlp
bHYqphO72xiT8NYj5+OAHHdz6Xb0FIDIE5elsTUN5gLr1X9jpdS6zqPnBjvgHaFFMkpA9ybXApO4
5pQTEtY+Lr3ubIFaNcD04tPeGVsHWqLFJvLb7kBmVtXmros/ndxY7ep9qpruW7VEiMh5uUiTfqqy
2vLRkhDVeuamxX4vHOY72ixfLbj2aZXVwtobKDiw95bmJ+SvCJAr/89rBcEFj71hHYcDPB28jkSV
8wg6m27IYq7phX1Ptpq6znUv63uY6OyL+vsT827JDSE1LAtDZKAU4D9mscwhitn/C43MCVwXcPnl
h2Rtl4pY1NTGy7sRT8O1a/bGzhzNtGVJ04DbS/NLuXMRi2ymGlsyIIf0WvobHsLPfZqJVYjwUHgk
VN3EPYuinirr6qK7C4asrzmArKF/xdBh3MjeNj24BQhooQMInfFKji5QWpWWh1Z32LAQFqCVryWV
mF783EjjtBthQwhMkSzxea7ngf9ZH4voVio/HY+mnhxrPz1JFt7xB14sjSpxdoE7ptwghnhvqvem
tu8VVwMkmjpL4g7nZVBGj0tKj9xEVpQGNPk4kkH9TKXS/kYInqaWifBOUhi264H7ajAi3Bw0m7w6
ufvOrma8+CFVWdA8K4o22tBkCvCz2PU3j51mKNzl0l56sM8Qyo7erSKIU0Qnid53Zr5irXG365vc
0sAgRpOHV1IJTWLWqy1TtnGZnqXx5tVAebfmRMrrcRbwSQhROD78BZaXqgHh5Tux4CIfXVnGizGN
0ZAhz3HyMwHoNhGRCfvLysUTqUJyG9RpLUzFcsTYpJorabFkKq/1QCqlcV9kWDWE9xEtrusYoEkr
0K1PyVBP4QcKeLP+E/YkflQuRx48oz9O9EiKN+sx/jYB+Bk6kOeVKBZ9pxREcTTTh7cLJ9K5NldT
ptqjiBP47z0VPHiosUJW18/VcBB97NBKXV3M0dYDpJz6Y1A7u/YDMsjxR8k6iYwOP5/xkGoZu5NQ
l1KoMwjQO5gKSOC6tmEE0GqOIi4S0jc4maSxxcCkdBmXHczTEhgqAQ2zAu79ZzeCOZeIZ0o9HLN8
AFUmZ6pN17p4GBXr+6dGmo6l9gq+T5ogDKeUAbj22EZElpQjKML8R1U/qorMnA6S8AnC5qyyzulQ
F4lvM6cqFVymrC8Y58AIsGywXRVT9uiiDmwb8fSGIsq3HPMcL9Xjzdj1KO0l1i5n0P5Yj/BmZ4/s
w7EXGg/4Qsvvk8fYYw1baTRr/y018aasEOdCeHKK+xbGIwzu9mAKwZ1VV+EWgx5aLOOLRHyd5Yaw
NRnRlszD46IoPUTA2qePZh9Xb+uGL6R/Wmc+OGFEoH8N0sEXt2MTymiRUkktBhV7FHNAqgoPBlfz
UeLUeE5Gua2xOKQhIAqh9mkRn/uhUSQhNhtqnE66l7+PAz2fjwyNPfWbO4GgAIDNWQe9PsLC6Q3W
KVB/BL5uU3yU7vXLw5RBNbrbsx3XX6QfDAXxlocBat2M3LmGcZYMZOiOOi7E1Vp1MnWrGTe/a7Sq
IkLyaysnoYFSeWlkB6bndF3f+ABQJuAUXxBLDRf5xKnH1iqH9cySl1PV3rElKJMqxYlb1Jv9ZuOs
8EDD1CWNXX8WnFsC3ciBej53n9NeLhQ5nAufyM+q7aEIhuwT02dJ60/Eg/XjnklX7LUzT+in60mr
Bw2/Ijju9DIT4iOuefWWR3l992uQKLuq1YAsrfSHKBRawJX1oeqCq4LsEl4f3OIJdzmftTCFCJAE
d4DqgJzCAuG4GhsoZ8ScZiXCqf4kOdbfkmHCB7kjZw1kJOaf/lxcZmD6TCws6GD52WFHFtNTGyUY
QRbsrYYy4EaqpMww4wf9IMuaT3sU26Du8jCcBe9w70qhuL7MDhViAQnldO04viTdCQ0jbzDzaxzG
p1OCrlVOmDLSSTRGA9vwqcKPo0Zl7XjUa4oIIvx6WXFtKG0ROUnUC2BAhnW9f0rkDBv3dBh8y1+s
Ho7+gIST2yBwsZzPJrfm/BjhRY1fDLni0C/8fBmoMPS6cry6ne6mCQqTlhwIcDY9TNYEYm6Cx3pG
mSO4+kU6Bwhpx/xqaRqKHb7QL3ultU99fB+G7n4UOyI92INFushdDlIXlhc17xg6cMmfQ86VuD1w
2pq1mTDSjbKQgtsEiBN8XJee4FR3DWkPd0U2RucLVbMNbXRvInfoyV8Y6r1e8Ia9WPwVR+LjHqMO
vEAkabgCr3FJjoqZjafLZ4i1rXsBHzzwKh/P5lFjgw0+GFPCLuffuYJK6OZnQXpxK3yz/zYwU7fR
bF/hCkHFRnW+HS2faJs5j7pK4Fs8uWBLF58ULG5vGCTUbkpKWCaiAFz+Aqgmir9mpJqLzTMulIQW
RJyo1wwzCWF9uSWroNEMuEDKABMNm20+GyupiKdzivTvMyZqZLxP+TmjDgtevgyo9tA7m97FoazV
AZmcWHzy4SdMK1Q+yjL1XrdCCzAf3LcNN0VZ+oTKWeH7ZrhNNEvv96s+iO9ddxR65t2G2enZT9j9
JGZPWPOMwhkCvfzNnlLtz8ITXBIBVdaQmaSMbObWeUg/tteyz/968Jhscy1ZPzlrBasxN7DcWSqq
gIdAHO2Q1ANLGKCLYQI+4xtis64vP3OL/Bnh5/sgU5odKeqhLTEP2/bnTXBT2+TmWNpKK2+i4gXQ
dFouVhiI697P1smUsYGYcBpKwNDUj92h5cFqUf4vw44MXrjFSXplByEd6D5QaUz/RMbbidGfccit
6vBIk3zwsQbyvLf5kDSs4uyILbRkltGW4AqOTHIEBYzd/GzMDm+kmIsIztlkdi+PSxEVyHnAKcyI
xveUTuPW1QHWZ+CiUbtpVcMk4QqrSJYJT74rtekP042KnCQpdSU8e1v/bRM/sZwAViLPhAsOox69
Qf/cb2ojnAIcoXCFsz/e3XO5DPAS+/lQ2NhnqBSRWyGPI4lOi5MTsYInh/l+/sZHz1iV59iAmqRe
1sx2STZGihmYUvjSWTtFNyUpswvx71mGkuTN8wLSovZbjWCX700KV7/+q7hFM10v4WjehNSGrglv
LllwdV48QQcZsfoxdBzhF9WtfW+M3zWgP9/O9JKH7Q36ugGyeNG81rDetwtaq5qkdi3uwezmGk4F
nqH0GCghLRfb8jk0VTpu9u41J2vs1ccHMcrnW/WCVvo75CLZt6H0OewxpH06/mPK8oGj5boyw+TW
pziK8D9sLgY5QZzWaKoxQz/w6RmOYUsFJDcyBfsOItWmFviGeEswg1QwNdRxThOf+iMGqOL5yfX0
Rhoso7f73HDZmtRJLvuD2HUczWwDEN/nFfOKjrf8CHpVnig7prVj0j0M822umM1bYpbD4LtV1yIJ
kZtLgdIIPGTt+N9BA0Sd0Bc3cHK9n9+qLPPyFN+hWk5GwgaYdH5ieyZRZtBZQRfY7oFWpAagfHF4
AnOWueb5dF5CQW4j/x9J6HmZyEic7aIpNoPgzpG8M/AxXWYJRLYiYikEJd5gCaZD/xC2c/R9i1Wb
s9j0O2fEbVMy+30x6bnABJe82TwZPJQyLKrKu7uTqzAuCkchSa0EwmnWvFBDLvRfzjwP32MY9Rco
PuzuHxALk30bBlc4PNcRIjPabzN28VP+d28Tk9puks+QH474XV3AkBacsvs9+pf/8Dv6aznLFPl3
FzFYfwApFc50mpaqMJGvDX3qN4tmpm20erCh38jXcJqTZUP8X2IpVsFYf4VQYmBeSXkytMwk7wUx
Fufv+ap7Onfqcn4j4QtB7IlP+pGGCB4Kru3y8NxYaJl+Eqx4JDY6TCTDU0CU+4zvCW/1ZsTbfZBl
k1SHKpaB8U6Cdsw9JXrvBrTy3ii6eATBmlZfUqwgMgnb9uNmV9zeUzgaddrfc3LRevbaTZEiBBeh
Zr+Y1WZUQy1Hdn/HLvdZwohkvLLYVW9WmLKLhnXCXjJIsyAE09zyYNKeJpHgF1Q3BIT3iNBfyoK5
imCbT9YZKM2OGrV1mrfqOphdenFYdagOTPZ/qRmFULw/YEAeSwaDSk2KyI8kXgXfltSvZIwn1Esj
jT28TiR7gmejwIcO46L5gqcz3WNgdm2PdiJ27DADZcKXsqhvdtFV3SYa6k7qZpIogmasSz0zU0LR
4fAaTeii2H4A81M8YiEdfCVVPDtcmJ7xpPqf0nJnFmCOdjryrJ2ketY8xR7NwZCffxaLhq/aOWwr
78Vugxddplq7AYs5Qzcuw53YO84kMXbq5bAvos61q2Ogmly1+eEbwlefm0aUZQEAGpD9UvNryDn/
uJeauIVFWpfZXdMAlbg+z8sVGoJ5p85Xdq3rEhdp5PpWR2K9fq70rELdV9DmXXb5+k8dJWMs2BpM
ES22JdoDOiG4cl92JGkHPhk3wFPpjO5lknvh1uzoBM4O58vi3yxrv333V5M43pBDiW/B1pJK2Rey
TWM5jFYKA38byDe+fcEylAKvAbI5COmLzpITt0Pdf8QXj1QP+n3gfutJIl/R7aHsDfAO/14OHCre
eGOoY706h+YlbzUI43f4jKQd0yWBIsBQHVIKTeUUWtNG3S8uVPmbi7DLOjUqyH3283Awc69U8css
4LvrO7JPrFSh1aX0hb378gQ/kPmt+GN/NiEl3IEZe2Z7nrnFJKTkRdhMtCdWqzwKOmHJrpa7Oqrr
peNYkpa0kKqfdxCJidjOjzSH8+kFtSzaYO8VByreR29A7Dlv7Ac6Z9pPMzZ6JgQx3hy4Ww/cgWb6
9DYiFmUhivPZPV1DtJw4TAKC5jk9Ls6WtRJ+cYBxE3t2j66RVIUeRiDFZnuSWvxgIKiT6YVQMxdY
nznnQbTMnELWraa7xzQn4CjD3MQcqkaIZRui+wWHBEA1vj+dcDMfHMqEev94/J9Ln6BiNPTpMNQu
BWSoxVLFNwIS/90YKNumSRvWusuUe4yCL0Z2k0Rh8Knz37kyWZCzFL0BtRmZ7cngc5jFndVpiagb
aZLK/oJ+MlMIi8hpwk7mCr0DwfFjMFiKWitIE4GmsICjBVikOP+/LSPxwHGKbAwLeY7W6L3j7N5W
X2bESqNJV13fj3twX4PbOX1XB7dzeFQ4+tHKeOrf9skid4pTUhcgEZUrOwtQvsBnXVbI34xBvK3J
VsovDYpYbAjk1d9kah9CqD8kXWcWNmOxijlQLAsCVBlLi1uC9UubVjRF5gy32uh9m+CF0bfw4W0u
qBQdC3rLw92MvvL1MCQDrmEvVdGNSMcAhf5kKevHbkA9WKkHU7a7paP87MXqliXV8V491r5MJF/B
Umlm6n5b21ZMupSKmeoZqqkh/OBPJFGHx/qZo8MvnXsBUFNcJNUxCvL/HjyMkHvqzZ96QnE90JeP
vpr5XuJ4kL1A0traQ6KULclhCwvr69kYrXVOcEEehY0k0Ngj39JB8Zs10ceR3er16+o3ClrXGi3k
myTVpB2zZ8Wznm6Mt6Hdw29p4h3JFkWYzPrj5DzLJOJ+1ybug5m5NkX4ejqcDJvivJwNL52uBoWA
Vkbj9EUmCeeUktvDMxSWQV0aUpc+AOCTALeNvn+tKqRJkkYSjOREB44VOQYfMpwh/MTUygwtpK7U
L8Wxz3juNJZQRyC5uY7c0YFjT6kcRHMpRhu+416BFFmNcisRtHzoFPwPYA19/ajUSDkqzl9TCNnY
1s34zBJJPMPa4vwb+y95HjxCb1iCRjH/BNg5zwuJdxkRqsp0/V+3IC3PwAd2Y1rVO3M8LqHRjztn
xvEFfBO0lsup55ZsNXjKlnG8RqopWpVp5dnwuG1xq5hMMPi3kWFTfSyNM5MZUtRh3GnTIEdqifzh
Or0L2W9msZtKB91FEbb4y9mGYPJ7OyuwQQ38eVmWholvYZSOjhf+e2Km6GCYWbt18EPUFzf5bzgY
x9xxcHlXxSVVmZkKQSHt7nes1KcQpzzaUZWkNbrxkrc2VYQsadNlS5hxZ0PBPw+V/1cWZEjP4uo9
vCpgFnxfXta8Cx6h6+vf/OqP7BOgURba4bGsua5/tlEAQTSRzqDuCUAS4NrwhX8mCDNj0X8qEryO
3RZfzCp+vENE+sYG/NmyvhSykcFbGef9G5vXd4r3JbcwqCbP7sPEvYudJxOj/me3Juq+XErm5icp
kRtgwSfA8htXPxLawusEdbf2I/2d6omjV7cAWTIf5lBewnTQiWMiGLZEDYHYXzwvwRIjSO6hu1b+
RmWS5TuUmjv1I1Ny1+JG4HTN0EVIlwR7wTNBmZYG6UCGV3E3NPUOrlwuy7Pa6BF/7//uFU+VfgeQ
vW5zMiJjzSIAwL48vRdv2ci2/3lj97K+UHa0CjePkdT7v/h8Jrl7D/Ax39ebSRGBsbZc5Vtgu8sI
Kqr6LLDLekU9hHm5P1g9R/Rf+O0gFvA4sY+YjY2oLANqPmtT1Nh8iTqjNynVz+tURSWZv9BnNjLH
jn2kgHktzIuwcJx7qq3AWssTivFuI64B5yiUnoBp50A8JkJd4UEkAjwhdIiQpKezXIQNB1RSN/2v
+aMnqeTlAdBfP5O7SXYzwHHubiWG03HwcOWMH/u2/XhejHcQEvR8yt/L3HsP/20QjycagnOfRDPz
R1Snkl1Ea7jKjTqM2yhYPJ7OuD5rjoRWbjVIqs1jqsIRyVS0yPknyIcLb8kV/QgMy86FZvYN1O7J
R4rcWMDQmWRYWuyG2UaxUfT5cymkPQS2tmuq/sLQfMcZ2r+kGS8KBM82jEBiPdR2v6zXXTQTqUpI
Nj5hAP4T5UvKHErLAH6uJ+kr33PjhfuJRu7xmDfuKkgvMQVMk23pTkCSoidjL8TSbSwvicddGDSa
EdEJDb4ju+QzSwxK2O4EaM73aLW1Qjo3Dbe6zo+9HrwOl3s/OB4UBMeawx07+y4LwB2MDQQOzTTF
ZDsOdqaCxK0KCy+pyK+pHljM1L+Ar3trJ8T8bUspVEWDogx8Xss69pIe4IjWmmCppeqsHdhijTKZ
rABHIfgNUZJ9aUusxhHjz45w+lITVMnU6+ZgNUfsbo2tqBNOmOiAxviZC0g/SIgsdoIuWZjSsyND
aaVa0By4Ldo1r7D1rlnVQfDBW5dH2ny1aVP2r0RLqRYJfSdeIhc0EzXZEGETGMGUsEcG3LCiaYc/
lH062614wP73AHKF2bFJmHXU+5Elt2D9OAZ1SLJ+tcfGNfKhWbstbe3JBrh7oI3EN9DUnXxjwuBx
fHuNAzXVks4AJH/8rh1c9cz1fSIbR6z5qSApPTb5pt8+y50veE3ckVEj8OrO9DZhCHiRO/iu7kLZ
sy+tte60+pA4pSuuEUBAYT6kn/bJ94OBBG3ZJSYxnlQi6+QZX8ANrHiciXABnKjSVHbxPZg1ZGU+
TdvfwM0IggOXX3C1ubvV3gvX4y9KQg7/cp47ySys/FvhD6NKCVdhmjP6uSUpHxTGrnmMFMunAhS7
zhk3547m25h5EQxYJjFQuhySz2swOnnnAk0L/Hzjb+J4a7Gcjpkr3L3feNTr1Y5xQRYkXPKorDI0
BP0UcP1nT/qMN57exskl97ed9yXjJ+yTdcqI/ktYzSzVhYzHJjLQcmTLbbj7Mfa90BmZUmUYpC7I
Dze4IdwMYngj1Va92hOYUtsromIEEslfwvtyDcY0yLjuxfg5YKAJGDIuSIkQwIEQTYuyl4lXDWLd
X6U91j6Mx3OkNFcVdiIZvWL6xsAKPIUkhV/jZSWvTwv8olvPC3u5THR8QUozq7WyKE+ZbeHn1xpp
RSf2oF9v5spAmWS1u8gN7t64fi83Rq0UeRR64tlM+F5eIB2vcg3k40vNjjhl1MO6nY2AoTugEm+A
uaHooripGog4Ws6rCamfJEUCYdcdBDYQMMHvFdTUmVKFiNV8cTWLrPIRJstC96WsF252fQ1DuJZU
HAuAzGNcPeAoPLk75wCERdCNY0Od5myubbk9EpagrPT4utg6X7rBUiryt+QGK6LQ9VquvwQM9cNG
vidVeEbOYWvX8F0Cngo2S0gnHR78Jdyo3Tot9YrYxwbXmSD4jWMfo69B3EX1KUpiMAg41+XjO7mC
+yX/PP5Nki7rh0J4keUhPqDzXkeEOx8nQMq1SdYUtySM/Ey59uSouPA+Fkzvqj7CZUkWQHBtX1fp
8v69xgKhDuWtCnRbdlH4bscTZ28q3/EOBc5oF7+MYUsLcDdW3Ul2XXT0uOBTCd66WuYja68mQNF6
3pgaLw1Z3a1UdEwUkkXJdXZyKLGkKfz0mNQMaWRKj+uhgonGLzvkvufbPB4HkVazik8FTsehGy+f
SyElELSCld7bYR1vKQSXRyUYsJXZV41SE3kAXqr+ySNmPIATm2WffOyCU21r0t2v8M4e6d4F1FbI
+9cQMkRZQWDT+SMDAO2xWCeA1lTYl9wEvOSLC9dIm9JctI1r/tUkTRhNiaHbfjvxAHN7fOacbzR4
2z8jU1wwO4r8PSHVlNOKQMEsLlouEFX9J5kFUtq+A2oBf3PIG3Exzrl85F3eq3zlrr8stBz2P1Mj
3FJM+pGQ7A0lbgyjJQpbCOQsmZmgFBZQNg2Y4wGWqIjWvCkjKNMkhGpZDi+BYDXBrays/M6yr8e4
bnHoV57cYUNkOwJaZ0cbTwlKGt9XnkomvtBlBoZ1o6YCYlWR5N8ETnMTLLETSp4Tv/E71/2CO7Yd
JwUgPZVAg2i1U4uvNWwTPu42+SyZGj+AajGn+fhlEsqL0yO+bbU8d3AuI86LG53kCQh0CmwAHl1K
6Sw4WrWGdjDSRXYr8jF5fkN6/NcnCkK/ODsPxY4bpS19X3cnBLVTr2vvgmeXnPP+Sca6f1lo6E0j
vw7OrCH92rU5uIN//xHzZBjqr3+Jm9QkW0kZO2qLRsjUbYEDKzaENlI7OvK5wsf5NGjaUaNz2YKn
wWYutldqQQfw+Osue60CGFnU+WzOW59FVb32rlyhoK4sd7Ovs+c2P5EJQJspA93X125niI8jJhLH
0eBboG7hbb3YAQ1RranMHsmbAqc50y9FkdCQAN1CizzvEND1iRNOpRNksi5EZ2GMxfPx0KHfKBv1
aFbYT4N3rxceMULq9FnkmCuk6GMfveWhjWOeOzeCuMbyxQSq4W34E81q6+6e0yvPOpXIQvlX7bV+
KIFKHcFcdh0pNd/2NzZ2lpE8s5FVtZ2G/moW0jbUNUkce6ov1Sg8CgwR7B+fPFnvvdE2PPj2I3Aa
S0nh4ASZpqNz1xLgNVudCLensmv1Ka9NqeP8RMJ6eJMN7w8DKHqtdiwOoH2ivMoCv2ZdpksRrE2Q
yW8QnbxtNx+dyYsVThE85QeOK/5KyIXhDQYZ+7W4483zmcaC3ThM6MYxdVf3gRywR2Qhn5LcmXnr
ujktxMRXlm1bRG3w/aHerpaUxz6Tzeui7anvfesfe/NFSOriPBwXC5qf2cZvymFmlcEmOvY6M7qf
lPrvm6xnrgoGsUBupYRetJbfH8GI+TESLVWa4Rcwx5NU1NBqZb291hVfQTU2RGfsJOQ2n98oyHex
dViH2k260+CUu7rcyQjKQuWyc8RoOVJEHf6Bfc3rOs9iuKROMQD9PrEw76pZsu9aFJWuWYD5NVcG
G5CWsJaims0Mk4kXVibnQct/qSIKs85UH2FosmNOZxfoDVvXbGh93D8pRFn/qmvabodTlKjm4OR3
csR1MGLi2dzcUA5y6uDBWeeT5bkUsMYhjsKwdOe87UwBmLQctPW5k+G35DN3GZZv5XSnGmU0uVk/
+m5zFCm6IqXgdoghhgzRp6PPRCP4vw8Xahjp9QNksJLEHcXcYl2u3lJZhfRYq0Sfz6tTKIJWfZzF
N7TqKZgmR3Lcu4rv8iwjVjKtx+sIP8vfvndT6ygsKxwMRb8If9lKPFW+jmKVqPjVUggqVZNMdhNk
XO+w0x0tYu6aXs0kpkDuEPWuGom11peEkP7O+7lczp6kQSLPnS8gVNGHXKG/ptnU5zZFmCPQyjIB
yqd8aVwZQhjZS7apXco+u7XzScouEhnZJ9Bw5ubCQfNPExAP1QaFS+LWs3t9chP35ArODCDZutyB
vR4sKPNc4xHtkaHsD/lepxu/6h7oLNj3qkswRAWe5FPcZ6pQXwNIh24ACSPTN55Vr8Ox4ZQNUZN3
mO/A1EoxW93mIt/RGo1VAPWnenPjbs/zi4N0/JQL6kWKNmxHqxmUJQjbZO71D54WCFqRyfsy24nU
QY38k4ieGUAj5mbhPvC3AtOpVlWSyeWriFS94gD4PUpZz+NrxTa3ubq1+AObfBCd4kHfaZBYSxUp
o8B/TI5JuQT1JuzQ2wXsmmv9M3Rxta6+eUQfzw0rppUd8tQZem2RHn1nZGIGZgXlLNOIJVWTfCeP
DLPsXrjIJsLZ+H0XfddlU8UYyVF1prpk0vzvmkVFU4Dl/EB8WVSpB5KJxoupTcSgYAoE8X5CYGyE
KXfR1FiITEJHF0Q4EzDnPoUHXU34z7xLZd1D8SRKawbBw3+Cin5R1t3HfAH4qOpL+tabc2an3htE
sMOIYswZePsW+HYtJaK1ReUUguWBIiiSMCxozpDesXmOeOwULRZ6OlQ9G5Be1yyK6BCodfgRzlIz
Exyig0bQSQU8eXqWEUWG3BSZao3gab8ogzRwCOkft9Le8QHFpMMVM4bbpJITylO7fXX2jmWw+DIP
ExGZZUttT2PGW7eNukR/2H0cy8JtXhcJHqUw7K+ptfPSVZI3+K6mfR7NPP0RgTh3wY5edfBOg+01
sIn8cx4S+WxvT/uXdQ0eJ8H6cuW1ho5Q+6j8x/oijyLxBHWUcPqvfA6aGL8qqT4ys2727+p1AjTx
zvLp7L1XtTmRGWtptH3a8CRe0ZOCZXteXAmcndj+Ij9kTrzM6Oqn5DkwBqtgZZg/b/ON+YVKeHTo
9rso2C/i/rKAwOLvrrccksXyMnnum2kJtpLH8Ll6etNjqk2C8yp0iJhEZtBOljM7zvAalbJPaCrA
mIG+QNQHTUZlVTzKUw19yBM3Tdw1EZCn4nrtBkhqEpt+FkyTmB1MMOn7tkdnVk9lb/kuOUKQwIsm
Kk/W7MIwjTl7GJGgVRDmX0ksQf+jY3Yfaaiz1uBLTA0ePjITxbdFXHWIM+tt9hu2FpCsDCduWmP1
wvT2ZEC5kO+MvrWP60po9Ln5CAjHwfRRLLja/nD7epHP0OKd4jZijybP0GQFLe6WYmwhbFZ5XsbT
Is3Q92mkWKFRizeJcaY0pqNVb6wA9r9Jy6TgSuXSpeAXxV/XimgQ57aXN6W9gu8pvNIJoELAUnl2
ZOb5KUcJwmm7e/DnDE/752mvWQvIGN0xqGlHereQs+62KrGyYNsko6U6hMI3YH7F6r5gAoU1LGng
mqfngXZOgu5mGVMKJ4tZmgZWtVPxGW6e22C7xrqAX7HQTaaFVwLq9wFV1JAgLOuNGwImRiLyx3zx
BmhL63OPiqOhZ7BrQCQewC+Ypp0aZB0Y6MhEiEWv7BKvWjH2j2qmVD+eGGi/O9LsuoaZ5Lv5JjtI
54mD3P7zeilUg/FW7sjSqwrYQOrvZgZULQyRXeUXK/bvaybt2TiiheitqTaalZuvbTSPME1r1Meb
SEv9CPfI/2MkcmQO0pdxTQ8GyXeog951I9ok3XDxrKHJaByRVgl41rVwQ4OaXpOJ/w4bf8SsG6mg
gni5N2+1b/ofdMNnqRcAhqcz1RaWinr+QFEj3KHgbv/ref3li+bvYgZspKDmUy9uvAbtwsT0MhN1
omosNBhmYfnKpj0qMpSxigFw4+aDQ4Ob1OfavuKV25x4xwEWX5Tr5snjNlw93+K6Fpf7gyXvnIrp
iQanEbH0o/UqtBH/XG5mcmFLBoyr9ZRtSinWG2BUuGA8uPMJYm2TuWofMcqABQWzoixCvC6eUIL5
5dfi4cWPLvHi4Csh563Pq1fVYrRUirCiBTif53kj3JRM2zYTzGfJ+MnF1orkQnu2xY9DFBENBmOv
WloE/Z2tuTBd8cWDfQswufKQjc1Uk+b9275qenIUCyUmlx9+Y5F3rBetVPqbZ1kcG+FDWxqUitSW
mFoukm5UpeU8Zf0PNzDcdwzjtm1EUSO4QRFTVH32GK72iBxUi9Tutd+EYdOVWLY42kujE2aGHssl
KJNVbq0nuRtlGyjBKwMrpD5mMpBaq8iS80pi7k2ygNdOH+7+1tSuF69A3gMQyaEkfRljr/A7NwNl
KSyp1QsytZzB/VAzxOdcbsMqEpy/j9cYkeJ0gS2s/Sm3p8SQLDVJlhdss5timVW+W+/5+/xasm9N
w/FjxsHikdLoBTxy7v2b/Dz2mfLiOtBiZEtyo+9AVv39X0obpWpw/n+uGITE63HPM6JstekmIqbm
oingGxfA10NA1P7o4ygM8HEfC6Q6SgTbfOY3JZGSaAspnft7Gz46viqNhuDnIyK8MXecNxvQFdbq
mN9QB7qCKrOaZo1joTIyqvTEtLyJb8a3Uz0VhEpOJLIiJyBv5a3UQ50VAib0yQGfkoHeHKVcmjmX
7PNWCHQoxxDXeuKN5bWgrMwsXauHS4NSfK1lt0m9AB0DrtXlWMAR0KTud1DhgEDEoEG0S7fGbjM+
yOdycSSrhpyMtlYWs+phZDnleUDD4KW12XHj8IKbliJh0pgYRc3U1A4a0Rc20vi/r1787zXTELb/
+RAIIPER0miq5q1II4b5ExBxkP/aF7EUFrbEntdQ60zaSyGsgjQMy5JT0zQQMCGrA32lo255ltEe
dMe3i4sT14/TO1ldH4T/mxNCU8WaDSDGn42neETbYRVlw9gl8+Yk4YryBDqvJ649DAZMQdz9aVHt
V4V7KYdwG0vXllcIH2GiQZulsFvIrc2GmxsF5Ab6JVNGWbDXgMRdnxE93+AIl7aPj/0NJV8ww6hQ
K9gtR+e/c8DeGEBxbae/sfTzPNqHDOjizu4a6NKzutgttfDnTVIQmbJJUhbOEYBY0HPN1IJxLRvr
AtM0+b0HWoziGK1XWowLMOW3WKttdgJVlaei8IG4eDutV764wI1WLU+B0gEUBrg7n43z6wWmhc5k
nflhQV8gEyOnlPf421dss+sxbkbxLtMYHtsR7eKBtq5HD4D7Z8n7xxtEy2UBkPs0Ibef60llBie8
DWukYqNEcQ8y2rwv9FHFY5a925jE4yhgtbRZYEZPvHmTSy6GAFmuwnUwqEUMpKXREJAm9pq3Z69W
IE2mb4ieauLYV4G95AjnEFgjrKKbQ8RT7W9nO8mUj/QQjLmlea3FQX367DPxEOxiabsJDpU0Ru2q
t5p2VURgktlqnGDfKykvzeqPfXm5wctjjq0AMUTEBPRceOPHUNtCzP9CtQEqdbIfcemH5v2Ez4hd
2gC1UFwwH6VhTdUGDTKa5Pr0YIM5rAVE9i8Cp7AhWQ/xQzPikTYX+VT2jrdx5PryFTcMt9T9fBt1
FPF63/RM+0aCHv8WY8h9h2VFiMag4ZMYdmOSZKohDUpycPqsUx/JzBdSUF1wmPbGW2xDED+DrgIS
dWwtNFcFxuFPIzsBK7pF1Lbj3VvDtSy0esX/oX4CUGhRFDj7ZVRkeByTE1MaZEA1zYSJX8cp1zNn
fu+NqqACp7FcU0WL8VXmBx5gFBlD6f/xPDL21Yfq7EVfdIw4gxN+mMqgqXwnxO+CkhxPsz0tpv6T
l68Vt7A8pqNBKKu40jzw18ZtUJz/nhJS4aA3cVvY6ydaRlt+zOzzryBERyNyxXOG9/89SN5hmgqr
9aYlCvf2A42IAUf7A3L540IDw5wNSQTSKmb7Jz3MeUUtJW4GzhgPaje3iBjsNidIJQMTxGTMvRqD
4i3bOPXxQmEakbgeYesRmIenpooRwPOKleTCyQnRTdRd9aclT9WiznoY/VrMeRD93bYKPhfiTdQl
HPOXHTFs2HET91dmpf1b94JwMEiQ6DUj4YwC2CJ/417ZwzKaXY3M0+akqGOTthSpn3p7JDsNIwGu
dudglaN0nST4ATxtmPMcOznQaWPWifjF24QqxPG+cypEr4k3ZiGvQJOlF7qf0ZQWX63ugcaHloM/
DqY339PeAoYzq+GmvzYFSEqM5dmEXuvBvGKzj3+6YxxHNjLjmX+Ii4oeRfGpiIHIaq0oVanz1xHk
m7ZBlDLUInnIflnEdcAKpOuUxQAVO/tZC6hBZiZUH5r+W7vFwuB9DS5OT4P0BWPRItmN9Mv3vSLJ
98G9+E6kgLE/57YSLZr9h6Y7/srVeIAgNUMp2HvwtCggFqY53T8wsSn0RmNRxFA3u9o+d08xuxZi
oIYwgg+070k51fuu/6inGQMGwHgZ4tAhPWcZgG2fUs9tlSUrI68gXZuPKCaT1BXmbUPgyL5mve20
dlIEYdjJzDvmNPCLGmDEWDxltvdMbzOUehoJRJssPwhj+yv4sFAsv1U7qKREB3EVywRuGdPryKf1
DoBwkw/NzMsHglF7OF3k1arEWSCFylEjS01IzV4rCoPjT7iyJL2zrMqjjzmc2Jm76XTtDQlYBhzC
PilDHw/AVxiNPrH/A/hz5x/g7Z/7sCLmMurYN4pFUC2FDN7iqawDwAzzR3S4gWl79nSwFQLjM+ef
M0oWSq5vhPXCxIVIiiFzvhFIeStdzBMbGdXL+IZ2ecqyqF0HTgXtkRUnjWe9kWo4NQqklwCjcScC
S6p0wWWfIYUCpMBAKyv40uFsgpKGA4JIFiWTicZQqBGb84UqClAsVJIB6xpgIb/Y1J8herO6Wzy5
CO+GXd7vK8WxOKB7EJFDHP3sUWZj67R4YLo4u197xZ6MtFhUJ/KhW2d+S3/b5b3NcAZa50LBCtwk
AU6pGare0VOaPWZ0qybrZw1B2vFxZ7SGxppZUfMeM4HxlGfTKlKty3E7C1o+IJj/wU31N1d4qZP5
xMK7eeDN4SASNCatVvVS8WS4u72AsI/RkR4smxD9pc0oN5rBCE3D1QDEqA/vBiG+Xu4fxaoC6Ejs
9OdFJDhsv3yuIdpZr9fUCEbqkkFqoYsAEcxTxnZ/Owp1EVWI16PdvbWz/K1ZgEqC2mY7f8EizGRc
7Pbm5SJVTLZeOClcRF6KpnbFyy31blPhOSj6zVpNJjJy8iN4ti70l5Tc6WBIPo6nEyK+0Cxr23A7
4JLRceW2nFj+l5KSSD9WburHNrIO0KttY+zhZf1YnV+j0sN+Z+skJoAjuPThjkFRy720sKupnKbf
r3s1dkuucxi8NOYdBrzVTJv3yAagw6k4javhqapRTROR1b61DYWtWVAB8ybPExBGysvUXQ/7tlzP
CJBwQFg2o6ilvTznRgXxCGQnnG46XZKl6qUxrRhAKqt6WraraYQBEA6RbeRTk0fAvITrP6H0HdYj
zS6Spzk9sB/vfyjntrm2/5OWGqJr9TVxxUor+pnEs5pGmdmL2aa5fZUjKqQGqiD0q75+RymM5ZYb
wo624Yv0L3s2FcN4lh+JXWLLUYLJTjIDE81hnG9pTe07YPiEAKX74QPlgvpNOdKRNysC2kI3N1Vc
Elo1bEYPjIHzfdSG5y4XGMrVZYWbgNfcjWiugQOUbhHc8pDEtuZuUwDOlO+7CPbujk9fXTuLMugZ
1TjXlPc+uGiSwJr6Cs3Kuhp/OVPpSM0RZ7dqOz6hYwHF24mcDhgKxexb5e0rhHsYgrSMbtoAXf4V
JAYIMVO+ObKj88nOscu3ZJeE5I7TVGEZ6oXcZWcvw81OBDMXjlYaOvwV5nqeT/VsxUbL2LNlResw
pdLLjFTnKLQZ8xwO1A1MHVpT0wmmCXLancuupjrRuKMVnfcjjw23ZwPDDRhy0hNLXDMq+mG1ORTe
OPILsdzcU7wwFpACspYj+rXzMzIKv8wAimCb3F4aDPYlIgeA6Arx6iHoMDqnD7L39XKMDyM4K/2p
5hGD2fKeGqVyA4+GSlFhxmnca4qM2aKcp5iKFupc4cFsluP25eU/9EhIb8DxKMbqOwJNiNE7XY4R
D+s1yXtUZO3AcqTqhC/gmsQexwjJ12rxhmEyFIYn0xupL8K98z1o9N1wTDoSv0493xDW8d5RtTSl
rrgk0LhUbtbB4/+Mr05uMuGtSXeM6eMfcqoRERTAvf23J0sdUCR5sKujXRSAV65aNGXiHLDHLHx7
xBtJSTqtR+cIMf/CDLTTDRNfRfZ1kvJ8MLnOj3UplCnKYHiFKYs74WPMpymqHQB0fg6sKLS9vLmr
cdJ0AmjuL9RAKRKcyxmc+9u3yjcNrpdQQlgRIL2+3iXQJ5tSU78K/cNOMqZZsF8d8gNL2O079P6B
2YedItF4OvM5osKABhBag7hPNtA15nPb5ka4+kGkofwgeA6AVPbXazbk1mx+LSYnM9Yfq9Vkab7Q
/jKVX8g8c3Qv+Fcdjf+QlsBfdd+BJhHTdmbTUB3YvgyM6QbF/SMSJg4NMWDInmNW/CaV3cR50wvC
KetPmmemCBAr8GoMmEddL06tjhj4CGKsU8Mc1cJVuHJxkhMIjyTLggpSyrWsOEi3ej6Mxrs9/Noe
RFFX5wF4QIzr/ogPLy0L4eMvwkT71Waoeh4ewuWdd7WDTbA1zQDaMIPCHHvAQ7/p6t8GeyBq2+pm
t/q8pM0QgPBA7yUtLN9U8yD+Mh+A0MmRebslvE4sT4wmOs9Bdps2v/bmvVTzHxxpfeIeaGe7a7nE
0fznDHjQMzwZIoUcyBYyonEJdIfls4rWXTgNrczN0thNq3Hoj8t5l2wgURiaYxRWoT5MHncHZiqU
BNrSxK5f6R8ThFN356HozGe5S4/xZHLngeeUSYXdatCuOrzcMXRiXPfj8R4427Cki+75B9BB49T9
5mFV4xIXtzDpRodYu8hj/AgzCV88kIFNrp8iZAXqm46jhV4wiz/PWQcwVA6PmpaUCFGDpb0WQxU8
zF5vKzYlI64Xdf1v0Cr6sym+OpUXahtJufNPLyNiNaCDpyi+AREJXJxZonjtEU6NIWbAZNo1MdvF
hbF6fYQ2nCoh/CQjeJ2m5allzYBLEPoOCB6BsCSBulESn64mP6wa3Nx7xexsShhCXF4LzGQPpklj
DzbMWBUfeu52J2Nrvcxe+cNsZyGwWvv3vLUGkZyD7rYiPIZZM/1jGTee/POxex9Ab5YgleYOISKJ
ouh5emmn/pU6IXL3EhRKrWStLEXEQK8o9we8S2sFfVBsrIHZRt/2RQQX7gt3O4b4Ze/SzQdObaXb
HkeRj9opJN++9OCjXdBkhR8USRpgekDuvlwqfk4dHH6goL+U68Msuy1U4StosE8kzI/t9EkiFVRM
AhEZfcFfeGPY01PhWr3bQiDgeuCjsdHS20/0+Yjrz/ugZpt3jdMweOXsNHTGc3dkTc8+WPMX3QU5
bhbUx5YJQxR3qWvH5Zfps+rT2gKmldvq9zWM+20nx0le/xAimo4tST/PX98xDAMJpFveOXHE3gG9
qYm/9pBPZXNCCieKQ06pjtpa5gPezQDBWuJQMtURpY8lIngP5y0t1ICEw9iiI/JtEuWEx7XSdKoR
qedlloAD4mXeYxSG7OAHBv5AJkzYRqSyOqzaQkLDtVd0Rbq1JC0wC792wRFicFXWpU3792x09Mc2
/FBN8eiD2CbGTHqaOdDQ1bh9QbVtNX6/Go/vMaKx89cpxeTcmo9zRfWbcBkJYS0f+pCTzyJIfADs
zXeAYTmKE06dQ0e4sDIKPp/vNDjCKxNI+pFkxod2l2Da6gssHAtwdJnJQangOmKOANM0L6+zld01
o8SZVJ9yr3bna0Ap0GFvlXPC6yn9rBfMQEV1UPqLyjklPeVOHGffYkQO3LWQE3sOeEiqAje2146a
6lMcEWgHlDNyYsTaGhCGbHFj9YIo79qnSVQWxnk3h0AOaOrTSZuohkRiIKcBiQL0rLMxpuiGmc1j
86u0Pg++KMDhKQWxcMboJy66l3zev4g9T1wab3pgACg3a/ql575HLSJAzOSnyT8ul8Gg/WlvCuG5
86IbsPNUVwJdnmFlBxJQYFKsSRwrkVxRcbLFOncZrvcGYmIIGSdi7/AepYE8HCemFyquyPzHxfud
HpJys/jKa/Tp6+eXomnYBM3xy/eNKNs2RTn6avbHw9dJT7/uau5eo71UXG+QMP1f0818BK26TtoS
YuXp2+9Lt90+U4YjCw/AUhw7OhLS9WL/G1EO1fRwwBH2+nStJNfjTopw1o6+E2ho9DX+qNm81boI
YsLKd8TzesvWgC6XzCcjIrW+8SauzdDVWuyeaQITjWA/E/ehvpMZ99+Echli1kbiJJMfeUFBw3XZ
iV8bzvTatOrJNJadxkVzWTyZurDL13ctk8l/n4BKJMEb8AMrrLDQhE2l3LE84uQNGCH3B5P/ixfA
n9h72Rx+A7waVBWsvLLLaFygxvEQPWpu3DMDZCbzoLTSRpUJUl8z5wC/mh47xRiIzNxLR00PNRsg
ZEcEeuEf5ewPiA4o27AmL2zJSMIwjdab5fLLiGVHHFjuOC+8DqbiOUX6fqLbrc20drvGCKYNlGT7
D5PTT5nKiv/3jvMYl+BM1F5F5SdpkC/unESIjx0z3r/QZHJiDDtQlDtnCYISoQxXPejuZeBpefej
giwfvnj2BfXpE7g7NGdy2Tz0zdewtN/dl1cv8VX/vs05CYPe0Z/80KIkiypkAjRq5JpyOh4aaHKm
iq9BqJfEMgA6kMkOPMS2Kn1a0wjONO+b4KeqsM/1j0YyBK1uHW2/rpgW37vp0TP21WiQLIhX3LkD
OXdrjrR5bAzH+w6x53JcifW8wtrTOAMuqEb1Dxy5l1OnwAZSQkhkvfIeBkqLBK6m5IltWtJalbhy
Icj33Pr78njoxtDow3dCULf8a0F+sfvu75R3SIU1Vi1HEVcshVqWMVyotmON/xeKQvoWq0B3zSir
MQu0+Uz8RwiKPWpujvLja4HDO+yPb4mbyy86Gx/FDL3PkAE8FqXHBoQ1Kzp9cmIw2ASxvzKjK9Ag
g4vYP+sSrYKQ4h1tKu44JPht1cWZ3XrCd+DjD3NLZePyYcGO7rkeoNr4whVrtHuNP1c4y+7qJbZO
yi6fI+TSni9eL4fDhbhqLH1Y+q0r/Z7/W7w2cVpPnGSdJHFDS8qDz/Be6RQTNFkPpAicWlSpZjvG
q4xCIiEZFXd/rNEJuh4lAhAJlVBwQ4CcZZw1OhKomj4Td8+Q/qV61bysh62c4ZiGlU8B0iG82dH0
UqLs9ICupA3rWlPi6FAxDwaNtVpCJFrWs9Atb95jzdju17J//DUyv9XbT+Pn2EVBxr4MRuR1tsEJ
wdTG1RMU6GmRTpExN8ksVJZTWreHa6Wcok475P//bGBr8wZWD55K9KdpgORh3cbUfD0a/ukv5G4P
jBdDcubOLCgwpMbiq9JA92E4qcITtKaYaTUilG8MPvZAZxaRjDWpx6wnvIlMjpFVGYvj+IRDoA77
d4cHIsJgcFuqn4f7Lq2Ar1q9GSFx6/NQ/fmwwCtKycm73boPTl+I+OC+zkdX1nDxNbyq8hZ3RolM
XPbKhmyiE1EcOMSVetUmDXHwii631JJWRMCfP3U2yrGcRNQL+NwstHn1VyVEbqT0wRfoRGRZ+1kb
jJB46zdA2vzMf7uJB5XkUE2pZ9BPPMdfe+yd2lIAaI5PprXCroKMk7R+/WZ2ZpquDQ5pW4PgYIDT
lubHczAtkF+kqAs3g77SqCl+pjCRakxnPACZWRvSR0H6y7NWBLAsLJvcDw8NB54LgPY97G7CJbjp
VqzbhqfAvntCiUb6gbwmPhqRks5N4nrJ+6zay761+gT//SdfLFE2VO5BMxxcPZQk1MUSXcbGfhV8
90v/9sIA5N4IcrV5okqHwpd0wYa0jXsujTLEZJpD1WdCVxwulgwur0oytBvRUkmNsRKtqkSL48A4
Rrczswu1iFW4CLduoMFJWqlXN4JyYLjoaUpnP/sYcX9wtKsgEWpnbc38N6GyemlXVQjGn58VtedY
2hOOt7qMoByBaIE4adNoIyMUZehib6lntSnACm4ZveAy+lDrf3a4UK3f3GLcsiSw9sE3zDvxFBgv
5uq79PXp6vaoKtze/smMvqc8N2omzWmUVorDqgT8WkX7oKAxjzWq+9zb39G4IsFKpyAS1l35Xxfx
adP0jGSJEgHPuLgnF/4ndtpf3JbNEg303xHFeQ1gtCM5JeVQQzS4VLOLSPImDOTyB/QmV33eWDz9
FcB9US+9bKq5w8+EGK42EQfhDo4fpnya0aRkZp+lo07Nj4MqfSaXxB7TZ+j/kago3QhyZuj5GBgD
4Nnl6FasYQIbfYlJj4qzkxDaYtDeYijV5jlZjRRA9pRXwbCu503fCDAcKl9aAgoWwYJR0u8aaZbA
bfkMeqFm1Jcrdo+aUt4SZkSRlBnxGtZ1RnAemJX+6kTQ7nVtWRZ60k5wtpQWLgaIMZeRQSkSPQcI
HTdOl8mxl+gN9aG5/tSo0/zqFJl3+bPrcrxksuv0LsUdgfXdgOzt4s5UjBkLExmiIzc2K/dc9MZb
kX6nhpnqkviRUTo15f/Fq+RTp0WRXLNwclVxKAgKWDUUe0O4+Ab1rXumt9f7NawYVL/LMF8dnAt4
dnwuUIvXCBSQ4yP8k7Uwf7eKGwGQ4H9h/VOf3sB/XFNpZaqR3/XORj1v+7XCn+FZKNYJ/ik7zrRQ
U3YtcKngDs5J46T2AIXxtJY/Sv26Ce7nYlgvLqVWqgQMagFG9zCW0Hb/zQ8d8iU926AqZpM0JlQG
2V4nSBn5bpNJHIodCfj94OMpljiDMHARsXoQxoSV5nyc8kjEPlAXI+jwyhb9XXJOVp7IfSK3vz7u
3h+p+IC31/dHMIWB25EFSNm+iS2zf2+Cjwc0a7L2RPdEfvawMF+ZGruRC91OsTpGfAyS2XRzozQX
neMm5JsUTWlTt72KfY4yV5xvzA+1uz9WGjQQIxlqZ4xWzKm9RyEVl3ywkVkmVFpclYeKliGbOsuv
H6EsXjJGJ5gXXRm+4zXf+bBHOEuPpE6FpSF7OR9ULMbWsDRBxhNq8i3p7DTrtRFzHERu38uCpUAC
eY7RgZVJ/GRGz9SeXLejeN6rsPT0BYtweZeyUMvJXlwa35ADPHmhW7R6DHzjGOL/jf7v8osrIW8C
U06/Q9xARalj6oxN7QGS863+ZtILYUKyvNmwSPU4m7wDlErQiGGBWaEeYbQRtXYt4eSe970Yz+oa
DuoXA451yQURcax2U7TlgOoenblBKbuwHamx/2CNzvhzP4s9s1F81mZV479ik9wtwAA1nhk/y6GG
D8konGs37BRA2WBrEQWaGH4fnoi60SVYw+0GjuYfrhE+a3apK0MPmXDZZj5BYmuLiOM5FF7ZBiEl
XEP/n0PqxuT0Bkw5pEK6o0L4X+eWN6mhmBBLOqKt8LahrkOJVt0EoEcP5/wiPELfjsNoTyJ8Ll1M
I0BLFH7315epSlX3Qb3nlN8ImoH27UXrPEo+L5BaKw/0m2HJIRY6XrDQIq66qMSsH5DfdhzfM4Op
FPa1P2Y5OiVr/Ds/hBJi9RhWRxnQ2UdWZJJgMnmwC6MZLX7y8wxnCrZ9Hr2enUGQzCV2zMg0l3U5
Q677eunsJNYmbntf2+fDdJvQ4/IC0jimGwzTBzDJNG2KkdMfbO8NXXaHrCRRo95hlVACKvj8CMWB
eI7K+L3796Wcrkg2zM9137R7ni+Bzlg8ZSqtdVEUP6CdIOXRtdXw6HmIvmWUA48eFbOr85SsBwvC
O6deG0RXQpJOKNXN+HzCJiJMb88cI3QMYbIp/QBECnODF/o+Cbjx5/YPQPV14TrOhUyo/hZqJOpS
4bHvDqRs9qRVrzPt1AnohdmG9l1c5iCm3O5AOgCxIiPcgOb6lhRjF/rLbwsGZ3BWSDscwHRxkzix
qTTUki5SfGFq780PjXwRbR9v3bWmVbAPLamx54W/+DAsOxNR53mp5V2EgoJdg5rY5o4kI9aZYdd2
9vytlExoXCFNWA07e21Hr4d1CCRqJYLzPDdlRgNJ8lmHuVIzL1v84bbjRyqtZOmyyNG6oa+VN7G1
BSbqxvVHCokapehg6bsMVz7d+i+Y5+lLfx35wFY50WFQvua2m/7vPSQAfYwLT9mL9RNSnjhxzneF
N2VgzRS6zffV/gXtKsXurWymoZ9JFsIxJJfUf7N49mwg8jAoD2HNSq+4UrSFZJLtHnlbggSwHa2U
j5LOIhzbAv4Jle1rc840rt9WhUoa5kZ3Zpz617OuEF743xvNlvofj3AN482uNirjhqzzceukAt4b
78aci9Cl6eaYeo02A1ylVXDQTzgrx+LJ3A4RYyaaZ16maDMkD9I0WSGsfdAHuxkSxD642RQhVNCP
XOpxZ3XqHrag/vcwfSIR8kn6OTVI06zILOzDfzOGCOdnoCiUcWCwo3ZWkP0UCUd+nblBICitINk1
RJdqE9LYl72PXFQ/FZayZejj2jm6wIgBFV5WDpVcTAVOua0AI0/Q0fHRiv+wGdQZ/YYsgi+JLwXd
vlGvFLEd42esozp5wdxGZmdspKzShJkEU4/ONWyxQlrkKXmjwRvjWv9rHFPhQQUB5nrJbkGqr6Te
qCsEO3zjXIBa6V9Q+VkxEmqQzp7Jf/rHplQjSz5CF07I/MPEKYFCfMmf+yw+Gj1yBqmhxCvQBUZS
pSZtL9cmK/oTZYpCg55FvPYGl9BdifD+5Vi9deIfLUDnGsaPwVY1y43boluEBrBGE/OsiBHyr3yF
RzcAGoRXVM+Gyv0VGmYo8rFoN8u750XhkncQQ8N70MkwHjPmXZxC7uaIc0egJKrpWt64YojnPFb0
lkBJIQVpfrhGbJiQuFX+kjmzAY6HUR+EDBJoSrywrtiFxpej8bJxihPs2cQYlyeFWSD91qUdvs2T
OEyCEOjHOXNTUyARa93c/PETmdLM8PZe8CJ8AheC50ZDWtlSLXaxGjQhIX9ySfcUEu5gacW3fU/S
uf7tGQQA0GogUz8GPP6ZtAFmoNWY4ReKInhXWJthKIq+qGHZ5uhL3zComj4fpDlxT2Cay0ZHsMKV
R39KekYKKmjiosbmH881KtqoBnVVGI3P8JFuLgATkX7tJvit/JleXiJALtqk8M6iJE3xCVHhFNi4
1KYKm3O0zc/YL6eB9vtNZT/Vl68xbzRDMGy+yAur1unSdHtTaGuAApDx3tDwwYHQheu/KW5mtwAS
Cg96CP9h2vvejFka0jlv8gflZkt5U1EA14aplSFnRg+u8TnaiaYnNQKzbNYs74mtQWP7qgdYgp9J
L+l0ixho7fzD8aNKTPdc8JaFkBN5KfIzwKWW7WK+tYXu3aMAJrM7LiyN9PiO/hyJOohO7Tl/XADz
16FXJZUuvaMRjvEMBxKMnKv7zphR6N6mXBul8WcNtwuvQG2C/PcmNH34LXnZ1NAAXpXPlkkgUQKM
DEmD3xAll5qPPlCScmqacjEg0453OZcIuJGzG9eOV/C6IUt7MHAr5uzUxkWaKBeBsd7hlpAxZHVk
TRmtnFiKXEXZWuLT+VAsGbBTx3yptULP2vL8l0wnm5tPyzQ+26WEBK4xH3ApmRSohPQlzChoGKA6
5KkgwIpnAv+LtMAH1L5r8ZTAQDEGdim1Vz2S8YdUddRMunmVVSYuQAG6TKlTV+IbIlgYxdSJL0FX
N93YPG/xlA/HVR3X4r91ApZNoxudOcx/nYGSm9qQM1OA30uEy2FRyschRySHylR1CpCUSh4St+GQ
xDnJm11lhp/2A8q/E2J/bM+zC60CHvfnv1azlJEXel9qr4EO4GiMBA2ZDtGNfldOytxy+M2xyZvP
7Clcv0dSqippbWzYxf2bSXE3pP9XXnwbUyKhzGPCunbBzPA3M/ruZ5yNklE4r5cwauEhQ8yIt+ee
edXfWqN6mQjSnsS4TdLLkANJRwCmBAYPTAfR9ZoWJF8zaiabtaB4pHHsq0WDJ5i++6pxXCwidV2/
wt3Zp3W8Zk7MK5j1xwgkr3vxkgFlfAXlJoSLfpxPgAYD0Go3+Jc2r53EuvnZASyDiN3A2dENIbdS
mr6BjMEhEnEW+DVgTvcB0DSsKaShZC8XRFkR9Y1A2oIZd8Agp0cn9RAdlcG+2mndeZY2GMfzMY5h
tpmYLlKtrIfi8Tyf4RY52RtrtzGxCOezSNcxziCtj1DqRHXcRoIN5X7urvfxUnGfPpdZ7T2L20yl
v8R4C+LtH19kLQvi1ll8VbAG52CYs+9OCsKSJa6UqXsbhOk+BYbkY9p05vtQ1N2Wi2U61TlYtjtf
ukFEOQ6JvK7qVHAxh0KFlSVjRVNFTV/uv5cYCKhr8ohun0fdsSfZTIScYjaFVs2rllouA5+SjCXw
bLv7ADt3TyAzS/a6inEW7s/X0nQi18/KrOAQtKtxzgpoQvUszZEmpGBFEnfS18aTbRvPLJfpla/+
SFPHEGcwuTO07ATfkkzw0M+yjEP15WaXbVuOyCgowfcwHgyeApWSXe7bFVJWJFDtZfplaSaAqHQH
ny7AA9RtRhHjn5IKGWEFxBe935WUHddHY+22Y9q0+0SQ6YeU72aCV5Q3PYff7PQ5W5P6MQYj8WSz
LsypriCxOvBuSwvszgsvmLXcNqQMo+cJEmEOUZ1HVPIgwAPh68E6zilgeiXZaVXzaqWB2oySRjnr
k7TyIp+ns3MIGw2siV2PNdfkzUWRBDP+2R2cY/KJqH0+oj9jwuuskq+tFnZhoMu5J2evdIfQtPOU
0Xx7KhDngqPxxfRChWkyPFd8tQzXffdrLptO7Vx2LxfEhMfVc0/8NBC+Kp6nkS8UOwjfM/WMi4+A
Shd4oKASWFtx9QsnGq/NYl5Cl3UEGc6zlEyBClOlKZYs1Nazma9xQOMQVdPtnejaBdfcoM9dzHcR
EExLkC3wr/lvIxfsIxgyqItxMlenE15wdegJRXuTDmWQQODjqicb4mQEuygiowPyfGiec0aKg0oM
98BuVCsB0GmPd0jIrcVktE07uc3BEvFh+19mfUqzZAOJ9yauVf31UtwrxzyschC+LmYOZC9UiDPK
tKmEG4Dc4A+3iPLkcIb3AWY+BshJjJGdYC0IlQ5itfaGGd64D5YeWgbJ+JJZaYYpvPrPYrweQACh
bnUeLJRkf/p634nBLLnxiS3g2cZVjbGeqbt7VCln2iTYSVlY09bCK0kgjfkBGAur54kFLJYQwulz
ozQe9xCsKym3hjsNeGf4ey795w59qLGXUVoyrULd+fnvz7UJptG04Olp6Paxo03gvI8svnGWDYg8
iwpMpceNsWAC5uHNDqWHGMkDWlrLcZQZZkv1DtlkpyHXKyN0M0ZdutVmrf20wE8of4n2X+DwfESS
xGb8Emx2Coitar5BEkadcPnUQcYbYjnPqpXMQej+BoUkJEc0C52X0Hi+WHT9jyGnpNvdA3d0LiZl
+VJF5jTxLIdnN25KSCbzXC1HviBdnR50uOLTI0uVLQZYeNXL3gyiDtdf85QCSc+zHTphzuOWvAlB
F8QliuXGFJ1Ln0gaKWTvLWIopSNU7FuU6f2H+00VsrD7hlwGwfjDoOhb9CHlvU2fz+WXQykweBf/
AYrothUilYVgmS9A/iBnZwVBjLqNAwZvcix8Ola6DpoMQG2t/TThj2VMTPXq+U0w07qIjUg3JQy3
4B0JFBRHlIlBNb3R1S4FgylYCT6ph9uborCV7iQoR975GvfCrrm95kMUfFh2sLGYgTEomLrDb7eJ
yB3nDZby68xh2ntYXM0h7QEthDAbQdcxpUeg+m6r3DJQMAdbY0DtbQaeDLmbqBxQeXBkD+Gvj/Xd
Z7T4eWIPV70wvXeOlaN0rHDU4ftHMaG45NOeYGsc9nRYgc7nqKuHk80LvCz/grWGZEmWYKPCdJn4
2PXcpwFyXToQN2rubXxSvXXRGlS8D9y6CjVVAuoNKdgQZOzLLChKQYSOVvCXzWNqlQtyoa4409Ip
WpaMkUR1D06ZrIyr7HXL6xjncwTO2pMrdCtacmX54X600Qyt7ZUU96tGFfYfd2lyt0YRjUOkuBoS
jl2AYaN10q8Cr9fDoioxd/sxo2QtyCn7OubuEdfOAhefl5N+S3X24EOPiz64il4aDMNLqIOqgMCB
5PTF6EJS2wunB3Wq0/Ze8Skkt11eGBAoEh2HCQgH+9dm0D1ycN+G2UAunRBSEq8yRhWRuKkwIEgo
H7T/E1iff8QWi2usoFL3/m52EuxXHM/epYK7DoHShj1fmbg2Zf2UA6A+cXOwoVqgkVRIcei3Ic9h
jWELWoVKXB+DbKudi8SPZO72mBBjCLb6qYIQuW4SpJuzRiLyFxfBPbojyXkwigs/Efx8L3jh5Zts
NzjrglYRzLeyCEFVVTjLk3mlfwfgN/N0t9fDdfGC5Cw3Tq9Nd1yFqfuRdRJMYZRb5nTF/kz43zeA
eyQpu5JetxHBjtWa1O1JQXHmdhtTvQwBzUgx1+0wkdDE+4OGyvzpIWzbOt2a44xrYfZ64s5vTVdc
orl4cYZLKWMCszlLPH27QcWK0spoWoiLiqwxXss+st+tUA45ZjlFoBay8RrUAYPgXbS2TBOl665L
oJeZWFVaO2uijgFUhn6GYpB+mqDKifkpcp5m/bn+iHoQ0NYfD+WAzB3Pxn/XdEhCytehF8LGj0nb
mTNoTyybwy7q7mgySrBqTYYV3eh9X+JPvP6br1922r6+aiRQpETDTMTRQv4vHmwBBN+9jqTY/rQz
Vgb+fKgi6oaPjP/fa41pCWKV0tlysoEO9TdYz8r9YtRDZQx1V+IF35Mvigom5e+HDWbpcKCjmYSP
wYnG3yQZVM9kkd1JNs8FRqFmaaTuuAxs2vcGPbD7gG4OyBJlHUsFuE7tDT8IFlxoHAVNdxjcC6be
59Cu7q/61RqyiF0YqYPE5udUtf/a1+UPO15DBtI1NZVoOFmdeN/vKE413bUqhRXKv85GZM60Ape6
P9zCMIbZ2wgR1voo03L9GkF9wVu08Br6UjduIXKPKGTu453CqCqw1Dw/jXgdgv8zYciNbsM5FJiO
555iTfwtaFJzx3D2h1fOVwuOiDfO+vcvDxPHb+5dM3ejGAsyxWA3KWg6g2qtBehby3e8wzAp2G19
o9U7hVPVQUZJqhugEzVozmMY+o4DQiM4XX7gq+DCLmjrSoVROx6YFP/ukd4JOZwK9VMWI0R+icr8
Nkcg2IQcxKCVVVUxi2nERMc8k/qLF/oJjj2hj22UbsRQ/gPIQHV4o889IG6OIIUglt8wbtw0TL5J
kITS8gAwPs1wN07ebpBth0NmZc1L2QEl3DuxeZM4i5gS7xjyt1QKduDpBD6lYKSzlw490h9o0HIF
T+64P8MLcaTVhyOxupJSNeSnUSRsyB4F/443Ykud4H4kDes/lwXfT8w30Gi34BbuwaUI0FYcUWlS
ZEutF2P1Xp5PUj8FWJy8xlk3AIE3cD2sO3eHPZCj0MGnNl89Dy+yc5R1NDi/At2+XXjX7EhXVIGn
zSD/GjlolJcD0eieCWR9VaJcKAr7aT75Yt4zGNpM7YiOonQkMJpZyleOJcsK//L5MJZKKenYiu1N
WF9gi2+GtWPf52FkTMllZofJ69L3MSV4LwtDar3Rwma/ECvBZBS/dO4QuVWDSR0vhLbkG9mRcvow
zwSWyC+CKOvqKfEIVUBNsUN/ZDpCSpm1PO79VmDFfVrRLfMqzjDnC9W9Nu/UKzTTMMxk2+ULXvOQ
zl3NM4Mrhz2pFFT/kWAMiTQLMiAj6TveSAcYYekaAFSUa3jtX4R982ut7UwzvsttX6iKHSHaduL0
QoFZ49P+iJ5Eh5BcrXvIFwyZIioWcwT8FdUu50wQyf9C2+EOQGdGR9ygfvJgLOGUs4O/0FUVxZel
aWxnE7ZZHIzfutK8t61mX7POTlx8nmMF88fSQOLs3OHQszvOKbCxtHIjMyF84SEnCn8jsuRp3bMR
mbTdAHw0GXuy0x3sT+c/dfwdeHyaQjxvo+JjqCdiB7HeDAi5huztZTNmsBe/llvUbiRnO3Ay0i8z
KTZlctY3PSE89ophPeJw9B4wFtWiGfXS3X4pod4Mln0N0pOnoU31AxR3duRfpa9xtTNS6sh1ceYd
R9ZsCKbrNLwXTiQi4/9ysaSYYqg90DtVWEYm7llRVUQ2+UElEtuq1bya9tE8yOgmKPyBMXoNBnFC
Y9b6beO0G2VAfEN9m0bdae9YzC/A9sCp776MqemMK+PvVMPhemeXLdsyHSDUEvTsAd7+0UaBQisg
RMEbkeuSTMVWftko+enx2MTyapCM87xQ4e+/WqtqNAhsJduxR5E+RuH+IasXlB2NgGI4xexfNI2X
oPQWBw8FFs2BlclwuW0p9M9o69nGczO9O/EmltUWLpyYkif68ur0avWILPLS6hqWvl6Rn5Pm7T9m
rDInsE9rppJsjQ5vgysSZNEOxMfWrWiMBu6pj6+DrDgoX+5k9bsQiBPG+7QdrKeE1T5Ll0OC3qtA
SJ/9415xIDckd8tseIXlnpJc9508aR5hp3lV8MUF4j3O3rxV1de7irlZItNZhJxpRkylu5hJ4i+X
LQDZYxDdvP7h1LrJUjSFtGzwZ9/Zx1ynhMlHJLpdSlrn9sWLSmRminIFPnQTEgAHsEnIEb1ri2AM
fHf3DCj9Zl7keuiOHR1Vdl+6HWvuxyb4/MeqJd4e50fV8NkhA9UQaXO6CMk18hvwp0gF0dcpgM18
m2zUXnYDPkV5XPj18q2LjUBir8aTglXdhqLDOAutuLPWZOc/mm+5aj0a66snXBMHtTdviwdEl3bl
t4yu0oTu49lFMMSGnzguqtdmpcEiyaTWb8m5/h5xTMWI9KipJwbNoJQYkl86wB+cqUkr2MDnmiWy
1bHGARYMI2t2u5J/Qt64EFsUL3sl14KlpMqw+Sk1CHKW+D3uvSBIyacVzkWY360266Eq4bXpev9o
YDtl+uG1moLNDkQe77zGZykEk9Cx3ZI9q2lMuNn/XRli8XJu61xaHiwOTn75MxlBH5OUR9dC5U9N
uhqUmWkqm9LNhxV+TpJCQA2u0i5NnnMWcWYc81ijV0yNJJ4nU4+uTTzGTuZB0uAXNNbgzB5o0Hi0
3YFOgzlnFUD8yckA2SHEF2yXpBa0VDFASaLH3HVAy7GRH7F3vX73RGaw0jaW5qL/T3tVe5DL5k9n
OtHhkG2W7Mum7mSr6Xeefgk0OZFpUuYmmvjZX0OFII+rt+HFhjbYgv7N9ZPdG8taP92+L1m5QB5Q
NEMCFgk9GxPs6j7CFIuxQvx9reBu5HQ1DCvYareN0BwUli/iKqfvZenfrU7y0XHTqQntbqTCnX6p
tYx9lkvUUENTmKr53Z9ez3MeN3AVj8tCtcSXvSHy17M9+RySg+O5R3THxhHDTiata9BHCoeRp+Da
d49FyG6E1sfeMzhPCKapVEGIkCYvtcGqR7Hc0TwWhgrxz16mJQhCILZ2Y21/JNmOV98h6GbmSOQA
PYDbgu1rlfcdOEkG/hlgCChSDzWIRzIIAPsqLSvcW5YQLRkO+Lq8Kk2xtcrIZEtf5+TvEOBXgPCT
0W8QYdxmRH/YaZ/xq9mDw1bVqq/1XzFHcGb8eonVZa3iuk2XdX4Gfvt3peU1FJc7leo97YXZdYpO
+ya5CtTeHKl+MWwobsHJbkqMeyAaRwPCnXXS3F6c6JrUE3eUnzUGwRZM2GjmN+dpaPI5JETjAkJP
EaMTaDMMMZRWVlcChRgVBA3jxrK3hZioz/PBi2YcmtorwMjIfOvDyy9ToAxzDKCb7dAMUybAReGP
Co60bXZO0nzi84tWjw/CTn5cFdpdVt9gIcvYUK4G+G3HJQck43oCbEPclWxRP/0iEMqgFTG3j13e
rFbBnts6b9lYA2Khu1K4c/Qg3R+xEcA3qav3B9ybZhXQWYUhX24UJlccGrQChosdJFkR+/+cTq7z
yjlw+RLyoC3b8JRy6VtcO+kpV74nm5/lygOXBv13wf15an/TN2Pvi6uja1JEN4sr/WSV8sHnHxQa
xFpcbWsC/E7/cFoTxOeBmj0z5Wshr7elrUzfWVAOoDNO5ljlu9pKw/bTfr/amOtEbCBsxD6GxR9J
SfIedifLkKMt3GB+swURcG/oK6H1WvwkQvmYeOck8AquO453m309jwA9PifmCt2mS+eJ0alv14uz
cG0CGdt08hylRfRx2mBpwzkVSBEU7m8P8L5OAwJYpTa25ZNt/RJn+EQimuzQSAiMfUO3urNcWwR9
Hw+BR1c1Xv916cYVghbKelV4VsVu+gWm56CIQEHpt1P//lbfUfQLUGWbTV2tQfcUVa16JaVv6bkL
hEjYf8gYRcB3U5+EqyDRr1J36EG6tcD89EUsI5VhN1FCo/aMuWpHY+o0XDGpS7ol2Mx6J9n8DoJK
Y9ZQ7e2gX4qKE1kTNvMk32Wzni69W2Zchlh7KW6VhkIUbQOV363ivDcDt9AfLCZ34pXnbK8cnrlZ
Cqs7wucB28PpKN7M5z/MEQmbfZX6ycKugLIl+vyouIuBcbt9vr6IP2fPyw/rKFsIq5brvazp3mrq
0Gdkn7Q3rbx9PoFQkRhzOn39KEpJ3TJrMDVwvmZ5Rg8fEnMeFoMDmwEIWdQP+xWZKECFevrZTUOG
C4DQ0bxtdvgU3w1dr2MiKs0PI7ML3pfU/IRzqvm2fY9ZTpaEzDxeiHPwHBmH92/yP/u4JAht5k+W
pZa9ZSdnMLG7cGehoNLu1mooXI80sM78fdNf7ZLCxwU+UHkv5cx9hPPKoI4yO2vxBVI/l52hlrW3
xfMRsx8qk6ocGnZw7NRqgLgXiuIyGHImjLhInRdI7SrfSWK5F7Csm7e5/y3yr6tSzT7Di0SJ3WT3
JWjI+HaOhFJqNfL5mCqYW2YRgnAZ4qmTW9lraH5FwSQq5lF2k9/d4j0g9AYj701osj2NxFrV3txu
IxSbhl8OZhMGaSRlC4wGidhVhWJA/Vyl43GEN1hbTo3v18MuShq3lJhPIKB1yotldTz/++vJrxAN
yd0U/IqDxK5FV+RL3JVHcK5bPNQkpZFZfjh8leLWnCUFtKYxoGkkBJVF/Y0QsjmY7i0FM9m+1KNH
S44RW+fJKcAUGTzcEy+Ff2fP15ha8ZVOMkReIaoxTWcFP1gcknfgO6Q6aJxuscbWDe8i5fINnSzD
qhyrnYdp9B1qE75EvjZWWTpX6NBPcH0joA4pTxzDIw7D/vjb5LFE/r36hi/7NVD//oH6Og0r0QFK
WN88LbIc73dhIECSSl+FTzKxMlZbenGnTL3MqCGQI/NQhGyVENLdvfyXEPuY/vDgc2wVNZOhNVNn
Bnm2p0SRngS7qDWUc7XF3PSxl4dB8P8OhEImVbEv6j9p1x3EqnBHR3F1rEH2prLrV9NjII5rcZAg
sS7Q4jGWTIdNHd/2zXnr0PE8zPBxGXWaLJ1/n8vG+zLrguRWRm8wpmUvrpGc18Li4s9jTKXumFhZ
PB/MmBeCI0llHMycoddxG0MMlqt9CYmvjYx/wivQqdOYyQeLZIcukxcz815p6cZHceh3X0SF5QQh
LQaHcugcUdIFRPXGMbhKxQi1WC5vWd+dfSYF/0xtL+hhAPeKgTo+WD09eKXGpGqUKDdpWibZNIFa
cl12i2MA76jZqL62K1O4LhllCZsomrvRmRuyhn2Y37+JAnOfgtO/vP8diXQpn07k3kckPGpA2rAg
nanyYjqgbQcHHOOqpI1VrgJVTWRiPis1xo0w1KGrGa5Q2xXMjWs/X5Uv/I1jBQUuvR3DEsybHwDP
8rzxZVpLtMShgkfonU8f+wWbNsWH31gTC3Iru4AYfVqmww/clPP4ZY9woVVBBfgVOZUAtjOKQ56S
TmSZCqT7DV3gi1r2HtRiOfrKj/LCsptFRVvfymGkSz4fLIDVlo7qZMAb7aLG5GnWYB9iysn/xbRc
rpyTqRs3BqplJ5O+tNSM/dH1Q6j01XB/+WQRc/r5lAaMOhGkAx+xZGaS78bO0C+BtVTda7SZ/AkS
YR2fN+lD0EEoMjpZqYuqanNehASyxs5RqasIUXjTNnshGNqO9Za5L/T6f/6p/JLKI+ULh4CWPngo
xviTBDW8p3D5jgyxHDUVYNc9+QMkBRJxhFGT8Iz8I1TzCPgNKVQu3vGfsCxLGRBnO+P43P58LOuZ
WgG3ItSFzAiv9ixRR2sSSwMwDp8QaIy+0fQEPd1nSIz2oOR3dpne/YzJRvZR14NPA4eEE7bCg2rW
J6ohqtHOy8ArY4r9oTmk/SUSwh9Iu5re9bNWeaEIPxi57j+2+qwbq2UDZTeGVAVc03nbaKiJjO3z
Exyx9bUmuDXWa+mS/k1orf1cRSuaNeyTJY7YwxfsDTfGMM3Nf4uZrMCQYVykjeASpa6CDPT5mUGg
f+WDn4MgaNm3EqqAJn+qiHhyuaKUktOsKvQ5plopUurkF/H4yCTfKHuyjSouBJ1gfbXt76aS1JKX
q3Rtb/2TWlYQmZVUZDr8/y8UpQ3fAbWqfqweg7EhLs/pB6f5XwvW1IC/TN8tuX7hHxFfIfj+DNvd
Hl0DRmbUBUOieMhzqtVN+Kd3fC+9MeZVXQpVsvbn2bso6i7MpAjwVcACTvzYFlAJVTBa6STx7ETp
kR/8HRV75Ke5nKyYqG0RboSm6N6+lLvN/im/1oEP/sitlwCdlD+srJ+ezzICCFDiZZ97rEMLkz2D
M0OufJqLlYAJBWsduW3nszxHdB/PCmvaekkxzvKUTryIT5gOYj8Y3M7ebvobhZ9m1xm1E+C/4Qop
JU4vikoybFPLXt9xSE1VUlYPtTNnZlCAEK91dPgF5DwAhNGViqFLICdRe6wMkZn7cK0iGNZsNmIg
kX14cj/FnmCuXHN4a+9Tn+6Jfz8PsxPRfo7o7UaFTZH/h9f0+KlETd1bC8/JLNBpuHt6hr6PkUvp
Lom0BWiQ5uCJz+ifit+SwBXiHIR2ZyL21tOiU/zkeIwxrSTV5bV8klfsb5zAPgNf6bCBvgCp3HFx
iSrlyfMHikUxTYtdGlf90NwynChrrLzbI63pplnVoe9X7avLOZkbmaV1L9B/kthSl/JHe+rnHfya
jzpk0S/zd/Hxb1IYlIoYVDXa4JFoaxVd9WQxmEqio+tJhnGRumlw1cNFzO8Rs8+EncttGJJXYlri
LH/QqGrpx5zdZO7bLlQi+EYw2U7Z5xEKJRj9Qn209pGK1s4MFnGSm6NRYfq444qsDNAyhrSzIVpt
WJ8iVlRyHnVGIVgY5zK2TByna/ySZOMC+h+3O6/Jho8UPY/rNI8WRZf+DMf7LegCSsCvbo1vYSN2
bJRjVlRhaic4HY7bdCvJBL2sN5sStZRTDl7xe3io2M0JhJcfRyrHIXB9FlLIbFuuBVc+1wN0/cP+
6gNB1KAHYBwWYkbjHw7JiK0w9jgmm4mOUH7+B2iD4n7XROPQb3tPWFFmzehoNjMItdbLI8l5h6Xy
dvMH2j8zkOimn8P0nOMvDoX+/COCzT7FcBNi7UmwSXOrJckfrs8KjfCOwAG5BEG+J36+ICB5JZ9J
LCy80TyIjH6Q/CLSu7rfpF8zrValvnuMe0u4poLW16UrFpR4El4MdVR/0qb7S66TeMWSLjOlgJzh
+dPMfRPvoAMCSJjbgips+Ucf7VaZ4aFtqGVQeOMh2uzK5B3QP5EXZx2ZitRH9YcnvI8DIVtvh7M7
ba2q7iQiTdRqqd3xLsbxFTLmDuduTd70BavW4QNghFhCqJ+yXvCQTm1pz15+6nwmvmbKDYuvQaOK
SKizdzevWQvxHxyLnpJoYpUtk9lbz51RUWwvWpMLY/8pz8308TwZQm3AqmsUSzseCiPieD8HVzVx
5uivqJ0NGELxDhadNhEJj5xMM53IrETy0Rj4Q+0BytD24Tx13glDKBNuqnvtwcAYTVp+g7oW2jwG
+Cs3Xuvj4t7fhbagQvOq+KmcJfohz20uYkF83t8gHTRNUtTPJ9lHTpyE0mt9R+zt6B4lY4Pgk/nc
JEJwspGQ8R1oIMirTco+L+6/YlCWw9Mb7kpdHQ+0v2H19WdKOq+/DiR51MjoL6KCg5neZOIH+lsL
UGRD+vaiRKRkM+wKtMloaIqAPpaFlae0Ir0Oz0Zd8k36g1GwUcLwfKBt+nLZFdYCvU1W6+N1ynwd
CI6XSyAH2k352dVWdwx6qBNL7KMvdDBltZRXd54Z9+3zaEhd94uUjTjJzBrHzS9ejML9dRRa0H1a
CWjhNJzGAFcKQ8CVktrLY6FWouwdpxS6ljty5OwEB71TPCURMCy9CZx3FdwI+OGdYRani0I85oO6
lKYS29gdZw+txhCfcLMl1c8WC9ce3l0pbCt9DpiJEg6T35uIy/7TejAQiAexpMsaCcku0iekbM1I
vEYrMqHAWACb9bGkKvb+Y/oA/rj2LHt4gPaDDQM5GMJba7G8e+6DtN7XaLSBO/4n/0nF5g7dSIvQ
1CTtIvN0+aw5/1C6Ql7YCfdvYVqMWrfaZ0zAL1MaPyd5AvfpAHlWfLk2ENMgZBPVC1uFt6bJZTt0
psCg6bzzYddc7ahTCoQIryznP64qU/CEFE00uI4oKc9KAXSbWzeylSt9YVv14nL7cU6vQqKBPjej
3TPoa6roShKOsREvq1RXHM3NxRTlCe89sipmHZ8WSAKCs2cX+AkYrFdQZCkqW7h22I7srvmY2DnX
2O0hYS3neBRmPMMSCAbVcEhdZ4l5Htdedwpl3W/cTCrfkfbAqWD8BRWZDmTkYX/V/Mtv23aImO2p
BHs0/8XvI7+QSyUq8468qwerUAEdHzhC6aOZ1WTC4NfeFIFdIQcYlPdyG16f2tzedS+IMObKx0hs
rwxvYm+B7mxzCtlEC6hLl3lgbKEbRZAUOYAaq3eBgRjweeCPthI6o5kyZTeQhoz7ffirPLutwCav
7jAHzMdcWOU4Xhq2akBOYsc/QkL7/XS1iUVfrODWtwT5NLHmV+Q5Tbza77qfL3fEkcMvEtKfvPV6
VjPIvuppt5dk/BdZxsuzraylAVaLC6c0/gTBXzkTgv9/XGEPNHSzchDLBAOSusZl8sHRZeL77gxH
Rr/1TqdVq8xqzVz/92FR8XI17+JsHU0xTsUJ9cll7GBLu79PzVlbgsjZARuUyMglhQWJuPS0ccD7
mOGg5/WUhys2drwsUQiv0GHpYxOXdyTJqZQiPvUvrgVM4kkRIEbajrYrPRHv4r9/ml/0fa6mvoBI
trUlW7tbsHw6/ijpS57j7hmoenu4OkEzPPh5o4uG27UopqRA1IQO38pPPmIZQqYC3GRwf6Nfv3/3
4CEbaLHe/sZTOYqnwBEROgfM4vgq/K1AFsMrjxzCutQB81JfUALPCwwlcN9CaHhiO7WtFMg7otBy
gKGKmDPPcRpuivCPEiHo7jB2DcvyeZtBXv8awLBcHuk5hsyB7P5rxxLMj2ZbT/BnRvGi79sTm+00
TYyTBVFpqX3oWsON4NbtuHeqGFNBRcT4G1ftT1sXfoCQ/5CIxa9kK4JSSv7rntJoPVmws/S+7RVj
4cJG0c78aNdtE1c9JYZfDN0y/05fe1WwzgogSNT204IU7ENbfdosyE+PKzZAPP4f6TBTOQQXKybd
+zjo4Dpsc2QH3eObSBPDZMTNlA/6yaU7R6IMMjitelGlig0/RKnnW2Hdv/2dmjlRun6uNhGYFkze
YNiu9UavQYJu4AzzN5TuzWWDiz3xz+6SmyAiC5HL2Jf/V9K5x9S3Zu1p12EqBGyk8FLyYPMQYSnG
2KWzHg0aLJiyIN/QmiZSery/ZZa8Fi6hr8juSNeabRas+CMNEgoRaBitEx5orxfRFXPaRQ+RdLGC
uYYJgytAz2seGlK1znqiIspFJWGqP2oOhFL+Qx42CE2Xy/c6814gbBdCYT11ls3acWyLyfbXx3ER
nVazDA8edfNqDGbna6IUpdKersmD/+yink1EGVqJISHz7z9iAc+012ds76tgfEDnGLDKl6LH3p3W
NWu7BlSaXACJ8sAZeeHS+Urap6Siz0Aty0ghlb02T80lt1Lq/Bo+nevSAhDpCKmdI3IwXlsDrfDH
TUTo7ZneASJ3YE8j1cd///0EFCHL32C7BcBqWdMS3DBq6v3U6+Y1zE8qSMdaxnhUMmRhUSKqEBxn
bxJ+hXPZ84FC+qPAQP+enjv1WaOY0VoHF5pxVPXtN/9KkM8e4HD3i7zSg9G/knA+zOwQfGpUaREJ
QOkslQDjc/UxuOPtP82EP5w2YjMdfGnDlvNTWDr+HZSVvWy8QkOXHrLiloV8aTFwb0LnUHOQChTf
qgyksGE2tt/XqtfTekoMnPMCTMwOqdpN0uAchlH5ahlJMiD5jmG1No/ra1foHVR8PeQ6HiKxGHNp
9LWoBqn1TMw6Fx588XP6d9FbkjYI/Myb0gLvHd7ehPiZOttZt5QalOcV5kuaf6n7eEf928QxdnlS
E4QVya+AEVujY/QlnvmJ3biuTC3PIrJZ2wJ7d3BVpWxQj2bAh+y7sLi6Zm5IwgXLCxFHyoJ1lbNB
HdvlQKiJXl8bGm4AQ04ByQ4V0zBFTZ3986EYKEQ3NjEPri++KCg2lcdi9GapGrMvWvvp2gcTKUUo
Q0MlkUvID8C/7Dz2DQ579gth6Nm89dzmZ+ZvlzQBizV5u/scNLo+DDQBvrukefswl0BXAsrrMciP
mjxG13NHIbWELxLh/ZB89tSqXoKU09KaWqRwMAx3MTC8xagSGR6ylT2oz00E9g5blRC3Hq5CEvba
3Nz7pJPoISP8OR/mv5ilotqh5IVjYmssp+iVSorNHEChKBIRcygfPa6++hvqYEIzfDQcBte2x5Ij
7WDdxQgEccTLe+AX0QPJqNwdLdIMaxjjMeeSXWz1IQtlYFf7mre3t9wlBPb3Wx3vix5ujzshROPA
RoBcMMksz7ySLzHERPyi2/n3bxdv1tJorkM/vfCzzzsy0D2jRT/6L5xIhsik48kh9nczWvxkyKnq
cJnGPkXUzdxDydXNGixvZKXQXPL+TUHuzwEvk0jHShHbtDXvx4Z+gQYcxRevye7B30eDSh/1Gy2U
m8wnDkkUmBYGFo2z07ch88/t1AkLrqsARUVyEXOJ8YYNHlU6rvn8W5XwRuUGJY6fTvaYLrFvU7UX
12oShF52Z7ZvKZGqPwHC7y+TK6j/dMlsPBiH7W7s6/3yYHZTxExKe1wl2+QV0HhSEflz9rK7wuMy
jJRzFsd572tXPh7lOTHXiemwnDPu4OVWEfAdBlGoLzf0+JxdXSzLAqEKFxWHbiC+tB/QEYTfkgrV
Q8klKgu6AkycDFd+TP4T493zp5btmL8HXipyMLQQDH5e3v8Mng6KnC0uUKx55RVi4/g28LtsU4/n
LAczsAqF+08f9HcjLuz0igLOASvUCj2+ZenMiSUtz5iE7sIjC+Pio5aqhStDHv1UKNOSZXXnNFZ+
iPEvocUqAbMsltMO1VCjN1MkXm33GqnoY3HFjwwENO9L77bXE+khCOLffne+P2b1rjoxtR7Mt95i
zEQ04od8HMjJCQmZLOBhzGwtaEHk+DwDzAZcPew08rj7ohskF4/24eSpdo5MnfS2fyeDZ+OYnZNl
mNtrQ/ih8eyFpjCB4Zz4rAfoKRbMBh+yoCOXCvHsrwMK+sG12hQW/4/SVFeisU6wWSeEDFm6yY3s
z9xhKmAbsNtlkOZrd1KwmZY533Mh8DM2k0tlDHYRwklJHvW6aEHsaYnvzAkK/1rnrjaQabvo9o1h
SEHWrRNhW30bR3iiEexI44tNQfWTf8LYm4VT5ykO3aSaOcRZpd3MM1IFeKO3/zxAM3owEHdeKuAW
hos4Y69+GMFGiKN3ELBQ4isRq9u8RJZ+i6tTgINWbZNjmgNsTrUtlO4JQOL3gzp8nFUf7TKS0GW5
zbfW8BJ68/n9G/L5VM280VM6fn0HC5UkF7AcKV0fEaXCP8ZMOt/zqFcw42WCybUzrw6GWv7H5BRf
wjy4Q8DByaOdBRo+WD79PsOP8ebzjuYZkROEy/xseYK5GuFw5ZUvYqKDmw0FcVPVLsGkXvAIOhXR
VI7Qy0p9LGY1ZZtD3PRu4bYQrzVdfxvkrRtYjzBL3h0hPIPR3oQhNlb15WYwFoyYbx++YxRnwaoE
4AX3KUE5BHUIHsSjO2qGFIx41CvqRKfDpR2aVVU0K0TCXmmIbwT6u2HPcnd5S0VnlLZ8r+k2Dc/u
v4mSGLTUYHPdEeljDYLRNl9zfl36XK58xTq01rgvW3XyyW7tfYz/cHBCzmrdd4UeCAsOGpv/R4MO
Zt9SXUfzpZCrcQGwf6H1sNfsYog9wzmA289xco3eAG+niThrZ935mPDt3gVrUkKEseOb3vC+vScT
6z8+jK6A25MnyFV06ZLIOjNyAwf7etNnF8zqJH0hJM42TWGt1nbH6I+JLgvKEP1Riw7DdhQbe68r
jeusBKfJ9fcZDqhTMFKz3xjmLYjrZv2yY/IagfoVPZ16U8coAbeD9bSrKr5wLu+bIIDVekUUm7Dv
cKyId6zadCqzGRJ4VXlnoLijGBS2ubckcYGXqvpYyxunPSyNX1oYMg5xxF4jB3WmZvzQp7vFdJbE
SoOfynRZccjrOKDWgM7OvZct+iIZGeQpL9GNA1K8/28xYmOIwjTTn9JzET+DZoZ2+zwf+ccmRM2S
t3D+I57+S8kL432SKGoNPF5N3l8crLPrflkU5uvfOfqi7OijMUYtmF7ygp2gXs90Nmcu7FBBvgjr
SPGSXrN/Q0aEB/+pTQ5X0YftrciuurSvu8+2fOmC1cec/J6oWfmCMqq11H6AvK8T7FJBLiQUWiAU
5m7pSgodPIbW77imRBxc0UiSHy1+/I9VZ3pCXQnhjzTuQBehRgwDey9nvPBTpXRht1Uwsp515MGN
sIRhsVNmjMg5FQrVypXQZW16K4tEItEPjt+z+CtoMD/5491PDt5o3/ro6GQl4ju/ymWm5yYaEwcV
qb62SmgqHBddHHRxYUqxWrOAeZgS/U70HOi+2kWcB317up7vSZeNlzBgckfJwS6WCQusMlWamOuk
zvw23fVvCu/eufLEvhhr6Ls1MNs2+XzsD6JdMftAe6x0s8SKc5SL3VSIrCdV2m/z+oN0DTboWyTf
C7cKuFxn+Fle3ZEJsfmZD5kFOJ/+ER3QIqbPPtcFt+WgudHz2U3m8uJDIZPr0eEbL+PmUfdY7ev2
jmm5wLBHan4BpiOJVYS/ujWkJNnQwnPBG480fIpbgkGzzU6khnDDsOcI9jgyKH+QIaOx1RO+Qhpl
9nPZE3q36+QHkClCoZ1IiAMy+OfC7k7GOaGDMGu0mhLJh8IC7G1wpSnym37tWxBwFF6E6hma+edF
Pb9EBDoYfTESNqjoL3ylsgYXbt/b6NxeHzgYKhugS/nY9atwYvPLi59c6mfXngouEUZwj3qPQ0FL
QpsKo4DpovsLn8evfS/6O0J2Lupk/HcSwnsBCfdjqYb4AXOzHPiwkHRjrgsbNkFCPg6GCxmdkWi3
hF6K3q6CA3FSut9RKYBdqLh2z/0E1y3g8pBo6vPi7T1dHswaOKFwmADPvNH2XkDtIiiNeD/RPbTz
lpWkf8eZGIL90igFfAhqMPunkJtl85mcIx95u0g+zAlkHskuex4gX/8YncTSajUJlRrg2PQhVjdB
2ci/U3CLcowpXt5ytp9Wk2epeynL4ATUBtddqMCZzZbfy3cplU+DawWhet/TEuWWo+fCMN6sOvD1
6PA+04lwiNYGpq/nIlttU5w9PXliyhlvfE0s7GOmq+8xHsno1iesL/YMk4z+GqR1ufXmJnGMwvUn
eTo5BqmtP8pIwzTsXZHB0viQfvrCEfIz5RzTz7zZDtpoJjmOWTPVHsjFzjo4/CstE3LflsXDgBrh
pt8pD0EgVLFdZIxkphJP1GvMsKp+2WboAF0mH8UtoedwKwfJPgIlYss/V1f8M/SGsw7zV4+AGZng
ISYoGAHfSZL1WOMAPVpAaocP5fDM7SAHUtOnIknXaOkumTP57NvDOQ687IdJIwqc+OX+o1U09CKY
WQBAmY2TaqJN3d5pytCc+7BP1tXzC9f5NAWz2BykLMYfSdm4cXC3N8GihWPDH1zCfBE121B3yMaT
zlk4/l0pu0FRhS5lb19Vsbwn7Ts9V444/Ftwk1VVzhdZ7G37U/NHgIEsdJJlYkwZt4Y3Q9/TLrW1
fTtVPfTG19ga/CqipFTHGvhwtHJffGRp3j/9NM+h1c1yV7SU14N/zbxLnYoqwinGlj+Rdo9FxHgt
So3WERE9hcKiUy6UBW08YUzIueC4y1es2ZGsbnbDP7hPd767+3v6z5YH9rpcsVLH+x9xsg9W6wjW
g3+mtSx847vzQfwSBqhJ/5gCCVRsgYx3NYdedjHNOqvchU2xknz4pkATf9kWMkN8nW7qnatdRUA0
BF6gftLCwEWAdmJPtIEjtg7Y26wQ7kriSs6kn7nJuKpDtHW3cQXevqeIh6zaZ9Qu0XWC7bFFaq5q
RtxvLLtg2aWoUTHB7o0RT0blOvLsscWqdCscUX+p5puL6zUagRXHgmMjpL1GbUdoYPzBSyfa4LoF
Y5l0I5cEdGJq6Vd9zv72SogQaV8QVAMUwextXHTCRGdWEknQ5g4kkj9hu7nPtU5/zfv8FuHr2eEY
fSt0HPCW83vxEhs04BDS5BvH8NlPRCqUzpsKly2VkmTDP/OwQtV3ek8UNaYeN3Q0V26lx4aATw/q
J9C+ONh55R7GupvUvT1MQFJdWBLPrCPLEFYMd7SgUJLlG35EWIDNsMoesDJIQGRJ7ykBujbPFbkS
89Vr6v4V91dqEiir6LIARBdj8N/hmX2p3y7J0hnme2jeoi6B+G5twxe8MzGWFqDZK9B5rwdjy69g
ExzyfSeuqirNAwGrZ1Prb3OLRkYhXYlja0RZz2IPzCOJPP3whqiuVwHgvRZY22tNHKj6zvphJtdm
ZHqkQoPJ8/ImkRiWY0XQLJ5YPUwA+OkAjFG2815u7hFufMA/tlxhrBTC9fVm7SsgOOODzJIQBBsV
5Fu1u/8b6McrvQDLPfLhcoLzRjQQBrpLiIoyrE+TsJbs1Z9g6l+uy5eDbGOMZ+HX9McHfDgNonW2
npGZyctV/Q6JOfAEw5qTyG0ISPc0Kow6dFa6COJ7EPOZxEPG1t8+DY0ng5BdFy1SVx7aLAomxdRO
OD0UkSzRJ0dawY+2p2WlwdwGMG29OQz4WB84HW2Sg+C5VconzlLZE3CgA9KYd6wgAI+emtCWgzDS
4w4Vmo1riHhjoraRPJlWQZ7stIZkfM6VzWeuFRnbWnqROembDxzrqbgTggCs+KBP65C4RUvqGq1+
UWlEiyCS1jSv6HAwG2tOgEH7/JahxPUH/GH5IrbHAUD7KwWZva3pqjSjNLfuUO1+ZUzkN0wBBSqY
i3FuvRj7hafeEgKkMLESKn5F1P4kz5WgCWeAJQ9MmdqeTZUZsA3sseRFugznK2legxQtWJiKBBl8
TqvpcjLjyEVqQobYON//wEbl9cxVIGLOjSkqn3JA/IgWKifP6Cw9jzkC6vJXu6ffw41Qv9djqC3s
ChmRF2JiPzrCPAf2j+RkJB/aYCkD6GMpB6ZWyr+4BwErjVtoqm60KTRnXqcfbHHAoT5WWp+JjJ4p
H9hLdAJZlNgG/N54n1rQue1+d1wGexyz8aUbjpjX11YgKEdaW1VocHgkBa2DOy9SwoncppGYpoZF
sJuwlaLKuObQP2pYAXfAbEYfHWS+3wLJN1M6x/v5VNqxKKIJXhib6QY6309khNqwaTUQWps2isQi
M2AUDHob0gyJzSJOCUztENKAwg2T8QwfMdrJS83PPlQ9+WUnShCDWh0BF7qvk+ri0R/VuByuGmDa
zrSrb4Oz++dfEF2tarYc++fbho0UOjNjXW5BbvwlTud4vLfSU9lVMByjmoKyUJ+nSV8bioctOprY
2TJ8DVpnJx5Vzzlv2fiZrgDjE5LvzkWMNqNRwBZYjQYzjVF36YGX1imUCDTD9VY4iUvm16Y/kZBF
sFNzZzxytX8XcL3o2HgwwabSxHlBN39AyI/ntIiTrYSAQXNju6WCh7HK1M5tRnvRyBG+lQBGb4NI
uqWki7VL7jVd3zE/WDq6hOmu+cFL8X8/FXNSCdWbZL1wJLxsqyOmjWGdmrVZQ1RYUvoWd27Q9MZP
2DSxykXUDrMrBDOnqyr2BpTZTvR7RJj855tNDOP0QJZi5vz8eeQBKvjpqop7wXQg1zNpTL2CRZbe
HlI21DsOZNehyvbgHpk11d2R/m0t3YyHdA2hz1ByM7KIp4ZJj9NK5smY7jC1azd+FsRx7SnMVZa0
wK0ZnqY2EuQLn+hH+TI96HAZ34aKyndGr+F7UOkYFbWn43DRaPuOpapYf7dujJCege8qqA26srrJ
X+sGnkS50H0CJxTP5+gmPUtxRfj+n8ssr1lRTkFflN0kLYuF2CsouQdd9T2ApdZJhUOh96oBcybU
t3bOqE+fB4p2MH9owYgwlA3MFGswc9oi7PJa7zZqVl90OaxG5uZUeUcPjPmeGJ5EJmVto5GLsHvF
ilbXxSpPjP49ghzQ73c250BLC7ZoUSnyk4SU1yNmvZiZnBp4tR+6HE1pzJH22g+72AKilhqpdyxR
d2mp/flnSx+orovzdulb3wl16UIUuClC/Q1or0N8oVyxGTuKy0A1nR7lrDBmrqTVS6udFG5xSKZx
uN6lIe+Gw1q3yrJbIAeUf2EOr7B6FgmwDvYm7GUalxY1eqw0apFa/034L+NBwLcMHKx3kER/MvPy
H8Nyn3AeK3ukaC7HTblrRu/8sBgM1MfonnWbFk7xQ870FjLHsEo5xbqpEnvuU6JNaEfHONtOZIC0
4RSM35UsMAwu0ETY8vPV/FE+XSC3aluwekXgm3Hay9M46Mx4NkYcF4yo6ZY7qsFKXcFnGV63O050
1TtmrigKLkcyjq8i7cpytsVXavH4UcXq1tEYJIZNb+qyzItzhsS6DPrmqqzrpJYcMjBFUCuhPWEm
BdXk5b6Bbi7bvkI2gG10Kk/L1ZAX1G0sNJSFDKDLu3yO4XZa63EzqjZjNNKxCTvzNqD1/8Jaev96
1arGIyRhp675a1hpw8p3rRS/+waNLpQd89ljHYn8JSHPU/fi2y7olUp1N6RaeawBMPEHE1JVmi9b
Jye6zrL54+hS/oQUTx+4kXFUFt0AqjcQ6l94FDL+FgsBnOiPKunnjdNmJkRz1nv29ikrm+z/LQtf
vP8RxcG+0lc1O/dwxRpxQqSt5eXK19CTVipxUMxjTILsiEqfFPsQTxGrIrkmGrB+VBBBVTfc5zDN
fR8psmruyovr73YxJ50geyl9lf/swkv9h8g3f3O16du28/CUrnapEjVANNNGsl/Z6I7Pe233B5MZ
4OvQNVPDBjO5Gsx7Iwwga8TtL/ku11+qgBsTeE8odhUPwsm2epoKsvOpllN2XhS51ryCUXtsazgP
cNiMspYSkGcAps4qEwmj5IIzQqsl/hg1THJ/sWAJIcTDdQz9sRhJdMLkk+nbLnu3LlcBFLf3nezZ
TvoSDyWkO2cjdjZcm7g8EziEuqrB8p47G+XIgFMdvlLJiMHlMNop8+5xiJADqI5TWiIEi8MPlb6I
dRyHSIsO0LML5MbKboIEr5pbUjDjYwPnyFWHV1Uy5a625lp8s8Xhaw+4WRUPVxtwCrYWUIkKT8bZ
lMMspkLj0sLu0QnknAZXxNQJiIsQSpqMNeNPyjVHGizMPeTdlaLLYpg6bSvaz+FtY7i7FbW9CEOK
KG9ISbzTeGt2jqGSyNUf5bl/330O0GuKPvGLObtQj80zy786Wt78LRXKBMvtNm+UjRMzhuanbETR
K1XGvOykBz/3FaBNTQSjCVzpXAZdtaLks5ivh6KuZSjoHnzkNmMOPVD6uCDBREF5RPEZ++FG/Xkj
0wzCrZfE4mapolDwq9pdG0Sm7t080BGBjrAR/XHVBfavsColJuUjbPsEZlsf99KjlueUpVPiO+I5
d/vK6eq3ylNPjPqqTwONM70HvedcbIBa/brjqPL6a/0Y/ZrdBhhCi/LVHH9qmavSNzYZrIvAWTJl
fp++ns2/J7yuHKATFwDUf+AsWWTM762rp/Ths9/mRUmt9+Rdka5k/dkXKSb7Y/MhGT0McPdZ0rnv
I6fkL/dDY+AjNS9kexw3uoiYI1/ttsb6GfHLt3dOHjpek/SRCmG95CDC9aRi/nRIW1OUmF46cKPX
Y5iqu9Drn4/E4FCCB+cnZAmuJbbM984qLkiJcuFBu1XFUJQ95Q6q1R84orh3xbxIxaTyvIO42LNr
ZvdNcfMSbcd7qwLtCS1XS73rtM5pySxnrgTy/VVKkP6irigdkRBwsoYGnasCebSKTdnxbNpCWXcU
luHzePLnke5th+eXortree9EPwkAt+whBq1vQ0WDDQfP+fkIzlDoApNbljYlMXeYQ8HYHx/vFAe1
wX4JbrjTjtxshpotXiAUBhgDr9ZePzX5aghVhUadhpfLi9Y91T52CGrWbnuNINov2pI+ON1u7GJ7
leVzgfjM/Vs9qSrByo1uEeS23HJgvgYxuE63C44Kj8pq9w/Nv5v2NOyLL738Ziql8yGRmyE14PiR
C/WMMhAeO4E5o0FWiijFMt2MdJ5loFholLw8ofuYozSuWk6eYl6nTOrUqX30XtShjjRP4/wdPYIk
vag6c2VKgu2EoCZV9+RiEbE0zB24+euDbsFFm3yWoh4HcZoeYEAEaevXlbaEWF6C/7uO3pMP+GaV
mfbRP9GSEF9H4rwUbiwr7KenxZNjerphzMoF1Hfx1Z3cIwng2MY3ZlTd6z2rspWt+hYdHcNJh+4w
ooqev73yS/lWCwN7Vt4eLS5bsjIYypjjGketVFALTmFFh/LpVug4LqeCs/t7a8a3gB5BYnCOC22h
HLJB/KhPr0MD4B5E1WeM00cDNy9c3DKM4V45Zq3bAFq3VqMLQDmbQwi40p4p5pssIPszKf0RSzFa
9ymcGp7S5vfccXOobVfTXjb3rZ1sDkT0+nEn3RxLRk73bo9xRH/gg4QBNPJPmaC27Ic6hbda/Dpg
9GSR6Erj4Tg4jU6BOOYhKsq1+wO6DIvVEil+RPsCEAvkJvah6RoKqpAXhOCxO3egk9JsAFNKrhUA
ThZKppo5SpdeYIw4LjpIKMkuIh6DCSDUKTKslzH+DIvXXw683dazi+n0KONWMF0fz+ksmsRHFoEn
mpclzhoF/e32zFC9uAmZuC0h226UCoxNrUt3O1GqSWOY7sUSSle9o5UQmrSJi/6+SrAsqwXxhWiK
q5PXVLaWMqSAy0F9mwebKDfY9oKTeVj5MUH4g/oQKUtEV97YyKfdjC5k7pxaCFW3vCZ9gZu2QkGK
HasOFnIO3O3PFCKzQaRJA5PW9ZgeHl/rm/Vqqt4ttGhg2T2wZSGSV5ayC8SP33r2+LJpAduC7S+L
4Ff0Od1EovXPaf+2NNw9a8ILM1rzQzJAmF2XB5YvJzdAztzLokpV/jJM13V2do51WPVfKkcjpmbR
/jsXlANShq7yFZchwsHKko0Oscv8fTFpJa0+pYIxLeuMkiXvUqn7xoBdapckAfsPi92Q3jpTtV6S
CE0mPXmM0g/8q+d+k04OjVLSBLoox6RfDyjfJ/gym8HaCDiMUTEg4m8fWyANnZz90FjxobhgoB0f
f7qWXoWyKPD53l0CWrXxxYvfN7MnM+ULEOz/I0TsM/VAU3iyqeaOOlIIe3YLufHMl8aGSr5/x5tF
cLf7b2ab7DCkmDRLbIxCseeZKIMyor/YikEmEytICIsVLiW32qI+Nu+bXzdyynoy/HLNVdaR4Dup
XBlXKWfqHXR8+ea8lgrylR7WI8aXzn9Kq872/V+5oQWGZcfwwsm23WL9AH3SNlBEctz9IQflnyVQ
L87Sc2gBerwdULluiNXJ5r7Z7YwQgIuq2ZWyAHeGW+e82lmQGKJBJDB1sGlpMGwCCgENf1DAu9wK
TTjFxVyqGfbkEeD7w+uV1ySl0BshlFpo2cP7YJMas0HceAb6uiIFi2Zmp+JTPLREI8j8Yh107T7Q
c58u3Srd01E6QNeX1bg3VweZuUvJBOwY559SGUlI1M2NXcGvlBdV4eRBA1967elx/0RctTT/5zXy
ZM905tM4fKSudUFpoSjzn/4x2T/qF74tLBnFX9t9AA2kr678JxIxWyCJ62EQfDbhGGnOBDuNblsF
zaETOXnBglsw9V3BxVlmFpqRN8lJgr3wTtEosXWfC/XYNKa8xAJjEyyPbzVehsRTymoweaUu6OtK
dxp6sSkGbfefNCWpKLPj+S1/EpwXaqESX2xVdGjmlroKoY1tmPXq7sZ99Y/pHBLruWE/wj9lQ5PF
CG512Q0HxBzfZoD8otIkavFH6g9hHmDtiLEc8gPvtBBSd7tWb0ogZvvmhnjPNd/ma3xI8iAJleam
E9oMh79mTcKTAwS0B8JaT4rZFGrC+K2ud+L2I2fsc6lcMZZxPSUHxTeWwsei6Qb/R4tNp9PPCy+6
b2ltTN1V2nbkeVubKH0wEQu6EVv6ZAvKdkpbtTqIg+CIV/hgHdmj6oOB4xbRsTDHifP/0nVZ4eQf
pGOAQpnglTpGg7zsWagkr559LT21XlBGpiJ+XFf76ahWpsy2H7eYyoaS3usTR5BJMVkxkFOqaaqz
jLBS4FEHldfXZivcRFue/arxDZginI1lU9agoR/P3D6S6hgyKE0UcTX0u2mlbqlUmTo9Iewaiu1u
+Y7sm08VLIEaKi+tfmlLj17OQqupPMp8W3bXAxrsxhEttkGwn+q/crta1FKv6icFN+00k1uM4caa
nS+vSsC9g/b7NZoPx5dhHZ+pwY5kvus5TvIxC0hwCMWIp+RgQcQjrqWEC73bEdM6qj1ci3+9Cx3R
VXueyYrzgy89XnPX68v5L6KGF3vR/9bmDbZ4fCa1n9qzXk7FY33mIvMTfdLrlb/SoeTab4DfBhdT
sYWxP520nCL9ltE45ExDoszvMuTKPru1edLSUHxygkdgBy5pkZbxMFaawHd/R2cZS/OZzBDFYU/F
rMktdGyxrpMVSqELyCUh6JVNb1tNxtjj14cJ738xjVOR7gzvbiIgEXL+DtuENYoiOdr4JPQPjKhE
0DIG2L4813cU5Rb2jSWJzrxYRAai4Vtp+uODd6P90YqeC5IDAwzj98yo5kln/8DxbUeqEa4SNcCt
oO6vqv9Ap9/A+hhzcvsdyT9wns9/m8Rypt/u5GIBZEW6H8urLQYU6WKcmx1j/14gRrugECycrMyq
eeKCl5MLgA/BCRStlNJ4ucLwjMTUo0M0w4JxYNdWKm4n5+PUDgT6YGhcl1NsaUxwwNVNC5at92/+
ORvXijX2O9CoXyL0FY3qgY/YF+tpdqcIjVhhSYaPFui3LYTEzqfWmt1vE+TxE4jdqhyu0r9Aq6EV
2/HqhtrA+jX+aQ3nTTzj4+SYbRSbwvmZTqPprCjB7FJaC7mvvC1Z96jjnHhrD83lxobXWfM8nQK8
W5N+aJx2ITLOs4Eshq2osa58tbqxOaJdAGo6z+wiC/itn96CrH4EaM1n/Wg4jeuX4j05mfKUUWf/
rYt+YC+pQCYqC7BJoOIr3I+tXzjlR0+IbitDtId3ytDTeFFETvcM66aCYUhOtZDAK2BxrlYRa46F
E1/oAh+psBZBQxaBrFNvTJda55eNzNnQ6tKvyHETaDAGCwf2MT+8GnVfPMJ6Ej0WkG9nQk6rdt+e
mWsZxA4L6F0M/DzzuKw6s6vfiqFsFR9dn0bNMhChFdTQ3LghHtAl+P50PoeLGWg+WcDRdYm+WGcx
h9qDxrOpS8BPonHOkZbjJ0KFBkP50gO8HWksNKObkCSsLmzaKdg37J457fguBcyStjajCkJRNTFS
h2PfU08cYX4rbp/2/aBuDTUyntoyPNJnG+jPW7OE7hxUEtBq+N4KtaGdV3I3w8BuLKZ3+gwm8eUz
DXsj94p/ARRtVaCaq6rFKfZjSXZGYWceNn1yOfVEqW0/r+1coS1umMl9nwslVkg1I2Jk9PzjSLOc
qTtingKPX8KtOr+BNi62bnRDa5dMuURXTkASInTUctD72FV8s7XeK4SDlikRpAts64Z11cZgf23K
yqImwlyG47R9tGB/AnPW1lizSjzz9M2VmpxAPd3MFVumiY4u/qvmozhgb4pPosAtEqhdQiIJSsdu
zpRnhbA+GI9x/oZ8grBHnfk2bI78awfO42dRptCNAUx/NoT7PVI4S2VKjwcN1Aw5J8Avn+k3W/Qs
ahgCBCrdU+yDRVw+hwFPQZgGgjPRiGwIarfRWVJtkD/cBtMdKGNX1szBoeVxnbwziHINC4FRmrWt
0kgmYWCuwMIh8YdGO9sw9HmmBYhPu8GNHVOlAqU7xf7KAnlZw37jgNeBE4hnXP6Fse91QWrhUyMT
mpy3z8O7Kbjz+yCNPVuHDxGMc42YvN/nxjlnTmtLVLFnsy4p80UlikPZWmeoDTEfLSa0ksMeGei7
xytk6W2v93ew3TLhxiMtkmDrv1ArKne+LzwfstlOnfg4iUg4U5KpsZBUL+RK5z7WenacG5bZsAS9
zcVlug1Pf780UbdckcWJsPB+begDRCdXNNt2AMCWKTRDGWT40F5WzxhE5fZDBjjo2Gs66nivZs4n
705nlmiUTpI9ErL+sAxloQKgEWzozMRjdlDlVaZ0+gTENtQ+BHXAeBS29xFX1oD+OJnfqLVn+Ohh
vYyqrwN6t/EnvNtTQCtxHopr4okhsZL/Xz+JRPqiLUq2SzHzwANug2hQYU1z6AyaDTSP2jc5Vqf5
NzGHgEfyiPWjU3OvnIHEckwxZEDRWHFgvNq1oTvoac5MOvLI58o/goiZMxFO09YRLVMULPGizry2
Mava7d3yuYcGj8DQ0EAiJZxCVUnK35JMhZVmGKa78Y1GG+4v8J0uDwwRalS5h/Y8ZV2Vy8ss5S5A
p9Uz4uLPCFdTMs54zB8n4pl4s49YJ703xrUUJmGiNRiSR27zUfinNWI6T73ZrHq0lqcfIEdfvGcG
W5cmv+875ZbxRx9fVqEHFl0FwR5VRwbkG4P0GQvAIMOgzGpxkGZdlzmV1n4h1yOTaMNG3dk0pRnP
YUR230PTvdLGUJrRlpGbxfOozJFN/w1y3IBtjwS5RF0gVhm+DcPm68tsyNVQPRvwbKmkzaFqbjyt
cE9nacMsO710QB/qDHAWXzgCpmauMKJKzN3Iq8urHsVmIuvKlvw10t3NavkHBsakD7dcLam0Zcqi
ECbFbUzEopUDiHrcaxnnuki5lGUuZ8Nqsxshkh7FIcbR4SAnhanSe5SAYTTpZqjsziMtrzPV8szV
n5rvjT+WmyYfYF1yC4fqFuA0bRS7c/A/4QMG8CpBW5vda13nNKFRc7RP7xLq5+2FG53vmS/E7A2C
tf82RZxbxE8xw/pL3xSoEuXl3EzLOtG9cTL6u/q3zq87KciFc3sbALrRmQ9+2SLFe+F6xlJLSd/F
n6Wqd+9rrwnuwvg8ucGSLkhoSIDzSq0TOv5GgakIyQqvJFyJ2JkbrFgq4gQX1OREhnTCIEPwsCm7
Urf+2xIgGu2JK7/UKRGYuwhP2Y1jBeaCJ7sHvsgnaUWBzWJEpWids/6/fBV64wrWAT0MclL8iDD+
ywd4On4fW74AGWd2zaekAv9PnG8ZztmRzQj4goFF278a+6d9LI4ERtdUaf2LFUZQSoKJPGKozoO7
Z0+ugfTiRVIL/9GSFe8f58KdC9KkBDZu7AYSXbQnXh9eu4HDOKkERYvgKab9n3R1rby4XAsGRhpR
36I2eb4F0a4qaU4k+9c/kzoov0I/GEzSESCHVAIy3A/BW5LlC+VIcegacZEWTzhKRRpImxGiCSwg
x/qCdQGM1Zs41sYziVHgmhH/ezYo3bxYIXvahokSQMn4xR/B1kSz72nRTvwnJSoavw0siRsINy4r
SxZi/Uc9JPjJxAkLyAIpj36VvYfLQogBxicTz/w7Isx9Ti7ucSwHtRP2ytFAbEac7cwlJWxbnmsD
EJUjcdCfEGmUmIuaaf8/XjAMEAJasCP7e9H9cUk3iuhxP1AjNq10BhaUehwckgVnSGk1YI+orkZA
qNq+arMDATuh/qIUzEh82O2G+1k1ecNXj9ergWaLhJ2HFf3xlTdTmhJmv/i4ZifVMS8732pn4oui
VYAcudak9xWn0z51CucdG/+M+OOQ93LUAa+oCdO0U2sKzDXGcy0p7nzXi2jV4LE6w27MzpQ7zv3F
AIDGgTuYoeFDSfGCzWsjCZFd5rGKiWQnERIWUIbNue5qIXbn96W94q5PGZUTDPS8YzS6s1j2oAYu
EXd09HCtb77QW0xH0TvlNBazkLT6yI+tx0sd5/bMRRNYggDpdFtgFDxWUVijJRKZld5gGvZx6BoI
GNDGra7nvxSpmENao2PUcudGMtRLxhIpu4t/V/an3+AvMfzXb1xcEpLvib/c3snwdflHROI7vuWn
BYCJtrsRxwGGvQcak14iME2Ha7lwOmpewJbJCxAcLmB9OaN1OeJzSwRHg1LXAPp14e2VXNeVCz90
7HIDt8apDaHIEznExYLKH0qmSBBDM+tfVmD45ePiDITeiF/kpAI1E8q2hYQNhAp8NFf2qfPFusqq
R8guGhk+MMFvCK7q25SzJ5ltZahEsdj+J4ZnnSCOQL6KG+sDD79N6CUCVHkufIYS/no2zFvYnADn
y4wIRgYVCq9sfyapgfnOJ/utUHhOs08/4jwnqyRUGNUMFiC5MHz7Lt+95vXUAC9rV5uRC+TwwOi4
x5ssFZlXbSloOjaXFfmQkQ+nfIsptdnGO2ZD81PnfAUSfbZlz21NHHduoY4wcHaLQqXdVrGqcmU9
2JQa6Sue3vSzYfihvF/sazUTa5msyIl+RV/mV2/CfQ9bPTjAg9XR0/cAQOZUHDuFxl05vh+0yjgE
PTq9JPh8AydlCHLpgbcDrnxnC+zqmP0X4aU5mhQn59uYHF8tgBJn8tSpFDy9h5hhWShV+BHOJQiq
E7yR3m7sR1l5Y1g+JmPw87Y/gTUS+yJLdhGH/2K+j+oFa8jkixMAhV/9PQgfKHEPRkY6/7G8ERMA
HTnensDfSFNrnjIGkp+D5nXwecJ2HosRGS4gUH8FxO1OAXeTqjWpf1cWylSkUJduhGi6s9TuX0Jm
rET5DNw/0VCR5zMsbPi1K3DAvyFwlYBMYNVhyMx8kA3+q8yL8OEkSfVV3Ee1e5Zyt6uhcXmywJES
AcA9IQxXnW2AWiEI15qLL1dYNlpZal25JLuwYAhm/V/Xd4mqZTi54Us2xqHqo8GfKfspssd89Ry7
oyEsvE7jPiyfcRGtixzm+LDZlPRMDVxPFKs+JmIkCE7zFnPmWZCbAH9D3w41be3o5q0XJjXBQp+X
s4zXLsOafLgYJhNWR5OU2WJdrorM4CZqdB6nKVMBogzH9N/qQtbo2zVksqfUzvZx8eED443qYieS
dIZJmFXlB50jqMe1D8rf8zUroWsQ9CyruwqrgynpXlOrUFPtGjJRdpUH6vbNAawiL1cb6qpp9ad3
Efp6P/civRms1HwJFRNtPPpXB9k1u2JRR8koB36bG7iYE7uHAzofenWfInCXupjPUYkHtZgaEdaT
6QVlsvYAerQLcAOEn0YvB3nI7tCTBl/dGGwxi1XwW3PDpO792g1YMoVbG1x3jSqahgjhdbGaYYf4
olYOdKFqQAdJ1m+EOROKsMVSRAWIAlU1QgafpFw6gvE15HWtCMxS8ewawmtk9GwnKDYrDSI7ePwd
TS3OKRJcrfq8tDieSrjL9wPf8bw2+0REvK33bbZmOawO0c3Dedao4y7pRm62/tO0MbNWJq82NSp+
vzLewhn+Hp6TfyJNeA4Ao38rT62KeGCJLlkCZjHKJst3JFCqxwqB+1qnT6Lv06CIjJ6e+qfl7Ao+
tPizRg1Zyr77vjPp/kfqWDnciYnDFxpIW/XyfbgfWCMo7F/jmS2cJq0pNGeQXodBvVt9PQeSBs9p
nE/G4D9CyPLIrcTHDtEaCq0i+RlkKNz0DYUYrXc73/k8s0zCTbh+k+bdzWnHw27hs8HfT//BBjOh
X3Xn6rZK1jDtnWcR+iRFozUmwKagAyYJeY9dS3Ii8YuyUsmTBwKIK+pbNOY8w03Z4BtyhKdbRrJk
TY2pCGorAC8fYNxXwl+dM6SLYTA3ZfDRXWGjdzR6K+C2nEq6kw/BSRxRiy7kpQmipKFLCj5gKYcL
IoZxjhR40J947KZwO07e71CRXYnN5pyWWmnNtTfn+pFl4jLO3Ofz3MZcSPyvxkZ03VXnjk0hDWb9
f5x5DU0CUx6EWPb90/aIgDjBmRlFz53VHtirTtGPdu4oWeJOIKWCRjYtH+Ld9WTcQtNw3/ZGZvJb
0yQFSVFtnzMA+nQpyglHgnEBgjw9/alUTur9LnAA7d2jVbKjxKgXpF/x7o3xEPWOk43M4FCPYM+f
QYW6dEJ5pOaLBJQrKnu61eMBwL8X8DUbfB20nf9+R3lVUJoE6x0XWoFce459q1mIBl7M5q5mH9Bp
vqCbYztaLuDeYbKDwyMDvVgg7s56O29pCVWKfaxDT8+gFpS3ntvxhjS4RaZ2BvsNRvYqe9Khhyzz
I5Ud6oUNgHwpgNV8M9l+OvyN0iI+YQoglYgKPjCKMcdTX2kv6NXj+GX3w5imTFGhBa3/WuTUFdDW
yXBm/dkbemw+X6rtH/9vyrfrYQJjkC+VGoc+T1k1/OZlgsQCD6iqW5QgKDke+XSIPYODbQMNL97l
0sWxEcWX5Bo5tOIMErpR2StWcFDdsp7qMVj30/LSszQORXQkTTukeLImErcKQY9qhODr10d3zJlI
CVTbVcZR8G6XyUFtVCefFGVM3+4CPy9gAwxg6vRp7NymNoITkb2caQ1aan97/AewHMH7md1UFW5J
qdS0AdPyERYjiJQHS+x897EyZ28dYLBZHhK0JI1zwltmlw96ItsqNwiRqiGzFFvu3gfr4vUtx4JO
G02vMP5xjX66rBZxWsr11/CIanFdr9ziiOVjYAVtIgCl/CmCC1CjVkA1BpmJ5FiEyKqtq9KnkYRl
ITNMn+yjRvSY32BltPzkPJX6j5RPKiBUINQ9e8OrznYF6NmZ/gTHHXpZB5mh7gX+T7AkL5BJ/GJK
LvM+7apd7SBxM4W17f1uPyPreW6fAdAA6snf42VkFjGmDW//6SehfT/XhpO46pvwjRNCEKzuROeL
IuAbDeefemJum5VL+mZYkt9/qXu3a2pLvFEAy5/3wmv0tFvJUCOb9x48Q0dqmPRuL1PZdhsU+mZo
kM2rfekx1bgt4hzDIh37D1bHjTyOGgXZNyfftIeB7VC6Ra8R4W87PoHfUz6GpWLshSQbgBDy4q7M
6zIzs0T2rny7W8w2FFXgojcT+HE+k4rLHXLazVOWsXl9LiLaGBxL5NEsKaxNS+K90EIMSbyLKedv
xhnXCz8sahFjbfhZ35EzbN4ocWi1mXlMxhQO5yJOLvdeICtpfRj1CjbFmR++MpfwJIGaQFeZGFhe
4783mQAuQ3ASn5GJR6JEKX0S6rvoqbyJBuGrYb6hSrOOmda5Gx+rJ9wgT5O1LreiIaoZwrHCmSAP
kDTdAezFS/Cv05NVu8lCSm0H6QdF+UJNbFLl+2W51opWqiCOrtVuPo7+8tBB/8UyS8matfaLnRvT
SAFE1wbLAKwEoMUD2rP6472p0R3tS/qk3yAk88JtVGOY0PgFXc1IULdkWgm1jVt6lQkGZRyg7HFW
v2IBCAB+zB6jnbzs9tmQYGM001FRYtEaAMOfVqEkH/wMNEk1tCLFdr9uOAr/ZuLkrc58Lo5WaLCD
XyuVunHoAvXXOCw+kiRx/iDxnCnAC9i3ZR84Krh6aetphCsCKC0l3gikIB+iQVG/S6HRUgWHsAkj
AfVKPdhA+HrQ886uOzX3Tm1HqKoUvUvXyE+JPmPz/ln9pzw5IUkqZlIxvPjuC4tkuATiBONxFhMB
ATWS4ysErMvKepJ6aqufJonYXrBI06aCpeRe51mi1r9L+ds6yqHpgE5UKWMDnJ2kFzdRfAc9ZIps
+EReijUIdGy7IrHO7HqQ1gYmJgG2joPjTmJdC+UKp+GKX9k6eV2bnUiwfNmeAUin+iCUV/6Nnf9h
Vnen/LYeXO4Ggs2cK5ImIJ6Oh/zZ3KbaSj56UERFiVjM7PArJ65aMWdX3Jf7Ai0maIouUJTR9+3v
7QFPko4LBrHSi1RsvVANnVbohhClNTJzAJDjuC+2u/5jaw+uxAceJJmWy3Q9oAycYkYWaJ9S/5u4
pMZMzXmKYH3FtdAcyhN5oVUXHvOFPiv90jClXYvEGUQZ1NGKe5I6tZSliI6HaEmHJJC9Am8x17k9
HAhF0mFmURrlcVGQFfvzLOu+Mtxbe9X6PYYSbBOut03MK+of63TvkYRGQRiyzAHcbVZ22tGWgv6Q
n74ksEXvE3hZT4/oxJTgxXLxXyoefOWMt74bRHU6eYM9OJBm/8f+UIFnvj5dmLai1NLzv2tw/uSq
wN4lbdSuMnwFnTt+2XS5ZqSbbU6eBZJ5L+EYrGtKNmzq/GRtz1mGFyWZlsI7wjGRz1jrebZw7G2r
KJ4wL7MKP+dMv6mF4vtVIQaxfowKVDdbChockCOQ2HU+tGILBriQalzyw8Y49ugj3zox0PZGKyl9
4S4KnH9gu91reIs9cnF8rmsgZS0kDMkSVpc2eaaXlDjM+2Ya5pmLzC5JsGbbuDwA5eztO12X3k5m
IMLwrO5zxpYDr1IlL/yvIWOp8FBGxr3PP9WiflcwRFOcBlcqKHQinx3lBq13xwTrYdw9BF8qjCHL
jYsd05tZbqZqY5a4ALMaR9aE2xMd8WDAJfwT5d59qWkeu85FA+GrUh968+0NgXu0MxbPXi5Bsq4B
r9Fk9z4VEWLLdiAAIUdf5i7/FmKjT+o5C5/sWr+m9AQgj/fvpCVpgHsFi3dNizlWvtALdbZUro6e
je6TpCGeZ0uvHFcdKX50lQC5ToEqb4caCa0JTv7HGxUlW0J5aKxfhtcW87t/sRAZt9p5BxG0X5di
EBsK8ROUrGq+GtYHfNYWeIMv8/0SOtUwKaFQOlm5tzxSYYHFfntVf30XLDEo6NonyjmyvmrYwkmg
czOshtw3PG8N7CAqBRguzGAshUNfxkR2KuoglJAQxbicyCRvE6QH34PyCWXcDepIwh4Nae9Y4gxa
QYU0YYEO0LhNMk7bAu04lJWMJspPR3lMCu2MbedUIY5RPoZ9ef52NzWL0Fpb1wi2A/tlW8eyPSUu
YcogKI4cTbvjOb8bblf29gkQOO8SDp/fcyjL1OkJMC+ZSM31j1J7kSHRXkhOag30IvwcaG39R8ZP
H4R5H/+easOeky4EfK5KiWG6UpEE3GfGA8GXcrqq6RFA2n500MAOcMXH602xsQ1yBzjLA2cWcKMV
KXNVi/II7pjbWLv/1J4hG2ITH2ItwbkZyf0TTsu8cLQaf8ztbPiRDUtyHyDYtB0cq0IMb7yjdyw9
NgfRMKMJ4KYMuvzqt1gNEuNKmAyDV9/c6qYez2bGVh5wCNd+Re7cG88Jd/kJDbDfnxt1xjFwM1Sd
xVmc0ZcJix5QvynZZrz/X+8XR4PWH2CycMCMUguOlh0e37oDeI80fOvxR9sknqWf+zrl6AvahNQw
aPe+CA5sqdvr3dLCnsIP6/iI6E5wduFECgy3+tijqDc/wj9iB223Y0p9t+//1FTOc/9c5SSc4qXT
+Axtbc9XKTb9cPoJn0Nb7wPo74fdGh/RY7HwBUoaXgYhzGi7TNqq5lm/1zLGNLWpaFMygIWqQ+XL
klEyaLziDEomDP+nRyBhvMScHWEiU2xp26NHoJc8J3r9esSRvsjmMbQ1mMqNTnH3bOqCAD6Ofsh0
jpVVy8FZgXJrbpSFHmfWsA/tLZIYDs001IgBAJtxhVu181aGgcPf+ZwZnC+GZx/BLYpZWuyfGGp6
tZSZW9veZxdDhOza5o+2Ew9BmyMRZ4+DGxPMoD0Fe725y4zhRgQiEKtL8G7CD2rHB9a7R1UCumZJ
6WMDvH/Sn9QX6YzKHIzJV0G/EjlMqfgr6q+usil2uHq6DYtQAleZ+t8qLWOze0dbm60ODgTZJ1gv
g/L6jhSFzt/6EqPGVF6ltmZd5B1vn47R4G1kf/5eH7zU4CtSJoGZc7hyJBvCu+kJHgMBOg8oQqno
xoPh2yCDPxdg8oaQtWlBJrYDKKZLuXg8RftgalQifgqAx0YPqGZF5h4DMWMQjoECWGoBY1HkuQZ+
QIPW4asDeqo81tO+p/5XWLQCBr03ADTW5Vjn2xxu/bgaL8TRO4rJ+WTewPGnSyHIqMYvycXg55JJ
K4FQqv3tRA2kEMe9wcyfVdC6iLnsjMU3+dE6hkGdg+tixunMzM26FdOtYdDHw3dxYUHysHAtKBJd
O9M+xRNJWO+iiLn/+GhBHGguv/FuuC0mTEa1DsKAmQ+Y+kWTUmVebfkWWo1392C9SPaYPaxlVh23
Wb73MuP8i7uRA6GRJED1Or8sWy6S0IG0WssjepIigmfVY3EKAsAXMyzkBJyFXWhq+a2S9Id7fuKB
6ylahEMQ1FKTujS6bPa1c7lzZoxMqRgMNMV/35zE62la9bnBrrIc2K9we1XpR6OTTFyybNn0LGdg
9myNsrpVEiGEQJnTn4bL5UKteV2frmdOT93BLItpmWShulQDUOmf5ZVi3v8WOMZkxKwBhaIP1IoQ
zlZ7sko1whyyleDymggiwoOyu2IMQ+pn6pSjFPR7hdrOnjaLxGQL3o9MzptV4aFIdfqmp03B3dkw
KX5ebu1xtZIHEVtm7RgFLAMQHwRaF+E4fu21YrcZCSbGANAlFwWvkSvIvyKsIiH85NykFQSAkpF3
I3GmUgNhulUt3X2/JHol5/bMPXc7N+LKm6A3q9uVPEG8yJpQs8vtPHtovae3rxJJ5h4WxT2kH6bb
srSmhuqd0Vo67Wl9he/jmVeTGZQQ5NekvvDbFGbcdh63Gn/5Rz1ZPYRf6A2ixZZqNMSvsp+cPeN7
sOk80MSTexhWEZcmI9BC5LIAXiDKy1TjYIIv4h4vVDxiHw4Nbey4MU6n/E6wOfqSwrDe7ONIK3Ux
MFOO9/x7rWtBD78G5sSNj1tI/8q6RX0HMe3bgrEEOUpd67BOS9PUgABeNDpDLwg1zbidTRxEXUQC
xCOb4lzDLlC09FUcgdFyMM/BzVerrusbjRlUAooK5jFET0b7JqW3wph6+3+qF0R6emdIlH7BTEj5
0REDuFVNS/y30wcjf66cD9G5QuIY0vxOR9CYecOi6ZDnFtHwCLPCb7xvm9rFtmHh1iT94Fx8LJCA
6XG7/yRLxa/pxmuLb6tU6E+kT0cgtLLheyGqyVmf3ZspqZC0pJw0+m6w2BnIXdkxzrHTLanNoXZN
wYSymfvSCav9dqODXkHxQp5vj2tZXUZ763wmPETgoC6+NVoo4XE7ltGglRg506ap+jS7GFrzaAiA
uAfLiEZRrSK2OuRPem9Wt3/hh7HkKae5V0WVSZfO75YnmFGBiETkeIR2+p+EKsLs+MTI33k2sYPx
FbMDmXLagd2cWRoFDGIRP3P6jTDb0BZuhVD7mBo/cHHbyNJuZHjYo1iUq5OYMc1v9VloHELwXN1w
k8Lmffa0ih2DoDCOU7MMnUuT6WrzWGzcILJFZgdnjnuWOTUiUzJWN/2kaxd6km9mso8dmObs9J6S
8WRn0JLIh6E1iXn2pzKPIIsajpc7MD+SCKQQ05DNyNfl/t/acsjB9Utbeho+pLRSVXtG0OZAn7w6
KaXtF2oUqB0jcfouOlB/DVBxjwBDyFS2eJX2+P9F1Tj8pbrr7oLGYzOTiaCN0yvvlxo0fNqzaOpz
UizDQy01obSpC2vQ7srWrIq2ZWtu6CgwfZZHoYgVQvcTcm8X65HNXClKsbACCBA2nx3YKUiKYDM0
R/UW5tFQvPvtH2QB6Fp0XRe+m3CbmpTSZ+8HPHSqnA49bRuPI3L9IUgnN0ASBb+zJOvD4A22UTUF
MqeGoAIH1p5FE1fdDf4/87HVRXed5aCMux41/c4kgyVP4D0foUC/DJc8yMcpyyHU0w2WnQlRekF+
sVFHeLJXA0rW1MVgQV9qF4/YuuheTep+AaV69VIZp+GnNPWhmtAfr1O73478cLg3QHfOZksH4GmT
Rj4aWgNZftI7UtrcCbrnCvRIQ78AgcbrzjCAqUff41YJFuJGBJGFqOgWCjAzjNh2dU3DgfupfJAn
B42uZHQ2Crte9Z2N6BbgqEjlkgeFkkuXJg3LaV1CVJMu0LYvOvv+awa/0B2+mxwWLaC/4oNJMjv7
Pv0lFRAGfSzftWTpZqIeFWltApXc5PWEJIF/VyvI0gE47HwsfMmwB21XKe/6I9LtWjpigxbYAfza
jrNmgDIj2liWvZoEmig1qfg2+t52W7dEzbI/1HprWIoK3p9t+EMNF/ZHxozI+pulhzDDW+vfF7V2
KETZe8FBhTVkYzaNvskDIwhrCbpxfvzmp4xAVwJ21pZc90S1qrOLHgceBG89kxU24BuBwmlO1rQe
kfXTPHhqdIzhlHVa6oNYtwNUbdGGuV2YQGmg9OznyBS7z0bIkdJodV6YrLdNzHtqTKmzvaVZVeva
RyLa/pebnzu/pxL3cgwoM10WAxB4Jc78PPWTA2TFq2hrBD62Uj3Au18LhN9NmJC9CswRnAIevrIa
JwBkiRHI/fVd3fMc0f1YU3FUiZWDpbCqlP909dXcZrSD12uvYail56vkjD6tvuLaP8NnxQQfa2fR
7RF8QXMMUci5zeWAUmYjSU9HlaMCpyBC24gnrH2lFRV0f1NQiZiziU/11d2MuF9SllxPkQGuAEO8
mXU5Q8fRHdB4C87ZSYGbb3bQmnn1DOqUed93qOHE/K7jjH4C9A3r74Nyd5zdJ4RZ7Tkbd+d1zLE4
dH9ekA7ScWivPsgp17+2qASW9ckWJnY863Yk2Y3kiqJe7t3zGxrvVwf+EM7AlN5++gyi/lpz5z1F
aVnV2Zg2qmysI3LbfirYqSVlh3qs/BYIjvVEUV5gMAN37M2l4iog/3NDWC9UI/BeJ7ct5vBQh5qM
loXl61HQwM2dfbxL6c1TZuSSTO1shpLGlT9/kYfYQnS5/L4yZhE7GkFS/vtzWBhjGtAqxYC7GcHz
pMIiUVU7c7oHdxnJB2sL1cSuqOCg2GRc6ekH8N0+s4SGrop1zf4qj6b1J2tA97wS9Wye2kt/XFYm
prXPo8bS1FgkUOan3t5oDplgUkCmHtLaKv7H4xWIF4aiJkSXEHlCD+SGa1eNqAngsOWGwVXFPORk
tJmf13EYuQ3eBr4D6c30EwdlJxzPOcVsRZQXvYxhCtDwTq9FacMZUI7yzPDLQvIA76v1v8r7MdUJ
1lcR2g2C65gBU8NciesDBenS+vBeD7OzN8dnr4mFylGgnm/nJYE8g9T3vn7lRcfj2+/sjxdf3iOn
2eanPHSq5MwkxSE1darbBxr8RcP1JRN3N7OlhFAq8x47YqKrUTz0J5Zbhx3yszKPe5AgXTIX0yfv
leolIUJ54mA9cYw6P3Vs+du3P2VzctoQAJJwlkGMR7Tc95fllHoV/XYqh6Ua2gYOTiwGWn2bPhac
ibIdMQP4qHEAQHLhJWsVXpeCMHa563jG03bKlcrcLKQr6IzYpjD1EdevgMGdtd22XJdraaFZ4vav
dSzwVy+iuz706TkNNGSfny7otzfHTYI4gO7hZmX1tY77TIBAaYJydQKk4J7LVZ8R5yw9FEBaYXVs
2udHzukrRMx4Ag7Y5RZXMEc6b+hzR+hAO0TWdVH/n1WHkLcZDWkRuG7JPP8s35FECDw8Y1AvZvxN
vknYlvde/dKdhDvLAsBzKzrsTR76wCN41yjFjqsrdvJZ6aFO7fGUkZH9UArii6kqpt+9zPt+pHTQ
jlvf7UeVwX+yX8wUkL0krpCkV/hk1+ashi8FfHz30jS9Om5Qao6csUGmMcBdJCw0Au2nRA2IWAbr
LWZtnLisbfBAhRSnxLgkMVc7xqiPic+wSWfjCcJQLSfIPykG0fNEHs8blN9thDwVPec6dQR//9R5
mS2C8EHh8ywpCQ1QokysL8L5mvLkE5rdqNYaHXe2osOymk5RtI7SuTjltzGkyozd/FQNdQel88hr
NWAgKSlhJ7wvOkvyW0A6VKYQolCU6Vewtp5d0MusQdBkVYEgoxqWNA3j5YVENbZ0ekHA5JBNBhav
7xhoOjG2KGog0/fD4o154zidq4Xctb+RUod2WpVp4q8AqmnjuekxceEohFRV3g2yseh5FwwroPlA
F4yiTW4hTeX47dXvTAZ3sIO6PKAPWWWhXLJGvPQYI/bz0kG+u2ZqJ4FalZiuJPp4k8Z/vqdNOzMv
w2W1uTZayyZGdeYXJl6LtPTTUnx6lI7sAGUnfJDFHBwPjty1xOePjkMe/Qd/U6Wz1fG/9mbqltYO
3Lz0oGpSZ2qAc+cjiZsMT9WqumtPJVMzBGXEbWuEICepH/JJkSeKtFO9w16iS8+E1YtBSkFj2mH8
drrlwsgvCYbl/RgyYmZa8FWEeQkvcbhuTA8N3qSpdNhYcavz0owF3YSWc2bKmyseVjfpQplPycAC
kz4TpW0edXH51CBKGRvZskvdEhiwd3kO8yEcS/hc+OhTEASfKIq8ypRAWwbwbF6yavmi9HjYS3ev
PFaF+Uq/RLBhTgYMAQKCSDHdP32xAMgtT8UNgKXi3+nBk2VEdP9V52im8WD5jgNTh54sUiGP1tE/
SUBrARKPfxLIchJHyCspbkkKykTls5/QXfv0trCG7fXVGT0dNSY2zhCq16GPQD0Kf6VUVLAICqMT
RXWqRTnrWaaYkhwS6J5KWPJjQ4lwjLdPSYqV2a+P7qHNmhpy2t22s/DO344WJE7Nl79OKC2yl6Or
/sQ5of07mHGgVWq5epMdnLzteM6ZE1HysCfdv87alB+DDeCiYtS4psrcjGDj8AK8GcPGPcL3UpWy
5v1PlhIozwhmlZxCEvv2i22NNPlsnnEtOIo5pVn/GK73hitDkTcf/RWkccM06Shy+J2WqTXmeTUb
7JHx7VAJc+W3cmkyHYbZPohWBRvUs/NMM1RgNQn32h/raFTZbbd7Nd2rkGnejlEQc/b+HT/TlKRu
CY3D4cEEBs28oYgOVrt2YGv/Jsr4dDLsnaV7F1AVmoTCzy0FTekNt3CmnvsLs0athDg6ldhtmI7O
/elYXMo1LuXiqtxMSvNJwx8VP9Gr0mcehLCBouormhN4qOdBRXFE09zYIynU170e/bdcokYsxDMr
8pe9X7X0AUXysj3wsUFzGXn/H60Xv7cKVGwqfO22YnPPlTVg7NzEk8+MPfgk/pEAS0RLpTnEXFKw
oFWFMXvfQ6FpUwNYQYs8gWHOveCL0QjizHchhVP554ZSOByPe55L1ZQg62oMDvGu/bvV6pa97hhR
ihLgtWIHvP4zEfLUWyj2oLhBfP6JtgW3e/sRY+W0oS2gfKDCChrkf9kYa9B6ErU541x9TvCK4Oal
fMznZeNqpCNCtEQYjLDH3Q8jx6xAJZj1M2BvQfXgy6agp7u+24vJ84v9JmBqKMfa3H2K9sxY31Ug
C0ggYujxbMi8amtbrnDqUwgF7gSz21fK6qR7fHJdCiVtlXCk3P7CDlJ7YATNJkzOxyu7ho2ASWW+
v9tZ0aRhGMhNxipw1lu3yCu5UsJkeQOYhUOQWiUGWOklGqea6KHYoSrc873K3Vkb3nqVbX/gI1aD
pVoh4+KbI5bBa/enKTk4BuPAFZGlqyOOLHgfeeEH+aDYfA8nVQruXxuRMdmZn5lC8nVUZkNUe1cp
C6ir9Ubim5aq/nqZPAeXJMYkp+YAoH2Z0DZpdU8s+OcfGvcssxQHtdfeUv9eyVW3SrQXz+0LF8aD
3zIYn0zQ/EpufI/Y7dJb9YghRARge0qSXMkQO6Hhmx0lgI6FzI31sfganpeNP8BROUX9Ognq2kDS
hFcaw2Auq3CpuBnTYKWE4gRDyjq9mQs1wrpq9T984lXtc98gVKOEP4HKwqIxzJihq4EdWDUfNEXK
ExNEEmql6pc+zH9bj2e4ms5nzRi3UYrtMquvOQoHzMwSN3nQ5c4HScd38pUIuEB40cWxfL27PohI
JpGMlw0sPASldCchDhnJRp6ALBje2sfx8B4uyHhYAp3wNitR/urJKcn/CyFwcnvzAQLJQEv2h6em
O4u91NK2LPP2fXsa/uxqy0QQl1ZRsvfRvxOTAVV0Oi43w4zqWKixQ0NTZAxZe5pYCXCYOo8vCvUg
13YVN2sQS0jY4+XhsaMnuGeUydEhPG5LfwY/tBfYKziR+0cSy+JJ4g/O+86DeEZZhfkELQzfe+Kp
S3QtXkbqmau5lT2IJOsOcUeFTQ1u1/jldDH2Y2qJnclL3VrwOM75HzSRZT+pOH7TuPA0Tv3jofGM
MZ6G0A9SkRMb6Mw/FRGfvS7OX+BwQQUxDCRd51/Jb2Nn+TBnauDR8N87aCp3c813ULEX+k/037cu
RpJaFp1KoaxNaQhqbuAiirv1StHLcI7ai8M44isvD1lxf7ZBqvq4shdztaihoB9J7I0lD5NmRhHP
POXWX28I+KaYmhQL+Bu3/3Uk/hgKUb0EmdY+4QodWEOabTt8OKZ0R7+pn4ciDNQcLf21QghMLSd6
7GsSh2QYJhlb2CAMbsOxVrxg8n6t3ZC5AAMEwntAS2s81OJaqyAouMv2/aRA7/zHUKHXlTxjmXpc
uz6bOjUr/bi5PXBKR+7uIFX2+BmU2Y8cEiixDJiNldPfFqcqwJZC0+Ppq36zN72rAKdxpibNI9C/
MwB+RR8A/aLZpaIa1Dw7U9HRWQ1mrUow0A0ZGi9TeV59s4brpD74+JUoeKhdT6fsZy+WS6VqCBCI
gxeCkf3zUTDo5AnqCpR2gAUA5kEqnUH6CyiSXdncgoWB6AE68JSKRdhNrzC5TAS29eE0ekvNPLb7
vtzF4TDbdEZuYnwoQQYzOAqH0wb3lG7jNy0QylZZ1w2qP3wcfsx7L70jy/s3cKampbQ0O/KzE8vc
KDDHkwDfKZ8UZwLog5EN2a1vGup8K1G91+Bc757b0SfM7Wiz+qgdUxA7zU3jR3Bt/sK8Shoj7Ud6
qrnnZCDNOnIG73NRB3SVKfZwkp32jjCiOPqjimpFd2j1d2qaF9EqZdWyP8NXMOPu3yS4N+dRoelH
rJQ1E8PO8ymzYnslVS06J/qtqUPE1qTlTFgQou7OSg7n0iP9bfyos0XQi7Ql396fcE1ylG4vMn0n
G5A4l09eANbWXOSPttwZljIsd2gK3xe+Fp0lRbccerbbBe6JddDjG95udcLNQX2ArTt43yY/9ZUt
smS5d9JQaTvB5s9Srdnej7QrhlPU0Azdl3gOfT8xPWWoCxdhXLIUVY9SfVyrmbrlk8BsZNoT6eeq
0hSF3j1HYUM1R7TqxjEY2khFQbCi9yaOA2/Ty1t1c6tkNj4xA2/Luuu1G5QN3iRtcl+8NCIf7IEa
a+0plH1YnaSToiDIiuZgnFfmYznabDQ6qBJH85dOAigPo+KiLpFCqrdiaV4eWg4g7nxZc79Go+7l
tKyGmnlGVzXvJq5yT+Eb4lb91hoYpkCwlgER//plq2up7GfiYnwLUd05AQ02CKR0E2LrZOQ06urR
0hyMwhQ3ia0eP0SJn+cY2ulZpAvlXYey0btYUeWdZKL676vAy40NYIL0DQEvrxZkNPzqPixN7AxF
xguySvzyWr5iEH3VEIor/cXUXMFHVPQkfECmLGu6uANXdMg6bOhB62IiVOXG5zuTNowenhsymhJP
ntTB45rODq9rsrNgftq4BFcD1Yf2I5bwfDZSemQ6PPH2tj9XMP/omwQHx3SD64Q2uLGKL+Jj65Ej
oJoyfnNdx24i6OFqseREbFZ7pZyff+8LnczudKciAUnq1GJlsJbYJIQKkhv1Wh1owvMkjdfRmnYK
Cx5uYz1l5Y4BN7C6YTvd8cbCzhml163qLY+V2DTHkVfF5cGRn8HRcoxjeuN0jV7XDEnwwYZTi5UN
X7MZAp/OtJHzD5rbuIZMQQgaKDFn9MUOVCcmYnqb7M4ncRNfncT7D2yriI9bRhF3Nv/6KLIEAkrL
JTLwIM0qIpOQZqbZbvo9eBJ8uo6GsVu1wVj7704lfAUASBdjziROCHSlnGDDyn3ichoohpyJYVwM
2fw1/CjZLovzblUvSLcDQSlj2NTnFEGzlYZvpH1hjBq0o+xkHOwNLCYPBJhAGlKUQGVihyJaXi8j
x8Tzd9d90pV7TNYazhsFDuNMmA/rlj+33IB6FBv+aHQCeOuRgaCm+5OQlxlsvTmGRBRj+RrYhfDY
qiFN7xi/SszMTQ+MgDP/o3Xp2y2S7dR1M9OGFmZwf9nIbhTDUIGUB81cWF0VxIX2fbdfUxG4WG//
zf8e3cXowl9e7hoAR/dM5L7YgpC5vOQJq8wDPRo554h/OgTZrwF5zWqV4wdHXnhEhm/cU5hNoThE
lNUI+/5XOqjTs/PL8EBmgdaeWBpJ2NPr53CKabOlAniFAmfmolBd4I2fd/O3O//lOGnhZozyt5y4
edH8+w/LAuA6wIc0zCieDB2cTYdxaBiZH6HB6/E+VbFBpEFN/i9TjHRiolK1LEL+p6GUnCxawkH3
3uvpWAdFzAlAkfHPBV3sNJdVBGbdc53sljQ1ylHFN+jaCA/TT5gZJpHZrSAVliDIwDwyUb/b5uJl
gAidWwtjticcUBhy21pugveewlsfZCn1ABfc+Jo9ahE6UPjLO2yJEbtu6v0V75fGB8VQWVUPzuKq
RzV6W4w1jYxEkg1luMH+m028ryzhJvzW42M6Rde28v2MtrcDBVJIEkysqROJDgpuKhcAk3wtQL9n
/G1UG7CGdJdhKnaEqiUx1s9dsnhgmM5GQGqe9MG0kOmZkhJCdB1+6p78bhPulnIybLCfwNGlxFp/
WKfl4LfTaebJYtrBG3gsVanzzr8e169zonI5TBqwzGOYCxlS4LdfvVdkShhZe2QFEG79Gc9E/R0n
o/MSv4NWizz5h98AYJdTDOedZCAcrLw14aOKhcul0CPLRy7pxjk3h96c9rt0KfQFUgsjMSS7qKmm
Om2M61yCNlauXG6+tjIl+4qJuzk1/oPJYXozgkK/jWR8qOz7tmFWNKNlQb88O8EX/OE+m/r4B4ju
+WNLv9ly1ahTj2qMwZN/UOQhfmPHr9yNgj4lnOFXqCaSP80+wQTzfDqCgElp4naF0vsEtQti3p+s
/dVmfTDul0dFpyoAEYGoOXDCQ63UATvaR65NVXju/rDaLBB88H7r+bF8CJYdMCqPerJmF0oG1/Hm
k+hv5Dg0NpGLm4G7ci1HM0bPexJApPVqV1v8gL0x9yT66c9KV1vc+X31H4xvKWS9467K2OVTX6JM
lVp64p6GzMmSjcJIWmoPNI+oHmHJXpVn/nt8jz99H0rZScsFdjC3SWaI8YkuUpgIMxCah7iPeB+Z
X5+RibT2+J40KYazER819Bhp5YOJfSl8wwbPDJkYKNJyZmAd/8c1QcTMiNaijFQDJ+kF4ZXPmt0j
lULgls+VXsNSOD4sEXemIy/0Pwa7sVdT7PAktRImZuZzd+v588xa9pxWwAtr5QkLd2tMv6beq3M5
O9htW8lJsZ4txussrOui17WzgDXgM1ZlSLy9VoVY/uPFf0HnGp3uJInEMGBnqx3EtLMRfp9dYYjh
Lm95iUR5ukmmCTqgdNwYe2yJBDKK3L8lDPbtKXqIfLtEmyOcOpCnFMre+3VRH7Q7tdd3l7lM72dB
Q82m3MwSsRdgkQXgZ/85kECTVMlIFbaTPYxH59lnLJ/rMu6iaGBCg5gOEYhoOMzI7zRJLWRuSafQ
TZPW7HCP+MwTm03D7e9usUuHChCTvHg88rdGckA6N2Ne4VXgRjhjfn8sFDnnbpwmbXEhr/ljrw/J
zqQuX0dJ9ZP3Cfeg3avHqQAWuOGgL+l//kd2dWbFgl8VV7LtF+ISMqu6IPVpRdC3v9gP+eAE1LEz
3/p2NRKo98Vhmm1/onLZ1zJnP83i9ASm3PBHIvV92ttThK+YHN3nDDb5bNbtVJeS+V0fN6WGfYfR
OeesykpkI9wCRyhYlDHSjUFGmZBNcrZr661y1Cbt4ATGBUmi3fhFJb7K5/N4BByf09wb9oVTTeQM
bd9yNzfZAHr713iR+gaXgXFverTMyRXx+QM6qSyrFbtWN9AsaoUawrOkx/VvpmEMhkpbV/uSM8t7
RDcklHSKzqUIAZIsxiMjc1KhiBO2uOEp1gHyEDvhyOPh/0fBQ6Wk8RbFYBsEjnOCsrh89C2mq2l0
4VO3dgAwrf1QJGKJ4WrBr42KFCJq004zrv5xuPG0hq5Ms0bopu4hvQGQ+Q6qgX2sPhQBrIBS+0Re
4bYhvFbT1eRgpPrpHwVZfeJ4m7ulneHqbRWQN9KxTC2i7PPjqvCPmzwbyU6DxWzKTKxmVQih5eDK
VDmEiePHjOV3rbdxdFdVr9EKs/jrkVqJ7qImmx4oapp/B3ylE0vwfW/AOdiOCJD3j3HzMLoWJ/6d
HhFtEkPLL3GyV241kIY5f0qLUXqKH5Xs1VHp8Peq7raVpIKqOfwCYixY/SOGjWecjGjaxpiz4D1V
DYOupHXvuwPhNv+M4FkyTjQbsZhOrpZqZF2Bdy8eMimUtfbN9wDKRBdTOShGLmErUWjU+KOI1v+T
94O43ZglR6dpc9p/OE42I1BI/j6dw5lA4PBZwUw1DRylq/kVAQ77cevZp4U8Li9Yj7qYRmujQZKu
erQkdSLvAILdT8NsI+qaH4zgc6NFCpor5bOxjkwUNuSETk/REQMVYWiuzqmqJLH+qyK5uHlNIWZF
8msYH2psZA4GVVe4iJLwDfXdaigl/D2SuFTE9ZhrpU6PeSgDcXKcBrr0DOStDEqIQF1VJxv1YwuP
TxyDgHRr879eEunkOLj0SA13+1v1e8mLJIaUBB/c1L1A8gEsO48MEtyd+LpF8UDGaxObP3ZJtUDn
qz9PGtEofEGRBEP6ePRoq8IdQA3/CMIT1M4h1bU8+Q+WojmTozGQ0qjP/f3PcLbEWVkDesQoKOcA
ZX0WKl/OoJ2HL8pa+ouaIhgLwg9sI0RQzS/8diJ5gGfgoQk6/tWoPyhQPN0LzzRG2A7OBJY6kjUP
lFqlukHOpEZ1nssy28itSlLcwW91biGOMIvRwzEbPsvlS8MsV0P1JnqDzlhLQM7qx/+MA6S7jqFS
wwNT1I2e8DuRF1YDJl7HfrmmToADgrfqUSszce1mWmDMvkkpXh5U6VkubnmGonVOgrW0zlRvwJYx
MzW+0k+NblCSwzCWIgv6Z2aY6SfcjegJ11V7CWUbvTZS9vfoF492f815X068XJ0U6qDvPo/2Wdji
phu+zhWsDwmcIJhinLdBo2fvr90G2CfhhIIrjpuDJEisUTkMmNO6e94dglD15s3z80eKNsq5T7Bl
Bj2hfMVSrYbtGeJ8ilOG0fJwbpZm6u+ei3uFhj6wi5wdalHtmBmM4jdauiDVLJOytKlxJ6AgjGIH
8Va1qa7iGbYLNrs6kZtVh+3gxQkShVuVUdK7ysF0PEutFZEqayd4Uh7iqEzppjjBtG24QTcGqJ1T
K9lwStxrF/M54n1DrR7h/BbIr5z8OwWbfKmXu2FPHLJ66qfS62BcxbOM/QGTWOXHcmlhGbFcKra9
Xs84J0/psX83kUH7kghztTN5zCh/6Iy2kn/KD/ibzKEjbOe6cD+op4gZryFpWykK0CehPfQSqPl4
I5CU7Zqj1zG8Aj2noq24ljO17a2sPuSgh6lPK4pcLKkRmxhc92MzyhhNwFMYJSntCPTFbX+fPxXD
o1RoZzjzod9ldwRhYZ51g8JVC1tJSIRM8YP9z7yq8Da7lFwD7uc/DP59cDLSeKxnAWol0v28ud1i
gIvu73JQWzwFg7fPsPjaW5hR905w+JI2loEWo7zNSofPrJqpKy7f5CoURpCB4c322MTDalQFSK9y
zw3etLecUh8shDeIA13IEXe+sRosl6Ty5D6FmuVk4S9nmvpsdAzu8OV+nIdslcTp+NEiSVpDhSbs
zX4LMfab9pQkaB7kaFQPt0j8aW909937u3Yv9uG536Hphl7whuGKcSB4z6ZsRTuFQmH+TRjwznBA
Eouj6jiBSGoM3niF7PHmsN984YTMkg9SftgkE0mZJjgdo8AXAfjkUzeKJKX1BCsDhiezW7rrkuxB
3WEk4by3MPGXdBTShJW7GSwryKg53clpRPzDeHD3KclccZyTilYgk5gGtTsiXTok+fnCwHylDI/N
GaenG6HwjhUiTbiA6+sgITx/ECyD8HTrCFsSiZn/yjPzLDADw1Xby8gD84PlOmMVI/yAaLBkOHz5
vmjPCQe+trW5ni1G5SnkzMzD42mAcBk4i/1kZj/EsCJis09c2RMGH6CVPqPCr817cQKvINEIg2rP
ZtLIFAYRcbpOCzEkmZddAV7u2VUPwxFZxvl6bAMINmHUn2uYlUYvarsx9Tb0DAQE151V1EaAM1MA
WpUoztyg+vQcM1SwmXaFmbTb6/ukBe6HQLHaKDTUSMWVs2WdT6rOUQDNWqcOKHgh+duv26JYt3Sx
D4O57tqb+1nPEIh57L1GhZZVLBtnJgu7BXzdyVgIHsLd4HK0Yim2iPqIS3o3Sr6QFv2e211S4PFU
8NimCBXsC9G53GewpAEXXVwzIfBuVZtB+mWoEweDCg/N4fCQMQ4YQPWFc5WisQLjwLJ9jFdHnKYG
J2ntvRT4A7p88ebCIBbr8uldHo9XDMbUerTuFbrHX3EUP2jLrF7TV+gtc3KSAuUS7VpgbT54bSjQ
GyECFJkwoElphmOSXJUNpkIgRNV5JK9tWu2x5oBaFioP+XswdIOcfoXGiqKDcZuh80BeGPSn5emJ
55/p0bb+PLDNsfHtpP0iSM81+6FvUxgWSaFshAjPJUwZGrEEv5Lf/f6jcJi+rJipoO2GR67nKuBA
1R7OJ+lqMT90J4C2i/dzWvVqlqlCadcFccBudtYPZsGSGymJzcqvRl0MRN5g9EqmlklkyvkSmW5c
p9KrjJGv/KRV1ACG22vzrFUTixIQIr3YGu19VGtw/Ucwu3Rxt9aSSLh3EC4Mhy8jtgWURFEEhxow
77f0ZYaYU1EpUENIFTaGGg/82ap/C0BUduFu+LavTlYmAE7EN1JLHu9w6OJgo6YBRBrVIf9MGS2t
OMJ3DrQ3ocrTjvLAQCwHXxZkWnut8G9NbEQx3x0HOPQAxknJ1HNc8XPo39A0aKONS9tXA89OC5QN
TWcBZmJOgrsDv5UhfO4LIPjSXDoIkcMLX6jmLEC1sLNaE3MaQfNEFpwkSdNyBOmHAzM1NBRQdtyK
XGOqii84VWqMHziV8KD7qa4Nzf/4KpPy4rg+uozVHns5FnNDjFrXWE+0aPreHUV6YAveJesqm8Rr
35fHxPLB6BZpiySy4sX0PL6KePOqP65bM1ZNN0B9j8ZIxiyM4DFdABL5XUpMJNvWr6BTysA2JYSz
8WJ6rUFMkSvmWO0BtN/GqGi8ag4/EVc/q+fAT+tJi9KUcdLSlXTRxcd+zaYCHl+ogSlGl4Lki4QM
XM7ZtKreBWEezW2FE7rlXH9EtXQUZuPiTSDPDXnxoujEfqy5sbJKYjXmLPAVCEBpo9h6CcXHbcjw
chj02ePVoQWTsuTC4UgqNsoiETr4wM/cddrjpcifWJ/BXi7w5AaJTXiTjoTb9mVHUxXDBim9UGe9
DUmSDWekKENYCDRt9N1SidAB3OkClaz0y4a1DGmAOUuH0Vw65C5/KTQyfGHwaEEbb6MKrJx5gXMe
mpDokl6FKbA+e37Mvt3j1mc2rVcqd2klgCBkmZhVS8gqpZK9vXsozLZH0Q48DXmIPuF+vC6xW544
HwQeia/avyEI+f1MAJCo1wFtZ0wea/geKpt+8IFgEQdDMolQbLL55DqbarLv565fByjHbqTvuF1c
oAtUH/Nd0CHSaIUi5O6fkOCNWRcSHMLPp60IvGf6dyPgjT34PKM8xATo7h2Wf0Pil08qwLARqq/3
DaFdkp27RicpBs0mLSR1wLAYjND4jxQlKJIhO14ZnXhqj3Txr2YYXlBFn5LyKFUjUlHy85x77jrx
0OfPecmBJZIJm7h3ydggwSJjUrmXT41BUtuI57DDBsdPDEz50RvHlM17HJidGjoNpPKfHNH76ba+
wAf5582N3Kz8S9g33aTlYJcsct0WplSMnQwFJ9nb/1YPDvKkvoajHTnwVQwIy8BMJaewnQnV69y2
Rwh8DfP8fCbFWSlVPme5QpugVNI3Wlwg3ccKeg5zW92SQfCYufMf5+JnZw5OdU31/qW8aWSRUxAu
m+ETk+2E1VEJL+akCKb16NRpOhcnNneEwEwWSoceSJHvX+hAd+h2RaKmQkl6swyctcYg/uNvebNv
MJ2H6r4ztAni+djGOdCB6XX9c0Es2ZrzTzQNZ/nEnZXJZbXzOChGyjZZU3upSAzyVWumBug/KaRQ
EHfPU5AFAmb4HzGvFwGTqSQvMuxWU97/94CPr4dPcfVpBcNitmdmtPdVFMbYshfCkhSyBnn4KQT1
0AbHY8CTfzdY1Wuov90I9QZ/AUlsVWyr1T5/KrHW8Hpv73Ysixz/EZvZHmUfS4cgRA3OdfmL52m4
y6dEjQoIPD1QB/OTecpPOBqHf3EGVn0DFLwRjpgPVHRSVtTFgndh6FqdVLv5YnjtM6tIf7P7xQoS
uOvhXWtnzz9lNu0ohXsYqn0AvMb/QQPvytJ486pJvJhYLi+6fq4yXps1QLI+SsDMwHDPW14tScwG
5L9uaNQCgey0duay2lalxxYMoLubU88bm4Tsrs3V7gEwcsq+nX4SJshb9sgY8F1Fvy9/qWH8xVVW
tRpgPgnJEfDPhn3/5dm8g1HLqRSPpXeHJ//LA4+guvbP5l9DUmb/zZuTvweKUwHXYILvHAE9kWh2
v3aRa7OBassy2MKrqRGR0d+rtRcD0W58VWU5MTaRNRW5h+FZT8T8vZ9dN/0oTgjg2RevKL460rhr
QJCeIKNZmI+OwJslgDgfeRNl1eBmc9VMryn5kJ/qtbs/9jJdvn/I55enri+fYtRAmXPPpMhaMkQy
QxA8G43GAmCRZT1iNSru+VR0ptjbuOBW6G9sqydEHm8aNnQRqqDZTXzuPvVAtxtytmvwWp4jiWOX
bKK+A4pWUxqkXfiVqy8z6p72+fAh93j6jAR9CnmtHlgfTDJDSNtxMC1TT52c7DQWqIoJ9aNOP3ob
3/oxokZTOU/i5fdPRoJMot/F7DwFHMlTglVSB5w4zWHd2jf2AfjGXMfNozfkHc4wqipTWiB7TFbi
pSnOFpGUsg6o6qeNwv8JnzCDg9zceif+avm2fxbYvEtmQSzJGXCpUe+y5BneVCs/ekbEoZlEeksX
rpnHxmgZNXGVZVQfY0LEr7SGctgU/k6UtxmtdkcygfO55SKwIqhbxdNbMga6AgYQxm1YhGNLrM3e
kgNMFTcHyZUU3LX4fLvDmeEIUtUkE2KnZQZ8BfABGUMqekkgqUnUnUwBnjoKLTIfYQ0+7hpCuCzc
rfa5WHwK7PBXMydtB+shh/pAEnReh9LytbPmHRORkABwIQXG4O7LJKsShIBFKMZZKnzoiQPWBl/P
mfCTEz/LTZ4bcjURzPVBSGcoJAwk/x86tmZLSwvzPCyNjP8yl4Vcvd8XbDfQBkXO71s4180sDvGt
CGWqipx60oQTWB1t0AWSMpFjAPMU5e9RYfjjcLItwZCMBQ+NqXNhG6m87WT5/RXQmzafwgGssDtD
8OE58C10RTwtGemp8hpLskib02f50bZbqMPU74rnktpkM1qO5geVnPDn0HCRw+FR6T3XrynYUdKL
gL0hZSzQC6FdsGKk0RXkMtGizjztaiEstsm7NyCLvcY8gP1JAn8j7SLEtFeMccw46XCjczF5ATVN
e7U2KRrIoRezxsPUxVFfHpuw9MH7s7Bh25uM0oDvnHzaDbmmcmrAH5JJsujmyGaw/zGayjBaMt/q
MPc5ZE0nhCn13R45tVOpVCF9N+clPXjN2lictbq9ww7+cnDpnrzWgN99pV9yjWNxYuRsn4vlc8wW
/F29o9+JJrzbyRWvg4xYKjUBkBCEImR1jYe7zEDxNZ6wZpl+qDXLr1sKoQzVCvKGUaoCM3veOX9M
NquwMlxvHiUZTCBZkppYBGRvv4WYRqFldEqFHNLVjg6OPVHon87tzLpkrL0GjU8bhFQA7kEXwv8t
OfrF5M8eDUFvSr/HYLeJAegzdD1e/q140eR3r1xwKfTN4qdf8s8kaUAjyv5Gwt7gNWfeTkPR5jDE
3EzuZKpSbrJd1uEu1CMWJQZ2Nu72bz6hefwrhUP1hsxivCRceAmYTiB1oRyA5D7yaQMF8fxKYcvB
//tzF4uMIKUY9HASrPDqF8CfhKp5VnKx6KCpsYHIuUhetIxnwzcEu3l5WyDC7k/4G948/8BNDo2C
AAB3tBoHdMYxpIcnEG5odL/xJN2VvKNZdgI+SZSlOw0bTpqCjkvfS4CA9zYG/iHQFqeSyO9m5jI3
jpbVps4CHEXzkrNS/VIovhsrpEFzcl4GHNPqAM89dA+q2iLXH6r3D7pskCkTaUVQSAWfDddELfC6
Vg1ZZosljiQMhvCDPM9UGcw6ub+t5cAu00Lt4tDeaLKA8A0x6bgkaUSgub/H1yM3g+yUkg5hyO7M
0XnwNtkL69ESup9PnYIhnejjpwBv57l8uYYVLZCdXpj26ruIkIhZAqbuPi0HBPBCUuXhKxQu4Bby
XBjWf+Cl25ZOfN0w7k4rhJB7YwWqBvE3TmSPbOCDzTm+rE1GqGwOYETCG7H3KJ8Z2QyrK0XXcQlo
SGg4KIvPDZTgzyExnEzH3JSH4N94j+OlqjCjTkz/qAIhZiKBCsPtSmov3+fDXqyTdzrvaTGs5X2i
7WK0kMal4F2oRBkFLH/JnssprI3JCjASZxdiParQ4aEqOWsVWnLt+96RetqJ+9iYQnhlAseFfwL5
K9j8hQbk+0K36vQbznXtvI8G5LppuG547Xa22eG5+GYRbGcKr39D0+G1Fnsg9i4uuu6r9kXJs6Ky
HK3YSUWqtMNf6WRuSXXdHkanLEMPmJHzL/u/v3N6Vh4Jen/jtXInG49AXVEcq5aWhOWYyJtNAD/1
V8iHoSjZY/NkSv0Y5ryO4+3Q1fVSKwpJMGk+OCsVGhKg2dkZw4Xsur4T9KRSQ1IJKRKmIm+I7wld
vDT80Q4msHmOlS/3fFDROj0/YH6FB4LKyErGHRxfyyMbYEj56Gt9ObBxf+lzhNn7Ig3NCBCkCl4l
senODdjj9PKFOqYNM8L3FOv4fel5ENMSgW0U2Jo36VM9xrO6bhgRjD8fa0xsXpt8PWdRN2Phdeo9
OlW/avUHGfiBtjS2ZKGr/tY1bVmWfpSfNIxFi4qxJ7aotO7x8DCDmLI4L3TpafVKaJxy7/7dUrV7
LJ1Cc7jqMy6eDGQC4ehqiHuMEM3AF/pwnTNjBZGzaJRn3H37USt/LkC/cdAzzFeEnDlU671bs+YB
hamjYJMA9h6x0dlSFAOpTOST5pZMoYRr9o7fwKhqBQr2Sg4FVOkE8Ig2+bD/JFgyT5sJcrTk3XKc
4bxRQN/Da0/Zba1keGGGTqRjdjUlw807aPMLyFjIAHN2vxTRLSZDvuRZt6gVEskbXDWb1sPjQuMj
7V+GSLBQGZoSJGvKNjkAOk0cZiFxfkzySF/yabVTZDN4LXVXnryXl30jeUWzVeS783FdH33EMahg
lDqd9jFyRLDzDg2lsvud8wwFEikv4lyMU777dMlwizdQ6b0FjzJLCFuARrOi5ZgWcR/5AKThpfAc
/Wbua+jEtLwQEWPwtbcRScHfrL/QwQwt9zMNMzhPcvgyNXZvHlrOdyQBDHXmAhCgywaRN43U2rzn
Vw4uPHrcFBgdWRWGUWruPI3bECXQPHYOdy/cW42xAaoAwO4N6dvyK/qzQJz6Y0jt93XMwbE7J85b
463HS+s8js8XfxUI0Spp2dA/i1tiqpgJuqUV9i6UlSFC9ablADhMMWNgd12T/Zc4g2WMKYF3kbXF
tAguJn8x4qd/5G6SiR+6fZbhGdhB2EA5U75zh/PznbfCIOeoPhyTwsp4S1rwFI0Cvt6pPPtfbJiC
fcnY+JkRawSy+B4xeMWSLPh5h9tNa6r66R/ajtIHVyAT4GuUOrsv0mIJFc0NkWS0LjeJ5UQWIZA6
hXtIlsXAX7L3D1dqY6TMDOJQdrfnuvq/LSov7pqhyQlQkBUfU8Jr2bTTjgAUniLWlnqpRxdxs4lq
AKiuSfughscin0uWuw/+xa2SEaq9u/FKCv1TUeOg4c/Fbf+CbT19SiWEpfrALj0Vn0o3BEvscTR1
7lCN3Z/2e0L58O5q87muGC5JNSg9Cf9h5pjFVrQc13Caic7b5kiyv7Vui6E+GoAWZITzYrtHMbF1
jc4a8Ytb/Idl4itkW4gDzEub8VWXqujWj50cZQWD76XjXAhe++ItAyyWoxSv0pVlhHCQYcYSY5Q5
38rVJq0rVc9tre7jUSkXDDpJSnzUFBMq1CylIuCAh73B1vILFZhlo32tZ3+rXjBCOYXTlxFkbsGT
A2U8HCnDM9veutPtCJGvrTFSDmggZwWeIZsGblzfM7Go6Dx2y7tLbfbpI4jNjEus3pPLIyJHwzck
meTSFY3geS5jlYbnwoh/08ifeIbjADkk7KfwSFtV7wPq1EedyekNFlyNpb59gnRCOcT2WE2rbt6f
MqglO91u/b5oflXmsSAxPWywFU5qRNzyAvoCi9TXxFOypBrOhv+/Vf/mGR+mfqUvGQgywkx8vy3J
WJ4rL+z2MEdpBw40Skxymtextxljr/hUz+k5hJhATx8iuXYedTUbxZakXSuHyZhh77tyaZifBY9s
Z+r1Relrxqde29N4hznZagY00n5OQo7XX6JTGKQtoU5niT39rNm9zM7/cgFOCYTWtwfpwCtngK3Y
aXee34NTSzyHul8ugNrV5oe69VVuoNmI+s02B9OFqmeukGYQczdXmGvfIqXK4QN0WxEbn57Vp096
U5dt38+IgJb4cy4Y2UgYlrr9T2UbT933W4NJMymszk9mhi3UIdEx03Tdg52F934RNObUAy/IpARJ
Ys6Kl/Akpjf6HctEjepaIzAlrqxJywullmc45sDI+mAGfk1snK65Ki52CE+MLY13UQXPIO+OpShd
SmSBd5B3Ljy8b5N3G/nURnWWP3rLjNiaSpSLJOO6tz4SsIQ3OcbR4C0rBJcRK12ukgCbLEIEkzYJ
j8tOJL534vsyz7n/WpVbghaG6lVySP48He0G7oiCT8Hkl/sqm01D9W9mE757jaKzz4X+26+ak6CM
IMF3O3QMo96lrBBUBP8v8aHt9NnuT6pcOxIGwZElGMYCZey+DHmro8ACjGOPtGYQzisMPOFqontH
oxDblmAPWpXzSRl4tMybtVJvJnCjXY//udaaS1b4nl1BxX3FfSAtXox4EQdAKqBOZSwIvg/MbaqX
yKMZw2eBxFF+lXpE+xc9McYFobHxr3PgMSGCjcQ//FFyNo0o82nlRow1qwBX+aVsQ7fmM04t7bbO
vArWcsMLMflBmaVe4H/j9ZNHBuLaOnvDIGV7rZpHaNRZShvpZ5gqG5OqU6D5lSX/vaFXy0mtX8IK
ghhcGKsDqVTvdYnrc0SE54wwE6mMh9Y8oFbq1WtjDzPMi+rvWpXFyk7B+Y/KxUmK6GxWmCDRs5cU
VlL2cWr9d0bxPUAII87afvEvNt5P95P7My+Tmcl1K8HyjOFlfVX9FqjE3XQv7/J7IjSbCNDTzeNI
n4N7Iig6P6zNdq5xlumFtz5nXlpQj3pShw4NOQCz+vYenbnoGUEnUZUHqCg7/2AnrUzXMIQsIVby
XKvaFm9RV1zF+hnkEi4sAwbkpJMuunpPJ69UNzWxQkWwoWJrufHFJ/451tOrH9zTCZWPiCYV2i0f
dy49O9wzJjYwanX6Mb2vS2vzy5S5xE6sqRimEhum4thKxDJxjTPd5TourTUY0x1w4m+i5f15nkQr
EPD3hp/CsyerqbDkJtUxoo8fe4M2eSfL0npoUZZplC4NzjmHTuo8rjcP/96FnOF7YGSqMw9Q1Fxk
C7iYqLSOvXk16Abewayy9Ik3OqKg8i/hlcHIIJ1rhWWUcxRXbzn6i8+3osqvM40IR8yqfoMr8bAx
8h0Of+h3UoZZvL/8/13ZCaeYJJGNm7WZHvnadIh6iXM8LyWsJxcsIgVR9FRCWBBkDfmTeZHWeNxt
77/dalzqoHAAL9TCPQA7JbpcQiBtOwn8FCvCr4hzpAzmU6NwRUKvCKX+MSWXqAStWAHEOw71sPRe
kiC7CcJeLLgaUHqACi4rPvpTsRVNb5PR3d8CKpLSsO0txBjTta63YLvRok5mA4e7IrvLndP1+k4d
vfWnjvmxvIPXthDBv1jEH0/vUcBLO/SqxMIgtw/1DiiYpsQEQrrRBzHOWD0ygJh1vwsz5MBYHudM
3VsEY9tCubmT2XQsgLqc/GNgObv/bK3RhzHMh8xZArmD/cuvjLQMQkUnbDpIcDwdQIOBpbItnxWr
XYkHbtCo8jvK5LLaeEzQtX3A3FEyYXOD+u8zbKTFyQuRUPVhb1FDf2+9+O2e1b4r5lrg+eq8hnDQ
JtdslXazV+t2HE3isjC3INlT393Feba7oDj/cME2yix7lt5hhWObarKe0yRrEofuQUz/rNRXipKY
FsR9FAV4s34Fi1l+X825H1Ae4RNJlE11ZrXiaYAy0zcGfjn/wpxQpcrIK3no1GLoWQueUAQsz609
wUOc69HiW1bQbv6wlrXhmbc2qG6ar6UMQnnHGtlyAJEFqdZe3mHhtXtOD3uP0TTqbuV8JhzwqikI
PAym/pr4Xg9PTOlUIs4xeli245tTphP4oAADMS2sG4UAyXPonUh3/mQqTqHDSCvXeUKedx9+UASL
KtyFxnUWvw0H5jKhX/gt0A5E6364dX9y42re2/v/OjhHElQC8sY5xLBmV5sq1xwqkgOJ0wUysMcK
5vax6FSl5zfQ3HsJclHGm8eTrcoQPWbxIh3BaCgWQrjv5cQoSPrRdBZ9wPjcj/XdqqPybDaMOF9f
iTpgvqV96RJUuu6tjejSmq1qqYuKT3TbS3IxCmmQmRGNRDxPyI/Jx4Fy/g13CdG0iewnf9oT1YCE
B3TyEZRR3whJWGZ5SuJU95Ge4ILNy+dByXGN7qhsa9rJZISGNBZrx8p1t18gBbBMmcAlwHfMJl2a
WetgDTZ2V/4F3539VgIh56Nt6raA86wm2S06gODJzppoEI64Gl6OZtuBEjzqxOPLtz2oUwgs7mr0
eJhTGfMY2Kww+qveyf2d/miHJdxx1hBI8DLD9WhGTr/1LTQbYSoP9QH+9j6ymIsmiQN/UfhqvsDZ
DLVW+Fv0ouT1RNqS9jMoZDxqzy1OarMYn6DeeTTMtrv3ovhpiqFKLJbx0c5BcyX+0upY0UN8zwgi
yUixEqAq/8meVCcxPkQEWgKlD5ekZq93dMeL0suQ8sZUg23NtuQTzKjIWjyPIwMdr1naELmwopat
dMKUFcrp+BXqFSifc3YeLjgHqP3SXrbVwWJv95fApChNQd8cm0y24uE3GIJK38uPfo9bAj9QeUT0
pZqPB56tzBEPh3jkS2OjUSv0XJRehDpdEHmusJF5WRB//OVs41e6GS/nleEKKpJiZAruiICmkzhK
QhGHMe87Zp8HOajXezkDqW2OeEewmQs0af6f9hpDMBeCmD9AuW48XpnsIZAjwYy/o0mYztK5Z0+9
C2Y4QGsoX4G62EsJaKPidvqFKEyt9E9k80ovI8xRj+JpbuuAHOkpGqg60LyWtXBqJiXy2mC44gri
VH4Rf/0tT2yrpLT5/FbEGNB+8ldYsmo6/6phaWkomoa6/dFJNfgQYYCAO3kg3neO31TCPlWKA1Wa
L2x8enOglSTNBTjO+f5R1UwwV/fYZpbPM8CfBBg3aJOHLcU0zk9/JvhA/a+80G1aEfVuO3ndRxt0
zxh3vnQPGAHO8UXgd+vPfzX2HsNxwUVPjr6LPpTixTkZe8NAUBVl9ddFkqLMNrrRV3lE5xT9Uu3R
lneumRClfbOy5rl7at27W7+7ZG+RAmaq7v2rtqUEOUDHvzS5Zm/9GNC1LviCs3Gd0lgOPS5YD/LH
KscE+foFYcGxU3Ixi4EXKHVkr8V00mOMchysVAZFx4fC5pWMncMXU1VAqIRVkTYAe4ugPIiQAHFr
1D1ceB9Nx6w74ntMRW+XaLjMXZPGGeOuTqAG/NEMekDaABfzXlH7Vty7lIxzmJ84Jtbqwsq33yQt
qcuiRd11qXTsPW90aCT1X7HaWTWEIncDT3RpcndoQCyNGGZ29ep4oAdBDzwwXQiZTxaRaP0S+PrQ
uIjYYLO7kzEIhSngtzmgMxQrssqaeGhCGnPwON9yhsDYHMbtPNN/ck0U04mQFXUrgG0TKx0tkCwu
89m/y6qw5QkZDllaFddCuKaVAew55TYsBu8id2TSNvUNXjbDGEUEZ3wXpncrWIfu4YXPTKS4SpL5
JEjaxxC4gvjrxC3Oww3RI7rZIDq1dMWB83vWPZolyDzK+vlHUfS8xGwIlOkaAuyfNldzgkgHJn51
lMqCeDW13IBRBp2Rg9fHXQ1d2gdE0KOZr3hyWFsV9ZNI5Q6/NrKhxLj5ByWFcdgV08qMkiVILCTg
BdxJJzxoB0GY9GzeV3I95CoclngeQaTrgnWau24aPEfif3vHPZQP1Zy71ZrFoAfKHvEb9tL8E/ol
ISLg+7wfRf2+qFUzqg2nuPnIoqlgplMGuNqM8dS2nLmHAoy5DphesELBy+E1xttw7DZHfwTRLx8J
lj7hdix6ZVL3sltwpy8e+KL5vKPr/TK+pSlCmwf9NNRY38JcHzqQUiiqs79KLOs2omf9HTaTfQ/M
kUMuNrB5Lr30EIpP8v4+uibGaJISP8LXcsckX7SzMW9GJlSr0N7KUw4z0fN0ylhKK4QmQ8UVwx/G
JJofyQp7a5HHlx3QzJQ50y47i1DP8gFvsUmHX2+TtOMq0ACE0MvIOdu5suX+6oQrq/PtaU+Wb+G6
seTa0lbNmlgesEx8p03bVgWafCwlK3QdJwpzMVKpO4cCsjmirtTjjpNVXdz9/L74v9KY+3bRnTBA
UpNyH+xMfE5T2mPMihc54p8/SpHp2Rpz7G5Bi0/Aco/76half5b2s5OvpSqbFb0QPjTrNV1pSoIG
R2myIVbSXkniuWBNLmn4sjY9t0JTe9vx+24o7ELzzpFCe+2ByY49rqyYjH0VUOCIJQltZ2yPqy10
vcCJ6Luif3eDCwu5113gaihsBUHfoEI3znlwPF0Kkoq1qism9wP0BS8tb0F++Yl3WIwdh1TMnv8/
v8Z7wExVZm4BFkE9ptfRKSQfrDNmu/dzCf5T73zQDKFpKQfrOIb+J56aYeNOjSf2uzkThJMG5Yag
b0icQwoGdmkfAhrLGvDaTuAG47py3i0KUMo0Yea7BizIO2/XwSIZp4p+49wnOT2+ru6ed8chA57H
jFkdXiPzt7AyC+FvcxRm06R3qd1GuCBqNUeQdsMgi104LIvqXJuaOgRMbE0K8JkRQG7F+JwdnJnO
nstdr4SO0xeZ7ZvKJYqvQewX+m/2hov7yMZxiUA7V1kNbsyb9Rb3m0/teUhs+BlnG3Yx1DfNgCFa
d1EVP8GSoryA35wn8yGmhC+bmuPSkd0wgeJKxSUZemTDpi7rwtIJAc8RtrVt7FP7fIK5LlqsllBK
AhBj+HyazJ6NTjMvMEFlb0bHVZeeybaFU/sVf8CnpqzFn3OJav2ED/medqTkASvLqr606mt5IhxG
ZPcIDz3gNTTp4XKYM246MmBCmxV4AxOzAM9FwdIm3K+SYSYikQ1xtba47G6W22TMQiPLDmpcmxJG
E3otIQsM/scJCwmLzUZtPc2BBwwE3i9tIF8aEUQoY2HXOO262+ZVQbXxg1SzmayBazv9px+QUjAw
Usxc6/xDnT5DjG+gmEk7ovLgtISAqIcI9DDMNGblVmyCTaK93Rb+R2F9AiDAliHl/Ms5bpT0WdLG
z11fit+KsrlpfDj276I2NduadApzYyvLIZpjrSbKNUxvtq+BwpqwJsOs/BadoJviVA/0IJ0TQ7V0
dDiKyBRkWG/a8A4Y8/vBeP+zLZnNBrIjNPor8JnbO3yIzZ5AB8Mo10XrO5gBWF6ofqOwV1WUvCX5
F/cy7gZAFLJd1Osn3wR3ZMpB20vpnWrJZPejI4J72mVdw/icb/T69TtQLOUqGyzcgMnIXoR+UP7n
eb1lSxAq1TPpugeizMP2guIIyugq8R+rbZd4MTod9DUi97s9gX/+7Za987qpiXz3bK5UbydFYBvt
UzJ2XZaWSovFWPNsmzhWw1aCs0VeCyXca7LwjWYB1Yb5n+TyQV/eW/n2qwT30t++yr6ojUuRgQdL
iapWSv1rcJNrCK8mrYtbf8QnjjKVTdQa9+lKIUrSZ5tpePppwjG90bU6mRUpYqjKAZhTZvdzsCXv
eWQJJ99cH8+X3gXb56YeWKdS0cGXpC81mmVX1d1H657nB3/vGt35HZP00YvjqozgQfj7NBeIMngp
3GjlLC6c7J5d+3bb33JmC1YACSm60BVCS9Yvya5gpboNbZCOujEw0aVoI4BbDm2/mjJAhacD31EH
imL25OhTqzN9PmFyLjnxF6DROJlETi5ctCS8Zs4Vj0WIf1BbFGcpQVuQZXVuly8vCM81/koLeUqT
tiyYYkhUNKaB02qNerzBzg36m1twDf5CPrLaa08o8l3FoqqgkguAo56k+1ULgSxlCoCDuHSS+h3W
AqIbs1uplC72MvJXJStUiw6mgBpdvZVQfmIUjOOfd5kCkDVmVH+nhObLYOjNNSBG2AOkPoJb7gFd
PrFpvPIC/4p3BDIZedUkXj/bCguWXj+9rCQqMul13GRxVKhCdzVslIbb2/RP7di1S9SpGyNGY/Js
/21yl4TvvQAN5KUdnGHUdgOq3K2qM/C+R3g209D8nBoW83eIB4LhhU2tIq7ZN3z+mKknyVEA0slL
64LWZnRk8eWY1PHoSzUiLs0dbIiyBdhnlZuAe/z3nnd81Pq1M6z7tVbVo7Rg0xHO1w3NrkP3VUQn
DRMzhPN3kDfpnBIehhvEdzH0NvqtefwUTfLAExqFsbdQj7mE6PCE2Z8keNB5zNtNwtLmBUT+5uqT
klAZbhqx3BKCQ/RNaeiIlyzGHtKa/cYMiOi+IQbUhZup6zJ+S9Yb0rQJZb7MXkJ96POEpallNqno
Vype92l4Qh61yvybjXBBdwQ1URE2VvnLBQFlCQbUMXNBkVhbGZE3t3ovTQlDEQGhdPrUksdUYnsZ
kVZNl1gcKggbX43cSTFSnsefQuQ56yOzeuePtTybegM3BAxPROdLCYuWlDk7jPkf84wIacH9L62F
V0lI1Xbp19FPkh6gdsvzjEHMdignPlcdfJMizKoWaFVl9wNwam9o0dBqlMAmWu1pNvlNQ5HS/2i5
B3jew5DUZVxqSaqZa5Xw2HQFkzrKPcorzSJDNPdm2ZdqkfbKvUxs4wK/l0hBvtjv9UUFMxVZvXbM
sn8dJXmFIGQQbJdgw48kE4Y6gITWEwq4VXi5whqqUNUq/lGc0GXIDYbEg0AYWpRAz9PTAT58RJUs
kpS7Y6lDueWTqQJq4EKVQMEei04P4oS/DGa7tGcvCt1hKD89lVbvswCIm98GMVYsp5E8KarzcnCf
e/49V4xVB36rZZTnm6T6XwsfTmuy27q1uOQrJJVZHSjk0wJhnLBrrdhtAF3kWhfhkO2ZGOPoAC7M
Z+LTV0NLjATBBQDYPAPqiVn5aHzcbZGhAi4M0h+Rs+Jd/i/wY8apytHJyjE9Q9OjIlGd47MZolNB
c1rqnODnU7X4OnzGd74Wfa6Q+4Otum+lfmZ51LCAP6AQzy++wQovSoEj0wiPMAu136Yh9K8orhvC
IXVxlJYxXxuE8vloE3c0deLE43N7jyIWmivXF7AFPUBlOhkcx03+hp9Cv03NGDOfCAwi9ITZPXdi
rL3grqaJq6uSuYj1vQRzb0KKN7ZNFVH/nxDQBrYk9DRHu0bEaocu6TE/4ForuvUzo2I2nd1iX2bC
fAATcQz/xNo0X0ilsXUem70eSzMaCRkca+x+6EX840ikcLxeZwfRGWKEdm8oI10DDkA6DHCzxlfn
n2xEL8dgVfEnj3GwHqIggcOXuRH8K7yLfh798mzB36okvJircgIrClnEirz41nVzIXv1UzKe5x0/
WmVPuhHgsp5h/r5Re3qoAznMbaf8DDMPfhCG1l0V0g+GfmFaAa7/zbSDVglnP+8E7G5z5j+moEPd
f1h0Uz5x64KmNu0W+vE+R3AFTF4mkYWshbru/rKvyEk4dfQLj/bR82aN9vLi3l3hq1T2hLlvk7yQ
Z0U29BXozn2TtSLV7fo+KB/x27qmUFRBBLNxzOWBBxjLcBbK29h4h16HNY+053nCdhbKtrhAuyV+
rEQmutg0leEB1cIA17J3gkFvZNwsId9yR9+TTUAvquHAHGlwzQly2G0QdMDrOW47aefQ6GvkiqG2
7tDNeIUh4TrOuz8mB1nSlo3Bpn16U4wej9yWSo0p9dHBcnn8cMpvuugvabFW7Ld60G/RG8iWLk8c
h2nUmrn7uKa1WXZgoeADoOKn3J0MurlKzXaZtY5xE8OVJ+NhYmPxCMJM1hXr+Jdx6SnFtGlysERW
j4xeZCMUwPHEV8XLJN28YWIxpe9yqSehu2YjlIglkJ4siT/IIktBFoVyBn8nAvhY/R0xJ9GVDREF
DPaQzj4N1PJ+TQYhrDZ93+7To4Vy/Y85YoNdEvxMYsIuLEvxq5bFXR4iSi/u5OgRi3fqgRk5ficz
HSHMw3wB2Sd/bhT8Lhe5Lv8SjCQB1TrU9G1PZGs+jmyX8RIDA8+C7toaiW5YalUplHmd9w3WL3oL
g/p51c9uQoPlAR07ftjLDuDsgb+5jlDlWdd8rKwilvRwMdAkP4UIxn+xzpaCixGjJMidUGuWcMdH
LSs0dpQ4Psw1lltzWotRPe/55TkvuaQJngqbHDlepir+hatuFFDPlA1SwYMzIotjmlR5aRZ82OLR
Af3stPfwL2ffCYeqBwU983s66nZ9jfiTnympRejqifzYZZ7XVYEKqaXimzZOjNdmopKZgKble770
T/R8raPBaKJBgcc5M3+Akmk+twf6wEoCDeUwijIqJ36yWPIuL3dLwMQgGeFgkoML1fEJuuo1OS1M
dJ0l3b3aX7KAcsa+MbOqz/JlFkHVqM8r0Re+fr8Fa0WAauypD2+81IZfqazahmqhfSky86BcAAzz
hM4Pj5lc2si1AkqVEq0pXK7mTX6J44ozeEsmc7KfEGIjmNrGhXTHubyAd7zz9BALA8gnzs2b8B0T
gKMELTfdxX8jvotSpw7leYs3XpMpM1ffMsng6UHegKN27Pw8+jAO2pTLKKPp0Uve68af4suUJ0Fx
OL8CLx1oC57xFsbdI7j09W0vzyV9uYbHkRS8y/WtZ3/KZiFR4wMviVcrWeHq3UM2PHTWXyRZb5cL
dgkMDAJ2AxE4KrKS/U5BE2uOg+RnfuCoW5Uj+5SUnsR6jHnlsoFUZZB9rn2Q3BFcNlq8COjgco3t
8Gfk8LgkEyM/HQrMvy2OIBVKkU7zj6bB/Uv8SS55Fn/QdgBQfS16w69svWlUoXE1OeXsvzdg3xHF
jgXAOsnr+GGhZUc6sfpZkV7IB4DoktQrJ1cjOnvn1ob2XtCmPL/ayAvUGRXyAYrI+fdNi5sv3bzm
Pvhh79G/1ud6n009yKN1G7/ZG9sjxzDgx6oKfd+NqyD9uNpVezoYCoz/YMX7atqcjY3l28/6d+Iz
9wXMWI4b+elxjUqwWwUhkCZ7MmnSFZy2xN9iv3UUiws5iQRoksc0hS00MtznhjQ4D4O02ozGuqhK
A4N3ap1El7LBzdICFou41z3pl7FbCju7HQNqdGJaSK6nsXfF4cNdFFUAtsZFqpJ+JrukZmDmspWg
+sYd91EZEv3nmBkf9Iab7ufuCQ0KBw0IqdlPLzAeaUPbexNCIMNKbir61AW2vfiySIk4OKgkC8fl
mXz0xQzSSIN3e7U1MymNYTDWpKImIQPMYB/sTesfeLI7JCER7xWjLBodagvz8BmLXjVKeZx23a6M
JpfJ7plzDHjBcXpT8u/h9JxFB2FDLScSUyHq7UoCa+tPygBLyV9LJUk7SZZK3ycy/V4vFUHBRyqK
cNcGvisV1iECBTCsNZI3fTWhJAuHeZbNe4TmBYKsTGx1itLBMhLbklGZNWa7YZ/9BrtRCIFbB6Ef
hOqzY00E0mrQmYNtmnAWPU6ifHEpXNFCIs7m3rwZXLqwEQHMhWmKP+nhDC54z8HX4MtQV+03QSXP
3gno7FGBAlp93WjtRly+/QFyoePt98IBKQkgtzIPQgYxnug6fhFmOOOFeJgfNmIRlx14dtL7ihIw
dujnDd3BLYd3e4vRlfGb+euzM0Utn6g1BI3Q5lrDNk1D9WO8FTUHqQ6Pb331L78jFVb3ps5SichP
9aVheev50qQR4TSIq/fGTI+n1skHNA+8Qz4CP5s36qZpm2J9SEAZGm7WhP5izQCkUblyMaVSgnBj
0reZLeLaQYCZS+lrCUUKurHG5YRQonX35n2yjPNYhZaY18H3JM7uZnbR2F4wR6KRKXHPRerbcH7R
gravCsHnJpKR6JLmXiujq1fyiXN40dV7yayjo+SGTnUuYS/9erxRLSLXRWRUQKed4dU/KCVaFGwZ
yBQpMqRNN8MoD8Goh2Bi3ceLwtwU/VDPuIYyqrSGiUgz/vaw+dpR7MXm10OZttqtcwphIc88nOge
vq3pS8TSlROhwvDBYCP1yLV/tkgvCyoATpW7bbWEVUI0/rZynXzeT0NcJeqlhd1DO7WjMTJ6N0d0
lX5ZDg9yrbkxdgI9kk7Tm3URFOZG9rhO1vhTSaZ76zdPCjnt2eDWlTevvfVRly1kKFs/DntHEzml
jZrDLl/zYcTsEuM/TcfTFs9o3ZVbHdJpqZg+kO+2OgoyBE4IHW2WhcT6Xbu/1cC0IebOiujhbkCq
UFd7swS4++GC11EgSDzFmBliZlWfcbn8gnhoSReJXjyNORhBQYzvqTUKDdDbMGqrAVbVylOysXqs
aGA1qdPPx+7bcrOXNw9m9ROHVyFtWyaygMT/jNY3YFEHFK5EYnmGghLw6v9C//x187bTPSFS45VQ
6JQMAxZNxa2zHQbm5nAu+sR5nmqKcdJfqQsDAKsbDZJCVQCqriP1stgd7tqmx9dgJV1Cj1iPFxEn
IRu5eWGFZWWMd55Gcev3Iv6W72qTcfYgBSIZk7h+AjXdI/1388F0+RMCUc4O3lV05zUVZ3XGXOMh
yvzXLU5pSYzfeu+8e5X9R9RV4tk1fzVpUGbD+SO9Jo1+orS+oTUPLN6ISKjSV+/HIEHouhQkEz5F
mW1hp9oI4WrwQVDN6xb3R1IXtcKJemSivsCrhXLanFP4YaeBKC1iejoOXtrr2fsyLAOZqvTvnaXL
JcINxcj79CiXTDlrUi5b3yFZkivxnLx+d4fFj1g5YT0/oBifcsEU/CYqQwMstz0ubXxx53tG1X1n
zp58BMiGE48UvErihnrq9fD6UjMsGDb45l1OGkiBUssiO3ezGmRdkrXYf5OHrRsJD+VZgyfGoFJK
rdWr6nsP5ZKm/BpNToPpnvTslQH/EZodgnOHgqdIUmIbXolFeCNycOrptHBVydQa6RBuHn8tgwfw
Gwz6mPZSohWDI2snGCqcX2WbnjrbqVgCGX49yjr/y/G7r3pFq7y3p4dA6p1g9D8BUZprS5djh7s3
k600VZk0gWShejggE/OAeobCGatQsq2ySY1r91cbhFNY6W+mp4BxoqO0YoPOOvQtk6YRgXocXZXn
CfUKKB3992NdvxsOQk7NFEHMNW/hQ49AWV5K2i4A3+UNf3CDfzHZdh59Nx+upUblVaw0u8miUfpw
ySn+yj3QRBk2oRHccZ8QiMGeF2YSkvkqpzu9bcG36IQQM8Oc3wX563oRw/qzU31VWqGqGioYYrQZ
u/NnxhYtaQB/Ajs/6BVFDJlArnemTewD2vueflT/AU0xVqjsUEWoGS0Pyms76S+m7M4OyfLiH+tG
k7Dtk8ROGVipY9EUs9BORIOAdrLOUGLJE2yCOju/WmJRhfsN99OqLEkH+86TjqNFKHdkL6Fq5aj4
S4PjTn5dpDAiJET5QQliM4MvqsMgzDmhwA29E85nySgScXZLBDbMnT4gohOS9WrkUHhsK6gYuWW4
pBsjFmwEhhZVcMjBAbffFA6i3kzCIX3Eo04jbxU+9Nm+wvD9GPu6iUaOLp49U/i5PFPBAzRS41nE
lrkbAlR6MBgFGkq6tkKBX5EntMtU1rfls8MPgqv8RodvRy087fShaaidTb5KSqCzbh2LUOB7+fP9
mZllrhzl0eBs8rPC7xXBuPy0V7DrEKIggPpQNEpOiy4V1vUhfRIFIVGcMHJvDqjMc5nsyKcoGXQg
Z0wyBmjPMMhyvZtVTmKv7MfZxyztgGktPxVnvyYIIebtbqq1ke9TKPOY6RhTH7oWouHFPOAhlWxX
8KIeIsvW3hMQth6DBRsfEItPsjiG0hWMZSrroie4ohoLqDM+I/4S4jmnE0RchgujtO0BmOdYGTcz
Q6StVaN74ExDm8SpDmPkl6tWrh/LharPP92orzcMR13ZJpDRn931Eir4PWHXCnQWOBHvZQY+9EB2
wDDX+jiKFcUjSuy4axyqG+njdVEyQPSkn7H6mdP/2RmxHA2qpGpmNLHTGvVnWuPK7qlHi9mtyaz+
FU/sh1GpcQpuenAfjPLWdeI/SUqj2vnD7lidOFMVxW8uXCm9fYF6eO9h+uDjb6uuNRj65UGuciLl
k9pV3E+5tSvLGWpqk1kcwfzZsrCixKejjw1nJbugsIP7u/O6QaV7NU8UytYwdWDv+n1k4KZiL37P
hr7FljgzCHzWp8//KdkgX9cwADsYqRJRNELbSxTxzDXn1WMA7D4mR9Rc4GTknjWzBnuIoX8JAefi
JTmQ8AbMvDHuuh50+9QUFi5YELrux6BJVWOAQUzRdTTJssVEmeHgZU+a/xNsUVdcjMmvRnIIBhU4
mIu8yaDZK3ALXDp/27abDdbTUyzJq/szaaC0pUwbrrS5bbqKJz+iwJN7svGJKVLMjxc5OjpoKOKd
LmwKtKB28MnXZ9mYGXsl4ds+A/qC4+4OsRA9WGdQ/rzFNj+NEnmr1eKVoT3yLWHjW7iuNEQ9LQR4
ewpLgc1HvZl5n+hDCXQ4EOlZnHW+u/5f17Wz8aqHy6sNyj9/Un1ZI5XZHPCMsz1XUCbOy5P5YvL3
P6O1g/sIeuWFRwqwQkwSdLun+8M9XQORfTJOaJUG4r9HTUKz7ORMlfjHyAAEpIlL0uzUW/QIXURR
XLidUtVtjlVC9r5Jk6PbqF0EXvZ5Ge/cdccVslp/r95pFSniWtyk8eYq0WLxz07WNFNh5x7pGerM
suaASwnVPfTskMUrHWFTTgnaOESWUxwtLN8wEFA+CHJunv7eqO1JsX+3LegbCP0P0cOLJNclw3GT
3VotkXObQCDiuuitaC5D+D6DVY2jveLS0ecF57qM+nyJX9Qpbbj5Tbo3VuQDBlYTXOejZwbdjR3f
yZxyZlSmfKuFix++Fg3w8p7rlj1nPMocVK7+nrnv5SF8mNIrSuU+fjbvynn7Z4zlkjC6A1iEp1am
jaOpFxNciXQewAiiBsKu/OoseCpXPCto9pl+qQ0gXqkvbshu/IySYQRrsDPtfbyO/M0ewr7eQUpH
x/1f/SS3gXEPO/PXOZ/HmHEs9n/9JCT41DZlvVBMadixIwpgwWPUB05tdaml+Gdat88oYbGvB8ps
D9KE17mLCjRlachiA/+2/ZSJaLXIWV4KDOVmeXcb3KHsmCjVpXeGJXs5GG4H4cDziYRv/Xs/KzhZ
rsaj4AGMR1nlLwppi5pQn4mGqrdbCYeEFETPVlqkcqhswQlWPxWiHhHzzSholesCgEHl7iMHvXXo
3LsVst/zsxwYslvS2Xa2oayZAjt8tiqKZW5oKDjjxaWZb5xobO/DIBBiAzbueXlQvXO3kojano2a
wcn953Vmnqk/vl47+3f1NnKXrt2z94+tcsFGSGZR88eQpyLXnrshW7w3UctFTGchOgor1d0xYaKY
S30Lg6NqAN3P5FP24gxPtwAunmf4o0ECHVBWfvJC8anqSMLIBfTVTxEBlzSTzTapYXbQhAZVJgvY
vrty/CROET4jcvM5DmpCR9lr5caOaXD8ZQ55A0xOb2uCDhNRDJW+M6YT4mtyPcsXvJczG/rbP1wO
Cx7R/1zcY55u1ZVn9YHckn6a3QLE9C8MY6PDpF28Mc+jWTW8YlOXictruiXI57T3bG1BnNMpfi0l
D2ITisbacUNYS7S8zBKpwPvCoMUEpK0viiYWkMNnU4kOCWGU0oLP08cUaHSkfDiGVezSnp4kIXQ6
q3Hs/3/UY9nHfIowL+12uG4VUZVGxVave/dJjFUueiS7MCjoKBNJLJiNp24wyxPwC1G6nghNAIu+
oMXWE+lwLAQ1qgx48ZSDZrokmWtcdL9vFdi9Le1wrWMawlYSBI3JlD+Gpv1xUpOu6SCuU+qIf+Jk
Cj+LpOy+MoBN5iBAZf/t+TdaeimdLXCQHTx+04WySOfKmQchbCzpQHGvwiCeMFud2d9617t2FS3z
PgjeATdkNiqX0nUQ/Xov36X2A6cKome32Ndci5QwCRBUqWp6mMorn6bie3/eEhjYaE9scwFwWsQl
pWdpSiisZnRj35yb9CTzeJp+7XO34eAN9ACmU+BFjmKoB2i0yQEyZ0pzWlXoihMoAZ4jjRr3zQfD
wW4t+cjMWwLUk2jLdmcXizg3W/LTEHvgVx4EU42+beKdZ/oi9l6q0hME5VhtrBXUe8tL9Bu1+4HJ
TdgrDV1JM42NKTcgAK0nb0bEDw9gyMPGznAgRaUYBpwWSndG5FaHRW2a5HcTZnlamKQY/txO40yI
p2MIpdRW9OBc5vm+34GJyvA8QP8XeirkdyJxFU5TuNJl1kM9hCbzsIrAkKoWMBo7zz1RkqOybFw1
MHysSLvGq8qY3KKFvxl3o7GlV9vJjch1p9jwhUG9pUIMopOAiKb87/2aU42O2pXQCR3IsbsrGQhS
aycY2s8hmabx5actUs8pyXHegMXvhSk/TbUgRb96lpm5lsObI80sXlPLFlf3W29iVKbkb7Ebh3X7
CXwtX4yJXzROYpg5Ch18Klq10Xz6QkyB2M91okFvYahFhmrmnmvVS16fIwwgCDjambD5UuBUw7t6
hH+tet+YD5DFE2OFS0Z98l7iAMGJ7hDOt8VULp7HJoJlxGT/oiMqV+zquN1R1ps8lXKJraTx2W/z
SoE6MycM0qy67qxFOZ4KakqJKQS4Sj7HulTXfiqyIog3di26DigMS4FJiTtreXQc9pJw6axegKSS
m/FYgXQvPjqQbs4ofDWhnn3KPqu5rH7Xdv8jQ/8NHTQF6cP6i+C+A3R+Muny4ycqlGwawMvevw00
jYyOrZN2FS88dEvBBbIEG7+Ha+a5aJFJ89QI3IMOG/NxVssSKIOx4iE+8GRmXONRryuZSingJZdx
htQBJn6V13p8EI1Vh4/YtqMGYBeaAS8zI+6BPCoN08yZX8RXFodrrl8qSHIeWJKro88WiTsVTvd/
0evT9dHzxpt5hgwWlNQ5NTBE8pBQJmKm5YAsCjpsP/Wb/W5QZFKAzpmfg2YNCuZeQb05uVhkCT45
Z0FgC5Po31EVM8y9EMlXCfoPVCBuHLYPGwXMoH4NYqsY8IyQvoAwMSU0PtljPMWzG0fe1Qdv3Lmt
ESXOzLmFm4xTL0ghu+eriHrwA7lz4ZYYG4MWptSBqPZ7l+ocYmWk/EAtWpwWL9jXE8qBD9Idrirg
wrJvzb+RBlK1op0ikoD2k0KJM6KrX3nsoBeIehku5KOc4FZVxMf7vC2P57NgyZaaWNuCnI4CZO9J
U2RY4dMS9nZsqQJdkv5gRQnS5zGHX9n0E8TOnvy4rbuQ5OScVKKizv1+15er8E7yVnLKrfCMTgZh
E3Q/nyfPpJKtXyOKn07BB3ggD48aQVgqT4/5QGx42Gjrs9vO9JF1FB4rRiC9sFYdv7yDiqG0pWSb
U2VJhyAsUMmEpuEU7ok220Pfi7uBH7w+3+YOQChOmFUgg57ZjdhBZ7qQV/gf6jwNkXE3dkj+x2HE
WrN6K3z3b5sGBxgMPlqNoLQkS4rw7CWUlda/5kNH1OPgF1pDqbVF0l4oGxTxSMiC/lRUGucft90u
YIS6j5BQ/0NDwIlWRUkhy1HGfOGdRAH1/ygidokRIUNukfEyiwxc4QbYRc+R+F527lhQ8/+qs9TZ
hBGaN/LZ2nUylw9JNO3FAL+pSZEcBJAzG9sahb3pwPLUJKbCqdOKC/Y6xXBW9LzWJwd0KaetdVPh
HQ6dtt+seO4PzUg98MdAZ7BfPxdLXhE7FxiygunRVbpTljti8p+cR+WjIvqu8IzvOD2CLBNZmUj4
U/D6ZB9lgevidUjj3tGpguiwtU554Dw62yljcxjm9W3wI5MKSoI5kzITeyhOOPAH3zbasnjG6aVZ
IiUjscutEHDbXV4USv4W5Z3JK3TTFmAKuZTAANFFsrkChHJ/pfJPH56GNA+sRADoz36wbpHPpFff
AhSzZkHgGISXKAAG9IcL0ejdw8ARKJptvYx6ujRS51fi1Hueky8avfhogT2UfJVPKB7Q76tCvQQx
1AvyO4trfMJu1pPZsEzqbOx/D2XqNEklC8DeR/M8EfnqlhKv5G6yzSp9kzxXZgcx02Tk9G2NOZE+
wuRg5GZzu9KXs5LgLLTdR7TRINUwq2M8+zrKGtx1ganuc8AWYz8JB7r1YZHFH2Dprk2AfS7GWNZg
m6whSdfSMApsl2IQQ+2Z/jRSnQZpUlGG7RTQ1s2vfE5gUCPu3/zY35WPqOwJLc46M1WwA6Vu5GyG
BZlAF28lEYqzcXltx+2OnRhg9J2kTZt8nQSw23OMK20aaSJVpQ/Nv5j96A+9K0HlI7CPhTCqHZRS
Az5BVWx6yc6lOLnwnH9si8Slx/ir+dQh/jB1XLSG3+AIO4Ctmn9KlomLoPr30+1x4KmSsKHLQEQU
aJBk0zsKt32q+ER6bLgjLI0ecorPBHKLOU9tsUiIZa5/Yon3bhGYcheBy4YUHWOmNC9qL9oP9XQp
F/EwvS8z4aaG2MiOpc7igHcpZZARYWFk2XN2U3uC7oiL3SzHPoJenU0jIwb3fOyDB9msC+Nfeqm/
xG7ISXS3tVbv/yAh8cPuZ5faV4rqauNMHtMugZbxwuujb1/8SEnUd0CVn9A0nIt/KkcQLzHB/3CA
hJs4P3JoljKwOvCYuIpibnWs9F2nkvaTMOtpqLKGWEIdEOzO0MMdm7KZ3fhyfC3hhKxc1Iyz3KUL
+oEBIA/kSTsRfsx/hEbVLoZcQUSImN0M0d0qcQAFTaiRGedsTh5DOGZAHL1dkp8jgjYNt0imBwR7
ZbwcxyXl6gGk4F10/CVRk7yc0am8YK59h1WiACfVIUieP1wVLvmoXL9E4wgl9t4LU21iAOuEck6e
1+6RTWMYdFVAQewju/h4PVhR1LEssDWw0FdEriwdUR5cmqfPZJN3fP35Fw/o4om2LO98U0AAshIs
NUFAePH8N4ly/gFkFpckZrgYps46Gi4a2h2rJXidJHGsoCVUQd96gTVX8O4Ws1nrx5WZeGztXV7o
8PH8EJWI9Xme9LvQo5VuaQoKMIn7w8ICxr2RSCYbSTK2+o60rFh4CHuznA8kvARDEjormmetDJfc
/sVrZiYChyCRHi7ZUhnVhDKeWS90qPtM+lvJzrBqS4nVPgUgT7dasT8rwCIwc2YJZAmht3gONhUn
/TNQIFVYSR7EtCfxwVAF1OUQilrmQfgPTu6vb12w8hMYwY6NuKxpOXXBpsyMtkvQtO2c8ECOskV0
A7RAT+ktJgsSYlTs7hPfPaL0jg8iEW0OpSYH58U/RqpL0gP0+wMmbh2ooHTAyYOLoFL9+fu1dl/9
/yHu50ob2JE82/K2DVx7e3EaWqy4wtTtPSwCw5adUMAOqyyZ436sPCKc6oesd+yq1MVKc1RlqVj/
7vi/YQ+3vrUt3C77QbVl51KXzZ12Lo5NJWHzwGuypIaqJu35icj/RgrTTw1y1JWLCBGNax13EMQr
W2UYuPWF6xlmL04oi5fkAEE4kwAp9ZrrYws3sdRkvw5QnQnjVkaoKLgUBop1OvYuwY/xfMh2DEuw
s2IfJtIfVFEAaUls08pABTFpZ5zO/RC4AzKxPBkO8FYksAKY3WYPa+e60FoRqkxMeCpzlKfxKfvb
0aGgLrJL3RLaxuOZSqTAHE3EFH9cbKQ7xvQc3f5h0jf249M/tYs6jVIzr07z+7lNCLJJwerZslwr
APuJRp7J2TBe55VbJDkaDjHWeWI4yv5pBtmF3pRw8gZtLF53znMjVkE41t610PC77F3jvHbKlVx0
j+SRVSqHA31Lvjc8VNWY+jRTo+MefguNd8C8jvbK21/6dkfdUby//qy0LCkxW+V882VPfGWPhXos
LQxGHlhAmFy6vhwFDX6ZROysEB7j6Zggtj2OAHHOmxYmdTAB1H7RwoNLzo4dNEMFpF+Q1rK49DG7
BW/r1EgxuHbjpS+bkF4dyXVmfeQHWryNI+0S6EixLfYe3lgtaq4NlQsSDNy7sKvoXXuYaQd3DG5O
piMGaum4qZpPhRnlbAxjPLidVmluuqIIn/K/gznZ/Ett7BJd7N8tNG80elzeVadFmJ64dw7Dz9OD
qUPoYJ/IyBbWjgRUODfw/yGBVinAUqVNWLxuxVo7OsIvlWUDpefT2zejCva5plXPr4peO61piyZD
ymPYEKFiBuvzuIjk/ZZa6knea1PutERWiO5jxjzmntIO06abi0U2ZcHYY0ps57sU10gyhmhdyQHI
Cpx8u1YD71ZDZ1+JihLP5Np3zCPfxNHaY/kQCRYGemvIjSa/XOgcXMusvN19Goe9wEf7mQRPM9sM
akYi9Wh80UT2McNrG5tX178qE4i8nK/qVLgy8XzT5rXiD5m0kX0PrhjmscHhWy4XLp1KF8Y+X2Ql
wpN31wFItejJJoPehEyd+JmFVCxrjHaWBuJBNZBXd1ePZO2K+aLknvedtfOM111xR3kL0i5QJ+xd
1t1p0olrrMMyZia8FfBG7XqaQmrhanSoxdYe3PL7ekay3uy5XpmmJKjdCarztN27JIIHxfdMHO5P
BPxWx+4hbvNAyJFUa+FZD1mZuCzAWPUzofy4PluuHzn9WRWXsHr2063T3OisMEJQi2LQFxifohHc
kxJf7WUrAZJ5yvMq6yN4U1eALZ42/cmfGDkJoxe6Dr7i/BaeUuf0OAkIo9Rzhw76nxQd2ILEB0pS
aVDgRitwDd6dUR4zK5MeVywIcxglWxu1w+wQ264J3oVAeLgTDzn7LvcuGyj7ig/xIcPylH5vRQJb
8Ep6/uhkBSuu+mHHqRiOhnV6L3xtobGEXRtc2NKRMZOgMC3gecw70fkC//JhU9O/o3r60Ted/+rS
SPGFomSmLJyl/gZKx4GHQyPABA/p6JN/GhToFTHQ+WYE8tlOsMLNhvWYXsdCXaabXGH+FckrTkKq
caMEBAS5k/eUzPMH6tzF6v43y/qs20laveQ2bS8tGMEZOu6Uc9e0o4r/imLPqYY57l+S/2BG3CSN
rKSJUXx+SkVgsdl9Chl2v0e0xhQa7fQbc/KvHuLRMo/EUJhB413j6HkmYVYOojftMeath3HeDvOl
sz6nlQGSkg0ggn0DASHp6PUOvBXjExYmmakHNJjxarw2kTDR6dKBE+qS9GIIDS1OiTgfywx9szHY
aNEdTCSB9Z/AN24sFCfFg3rfk6ffvpB9jzw6GnixnPuydHu7t9nVqzU6KfRAOvjKZ5Owgosm+vIO
aAgJc8c4Q45/QIiuJzW+HL2ua3w9AWZ7j28y2xft5ze+GGpeOFiRy5zWivouip2PaQotoG3vOtzx
YLAVnwrq8ShXlCuoe3N+UmFrRXqSxk7REJFBTDscm2CwuQbFhP307YSSlo0O7gb1dJeJWrw943YY
wX2HQrpdf8be0chpZUqmsxjx3C5yxKZtATg1yUQk8oeugvPi7ztpY7LQV7lAwn13zVQ+AICiPD20
W+/R9d3WEDrr02axMcOHKue0E+hW9q4/CiJz1+rydBT84xfXcRYGUblKnGAyx3qMcWimJERhAy6b
HZvkHDMeVRz8z0XJ0CE084S4DlUdBTIVB8iX4Y7Zmw8YNdqu2cWfIdCb73qe61Ps0iteBFHpZ2v6
+aLhbR2Htd1+W7uNRSFhx+Ol/9hRCh9DfNQQf9Gg1Qh5xz+E+QAU2kw9Zm6QF1XlFf5J7CT8WM5u
JkXQr7opzPKtR6r6i86MTQ/zI4BCzivEfy8F7UxIQAa00T0CAk1kughgBH5BlJVlPAy8NOFatk0z
3gAbldZqY7sWOBbegQ2SGroHivwmxuHFAI/9bnBlkgkOg1ytAm8r24iG0xtcdY4iAvf9aTfhPfB8
v4yIzEoDfjok95OY/r2OMtOnkOTHoZ7M97o4A8QmHTgelSKEUAxMx99dPfeLC7UysDt5JyKcqxTj
it2Ftd/YeLsMob8NyeEmdumquCArR5B7xTbJOTZFFD4aLYfWUZ7MWh7N1h0zidWHmU/nLAof5qCN
VsybF6fUeUjJGB/qr4cwoRrCSRWGukOsGUtCco+p7bAABnUYTzM9UcEEXqvPu7iiR3hfv6Kxo19D
0wpRZavuemtOZzTTQvCynqtGjpB4htjs4Yzina8vxMuNz2TdS4Al4Jht0C/G6Zz0aRWWoBtyh6Ob
VN2ar34nFarvATfF0LfuWkA2YhgyvfKbwYhV1ryOhpivyiqTvRxth+van8E2VoGg9NPe+RAPxXKq
TdWKoM2eTnbER4eghxTa1IIZIBg5zequLB0kkPHyoeopXNWrjqHU6REKQmrANHJ6hFSLJdheErpI
N0ge8Ff2BwWJPdcpp4t8NW9rh9gR/tpDgdxjyH91U3xaXs5AIfzvVlawVPEKFx9gu3W3fHEjA/Fr
FHUTRG/ullN+F28RR42Nt2aKOrV4vthvR/eNskY9xddVERLl8iGv8vhDwOyfqRA0Z4Q1ii08Ql0H
Ihw+xgzvzBwfqi0t0KJx4pusc7X0s8lp9JA+utyA+HuBds1IDYbE3jmYll+l1VGl8xNI1N6eoPTz
ngffzkF24ZcSlqT+G3+JAhC2s0ikG3yCdoKkqEk6a2wgFmtZ//R/hrlSbIFafKXLzpfZylOlyoiF
Xj3tatLF2Q7csTPmAazODUHfhrSs5/lcBtwg3z3iZruZyBraOfef/T9ki3EIpIFHMaDsSLZ38i9J
RhY9LByD4+X5VCDXR8udBgOH76RQYQbLw3SQx8QUunJyCXcYjz0Tm8OQ5ynP52mekutaLL+zbsI1
T/6zqOYuqsAFy1bjZgIcjFxmC4fAUo2NvEDrltdBO+gUU6IzzF8HJ7i4US0yCG4hZcDSXsJbMIEu
PUpSuktMHxRfFS8M68V6Cu9oy1W92nJi1Pp0wt+qZjn5pu2TUBXQ+tcouh1H2d2rT43HBZTqn1QA
Iq7Nn51//76tdIlheBWuyoqoxZOQOgxjtQ6CNeuG9smVOLus2hCu9W9Xn1N7tMU2ALsgauHaMyhR
eLJXNmQIpqVx6KxXZWCucvZYczU0JNxr7QfwHHbxZkRE5pzRhrtywO0rZn/IJJYL/CStbWmVOlp5
IAn5dTW9bAM/fS0WPPSsPCaCylXHa6AGnVMPxqg2RChCvLg0kHVaGA8U2/Ir9VDn0jXan+KN+nuP
RrU5kXiu53bc6f5kGxMBdP4G1X3O1MY4CgJ8jfV1tONr7onlhdp+cj9cKHcJGqZDV4Qeml2r5bBW
Gum88Iux+qPNpQ5Hx1PqLHlT/TKU/vXBu5I3z7sRuGJGqw3wfJCxkDeXJHnIG6VuRUISLniIL7vh
naK0PSTBpWi4BgJBx3mAttxEjpa5/HBgIwgzxHqHLnWCV+uxYbSwvgGd7Rywld2KQvW5iKchvL/b
9F4uS/0Xmt1prrlQH37G9eko0rGyNvVoHJhNKQ3Gj61oZLTorNOAFrM3rCD5Z/KUdmyEyAFcL8ad
+OoNDLk6bpsK3ZbkzIVAfOl8BCjyMkaxl4wY5cV9RQ9ai+F/Ff4QvNZSQ4ZIKrwStYdNuQo7QGhT
x1sE7MZcXbS052tQrlTcQumYeciPqWuyKjalY5La4Pz2ASYV9fwevPLLLOiSdQiaE+TQjyGUWzZz
xmchNfEbCKYMRdJRyOnba9SsOJUynADt2bFH1wE/z1zbyUbA0SejEmetgoECr+rWU/3mxrGgyIIM
r6oFhR7Nd8IbiRNJ9LB8IxmmJbRUbSVEmYwD4x+QSy716+Ve5mWHAG9PwFt8bgNQEQdce+FUDVxz
SHYphoVLbsR3NPGnWQQxFvZ81rEYa2pHgbEFP2m/oRCR68aWWFbPUBHdNpMueOtSEAgRRcdEJ2op
KU4db8Z2aK6HyR94epvj+BeHHMvmNsWwFDG7K085EXhoTjJibTm/cbHk+Pob0Sab2blYN+M5JdHc
4Lx5mofUDa+0USYQJhANACqCGCSMKDQv/CZt6BUV+m57jKlbGPQJagc8ozC6Wr07T+e8z32ZXVat
gY31s+xO/zxTHrQcAnrzTj4XvCg78IhmMUhTy/E+6I8Z3Q3bOj4ssGF5jDhb3QBbnv3hqnfUAVDY
SsPdCtjwQpUH3ktUfPSAKx+jgbiIzcdcILp6PSsqbmC1sLJgMEkZFdchL8/D8/SbQZlHS6b8se1J
EgZyDn7sPt/tg4N/VTgtv0WVZ0Q1X3DfZ1JkUJDPU2XLv92nfeuodIMxVP++fgyts9XdfugDYj/V
5G+2apy0UW58C43BnhQqozIU0MhiPK6MhTLrmUubt2tEu1EE324lffkok2fygeMFjh2m8zNgGRvo
p7GembGqdZfOSJ4GjMsszwcQ30NeTuBHpYXZQBtG21CyZFCjy5XHmkOi1LuD+v0FcjAPfRwHC41t
lVf24XHHt0GE7yy/NeCNHG/qaVNYDzaAO/H/Nd4DS9FhMxAae1yY/lqleYaiOTTlK0p/jlng/MQt
4aaJaQPZfv/xBvRiqOkgutzEsPJLT8YNSD4IMe4TSawLWb36HoL7hs1Ehus0ubpwiLofma391Ksp
2tkzwwe/tC/rPKv6+rW4oV58C2aTph5mTxqJRF7XGcu3vmQ0DnoK2Ic/WkqvVjHrfWTSUmGN8nZb
6ngOiZn53E0ryQcE4IjLk2C2Gdq0iZsBSyQ27/3jyGXkVmaX54CqzsfCSdbpGdoujEr46B+mkJ0Z
LG3fihnXuCX1w7XqU8NRRHiaD43UdvGBtEICytlOm18hPSP7XVfQf/WuVUJu6kkUyfn6qLCY72Sf
LMIOFwE4pJ0Rb/08/OnlEgUExYo7kvpZUNnPYjsMtuNm1qW2Q43xOujySD1oB+MJiy5/02AIbwjm
6DX+CjIvnpRag5m5SZCdLF27cuOKScYXGgoyYLZRGqRVijRIflIqQsze+RtkNHqyDfHIKOaaeb7X
27i2W+JZ8sv/UsZbTPHspQN9tWFMXwlsLWzN6j/pg0aVFHETd+fb7OHiIX6kyN9wqQNVjYk9Px7E
gJ3r0GdZPewM5tQ8woQysZRqEb0cul/jZyEoHiLRlgx2LjaWVgrdPnxGDazeWA2M+EOgiRsQKmsy
i8K8uHFYIrqHJP6iNOcPezNRSp9Q7lRGdy24RBGPpBpUP3dGVkxGQO5JqYBYQ8JpPfCN9qDttEBr
z5wuAa7ZZe9kXftwa2wl5nTrw+9DaRzvR0C5owLLWme0PdjUHtv50oQGwmlTDNLXqzBwnpKXX5VX
PSsaiHMOzfSOgkN7BV3xBXliyjAVaOtlobmjOSPQV4TU+XmKMbSDKVnuquDkOQzSfcFySyuT/+iu
KwkVQxsRsdddY/rgm7rlo9jP/bB0yEI4BDS55koIJ+feplHFPIwoM3X5SVh6iYIopY4AlL9f1P40
2/lpEUw5Db+fFugsyA954/aIAuSHf/T2m0FZDvYT5W78Jtnk8A8bLuY0MnUG8SBa8PUYNbgezZJC
3cvhW9MmKrKwuR1CLEvQM5+7n0yFu3nEiDJec+I+PNF9CMj5y8TkSn9rP6HaEyYfh9UXxrNMVKe8
D5GmzMXG2HQRj1vPpmldln+ctIEUOIblFg7LSNpl6L1KX3Vbl5i19SRC+dYW/+Vsyu4fkZTyd7Hd
ZdAGhzBRSAZh0kyUINU6ZVkay5fttsH1EZkNsySaOu1UW7zECGQqyli66XJBGsQu2NQxZ29E4RVm
ET89xgFEqc0nxk/FwQa1x2/3nst3iS0N/QGnFJExeqWsXoWaWQFHq6Dc30lEcwWnU/yvmAm7iEi+
AX9KjdkTqx5MjojIXgO8yPogoO0DIhUVxy2hPBqeLNB8iHkSCbLeRNJdmts78N2sbCshAkukg/E0
rQAlBeQGF2Gy4HQR+a6h83eQPAq6YaA9FOPihVIq+8Qyix17s/o/ug88v8VkijzNXUC6aPv2Btp1
scJMutg4xjnrTY4mGcJvJ8RSwqI0wThciYMoVMZhk/6DR43i6n0oyWv5wUKHfkCwQJqhL9TssHKX
5WAKGJDEM6paIM3yEhMn9GvoWKe7iAG89CrArb02CSxaKUIo15Axgw1hLdAtKEZ24+7hdPM7Rf88
9b0DI1doXpKqDok+mjLE1ly3asANfOV3PQA0NUUu6IMaTr9XZTS+MLQuughbBVlG9GvFFxs0qhyM
TZliIdd+M+S/tiuFX2sL45dl1Fmj/vOtJ0+qUAgwD1TeHbA1L4/C2TOJnnNhTwvGudjUSySgNej6
UR1JwVLJtWeosZ2Q+7wnIhj2UVbj4DLjMyNrxDpw0cN4L9sDapyQNl5GpbPIB6SqUEJHEQFT7u1k
aYcaT1qZmE+n86xeiLVTn78+Gftb7GEyTAxEfjrxzVwbRkIeKmBJTxHDjyPQudwLByP7dxqQ2ogK
15WlYL6nlhoOIUaT8rcSflFVUEDA635s3JxxPLxSodgzZDDvfu/zXvmL2Vbh+UAqSo6kRKt/mOWv
wIwap71IYMQRej4+gRIh4C+cruqym+Cm8B1P1dj4zW62pgMIoUBfK5eo1tRrysIiov8m40ARfZUB
Vs2HG9kAnJk7tgJiHJtT9u4jpmAWJGhqPpykyfSDEDL9NxXZ/YLbOH1M3Wnuuqt5CyMiLl7sXKZF
M1zTWaGiNa40L9nrAHX7PtOLJjw1fyXcKnpB9s6qG+bY4cY7hoNM/3Uja/jXOtFy/lNxW5KCKjjv
3XkGKGAGj417xKb/jMe6NpgEZhLweIlAeeWWTy/+jqdEIdRXve4hpRqeHxhSZNrKkzXQCbgw1Wqq
BKeYRFc8GK/3LfxTNJm2CF+ecCze/KO9E1JPnuQc4p0cD83IxOj8ZYC2+OPo7e0YRGUY7zyYY6Ve
ntRip5d87exND9nKPsS08SKVZtvhToc5QWIU4DhiU5VWb7L1XWouBO+F+luBTvFlGZajIGCr78+P
JMxb5SyZKuNAhu6lWrAWnsCSb3FXgmpAJX5ltygpKjyUctLtYu50rYQCggvdRxTd6rwD0mWO1g12
ZooSQy7MIbXZFzKdMsr7FoVpfsBbhX8ta/ybTtMKQDKJeSEypIKu7xWHcBrXeeipxIUHii3HiYx3
FKUT0iw7HvT6TVl8GFCj5jQ7fZy/UdD2+go4ZZ57nw3oe3sgH7xUdeuUocTFwCfd27JPKBMfVho3
M58olKtPDgzOi3YQ74tZt/fv0pnJoukFfcdN3BCGb3CbX+UjEZmF0g1LFyTNisUSQcECl6+rZkv2
hDIHVOmn3M+tiPgFqI3XPe+QLJ8ddoqd6u9UXOc/rQS9aEFbp444FDw8etHxrvVRmfsdSizF9Czu
je0ieWl5z6tlm8J0dTsxIgRBZkxI/+yCe6s+0UzybdjOxgfftLpC7AuHX4i6eIORt5p3Q4jTQOWg
y9A4SveMEGjcAhYqWH7crV+GNx+9rz4F/CpPqLSWs5eNt4SY7f+im+JBYdRRRZclGOvyEjT4eqqm
n93EA9ZzxHsMTq5xlmJOIScDCckfPHA+y7beE+McJORZLR1RhKcQwpvRsOxKOCYEw7eyJnkIOX58
7ONUOYmzOpluUNobxWn1hFBKXXPJ2IbpjmJpbQGEKD4hNy0ZLvrvk7LfrNwGAVYXjls0kMzfjWxi
/UWbVXl9B3Mh1FwKcZ7Lj7OpkGksB0MhChM1KSr2h6maxSqp5fBlxgNJhH/THSEw0IafQK9t9dwX
tsu5xCnk1LNgh3SRwQzuL8Kfr9O7aHpQ0IJvnxjowf1r3nPq1bsaIA+ji3dmati6vCHyFzQ3lQKc
5uqqqkoba6Ueli0uj0wK7tQOQU3wA+NCOliI4UAgI3C6uFIRdMpRHPEW7qqIYAf3qhk+N4/x745O
2nGMVMLjowgCoymFPfHLJst/+Tpw/Qe23tMqr2en8YBuiFavDW3CJrSzfFaDgt/szI6RgiFl0TYC
SQKtbZ2eI73IOZ2awqgJzUQVewEez26RUKnEKQb8i8ksmxG2/UC9hu05DluiBbecA2nEXchjgDim
9Pd6rgRFKdSyOcOOIZksIFdlm17j+I7X3Y1E1TNJopOQZg69weHijX0LEBDiJ6gavBC6R1CAYznm
JgSNFsGhRbsKYvhFcBt9DZPaVoeUadB+J5AQgiWUK2WW7NOjuxlbpzZSN6l0/qTutadnoIJMwZoq
gjya/zHosuruGJNxRicvSXvCAOqnwJ+EdJ6RvMRkV6Kzo3oVUcDK+OPFevop1BHgmPtWFWIxvMSu
4ZGi0oYpHKfWZY4veWnAxw7CbfD765ZIJijq9msaEU8roOorUzYCG2C0IgWP9gzLwlMqc2/ZvTiG
K7IrgN1hTJr5xS5q1pF2Ut4DK1pB0VQk4fSTzy1o4gugRRFgUt4c9pfiwTQ9eAGcd4rtpW5KdV9D
gXbsELgkTcY4uwgCe9aufkYWQlZdRORssIzbLaP7BF1XeGvFvTQyvPryxGhv1wg7bAgf6Q3HhDNv
lw1OBZl9DURyiFiGoBJAWpDxmWqaci03Jx3FkmLcLYKDaKvdkH/lH8DXVAF7f+Ir8XsIDtlj9iNB
Q+mhNqsfEXcBTcwxGL+MoxVw4YCaQMLZoHKFMHsjPF6iKyPajkNkVtxG8Gpg10NEVNLtJ+FjkLI7
jGGAN1hj98/lBTBJIvINu8MVYJPYxUsyGiLRaquxCHJ9k2DYvj96DTBAapY5oNjuD1RaWdUOdiSZ
ATb716Ev9rL/xMpak7NT6exyWayafOvv+H0NLZVd1s3zQ7PGwpxfJC9GIrMYQLHJI3KiLnT+IlCv
i1zqc+vd0r7Sqwhgs+9K3YOOl+m2GE8/7l3w26d0RRvwRE5RlyZZHJxB8rP4bcczJjQL7lr4GmeM
kumvlPQ+moh3iJid8mfBGkLCRJyFVxGptVeObwXJ+N5p7NloefraQMqNQEO9PPn5xW9Qk2Xiwn1J
udVKMxqNWKoKJ8ouw7So5thEtOpZ3izxLvFuUBemwOr2HSt/+wieMNUhX3Qaf2jpZVyWE3Pn6Rkb
HXw2DYMd50Z17WUaD6eaLcE9zZ6O7IbiWwEfBUPAlOwcG63L61DtqoxOt8UMwd2M7iU5olUpnykE
QrCeFhJY9MuVk0k6i0EoFaMbBiM4BT0Xq3PXxGLUY+2sh8+I3Y53e2pdS1wkF1KVI78UmQyk/8Wj
5EZYXIoD2SSnOETK0R1G/raR521WKXxcxECGFiHAsp50wAExJ93Gy8KK0SnDtPwCza2x5xtwVATN
wsLfuFx+yFw9N09+G6C3clxvejDN22gwhor5cMovFHlonPu2xcX3Pmg9DM4aW2L9MXqx2lozlE1W
8fO3rP/fRbMB4g8HeSz8OetaIl4dks+02rpPm+LUZWB1ZXn+oLdplVAUGvHc/OQ0zA20Y3YZd1cg
Xqm0BEL5/tTqaSNgxrTRVn7wY/h2eIxvcNqdyEUJMmcrvpRr67gyAIPIAU4v17tT2kOoNrJZMFft
0IJ3gFTy+WZr/9om50qvtNLfv7CIy8WMThxHsun2WeH1aU6R/bWrRQltQMt9FQpwXmxv9hHh2Vyr
IMGhgmGH9BgB5uILNs/5MRwdvl0LRpO6Y42VW0VXXM3Ti2ks9ed4HtznSWxuoePEnuzhDCYaFbxF
XQIwuopzV/Uvf+FvNXMe9Ux0AXzNzAEY1I/rwIVwPpiUa6C6VbJDrqfrUD6C5toElf4RZZ+tddVa
8UQ8YiQxFbwHG2/lzhlPi6wQugV871R/sPUvVaL84cVA5ysRnuFfKaVaJIcg1oUPpaDZM/NOOI+Z
iKw9hGOq6bxUJJ+1MAa+nh1WVFWcIDfhYex2+p0DtVT187qcp08d0JrXaIBzSx2lCziG9l6GX/je
GE3n5koEiYuvY995PsHC6B38geiKi9UHTYd7tXj33ghRjZKX0e/6N7w14jkRG1Z4n+59stzNiZBY
qSOlqH69mYmHIyp+viWSqUpORjaAmIbGhDDUFJtUXj63IBH7V4hFA0ERiYMh6LDMbUPRZSgnacZw
RONvDHkCM2f942dxyS4D5n+GXVkR3tBLGKsx44YFiw5voM863mmroro/6ZjJhk5nZ4PHHJYJ3iK5
VeQmUXe3goXVWKH10VMRpek2Um4fI2jF/4Qs1JEOANCxw8oO7GFqA8SfySe8pu8dy0VZLHsfvBgW
D1knXRtCFeUfygf4ouB/qIO6OZIGPAarA/yZKROjpwt/XlBw2Z3bXt/KYUOh36L5/1gnzhJ+ikMN
/dwfBnaDI81EWUjxpWdeaEQML6CeDuRD2Z/8GCqnOr1ymbiX3E8qhxV24spr8xGqqh3S1DfiHmt7
4v0MQLYIifa/0cm4YDkNl1cOZBS3rkTBpVF7JsXpVROAHlnZnjUcP8TsY2WD1H1cKLZ3fL5PycQn
lzRZpPXeKtjHtsDBUFVpIs4831y99SXBW5mO4UM4vXaFKj9orTIMj31i4oiXEzpqlgvIUsnAwHcE
czYhH6vnuxPS7QuXTY8QR5I1b518fPj4tC+nNUcnfuDiEMrRjop0mSH+0zMJ7w6jOSbgmwR+q6Nj
qQQQQiV47J7czSp8EIDbIw47VNCSBDrfPBAtIi9hoJhlePKyDuM5Pt2/NopvDa7kzVjke+VkSXao
DKrV4t6tz0F6ZJUN5k3uEg2xjg5Mq9tXoAggtphxPdsedYwkSk3qxWDu4FT8RLJV0FZjlcp8FPH5
+ne4fPqdZlAIimLFq8h4B+oaA6Av3HStxWAwQaxvm+tY0XSZvQ0BFns614sn1wIGjrtE6T5HGGlc
guIVZBVLPBB0qhEdVwGi+UMhfBBqe8NZumDHLpUPFlOn8IhA4gKx9BNb2rxgFKJTUooDi9AJ0vlx
ndeDcBt/OP4VbQTMxeBInue3BgJyZoC59FuvZ87i8Fudzoh0L3tReX98cfx3CCz5VJRZugMdzQlF
caPOclT1pgzjqNGKOSyCMm+/uYJRLpG2l0xzt4byd00Q9lcSqVz3N5iCuLp1q5fMurwrKhKahLRq
X9rXEd8wJtXQ25WRDFzwiuHb8j958Ftjdxrs7mHcN3nmAVWXnKm1wBv0v7OMAbv9LUBDcTgueRw5
bVfwQ9DwdYJtLM5RNT6xRfWVUx65pWAaKIzZU4wsQQz2NNAVCwOxKAgECbH5KJGVZSV1vZ9vYUWu
Ren5Jt5V2OqNRXPZiz92EaKJrPPArMGNAJdtZTO3A1NVD1Ax3B+n7+EvBq9DdEiCF8iq2XEL1jJl
PbP2WssUYvyYEqG33rdZHWFKDAzl9jyWljewp+nFGSSOl0J7vw2P2cRxQEuWJ7rN+sqwnm1Qk4I8
a35oyzGdzTHwUhIz/OQ4XMEtyd4TzAHzjYLQlGbjMBjFWJ0AM07eqlu70XXewK+uJoucclnXvwUY
Ozz6CRbI2b8+Pvi1meFMOqc/Sr/UgX/ofqTu6xDljtYmL1Iao91kC9nknqiYxg+qGwAAjsjL71DE
G7zlhptHwzCGvIA+YKCq0/RMak9cl4HI4QSa7AlB1I0BlZY6FqSSFuo/H5IgUEK2UiYEG0+UFWIh
aejm7uqAngOFeCNLnh4ek6tP1Qiil2gHVppVnVsG67x5LsmFPIU27fR5YpD6H+37YAhi1LYW0RUX
jXyK3rSjSN9+JGHZ0F3jwUgd4jsZQ2N3bfc6SL4+M19k8vDo219SqaVT1AjsAZzuBceUxsDtKlHM
fX/8IDigPrOwENREqDbKMHVNIm3pePR5hK3TwWBvnCUqK6iCPHiqzxSTY2/r8E6tDljGVag5Wcv8
e+2sdLIYTRDz8V3wJiZKTF6N5gz8uOnZ9U5AATHStX0WYamVOUTcLCCPrYQGZ0LH1nXTJvxeoA3H
2snXQ2uaERX4F2WTTHbYm73wRaUabVyguEMP3hgJfruMT7aOmFmLkIqxUrfcePWcGwWoitXq/aEc
SPIYdtM/BuK4orpRggGAOJZZ5V4QD322FfhBRLdVvo9jWg/GC1+D6KDdo1CgyEw+puvdrFKM9Nnt
pu+Qf4VilDJ5ygDMk8d1MTQR9FGXgEZxp40hEVKWDjcDjkmZ/uzmqcdzYn9YaeWmt3uoAcd9bxmP
EOxSoNdkwBlysSLZ4eAXSKp4pZY5kw/UOAfe6nevSXSbeP4JkphhTovffbJQBx49PvjXry6xFBhQ
iYII6cxGG2yFnXtknddLjy6jgH0eBzogNr8OZUTkXxAFi1H1oGswNqOFw1XC5xsvmfDMZpHvN1sN
9Mv79CZUBexFd8mrAO/NCrPChPMhh/jXnK2ybSIIMXpg+Egib71pr1rW4Z+r3DHk/ZbLgtk3v1zY
zX4vdKCl2wLZwg4mz1PwLMNhHLODeasPXckd95TEsckuMGwEBtsdiM19TlN6thWj0RF69fsxcyEL
SO1aG3i45gjOP2dGf5zHDvHciNpZgQwgI1Uu2I7OP9cIAzb0KQI6T4BD8L2MwCofUI+YCBjjIBqr
0CSGSzPWFxTCbtbPFL4FKPLYvNXC3EiTLor9gTZaRzYFHoFaNYrc/+W5cv4irELRJWnzNMUi5/h7
Qq6majqW6oXD+SWUvY6ejSxAj1cQHMdIWHib1jN2Nh7q0vxwNNEXlZeufDxkNQDVdx66nmYTpiQn
txfrYUBW0fIIb2fR7Pq+3kZwOGTKaDkv5e7w3FaLtpSI1lFnp5dRHC2Msc+DK2Rm7nYPiuDZk11w
U+AiMblaVEpO5Dr3J3P+p/qOmHBbgYRS+DUWK3FxeoSXEr2ZF12O/znP72ch8bX8C5ns1hPfUqmI
zr/gfLhCM66ooMvZYVY89j/HVTvZdz6Ez/kRa4ba3ziFfUAKuhlNM92KdlzY9sFHeFPW3hNnCjK6
pLMP+bQXcm2HuDhwQd5IR2c2/OHOk2T0WQeWIqB04m5gKlNOrNkGa8VRn3NWvac8EyZ5lVOfUOM7
qYsBgTKDOteVtp2ZSwZ3x/3p2pk7z7FU82uPwuSR3o+negaG4smHCym4JRbYH/WhvGIf40HTDzeC
Wc2RHcMg+v4+xbA1EWh2i5nCHimmmBzPgK3faduP65lhtuvENtI18Fm8ZWAVNkS2iSykt6VIYXFH
wQqHRfnVcGtkCtwERJGJBcGKGPvuw+R14M1ZTPK5b8GnUWnIJv6478DBCPhPzaILWLDE4UhNTCZi
UTz6AKeWD7QYxXd3RLG0f55u1Exsx+dYrbHQf7xkyfuXZ15JWsle133oLAwt6N7E47R/m3Mzd2lS
9XpJwX/e5uPN4pHflEvwlK57T+GMDdOxLnU8YC8Gn6SD08hEUFMdmN1YLpd0wMu4cVKw5FVeJfwE
ezXsI9+VoakOwC/cEIvK5f3DcE4ZqZhqgIDnybwral6/PoU5C/NAthpEBmeu/RSHGmyKW9Ruf2T9
VbsCcohYYkH+1FVr8rix/l+uyIo8kQDOQ7L50R01q+r6WyhRtVicI1sTbEOS/iXqnTis71aYROZh
VtvoHxz/p7PSLT8HzB+s38ILoSrxJ8DkuMi1ktu7Irtf6M2D4JRwXJXH3bTBKnbZC4uPV+uU9pb3
02yc0PjjCr2HebSmSvzc0Kb+mn+/A4jlBNyvcet0UB2NDhBh9sWmt5bZkqAq4j2++BFvluTZWpI3
2WncfhMaY3DBAZ77ajdjxOKIkYhjkEaoEmJEvKN4QUAfAkNW1bGMLjaCIhCDm49G/crSwHS9pUZb
rX7JicAwI5Y6iy2S9N6MYfyRT6CExg80tMSqkg3l+DBJZfFrvYwYCAM27J4o4PT+d+qhV07bp/nM
SXT7L5cKxPL0AAivawC9i6t1KXeR73ULuaKu2Xntl8oHg//rD1gkdKPTSrT9K9F3aaLHugyYytq3
qcyHN/Vwy/qUcNW0kw16+ludCf5KR92GLnNjzcjQb5grlzVt1xqs17v3qS8BlzQgA9bVzIvWGWQ/
lWASVYxgwYG+NNKPLBwHC9ie5Qw3L/nf6FOba1vgPZfCMtEIGAgMuugOZDUJfuOUI2/ZVU0eVOWT
0GF6NCrpiZ8B1kojTxWs7MUkUw5F5rQxfpRrnSnagy6qa12eOJykJd6FNICnjhsSq+oa6098+kUA
bE0cQhKrajpMK+sbZCIkgqHM9GySWRs2cskly4kvxAJBMSXb4WVY5zOtW/qE+tRcxzFD9u6BU2Hr
FqCPdnAq+7JQoY5jwiIXZT+8kVNPZyRqyRBFatQ6+XBi/jqyndmraZyMnm7VAwCQ/sLzB9DIDwvw
jYFyTbJ8GCZkl9Za49ijtApTqtFgwQGm13bEikMchFWjvUiE6Ek5sC0qAMTysRO0KYxVhlqpXJLi
VAGjC6LTUrkIUaTEWPWEogT2+YKALgCZ3A8ktKo7kCTKEOio+1uexP1cmhXntVwxqDqDicxGfwor
zIXuaYvaayGCEsCLwL/hAHB1F+ImPVW7NXzrhCLJ6dpyvMvZIAk8Wv7i0nSKpBxbssBNrD7nBaeg
fCMxktypIDM4aiXjnF1F5iHLgsCdI958yJqqx2l9NjGukILNVrjFwx2fbdgQTJ2NmUI5jKXseIXF
5k+lx4CVA2PuWJ6QB5ZCHiEq/ct402jZL+lQ+2MW8likagNJO8DdRK4US9yvHZ6nXNAhSHPPDniv
bAy8VWE9gRrv8NjBAT5zKBKtC9Ea2MHSVTOMvd0eAE0BrYf6/HvIfZ2wWzEAfsvcPAgX0NpqtM0v
treTN3Yu9fAz2qr0kx3MfP6orjmct1FLW2in+1BMiha5iJ0+362i5Gwn4KJGfr3FPbWGwdw/MxSD
htnYvPs8UxrhP2PIv99/JzORN6QaWL+BnAhAmpE8FDxd8Q5jAGXAl4gSDGgsTK+nLqpAxZQF8qv0
NW6neTRqWBh0di9M8GEdsYP11FMkffBRk/gjbcpTmq8kfMVCWlueaXLx44nIAuq5yRIdienO0Yys
qApexhLdRVBvZ+SOgcv2wzKdkkM1Gukt+nUpv2cNUCdNXjoaevqf/SrBTXJKvDpzQSEzTgRW+muY
2TShtNfi6mrbCOqvn5zPl/LaXVDLnOFsVoScdBemx7L3mWojHcOslGYADAHEYZscTdoXNXJlsWiD
pUEmTy5ICgDJwcAC1ec+2grwPnMom5M+UTJ+oiWpnl3KjtPPfvnmIhrzAW/MSi1aRCM4rXJAKnqq
EHrRgagSJU7efFjv9E5XaSuVMaIIxcrZyzFWBYiLlJDMXvYfGcjBNYTeCjJ6F1p5KND/xnYpSed6
jppKi31Qrzb4j+FXXwMLjwkDUGHAya6O15P88gwBmEBnCXC3OXr3ogrtBnqxi0jzhPhqQj8uouVH
ILYXFFT0u9Sh2xEbKk1HwQETeBX6okSCJNArBzcmjCZz983PwvpuLhYUDahqHew/F0CuK4x0mzB0
+9vVGuYAOoS3wLoXtua2zeEJafGEP5Q8sNnnNkGd6wF48j7GSsFYRq8iJbkNpDwiKjcAYgG1OmEj
wy9gR9Ez40UgrEroOuZh8qQLYMO+KgKM3dhjbNpEYEvReEqm2TmjbEN5n7+MP7BGOZRj6qrLytHY
pcQG7NhJGsvjFGJXkxCWN2OZDyYzECSM9MeUoFLxX+Lxu2kTQkCHQnIE2aMFtN55pP3ILucST+ZM
dHEXfOLjyTm7EKALH80m+/ox///cVWSLjrw4hLQPr6UAqaDq0UXcSYPf6WyW28Jw2t2bmtOgYcEa
rfZYo/rT/852x2xbqc9+hdvYieJtLqfOP2pxfFJAvqfZ0IFOwLfFEiPKXxbjGGhVUcOfa72gV9jj
JeC0B/cpsubkfVY6jNUQE2wyW0Zk7pXRoaLfr6ly8HuzUtw23G5kN5oFq6PyAvTpPUz5jhoEWUNm
P+K3l3/SDO9Lue5ishI5xLWRz9oWYan3aRP2XgXgZPY8DkeWZzb0nal6XaMa0zbHL+R2rFOUITxs
T8LHKbFirXuwF83VouvZXflC9JNqo0cvfRcCPaju8I8NR6Elx19ONnGRVF5EYjd2mEj8McxYOb6l
IzClMK4spXDqnMxFKvQVHJ5v9PT05lntG+5tH/qxdqzoksR2zP1yc9eJ23wnBxXCl4zTAx/zb/2U
1yYqM0VEItv8bHUTyJZ4wBdoM9ywvxCkPQL00gXLix3124ptPm+YCbxRGvmUnS2PZ99hSIuU+gTl
SFu37cifunSD1T+ynDvGZLctPUihmWJe96ZDgZ/06whHEhYa8ipvJ6TJbnA/5bjSF43uEk/RtyVu
4sADFuYLrbtlXSomGVES3bw4/cY+VwnFAl2f8HWP3trLvbuf9AznJiiCWt8nH5CLuAU7n2YUzwTs
TT+ZJ4u7o6DnuZCorkSrQuYN5p0FozmyQ0SNidFRgm1icHsCwW0tgULNOwtOadsx7IYtHPYjYhk/
FIN+T9xHiUIkvovI+b/fc6MeDsayT6BTuUnnoJxspbfF1DJ1pSN8pGGkr/MBh/jEGzCNzBg7Nkh5
tu7Y4yQ9qrrPcHey75egCU+6YIL8qrGzAui0MYOOQB3r81n/9CeDZH929SH8UKdR8ndFRuqCPu2w
xHhNkwE2IuOXRawYWIgqV9wYfh8+29tJ1nm05GUV0+enkwyYDY5+nwUFMvBmCma9Q62vb6i6vC40
ROwa/RD3pgWBSMXsW0Q2lioqHlu6piKr59Z89acltcaq2OjCNsme9tHfa355tgpQ6rcAXyOdaeUt
MYQhP+nMks30G9y/MLPFDxI2mnKaTSFOKwiGiED/VukS8Q20P8dqOz26/xDpViY/i+vQE1BJ5wOT
hruQCupwwkK2BAKJIza5zGa7f3vovKW1jwBIm0S4oLx8Vk2W0n7s4VuuDM8qPSOhqQgCzBPdFDLz
crZvnDmxLzmtMTMaVb5ffVdwUA9DVRKiWx4yhWBDYIg5j84J5W7+plTeh835bNrhYLaXYw/KSeIa
uMszZKS4lveUBe8YzEDh+udNawiOkAdsP6uj3npYlvPEgb5Oy5PLVCGFOgeMR12mgoVQqoqdUaDl
YDHJKDbf2B8cZ1436LH1Ds2ZX0CxLX80uwLDKwoK4Q/pCwV0uQb7yInEzG9PYHb+Tysw0vT2Bw8G
SAPnc7nO01D8atR4pUwOvSIbg0b89GTfZgybA4Z21EJ3RbyD3nN+wGiSwIP0UBIVRUb9gcBUMmOi
eyMbKxbEnS0onEPPTqCR03jKBwVYEm6nIdQd4s2RV+m313m1gTrYkMRQxoOPhxuqd4fyaXjDYrRA
4bBp5+ZLaXePuXCsaqTjG1gRxOIm4HzENIwWEQfWm1TeaA2ByLUYwdYGXVMtzzCjbqU9ExDU8q6a
dhXL0CJAoQvw9hpbdjtHEdrA2Q6zQVlav5KehAa6F5gPmZAZ+gscScNnyJTdGB+6ydy8s8EFyy6V
l7dar4POtO0hGcNXZX0a1/zMcc3ANkFbWq4eqdDLam/F2j5PfelPdWw5I3/y4Cof2toxbDy1vLay
rjspEx6uDPvWrQH2BwGl3HYgIj1MI/qvSn5OAsesK6mnxO49HiGyZ/Wzduv2iEzQWdVEH+fljQxb
6CFcOBGaSqI5UZ3iCLmzmOC5M7lz9JZ8JBrnwp9gTvGvuQAOtRSKVuKofWhYkqsVhHl20jNwo8uB
I1x6MOByN4F1NYUnlV2hPl/1iSI3tUcL8y775xVkS2fnAG4K+NOSRHkCykiQYPwQ3cl+iRTHa9MK
UzpyfXEQyX5piUs90GS0Pxi8ufayQBzpwBFhsH649vTNtCLJRUUB16IOsaLzwmDjqlZwWLWsqWxc
28puCsAIXlj3XJsj8/jmdcbgO9J6TWWq0qCW9y5KRZ0V28BaxuRcJnvTqHs9GC0kjUYsIgZn3xUY
raYOIh5ItAoNh5toN41K/mW77EKl4LtuBX2F8LRCKRFCTUPupGJ3hC4XMZmR2Ho2Ge5duLvd7GtQ
HIrvksfrXjvVelKo7VebGZh2+zCWxRBRqj8cW4pXpGbjccw99iTwxhd80GdBuEBuum8SEClTKs+V
Q92xKCDxdKuvwbpLZQzHvYi6Y4MDif/GSOWhqtNJYqux/33VKKfNDgmZBuPfAdO7GMU2puYGCuJq
Ox3qHA1JL+v0UDMXCuV9TPLGDXkQTPlrSvWmbyM5wMP162DR1R1Sq1G56SCZfzBcoyLJfzo3fmLs
WukXmfzHA9jUKLr2APp/Na72RTKRdXHux/uNPztjTC52e8uwWmqX4vY7Cl/2LayROwExwIfw9GhB
6BNQwkryoqu9baICq4ceer9EDH8nk+zOy/PfVZi6CIRIyS0JmoPUSQVP1L/7/JyOtGd2T/8RYKtn
v4N6SrJvMbTwTKvUg/FwG8hn3mRZx21KZ8ICnfrpkFmUuAwS/V35syTkJDW4+2mF/REcdRRY8PHf
LTAB8b8DQ2VCkGH8ijWMwOngbjTiMr9nb0kioXW2R/WHp4VgTE8fZPvJSBnd4kU8Nw+yPX/B0BiI
xyV6n3FAc/ACSlgmf8jkYEDmcP/ZpxxlkwGJahpnc+kcxh1U85q9BtTQoIeHZ/MSNjAw0+WnaRsN
Ycv6mZhhm9i4QV2Q5cvSKw6H1AFt/AQDJ2wN+VXXFDYdPRtuA8Rhg/tlaw6O5N4bDPO8Dd3caZbo
x1SZZomlZhf+D9WYAfpQrP8j7Evwu+n2hJV90eLOCrjYrssdZwFh/we09ZQ0cp/aUzArVNR5CLfw
bR5G9qe1hQsbwPzTyWgOwinQ81sCe7wvHlS499eAbGyzzVSVxSD7L2SKnYaf88a2MlDNpmD/py8p
w1oCoRyzTtA4JQqRPSDlz6jqQ1dH75c5uAjYW2O8sOHOk9qVKnPF092ilJjBtU9CD8/gAnFkgkVt
KaAZBBmHsk/NLEXHwY/LKnDs/cao6nSJ7s/C3H1Zd5fe7fblwuUTXpyeOcuUGJn9rmPbE4MlFyO0
q/NNRbSl4wq9Nzw/3ufZfTLhqBWLeQjQEMGqwVwwCQP13E3IujpTer403jPDkbrdfD/igGj+bmTt
Jd12COqVH+SCRKsW+Z18D2z6ggAqt0eIOKlsO3TfGFyYdAhAJcCmTsE7K670LnHDBhi+xDJhGYyr
KsSqmViUCqpBdqoCKNRQm7xC+9Ltto6/pTqNabUhvUgr2KjeBkqQU5mYniNAPzXRZ45eEqukgR4e
5p1VneHUOjQ4Hz/ES1xlrOCZfuoFBlA0zw3s7eq5Dx9Y3UAnhpiX1Sg712LmiG86SSR7dgGnGOg8
Qmv1eaDmBhGSjTUIzOOia0Eow8TA5bFZfe/4KI7wWQkGEMrlR+kvULQXQtnabFR9FPjNTc+YosMd
cr8JVpzUt8XXyYK4hR5qRVBCrJtewhVHyDrn0wcghfqXPC0vWsXHM3fq3aC880mtSFoxEtnxIt5y
NqypTYoewJuEZntLNrFNXKXWtqgFSt5WXquHMCt0jAR3Oq6Knq5BJrGgxnPgZf26o21HN6T/1EGJ
FmVzD41ZuvR8Dx1YcuVzr8wGyC3uRWHQmO3LHDR87lYS6QiXLAgOn4rPOYmRVvutvJPtwuP5RYNj
+csHIuJML7tkU+CCP23aAEFT+ROAe1lD9L91XMAjr5/cON1UmYXaxV+HWgMD3xmE2z+e6S8NXTxw
2fu18oD46YryVh/soB+IlBV9jxKB11tbEC10LBqXgmquIqjlK6ywBSXfxrKDU0+kyaz0VuOKt6qQ
gcPHVCQ9IWJSNP9CQdAi6FOpMFHbMQ/fDJvm8AbrF/f8V+BBl65VGievG90k3IlGWwMWPw/etYZR
fE/QoSV6hAfWJm35MYByRDwePQIzdJRV/DqBN/fqtzYcp5COxtE/7YKvvCfvRRAEQLHr4VxX2R5l
gJNkJl304wf02B8ixS9EudL0obIW1nP4oEE+8vk9WcuyLLvJlPgKUhGVXSBL/xdcG4URMBoku3Vq
6JmPlMqjEgztbI2orwtf41bk7i/up27dRZ/AsMG0NjUGqJ8Ai9h+LoqwAoD0lmLitiMZisUQtEAK
nK5hk2UphRo8PycvlxcuVKe04yGjty/n41iWAeZArTM+rqexGirs5mltZt+nIgDrlo+VYLHOAZc6
Ts5tyVXKs4QtoVIxWb55KQ2Az/pI0AjBTPzccFGMFtxu1/O6VziU4Se8fv0f7T+sqL0thTZp6+g2
ytBUsmD49K/xveMsozzLx9HcdZCuGXYXPDtfGEFNYkVwc9voC5MT97rQf39wQH9Ygnr2Pg4LZH4c
O3m3uK7Uw12ijybrBoAFGXnl0Vm7S/QfUZhXlfWYl7QOi+xcr/+If6JifIIkuPXSZZdqRp9N5bMx
tTm3FWGzuk1ABHgjV07/5Uq1418tWmQzar1XnwLHOXGgwEvwO3GqER9cD0QQespZZUUDtOZ+bsCN
hpBGjttwPUmSn9GR9tkDUi3Tu8/xT39p9Yk3zXgGNO2F4WIilaU90ztYmiSxdWAGAZNiW5WByye4
mH+uwIBzKrBqre2c3MbHYrTNuUIyRG5HzYnHHnfjAYZyyvxgSDN5bdN9uSJGPZ9WPX+awlCGIWFR
llKWJAjfkbWHxhBH1ZKE0UxI9IbosS91EavQfjwpe9KsysyiO5g3jcGlTDWAjxd7Ip/wr9MbTtr3
Vvry2eyFDU9O6G5fB2vUPnMGBsfGjkRyNLI+F7zLkug+oZqhbk73xGA2XQD0vcusspzZJ85bJb0K
QV6oSJWnjYXYuBAqP5pLsXVEQIYOFOtp/+8ZhtL0a65yr3O9LONkGeG7RLqwFuYWVZAWlQi1uhoW
OL5UnkAUX/oyFPyUph+ybez7VkrLAmwBPixT9HQjeY9a3TZlFzvViRe/X8D/llZWMe1NtubhCEd+
zCd2D88IctuR8kQaUJZbfphWyHn0MZXseNjFu10rSwanRktzm7k6mAnCqXBIHO5TulV5pXeI/O77
U7sWc5TXSLv00m0JZaGZcbbeBZ2iIi3RfYMDey6X7sXgtg58mArLWWPBX+zqJJvUmJNFvnR9VBnR
ng+k0E0DzO0IMEkOr/4t+Kkl5L4QYOZrjOAHPnwVjeeyHpDxJVNLEmRdMfg/7nVVcC9IBikEWbX5
+8U9+30LU0ChsDB+W0ceG1PDDcsQV/rroti3l9K2Bar5gxEAxFnlESdGrUG78qpDoWNW6uhIouOI
wPWjT53ZWuOpm8/W81Udg0i9UDPKugVOxFfAoDhzeA4v72sUHyGbzX44JmRPOcflcSPeZ4SsVFCX
RHiJ5OWKKZrAShTdmWsFYO9OIA2nnNLttaVoI/7DPmKMenDIoorMPuwSU3a1aUS6AXYTEYWB4wer
K6f2vs/8zJfa17/giFUkfAcPSEB1Ka0tx7GpOZZugM5fcrgir/eBcoBs3u3NI3IXBOz5Yrtz9kh1
Q/wLofK4DnyXh2MFGaviTyIrQnp4Iu5WrLUouJij4V53rEYdUfdlAIiBOaO80fJliBxqTreRHXwk
6ufqxTNRq30UtpIZSsJDNjJ4+KYMMjYc+pxoVfZCxs/wCYkwcYVFMb2EPYq2RT20olNWCrpKYYgU
rbn2zbvJDGwbMCfHIovjB7sY5TSQh8ya2Zky6a+7Dc+GnkRoLwhU/6ECY7gG3CVXYt+Ig74EDT2Y
fBrlbBBXTV0hIq12DZNcSwne1ocYROKqcfxJ+a6D7tJ4ryeNfYdlyMNcmlqXcLJOeqtoI+H1LOpM
Vfm2KfrbqTUi4O0mNcK9MablECE+S8lqoWFuUKlZjgmv01kIrVBjqrhR1KZhkGbKQT+85syo3Drb
YxIel9+ufvJI60ju2mpdKTWRuszCIQ/v7e/1wulhHKHSBjO5aDKxkgCFcMDU3N1KvbidZU9H/CXM
rtj+u2j+SSzBRIru6alBqfPX1Jzr9eWSsktSVLzqGmUB7ghQT8yKloTNg7gpAiAT2l61oiVpJbnv
TywdEXLXuDaQRVl87op/+FY7m/SZxqo1xH8DQYm/gCzsnZKIeDxEL/orzx1J/9oZ7y3UaZCnQC7T
+eOmBRriwvXSu1y5Wh6ajW/3lkAe6baMJEv3/aBULNfPVpAJYGhkbHRtZBYuWJ5o/EXabbE3UxLf
rCA5QsNs0rCFsmcdnQULmFR5puUME5dso11aSFjSrzGlnePS5EW+mOx5Bo2dmdoD1tyVAbh2RDMt
wQYwLMMgsSM5OvvddbmRaXDBUw4Xs0jC7mEUQFb0ohKAFx6nMlAcu1uS8q/RE3HajQ03a1dgn5Zx
sqJfmA0Gr8CvsqdltjG0GbrPjwymWHnBHWCS7awIfK2P5EF1B24eMQ0HKa54LCRu1hKAMi3QoNMA
6iJZGtoykYLcQAMEK7ZJMqPEYgDzxjPdpLcijOenNYIQJxvJTXa2YTfrijBr/VolFtTEo/0IAu6s
vpOtuxkvtnIAWJBVpyPSXkrg+xTYk6dSvvvVhaUArLQgQkdAYllMTv+jlmWc2mT7zkKo6/T/BL2K
3Gf8bHa5Cj/E0iWHIZeuutuPtUiT3OTw243CbPxCHWyXJC1LMqooZFP9ICpa8Q6ayaewrFf6dRLv
lnKk4wKyM5y9VzWbhtUHyY5V6ICBkfZehmqbCJS6vAUCtWdFMdlJr4l+6T2tG33ur+9cOLvlKYOJ
zSu4gz+WRjKFYm5Yv/AsDu9iDqk8e3ft6zFx+IDXWRwUwJc44+ExyWP4bg0JF9KodLdG91hh1dWi
dlWYn3PGioMyBP89xSl2EGUV6RNrUxkFT85Ssuz9LZqSootHtxRtSZcHqEmHuorOUY0R05av0BNu
CatIu/xCK0Kyk/XJIE4FcE23q+qN8pwioTgkF3UM8TME9mlodfvlxqY3n4fWGzoRfzihC9FJ5bnL
lhIFbRK+XPlDMXL4VA8RQTMpewiQ9pZ44Wx18WmRyKa6nNtcSfSYnoM2x8A8vZ0dYS7NVgusoBO8
oK5u1uW/ty5PXaFDHCDnYu/EVEdlGMtBONi4rTM/rwl8aqs+IK5gAzU02GT1ZbVPWbM2NTZ7ChLu
n7Ts2Uk3xLkHWdY14DRfubkdQshByUKQCwVhBu46uhFP2mWS7KHiABH+2mQwhkTgRaUuBj2vQ2mx
PEwufK6vjb1+p1PexOl0TYy0WPOwr/+ul2Et9gyJ5n8ZamDvBjc/jZOs66APP7VoegObtnU0V1cU
fJbHbkuju4pt7vVz0jAzjFNi+G7LG2KizApcIKGeoidr1Fr6d1U4vqdPgbBfbdCpKl1tQdcKaiRw
ferlFEkiqBAyK+4i7eXJQedo9dYTc6TaAUmKDoanUBnWb/8HJ+srTAZROmsaVWISRqmA4YWDrmoE
Jd/fc0ybmJNvJ0eBqXojDD87RQUC+EKYgWagTgGOTSdJTNGEF2NFEJg/F/xzMLJnRnGehuqB3zzD
7akNUl6cO6bs2ughDTtIQdvrzVDu/1U/hnwN3zXwhWMQ5vwAv6ZK14+9QlcJDgZBRNH8Ssxi5V62
ElVKkigrhlKl7w60h+jgVaHlFesEJfWruVJjv6nRR6+eRTWVR3QYubSiyrmCasDelGejEDuIdO7R
IsSf2x9kvpHzLqRuC/1kcc5wsl2Md79wkWw2jbAHQ9SQagn60y1+pQK447A4x9vT2zSmn/U9Vg7l
3/ZLM4LIqwzSFjvHt2zC18gCzvXD4EF9IQ6tOhHA9F57H6hFqXmWSfz40L2/lp4caAzaJ1IQ621T
bgQCppUFZ3g5ZdRCkYv0UoJHW0zSNAF7iKpC415h/K4PZSgB7l4ZBn43Gu2mMWr+WmilVNuqSusF
7ZU6xMv0/xOn12EHXaIKmAwCohIRcIXNlgu3RARdaVahQLmq+8JmDZghFuWXmUA5/NAdMVt2sPHx
HKhJt6fF3hx+FfI6Bt/i3giMoxDpK7mp8/CwpSKUSImkRxhaYHsntONBYE1XIfOI5lbGYjj7miA5
4TO62YonUPpbcszbpHfY2Vbnt/+JVKrjNnP9EyP2p9SOuTmHLjGOXMSu5Ot+ORspv+Z+qubIvIzt
pcjdwRA1+V/D/2RDgUhq1CxwlGOtBj5q812kYEl2WBdGl5yfuV00roiZsumL24eQuuiugq3q9UAj
/Xc1hkraaq+HKNVfD9uk3iBtJW/mNUhZGt1yz/YZGUahycDAebUVc+06S693hm3fw7e4z9XqHXFD
SYroJjKd+n+qGUPDxu//aIih47wek27xQQOOzOEZd0PmpV6BXZQwVXUPMCzFTYjulEIeZghbbr32
K6+RVw6mv7bRiXOWzBDKPWoKTjiPxRok9AGYWRJ4FUDSw3jaLnrojWLnjcGbkTeKIPhWX5RQYwmB
9LbQCO+MPE9+Keze24UvFpKyEIeZrHguwA6IGrRRho2e2oveX0xy4l3OyTq93f2qdFk5G+X6XQAk
mtiOWfbNEqB/lILFVpy+6dWyBk5TGW9+7bzO5217eNvxtUWa4uennUWQ4R7tWo6kekMYcnTo+csg
098MoJ8DDowJpiP8ZYNICDrHvXCkG+8eU+53aQwvjBEw8hF1Hv71PZhhuauY6rQPyHUxGL3YvjdQ
85smYgrsAaEWle6G0jcBx17sulCNqotbi4BCsYkjitqHCWo6tXS9fCsep4Ry4XSFOUAEcS1Rrsx8
5kFZxRWCyZuzbZ4qj6jhRe+/wAqqvH9X3Wy0BLToPty3H7Wk8lKNifb4dlsnrZK/OZ81tafr6b7d
jqAkiTFSNuntExwLnVSq16yuUX1JEOk4NNVvd8rILOSit4MHKwbpg7smBU2abCB3QNsmwQwbs5GM
68YYG25PD6Saxt7zp0tFnP1CT/JIHlcxrUD+P5tZGnDiEt3d2pdNXeFrMoVSReNGcZUUzzAEvOFY
d+gkwnVxbA6RHtd8FD0L6yAs+p9juVXIT8N21dEH8qS4TA9JC5H5gYCM6m20y+gpoMgbRb1WRpe+
6LlsvaiLSH6tMFl5fgzhAETG7yOBZm1KObyf5phymHUbOiBeSxyH8Jhs23kypNSXc8mR4Fjt7uJh
24cQ8DM45DELBpQCRibK+gG75OhJUrqV1JFkIR2rV6X5GyL2Vu4PNt/rPeIcD9lcB5i2OTWvJTIA
szedvg5nVws5iKdbln+gxxmWUylweqagnJyTPi4tTj/g/LSyzh23x5+0kUCqCPsxM15Vn8QH4MyZ
DHvuy4CsBDZ/5bO2sxn70RX9jcCC2EKzcYAAETouxZjZvVFWZ3quVSlCKZCclKgI6s9IGtzwDigD
5HEVLAcLRWE+cqwuv/yf2qpY2/jN9f07p0UNfyhXA7vg3uF266gNZA0TQ+ewm2n3Q6ppXTFQGET8
aKOimJ1EvtXSuWaVLM5pjoaW3E3eu98EMXY82M6iU/R5rtwdU7gaHsS6FNXghnK1GzwJiosYVlwZ
XfYiJRHpOv0JMElRLaCSQNtRKm3zEof6ViQYeFQxxle7utL/m4ugdUX7LFK6vLiApgRmSRMXc34w
37Nlm/Hkz1+f71V3wOTJoidwQiSaE9ytOcNpG3h0Ux47GekC+3Pdad6xQX+SmlbCgRFq9NtnTWP9
QAlWWQ2XOtxJFqmEGN3FJGKPvpjLa6CLZCvIjaJHHJa9NluycD65YQv087wpwExFJBsoChSK0kIn
uJ7oz4qvyEV/He1hyzcwq6TGYPw8JEKTaE4WZiJWP8x+98D43h3OJQWIR2joaljOEqkIhZAsYcJz
wK1U5qxsa0KmEJ71Mk8mWepJ5/hLrAGo7rgbaDLyoBbsPMk0BTfzGImP0y7TZ1edYen9KKFgP5u0
G1s4frVL1e4/f1sL3BrJE9w9SqdyZji50FAN5R4FqED4Luu/8VtK/ynyj2xNjtiiwxMdsGRps5Qj
PkJ976ebMMgBx2fwGgWgQQO2JCJ7jFeNv+Wqv/z2hMqPbPRwD2KGQ+ogZ1hM0G38ApyAXv8k5SrL
CD2lJjgDYB0V2GSryu7zTAeoA6jiLJ7rjvpK4Csk8jtPI70UK3DulQ7fOSmG9luCbBXehhNeDj2m
PmSLijcco3T5gObrz0q4kG0qAHm3ipe5l2nPWpNVQglQqm6PtX4waX0e/CYN5Qz1gvCRHCVYgSnd
gA5a4KzPFGLTRuUlNqv4B/e7vAD2TbG50W7qfkQKCPb7is4PN1C42Hf5a64DAhgJyaQr3kIHrdeq
XCQnMf76umowkQ8GPDLBJ9KDbVRUmD+xz/WMcd/n081bJbCzztAgQ9mJCHFYVRoXhu+Ab7h86vJa
kBBc9lQ17v9x47PjbPV+OYSyZrDOvHqvr7sel2ARquKPCGVNhjr0m+PH/5VdYi+9SNFUic8zD491
dgWjV9DN61RNpRRtxWQylydUQElPf9/Ud2IJLCnjJrhVEq+xEVIvUJBi/CfKXZEciYVUuAra3pWn
+ENGHlrjNJhz64DS5mJhtVSlrKaL3yPzlb6C60HL+To+PdTC75Lz089+tkqeEzqm0dFFvd+PGDEB
u6TfdoLL6LGTkVAOeMRvk7UNkv8kzo85aoouHjlTCPC/poOMXBekODStzWU/n6CAav3MSj+6z4gi
Gwi2XttEWerZql4mXTQ71DuINpxBqKQva19wsYBWz+ADQj7GxLiVNFHNhl1olVuzjyoinjiH4+aN
3pTExUk2ldIeR3FmOBp1mZhPtkIi6ILErKtl3rKr00q+/aqPID6UNEF7kB2ocZtsw6EE08YQ+tPn
IOdBxtoqgxSy+mpjDa91uw1OacFziNr9NUaZKENS8iZen7ULlak4KWSXFZd0tKiX1NdAmsswuuQn
FFFGI7+gH4vOW8E9doDuNgPwSy7w2HC1bc+bnuOmTWC4DlKHQhCt7sOlAW9nnf3bHvMTL9Z++NZu
RYuA2VK2Kz8xq9elWmuNRUp3pAPOdDuCLVF9bgD8hQ3HziqNY93A79F97/o7hzUX/NjILX8AptVG
P6OUDCygYrYKi7vPg3AZ7MtOjyqro+nQE4/cVxWYsoN3rtGm/pyChf+Cs98cqN4z3FHmXPbcECV4
Zq1+00QTsWloeTr1bLaCNsyiGptvwnmRFr9k1Yn4IsdCsqEssr6sCRpXqKZw+QdSpLOXjzgC/1Bf
x/Jp4hy1CSxQdO8ne/nEBDuWWgaS57r940DBgX6g9r9a1xa6vss/E3j0fzI2bHa24RXxa09bQ+s3
c1ACzgRn9JX5m6dbdmSkT7sEQKcir7Vl2B/Lgx+VwxoOuEu5xPeUH7ev+vmrvlnuuDiJ2+7xccGL
FG9cmhioG9tpuqGK54bLfVW5JxmE2TPVsY6GWrp/36UXvW0q2M3U0nh8sB8rzZJ0U3sxUDCXEMOs
tJYg61UHuR1rRoWDa6Mox1mswn50GwD0UBJsqXjCMzZMGhWsl9Rjqzir1/UUs+bCvHlQEX4SmOSU
wvSbBpcc/AM4LbzQjX+0hpV5Ly8xPdD1rhbX6FrV8C/PUb2ultTfjwM6SImZuIX4DeSerPNVpLcc
ohABwQNTySMNfmEH9sYmJY/3fsFCEJMQvu4g9S8OuZMnIV8H4YKsKmWSyGrWw7nn5Ap648INYaqD
geYjj6WqXcGfp4LdvYJVGjkYRHP4/YxtRw2ZX4+buCcpWfwCGPh3SU8XmjRft1UkHGSg88kJ18x7
zI/Qxj5IOJn1TSnpRmrrscMqbmOzdMnJZmB7jU1c4ZrW4qSZmtTNjSyleOxAGPfyIbtaDEYan4H9
Hc8LFtPBIyxdwBhA38zW3nPLEmyWaEgDLxeEkVmQfGGKApWhEkhPIgNpNDtckctT9uTH4ChL2WiV
SIo8xl4/JVXcNx50ChpekFoTatps2VqH0+hfpYmilvVUR8H3l195Jc/Z9kETyoTk+cPat2yBcCcq
6j+Bs0tNrL8kcnuDcTC1uJiQdML8e8LclrTpaZNwzEYf+IxCX5sJocG4LlqxusBialN4Xr9PD4vK
k86KrJ4LL1QRCC1tbxeXKoXQNTYJa2bD43ChILDvso5ArmF5+2xXjUH362tVdtl14OUSCtRcWFaY
avUliIjGsJmromDnr0OinBqETXr+nMR7Ln1GetwKDD210/No2/a6FBFFfLHxHxa21BdZ6hW38R5L
UsSdF+iSFX/Mg+3H8y5YhTGvfCIWFgUvC6nResLKmUrY0tuDmPeW1seqLgKBVDRZugB/w3lJ6ubO
3uNb4jVqz7/0/z8CbUNkEXIUS9h4ZVWKlBi7kIUGmeCXUsrR4SKQA4DeDBZ3Z/hnuFunQPAqJ4+b
7RLPBHbAUIDSLA/HlWR8Cg2BmT03GxHOpKqAcRU7Ntz4ldkJYkhHdNqZ+6UDYxdnX/Msa67EnZ0B
HizatCFe07N8K/Fnv9CmEa1OBns6zzhuEjsqtRWNnr+kdl1N/dx2KOgQu/nupUX7WOZ/RN6SbX6Z
WZ1InhjyWBuKMh7140hWmieVxhXMM7CjpQrii8xHlCGsGQjBi5/Mdh4faviId3FjZVUcEIVwvuQs
Ky5zCNCSTpmuW1EtkI3bmltMxcP0z3I+HktMuFlEg98aj7uYkteV3geo3sIlE0XE4+N87kLFG8Ex
6/rjQUhisuXqcJ1oanro2C+gbHhPFBLtJ6LzVNzRfxf3HRWMTPd469IZlv7p435tmkO91reNirtr
3LW+lCqpVyWj0j5IYkCTOzCZC9GvV1z58FMAkt2AlDzBxNMSm/scRX7JgYnGAf4DcylL+YZU7rl+
D0pGDRDGeRHrin1zRA/cQJCWs6mTKF3GXdOqGaXXRkvVKEFvj/lX+UkzlkGPebO031L1T7PmoI+Q
mPyBXeNfJFH/hD1OXQR9rA4ItPAKZMuBEofDxthKqN+LETbLD9+WRCRs4gCCs+vSOrFkEL84vNL1
+BKMLWvZnpg/hi2dQirgTX51V8DkTY8sQhPhKDAnkHLs22c2NzMa3DM4Pt5T6fmwtHOvSduC4/jb
KV63n4aP0PG1XqbBdZZn4F7JBTfa4fntWPtf7byiEKsKh6rryDyoAFx2V69UgHCYaASoaQNFHeo8
p5sv8mCwzo6AnvzbvJTrelWeCHAIv4KSqSkh8FAqxbrse1NRddJW8IhRGIn9dPqA8DepmmW8avct
zlLsS6gtY1s0K4aBPmSiM9S56GBTb8QO98UoXjaxNlD2HYo6SSiH8E+oNUY4qQea7guk0Qm7o4XL
PnEgMKGTJNfkV+8+Mb5UGVppzLfh3QK4uWaYGLDksrYSvWsvY+b0bdJNZAjlPE70nOwUyqeLCKVD
MRdbfpR1eAi/LerEHsD3JmcbPHtgyEjf9mLKeeKrW2ou4kYtuWFUZjYpZntq3iYY+OKO7L8wmtvO
5nUhKyFzcY9EYyz0BdKjKye8BNofzzxREMAsvbTwNbB1HvfjW2qu1cOgSmnWpKXgoPvdX1VGEBct
XaVNmpKKTf613bGRK3M37NG738Wsy3SP/kaTcFLKKjkkJGMjTHZMzjqI/S8awOov9O5vit7RNOyo
OxU7pC09tvEjGncFGjHwjmvJ+p0AZh3V8GD1lQwscxhmvka8kot+rMJ0J0XnZtlVEfBqclzugLcc
xODPeqx2gouU7Sy/HcGzBQgKxpVbgh11W3uO+HlrC2Mf+172ioMgH+87q5HGGzP2zsgD7myHFPyH
Es6vPk9Ku81okm+aTnfJyrBLlskwXiWf3aS1em+2fBF4kjIDzZBscOJgjbLuaSR9xZR2+r3pGO/m
kKXe6nj5lHff66YH3332fm4s94UykZtocNds7R99S3qQwPP4CoSDLRfHaHKORCE7IO0B/IBKQCVO
kphbbOJ+hGm2qK6d3gwuVf3U3OAmGarJv85/gwNSSf/6Ju5TKMOlY6we2gjfGIWryEjNeQE3PKV6
xeSsdYndom3ZPU6zrK4tc0srqhgLSMsUOlNz9NQTzex5SuAG8KpKnOEc6UxgXFUgjLgdtQ1iFfdy
g6AlY/hMdCBzHCBZI+nRHkp5bBfx0YbLSNDRFHWShvfNIxXvnjaZQSvL9qpyYFwU7Iib2EgiFpOf
3ow0gVcIdOYGs6gdI53b/Jlaz9F99sQvL25y4WXQG5VxoUjzZMLkoiFp7bKJTdHb+26NP0KQ1r/9
2nyqRbvTZ7ZCLxE4kpZg5DeMtMvZkb44IftklYIjCTq6X+BeFLbwz+bWb6VBlp2608kP5UVo6VRK
n/KCK36aaB5CfD2iaPHYUaYOirzY59nhVttehN/8JtX1jH3jaSzk6rnfy00P9Mbi3YeZxTR6FT6Q
bv1YBXsTSePknVJzWcy2WkNyFAaWgTZS8iQP3lm9AEErJz+ypjaWTXTNB5S5QnSSA87TOChaNYj+
fIqkjLizq8VWkDHzLoNnPrBWIX4Gp66HHqJiRFviVk401mNJieKn4pFcjrBeQeqy0nuhck+LHYr3
2moxz3sihU1f0dNTI275P9dPyn7yVvdE8C21sW0DhtWPVodnbCJX6dsjS18hBNsFfMh4qyVRrzOF
/k4hs331BW4ooBpNY94JFbw028luRpFAH6oUsHgwneB+wDNhh3ilJNY3b6w7Z8xOXoQ4pCXd1DsT
0g1R4YFyAshNQQHeUoiLYVVUgQPnc5KXWCANbOqBwClQNFMB0SLxbo9DKcl0EcXpP3kM3QHJslVl
CgSh1vLtBWiDF7WmnZ5XjEpZvBkD5g/vICtF9oR/ANf1jm+8DmFGzv0avoGkY2dOO+HNupDqDBQF
UL82CUp/NeAAOYoEA0fiSYiMfXFNoa7OLIGsAPsauWkqSaeH9Lh/TpnfhdbVRQh5mHxfsIhzQ8Qe
rONEauYmZFUjZgdKqvlFUgxPMRhqW8I8rwUmhBKzHdq5Aps1sknwLowI6vIlR96n82BWPMgcj/pX
ZIjCpkc5EwEL53pHeMdRTCAzx4eE3d8e0vQ9ghUgcZNjYUnzWdqhv97T7Gbjmq3Gqf2PbWWaZAPo
6MazBXzGhboZ4XL87ZgE26wabtogBiIVRHyGWDE14/1A3+jL2YLEWQG7I8Ywdgq4H+VnkSMCagWm
cqVID2TpyIJAA1AFbQkzY6JVLvLu/U5hjFc3qg3buzmG1z0sBXz2SrmjmRlEsbUxjfoLfMNg7a2P
V+bowWFPU+1urdsCHhEtVm4jEdz4d3BUpnAu2ZCSS7G+cX2rZq902meKrxWVj+vbYqzN+kvDeQ/Z
SOAAxbDBrK9IkrRiB1x7uGlSa3JYwWcPf4sKGZqU+xS/sqFw+f/b6Z99M1xc/qaJ+tMFmrzSpjFW
ev6NK/vvBStYy1npLKuAUGFwI3nMSePv9qyqiX/mIaZidfIdrZJVkCpZCBkSVIKVz6t1z6NX/BtH
FyySqqsUQkNe7rA9p+UDZiTB3p9fHBMUc2tV8K6Nz8BsXcBaorqy4MVnvjsRY/ywhngBiJUxA2Dy
4HK2F5nHqxAwdNRC7RGqgz3JMy+FpRbDVl1fmQY8258T8S1/sHOlC0gYBh4E9WlaT7UklB98XZZi
QXLncaJCZAy1n68DQuBvXJMhXRuScwTxWiEbTl3mIs/Da9jYLuSxn9EMPQ29aeC3sBn6ginOKzsp
LaXsaWExhhzPPH1tk1bm8rbcvB9nd6gAOUMa6s/R0Lua2n/NrwrSZ6656NBvjtsQyZxpz/ShILbM
t40Z2JpjKJEn46Jbss/MxxCceLPA+mRJCDY8I1zgIJGF6gsceqlRFKdJJSSu7GvXBsDhJdzIox6j
01L9niT8WOkLOSuqk+Lrqj59N936nW5Bb2kaJVGcvwc0c7nMINYLMCVthImTwqT0M6aCHGql2PoG
09tMvD6mE7DyPd/pPEKJz8XWbTGNW8YlOOn6psRM8ASaTpB7jHB9Vb9n45ko3NdMKLKVWyI1GuIC
rQCH76OgiDyoY1ZDGq3QqcIbXiSOFxwit+5i7ATIzV6i2HdCgB/nSMpQygeNqmcHXsXhn1QlIxvq
AZhmiPDJ3P++offMzTrXcoPVuIwVU01H1Eo+/VltgFeo+ghGtc9THemY5OjmWdTdU7uSrPKVFu6T
NeSYlVE9Ie/eoYi9H1OK7cMyr/6NAa8zyTKsbSCTGKgyLJHo5ikOIltcMCjNjH7n4T9nCRg5aX9t
UwES9G9VaLjuk1+wRtrOfxnoVri5Eu6JEi7J9KmV0UOb8wW5Y0Zt5wGWjCc87AIe5XuW/ZlURYRj
XPjryny3pj6XoHwBSvC/GUErlSHG8Jl7I5g64WiZawsnvRLWlv7o966Gf1LFUdzYrnly5ISwF/IV
xMBrPRHgH4eeSqlH2idmOguAjbqdsPpmR6ORHqB2lxTy3iGzGjsFbLyukIja12o/k6sWx2YS/7ew
icFIKsYtNEFq1XDqIuxzpIKWETd3EE3jay9fsZrhiaNMng0TMXVghZh4PmTGA7gZgSqQCHJK1e17
90lu3jJI9+UDtUtOqPz5IJbj0ThyHFlHmaRjJzfHca7YjIXqNDMQaAgRM5GzIJojfy6tfk0kO+nx
Aky/8tBb+Vds01k+vdLzFgPLXWKJ2kvLN+lj7vxVV50Du2mMz1zDHDoOXjCzGKoz8H4DO5bQ60AN
HJdAnfsnqYhF4ucRaTKQ8IL5BBxyc1WWpVKXDUWek9tsRmvfEgDakPvvH+o4UsAqaD04gS42OENR
Kl0kH5LTKGH2WOOVE+WLDw9p2bNfBIk72MsM9MxHgHmXZJMXooCH4j3tqu3CHAjA+hMyaBND94UY
BxxljT5z8O+EJdzu34WBhJ2U3Jm0nqZKwrzPCGcBvHzqNKpm8Bpjj0kpdyfsKhTtrU6/xD2wrFhm
Rr1k0srr5T7jsnV4L1/ij6QGYTd72nwGu2s+UaaKCxqObrFH5xxd5GCMb4p9AbSshVj3AKTWMx2V
BTH+Khcezxrj9ELByA3DG0+rYY+Qs5WSZvw0CDEdeklNzCJka01EZ3HHKFrnvjbbdf5M+NGf3X4v
BnbiM1Bqe7Ib4lHdQN52jIDR1OeNKyw+3TW2jib23Wai+3Mb02Y9eis1xbNs8H/gO39yJyXLgrU/
AX+kDHQ4OVAr+HUbuQGNxs2R1DmDly+teYI/5nx/fjUz+geXk1OPiYjaW0qrePKpRnAUY6D0XxQe
4E32dVWkPFVpcFF+atBBTdIG58FkTUOm/u/us2N6ukSY/6va7DIONFxLfnlp+q4oATa8PF7INYly
qhqK0Cbu23FxSroSlMtEXLB2bCJ+NIF2r3AlJlRvATIF03WdptIToNKn0Qa5TZgvpKScJJmjnF0K
6p8jrjApzNnn7fZlg5C7YGlbJE1v9w63P6UFHegK5L0SgTvcM8IjriFhJxhMTJUrj+5P8nzyM55r
mwetidj0qPvmSTuQ8S1H2eXqp2yugU0AkjZkACbHGPQSqVDtygklOFdoECZkBEvqP/5qWzNM02xb
90cLP9rvv25aYUTfLCuy96IXVuwscQbS8XFVDnJsCH2xCelcp27tkwGMtmsIfzHFJUDxEt6r6BCG
wQl8Gb1RRaDFoO5kwrxZxyVKCvCU2xbacdTO0gNRVy6r/vJIzEEyJGFJar6tPs9doaJy59Cwtju5
gYncxvn3cLJYaW1U4Qeb/08khxhRFaGRCNJ+sGntdlPEMLM24TGPEo5g3EsUFHb/Zm2GACGOsbGO
FkMhyejyn1d2rVj1knlMAJ6quHeM2WKfQkABoi5ew8Lh6mXhaYM9/oNG722HO6X6cYgN7Wr9vDbT
d415PG4HtgMfJV+p5qnR3cqj0vfAQmLgIJDp0mx9g0R4eXhDPQXqta1sQq33qSHUnoDhXsryhryn
50MxFDG9CtC5NZ9lfRVpH45xq9MNzvTCfLu80TVigfaGx7BaT43a/U+93MNNLU9IzYee43yt7gP8
EIs7uWHjmdfgdnVFwY2ezotlC/s1hSHatamOnXR92MtvPg4Nh+AE95UcIinTCcKS4BoVbagzxO/5
gqqJZlULG67PU+ZUVY3uIJBw2+NQ1zOqDWkc1+vg5WFuILqmh7BjpSW0AJENr3axAEugzK7UtgTO
CVYGxYRju1g4oRo5ZZ5FKzYAZeckx29JI2ciAUWTzWA8lw8aYGNUN/nGvJkvU3x8d+q1OuzeNToD
MT7e2JwIDXZCMmg0HdbQ8tH1E/sp8B1C2tHx60bc1WS6NEg8fOyFhIDa0nzpfKoZgHuiTqkzTh0L
BjmlAspgddZi1T3t8qTvUEXDPAuBRjMB6BvwLkvX/b19kq+BoRJ7C02T07iueDjYMCPRtDvmEau9
k1rih0FOIMCoIh0ZlQfz9v2YOynwgcul16M7mEUmIBSEMLQpDvdz3GmWoreWgaStkT3G4uKo7QuM
M6nU4KthEMfRcbS3BRvMHHAVoouwHwP1ANOMF0HRdLIaiAj43ZbPnYnalCDQbrnKRKp2ER4i1uY7
0/poYEkeOOOBn3WnBzF0HHN32Cl/sUqLvAacaHgkW0bJM7SvaxV71CqXrth1f658NZuilHhHnFWn
ACqhaVm0n/Nn+XFCapyz6j90nM0WbvV7nHptzrtrFHCbE2Eem0EmAwAQ49/tjGgpWiHnn+nCQgAi
QrjHlCpfywBptnbSng4aor3q4lbLRxncRhbyQ3VLAJ5c0gWM+5SFPoFkcZvn14caQ41guIdTuw4V
dKym+/jnQ+pVmJF8suaVk23jUwWZRYKP/9RkPezeA6UF5rF5QczdilDq8g+AnpebKHnodVLvVZ3U
qd3/mJSgXPYsfatAmgELP+6fr1/8xKP+3kUVhtFx3X9yycAOXoZ3BoQeeRKgtqKALPs+Ddk7FHGQ
B6KbYbYbyIb4/v4sZeknwmSD7s+8/VZjnCnCX4Pj7W1z6dl2RftPGXxe00Vkg8woNuVaaLL4Tnya
ec1VvZ0A6JyY1yBQa9giWrPASDaxuu8swKC4w2nTsKH8qIK6Bu0KOjE9AOFmPcdHpktY35JJFclg
zdOY4fy60CXqZtbdH2HvluCw0cNJ873Sb8WwYsmZ+nZPwFAy5daZJr/qSvjew8olOEW0BIIVpMH7
VJScH9cOvKOiiXfTlDE4s5PUXyytAe3UvQ/Zsz/BH3tGeLDJ9SjG98j/iyjd2IUbw/d9JVwkpXcH
5sgjdHJVqzUQ1GzMF9DzrEqMFo1kL8luZ/qvggxuBhtrDVJcwjIvpxgK6nPrqx3k/iOHSd9F9p8i
GAqJ06k8eOto0xKubj8WhDBT+amD4S3CC8cm3/0AkkTs4AYDvbOz2JQzc8INZRMykbJtOmChSz4j
aMrTI3xJkoSQbr5bKjtLgST66gQYODnkPZwsioApppTxoyCkVPK2O82pHckcaJV1+T6DjHNTBPHk
awGsB4bMNlDpaa+d8HmFKNMSNpLAAT0nHLFhFbopUWpIBSPfIZfqo52UDSSNQkHe9fVxboWDtUmv
KFKtSGApiiJhqYmKcccGwiZj48FwuR604edUrtXqdjvfeg7euc0BrlW0k9GpyUBApunbFTJBpjWz
PM9zW6uGtU1XQ5TYKd06oncI6Jb5II8u9SmQu8wZtGzeAK4VTkCWtRpnwVbW6CMMBE0rlNxJAC/R
kBBtwbtQtfl/IxMvziF06QxX4FUhxFBQlg0bi3embsRQ0ktzueN9XxjFeJuzCVUJwzGut4shxbq0
tw5eeDWEGBNwouOp61io2ZrxIux+hJgU+eA7W98qi13CbuhoMNhjbkaqX60y83L8lJJ1KFcgx/gs
JhmpMt7s3knYRKDRlPwU5UTRC8A6W5AP0XIsKwju/oohR6DzdTzEFrLlSE21cDu/ET2VglX9i+tS
CF04euTXIP+iKJ+whudhD07A2nxNGjshblMvhYna7a4+4XCwgKNRInZibHi+z+mJ8nSQwN6inHyM
UymIssVv7h1tQgilXE2nvs4Ce6Y0R4mBUWTl2vjyenU8iwooFEt2+jcQkpphwbK90G1TJDO4kcaa
I7SEvAKEeICQr7Up3YscGbd0Jqych2daYmWRqtT+UQKrpelC3D/clU+Corf5JzNXFpXfQHXmiMvC
Ls/XXDU25lX1d8+xrWPNFXz/kU+twtvY0DvfiNZ5NgvMMGyhK0UlQThDTkLq4lMe373UQQKrYwaT
MnrglRMqiFl5jWWOIHBVkqRVV5fvINuYH14jvam2kWvfD8t8FWu4Yt4q4GrTyImWlcyLkHtJEKmW
hMjFAYg0J72pgRzzdmOdS2Tr1ho0BKRKtu8AX2mYAIsyk85MYqVGVyTXcMUHSjXQ8u4YS1lOTdDv
6fsAbyVXMxdMrCJBZsX6Cihk3Y/9lSFvPj5dknWZ0ZAb8+uVEVB5Q5oE/W9pFwkgeQ8I4yPPYjJp
z385JJTjUd7PKHKcTCM/F2ZrAEoiiSIJXXcMPOHtoQjvYcmOPXYo7wioWDlW1tYst6kEhND/h5rh
Y/vfWAPoN71tVyZbx95bAsIyTK1BgRJsoCqVZx04aC4ev+KYwgjQhXlQLByaYBnBEQqTrYozxc+Y
2ahpJn4u9YdjZ7mVp1mkVbj+eRa9G56ZudnX4iaDsql6+tOtEzk8dRWJZAf02FpW/4CbX+W5WiDo
O2HRXGLJ3j1Kx52k2HIQRsGG+ztrT+2LieQUx5MuJD81LJDCPVpn6y+tj8+1XCHfSth4JitWW94i
IfpD9ttBI6Keqzki9Fox/1XjT+FN8T+Em6JW3V9uOauMj+YOByjaBVDDzkVSW+ecBZuOXsF/okiu
kqJpjSA3n/r1Un4dM59EBCuA3M6wpCwvkXCEVp3RGD82HK27ttKnZNVXMDkDQVbtPIao6eAtR4fV
xYEhRlgXqBWqNWfmf1an98ZDXzx1io8KclJKr2i2bp9il0lhLpLChg66icdEQ6ditD0GAe0pr9b7
nrAy72zhwcMky7NjZ8+MIP/BE5uSWHN4fq/Yt4jmDDnsvPGp69kORkv2wsm5Q6yF8Dcd2cvrqPRQ
YBjQHD4h4ZMdYjTmzGUvkf5Ypw+NmgH1gN2Z4FM7/oqyLPN51j3ct4w4kj65Gr3mj5e2Dnsb9nV4
q/ntbLhaMSl7eqSVc9WhsZ2Fih3OhdUCYcb8eD2qSM9dpx3hXa8qmDTwBzRCskGURgAR5T4eWomU
+u8+O6BV/qDaFk4cdEShFjhHw+LGyinDIgPjxt/6khl8kOv11Z0c9qQFtAktLbaHIRNFE/1T2ty6
vLUeLQVGa1SejArhENlUrIO7rVyuBo+zoTkNHKfWnG2ZODJqRy92Zo2KpKJ0mCyYOFfTI1nQ7zOs
1r/MERuVulP8rmy73D5s8m3cfgI9tZ1AXk7KltUWFtbF6HglSuTItHw8vraCnBe0CVtYr4SH/yiy
n9JwJuo22x5jYZKSwNJeMxJSujNfWX7fp8lpwQA51KzO+bUpzvONx3j+vN74U3RQLlsW713jZXwe
/AmDFRPCeA5TuPVCS79ITsuc2brIemDiTut6Nnvs9nRslVbPeMIsuEXFVAKuhNQPZSwTBZnvRMCF
NG96faWg/IO4E2gpQTuvPajf3cP8Rq8AtHGF6R5R/61ApIH2MLrUbHL9z9NlK7D1rqAKG8M+oOE4
l52olV6S0jcJluvKvf5dwpaimZpvz07Ijet5s3m57vQmj5CboiSufmOZhVFanZq2loJeZmHitsID
1Z/Ife1WnJ8bSTtsNyjVoPiCNmZmCpdXFqhcBXVeWbjDNwrg1nRvJGoqfp8/P7XfVxAHb1NvWYGA
dh2DKyqs5Vq4dB8TgmWDBvW7eIDWID1SoTg58GeeJdhGjoR53OAJ6HGoIM8N7ON+fXlnWyq5px6W
d1yX80r4Q38sCRy4EH8QzQJTXtA1ut4PCSDTQldYOoW775ya4aqjO6S6ecrPtodaqORRZoCH+sY4
YaMcSutU3kM8n1Q3mxqmPAtK1dNAAHEWOumA2ZOb7K+nVdfr5fCw5cDCYamMl0C6rfUFTQ65okO/
yAGvxS+L8wQRupUutB973UAQzW1gg3Sr0qtDc724u2Iu6I2VYpSSIeBKlUvPASOyi60dRX5fHgCv
ItSR5ydHGW6YyFMstZZ2vcVGM6vPN4DVJJflxAAX68Ms39dgcUsP6Qku86Jq6zBtW1OjVgXGdBz6
OkSxBo7Fo0ju08Awz0OOX189TIOJEmCAnqYVieyVMnmsPvG4wNBGGo/7+WxAa5ug3OfNRlaf5aAz
EAL/Qlu4u2wEnCCfxWBqjiNnG1tUgmCfz+6txHrZOcRV0/S+16RpiF6PgRqm+nxZ6YZhQyMKuJju
m4LnT0bJb2aV6ze1aSEmBQ+y2BTFao8koighnyHlXqZUWsWFWoeMMwLX3fL9XJUubkyq5Io6iB+t
k4qKvuubUG9JIH2nvONWsFbJ1jrr4YHT4TE/BFx2rgbNRNFsjOdB28NlpQN6kLd/GGWc+eEYBxXQ
bruevgN33AfTNO+XvzNnGWM5yzGKRripLJJNue8Gc8BA9I7hMCWPoN/ix5dBmVGQ/rEXfTFs3pCR
EB1uVoaWpE2SIL1RasyBNYjpourXA+xNZ7MLjWR7U6W6LgAYCoqDFuS7KzH4eoA+kI0h014rvXqV
PQMGGuVnEm0u7NGgHmyn+QFEV9fuBsTZglic+Pw4S7E1HoPlnAUPMbiO7SRRW5EIN/7pV3C1hWDQ
UvxN1b9aoPOxy80IMOOflk5UPfyM9mS/0SA9b6n7xzYSiXWyAgEuSIhZxiMA1A4OWNNY0I5jXDQQ
HKqtMHajkv6s7dgTmXNZ5AypWLWQ6XNA1waXVLSGQdc6+GaM9eMwI7HaL02UCnN5OF40XNsvpAm2
vWqdnFAuAZEDokFfsDgEdgSMoxgQXPE2zYUMxCNECYavI60TfEcwozTP0Qwq7i/6BFAlssV4FMcA
we30/VrdCVabyvu4Vw1/a+xxyaAxQR2BcVqUSVb6tpVr8rY0E3YQeVekuPA+COL1jbyfup4sZ6HK
u1BEmW8xACVVSxYrnXE2/F+n1g8BRg0YXTmEd4tRcNOVsrSJbo8DbFnVWMDfMgtTUoXAtQXLXOtw
BwilqLYTkOFVCLzl0Cb/Q7J78uuS7CJ7afr3spkRxi1T/eofzjKzyu7RUtSHQF4Vf3ZhFgxZ61jQ
E7I+DUEQJhZawSCFpdNNYU+dSNEuzgw0nJUy8eLc8tKsg0dJU8frqSfE9aXDmX/LrhMObRAprGNh
ztS1n7JAlG3kGsH3Sue5g2RMAPVqYaVjv9V7MPPUNWN0r3i1c46Ab6kkXkzPM57Ryg1dybFVqMXs
+/AAaaI4uOOOzSYBTkfJ61HOinNjMWm0bzJWhbbr1S/vzqmySzNzXHbHyVsB/ZwMteCubjVjRhMT
oJ/ZfKAH7hSaaLN5U0KJpc4KMqm/sSAKashM+5Le9G8UoHxPD2mXFqlzVGKfZkRG6Apc0H6JBcBX
bJShLsyr/W1wGp/7rXA73H+ltUzneo1CrQLY+m7AgWZ29eQHbK7llH25EFP5QmNQ2hWcMLkJSPZY
3hLEusI598b4k0ZfW/+PxctyQQbf/4IzfuOWHn9tf6LVsyNpjhpazz7M+uLsIrXjY+YmCnLCXBDp
jh4c9lp7zQ5BAMgQy7V5DYUd9a9qCaKSBW3cULZ4MAczG6iZ+RD1CEx6gwlD9PKurljJOcwgVOcu
GmZuzKxEolVi1tAokapmnPPtStyDge5CufMDM+d2cuu4v92mc34ZTskyVLObbQSXgiO/D4gFdEYA
2/E3k1q7TW8JYlixWPo8TM98DEN9qDwUUWCnpzfsrglAC3kEqB8TwpJV0YMmNIeG/LTRCRehIgBX
NVrA5TzZdkzJjjU45e8wJGZM5/DOabrLFpCAD7SBv7ZbTefZf2SsSlFUUwOt6JSnFSfx/rPfSZXB
mzrMOjAfzBv6OBg1WqmwmIzo3T+Ak8UEmVN1Ij6GdcHAut2O7V5dTrCA6PCcDqxo5FLY1/jzqxl5
sEVcdLGyjgUZEH3DB+KorfIVOF849DyjwrZbBVUacEtRv9GSdKR4Qjk83wVVq9SNl/T4DQzWltGy
NgGSPsTo4/6VooygUOYC67RFQ0+fXwG4Xo+eZJhLzFCahyh1G7ongK9ysABR2NskyanVWSxmSy/I
SjX76TW18bN91p4hojH/6+phRZKRAKPNx2rCrDGcr9gp6uIQpWkjX5Em76ajT1xY25rsako8FLud
IR3THnpzLfnJGt2g2QZOpapcY99GMmfv8vDYL98j+OdehPbQ5LIbOqdo8tZk/8POnbbphcK+drgb
b5rmvTn7V2vk5hQcAbQHgJ84hhUCdkvZVHHtNqQfaY3gdttGjUfgsVFf18B54SBrh94DmFFh76CL
sYpzsIA0csHCfo+lc/afdFQej0Dctfww/gsymtj47nNdwH3PGWJi2+w5kKn6V6EfaV3DLAZrR0ig
+I/mx9ylUYPd4eXLpFS5HOzFkiQCtJz+kxVWR1iW4IQCdv/dW7T4deKvbKCcAWhxKGfDHhRSPHgl
wxabPSBJBMrSylts+Y6rB3NYI0D3saw1ufvyORHzgg7K9vX0mdZF+M+mkx6I57Veh5PHtRJubvB5
+D4GSxJIflJ+jte4QTj5SdN7A0dTmq0uwmJh79MYZXbO9rGF1vZCORU66ZyQ00rclONHfT+B+cCL
Lfw8VynxIIhu4dingq39gYgOiKf0kTgfu4UF/5r/0knJpWuRI495xTHwukVLcMMCpyDpKAdH0cT5
/cx7pKEp+QaH3BKVuGTCprG5iiwgv6sGHZNN0fu4eDRfbI7/0uRWnM46RWBT/ao/lYbMzrsBv4YQ
4/SBkyvVuo0+Y32CAI9j1AMtFPn3QpQE+ihVBMHfCG4NZqiobskiB45Acp6ChfZUviq1YoHsx8va
OKE3TEncpHrILJLyYkAUq++eUe09/Lu46cb7U0qaAwHwfPsIB1BwtIlNi9e84tr0UzSo0z9E04hk
yVN/WpnmJjLvDaIW0L3SRmpG4lMNReMHNocUObCApoNoxU4syvY0HzlNJ1e8kyk/vDROfFaxvW80
rTHtlBH+aB77Ow3CfLfBtvqwLm6Qw5odYifcJwgou0xVhJ+TxmNIhymI/xGf6PvZb9tnZM/ieBZr
GwmYBYiroNVUO6sxqrdobkSOVcNDWm4hRyFZkdbZdroYufrB6U1ju2UM5qA2GTQPmEx1ccjTIOQe
S6uhhiYiCb5NLNDhztC/V9aJcg8wAE5GWOFMbqxsvbrrDCXqHE3cK+rroeYZvH5ruvdjPq8Ls0uH
TCIbjd/S8YEDL09W1TOw0LEnbehDjeguxmp+3SZkh3Zgq5DQ0jvMEqdNTul2BquJE71T+O5L7/0U
4rQ1AcNR03Y+sCB8aGQlXxJpJpmxbIL709s+YDtyz0XVkp5c9JzF0iCf4Lrm0wQF+uWtfb3vOmnQ
zhUkLRm3XgYQJ+0HGuzIYE0xTzuWfZHRS8wRZYi7TOaVjK0jluVqpp725U1LlYy+fUtg3JnqdoSb
qW4rVJU5NQFT2V/p8jw/+cpH7wyiaFJpwGJ50x/EGRKSBR9EJ8IWc4HzL8zt+5VJCytVc5lvf5RF
3swJX1WHMmS67ImRGAy1rHBUrC92VicZAmhtlsyuG6fbxrcEieRUmEcew8lBIlxQmZw2rGK9r5Ku
JgtvV0UD50lXjVNbhgeruLrUNfHFXsBMdlgu0AaHsYVUHEs8nGiBBUyv4Tm9/vUz+UzdmpKtrprM
SMvF9WfWofJCS5jSLRvnXaknc6Il4X6qLDrIfy0JXCfdXJIY+KjNNKAt3eFV+FSnYwejTJ+aMhmL
A2oTPbmkFfOObx7SsFkqmyMDohu5ik0jin2v9bWp2TakTF6Gb4mj3vJ6hqp6j/H1n0tiezqbBPGZ
Tcx+KKSJNmWZ9WWFe8V3aGS4Vh60HVjPzpuhvl1Nk1nu8xkJcAMn023EAhX1SotQ/OmByMbGkgxa
l46sbPBXUWTI2qlI9osyZzrZqrryenkVrENZL589rTRv4I2uMsjPirUkV5Nu8MtIPvola316SgYY
IdxrX16MHV25xa2oDSa4IEu2u7OBbQl40FsW7S8KrkQqyEc6ysNkxBThFkwdvgdJlI3J4ar5AnAq
ekltlO48U+CLOuAFoM6XJWsZZkL3FXmAaZ9Z/Se0ht2iJjUxqAP8Ps4hVfQol9qx4lEs/m0ITURd
1VmsOCMh5YTHUySm0Kf23jv6Juh99PEWoQSHGs5/ZMy1+xuT/xFaNyMnmh8bqI8X/lCapMzb3nSk
IV2+3qi3Nn28rk+Fd+8jm2BZ7Aj6UCMkDc1jk6Nfzv3uQLy7AReUKZzKXKmGYGrkhSiTegre808O
f8fQbDz5a/dzaxOmias52S5ISWBCo9bSa7adiKfy5L/Y/hLGWYRNcMosth682QF9C4WMGzLFhA5P
WetG6Q/DSSQTmg3rkwdvUzsqOKF2cZU7yIJFIsyQFTeq3MlXDT/lwYpi8+cfeTm5GhSNLMA3VKcr
d0cwXGdbj5v5e6ibbOAF019Ozxf6jJhHHc0imCgM32TrQgByx1x4E0lICk+bC6uFxTTi8I7PM6UM
GbJxY5IWOACTWzdk/cM1oehwEgcToE8LvbKFzlDeCO/YYOmgrI9mTBOc1L8MRuZwkAZXRo4NZoiA
5HcrxNBUKvO/6WpxoFTJBhVfJye8ZhRVL18LFpEnqd8IHAzrmJHu8leGiS6Fozf0upbkWUBdI5K0
467Kz9C7qsFGCUp7iFKMXt+4S4ykwc2ezhw7cf2//bSjamXowK7NNT6X/HCBnyAWEvPvWCBbOg6L
5VZwFwFvzpYWJac/Qaegv4fIF3gzVenRbeSFR6/DmF83Mn2djIEgRnF1wEfFnSbIyJZ5sO7OqyK7
JyTlk6G85EUcDITXBx0U9qzx9NwEgR7s+VhB2xFXRMlv6syR7MbxR7to+veEDB9mYxBbFsqILmkk
ZTMDPNteWxC0+Nl62nchixLo8ckfpcsm0c2XBVNwrEeX8KUMMMdZapHPmrGrC4mb6f5pvQYvgPJp
/306WZkf3u7Q2PwL5Ww1Htec3Z6Ov0Aw9eNdEYjAFAvV8bT5Lh/d0ntBtmGKBUhnGg87CwovJOYs
Gdqbd2aVUuI2r7Qr9+QFzq/BcCW7rJfPAUCKzxhQ7p8ZmFv1agUrje0BXZoDrzJmQOghY5uBRmpn
t8ObxAGFslHncA8aQyxMsJ4aTQNKjUujz4TwRdUpNXsJbx6aUDoxaeOZAhwseOfurhgsCUFdae2E
DaOGttGTQ43xZbe6fDMjK4Jn4M3dXsWx9SN7U1VRHmvSCdgX+t2jPNI/n5Iej56PmyuoeUUPdw5O
yyqIJUdBj9JtrsUpeYh8QQElmSB4kxuauV9JHI+dhqoXtxzH4pXujvrNP99A2fGen+Rp0tkpE6Ns
qKJCmfyfDiZ3DCW//zGkxhhWH2OzeoKxkGQLguvvnH0os3ZXP/4LXFtd//QVm5NFqJ5M6iW3rz/o
OFvQ6FYaqoGM3bDFc6QwZ8zEe3R2ImWmWor0Aqn3T99/5X55Ndo48bZ2uE0V/T8c2MyhrfztO8os
HSRjCVb5Ih0BkxEK9TtSoHkfq2wSt9KBnBgrsnXw4LHqTDK7XKOts612RrstoXbE19noqnO62U0m
07HKcueundvJ1ckNG0GQfaHeEVkmGZM021onPLM9msOdAR25MugFFE4pkgq4CwsCCDz8cJ84knoL
wECjP+a+9ols71FISc5QfY9ZwH0W60mCZ05g6nHwiX6E+Mvi+vtnB8jzNqEZipwO2x4tmBqEsWVM
F3LU9NXpfXigvYn/jHUU5USnHkQjpASOMU/SMWkj2PWm8Yg4/hBxoTLdr2mc6l9UrMQ5ZjrmCTFn
Y66ZGeOKeQ3cEffUGpUL7OZ1jcM6GgqJA56DSHE1e5QOGQITNdjlkOFfHNyIw6iRZ7HwA3ksBnib
H9afvE97xNjcI1rPrD0KGRxTm0R1EvJ3PLWWx3TNPGZkL1bLvK5rtjP/qWRR6HYOFJwHDBE5oFOK
yqKoqawkon4FP0u3sEndiPSuV6NISGbaLFyKZZqM3PB+zUXdCMUtBbP0U7SWWaNZxc/qaksvaQiZ
unrnLQrN6ezi5KYfGMTKkYVbqIupW2qcwyEXT4GnmtjZdi53zAQAXVUDJbgv3hvuV7MWpiwwIt7X
i+7gvy1NBZ8/tIFAzBrHjqaa1NSxyd1xT3j6u1U28fo5QmHPJENTmWIFfKOT7osx/XhKXDAZctCN
ZdlTDm0QkxbauiG8Hr1KAriWScqnofsS/IRbBCCNpz3utO9kKJlny0v+4szuiILG4+r1YR8FeDKE
tCNZKGH1BV0C+hzwD32ffT8jmPt+spE8LIyk14wN2715sogu4V8J6cWPX7RXlcwtdS+3C2cFvt5P
MBwh/gGDvzvPBhP+rPxqP5G4pCZ5Ts3Wwx2UUs1+Mo0XcJ0V2oDN0aAvp4LQQcYfAfwtx7PH36uk
5r8M0N+mRSJK8th34zVOiLf1xPCM18SeGB04GosOXPXPW9fFUYrcjhMCUccLVvuI3Za4SDRfaG5k
1nj1M5mjRGL7nJrozWM0e++h1kI44y6Pmt6taX1hdAF6yW/SgUt/z/0so1TdUvOSoPsuMmO4Bns8
X5S9NzB9+CMFyVe20JS8jKK9aS3ymGRo8AJLkB27W/3Qg7MmpJ3WlrHrYnE2e3KoOQ0XRRQKhnuA
CQePu4xbIuYpSz5vEUaRRa4COxNdX+vWcPQcGvgWaloX1eE8KiWIxWDE3y/Can92rVWQGDHseRzg
anSjIFmZd3ogmt/ZS51lKHu9UHhtAUvP4BEyQQQwTuSA11mBiIfRnR2JNL+0JneUojEifV7S32iO
2Yc778t15qO+e55qsAlP95jjBhJZVD+53inRaWyT39FCoEjtFv4qNzuJZyGB1Hlg5fKyfnVRY0YO
AMln8XymEoVhVd52/UnCV98rVMGUJI5WeYyCSN4fDamExVurSVIbBtFr8LlzZqJcof+0XI2iQ/sh
BrK+CADBxCDA82kd13cCrDYP+M8M5XwoqnXl00kBXzh24gnw8RUdEYa+evauwcdY++jnxK83QV0l
7cIknGXKY9+bYeHu2dxQiuQDXJeQE8DTaBil5rWuhPzS+6+RF8rO8HNVI4v4g6AjXjEiwxhKM/zK
JuFbmu8gVKAgbrojAcjxB0aaqBV5nl73PKdaf+pcZUaqUNl3hdylph6ctFKY79nvvShekuuAi6Zl
k+Q2N3SXyLZ9E0OAqpRsZvhD3FcK+s1KUdpfdqdoCzpQn6mEPsi1h8ucTGvJqh23ciGgdARfbeTl
OEUF2OFXOqs4QwN/m+ToLElBsy8IaIobWs+n1louO5RK7AWpsiHL2JgDE1d7E3E2ey6yLXEqCoRv
jNL/5Rj2jp7KfryY4IqPQGAEg4LZiUXOwJ1FoLcrIDfUQFWXyYjYVkyqeqR0uURhnsNPbRdqNioC
5HfHHDTXU5lwp/BQ5e2rd9frofsDrd8qRZ0YWPgnt5mfcpsgyAQKv6X7BGOqUPfLVOsh/drDR9MU
u6/LQX9iCp+Q2bn4lLwI2TGUYXK/eN3dhN+kbU50yePbT0N0ljn2NWTBkT6boSJqaArpNGQsgFSx
RVXAZm/Ee+q1MEzsR2K3cHnY4hnbLVh8i7lmQlVlXUCUUnOn+HrG+vwiU0jT+Kc6XxiQq2U635ni
i3OKi3ku1vf/OpAiycDXv/eS3ORHzABtLN89IzfgTGI/UlvUC8zod6tnh1fwrfiZV9qfEpd38TvE
evI5WguVfPrfwyeoFs9FCQNbWBuMfr1kw0Rh1KAnwiXga4xhHuzmIYrmnqgKNM+IrLX5HgBSaqeP
1h56X1BqLIUdQMRfOLESRFqUPJAgHWxTy6Dp1ji7gAN3BxzETpz1YSN+grre3RZMfEtgW71ZlM1L
q4rRk/ddDHB2z9L0clzDGylg0GHWUgCZ9huDHAETNsLUHmrR/gqLP5kiINryG11QQZIJa+lsJGgT
0xXYh7R8D7Msg16gglddRU6zukOV0PJT+svLMkss/5AnhXvJG3vB3WoRO793Qn4iuhsuARWWcEp3
jH6JJKMWp5WVMhGT3+LJ+L9Zsbmo6Pz43EWrQ9ggfASI2S+y36MUtGd5N3Jjrx4z4s244yJEdPgo
2n37n/a7+SyZSwenXooc9V3Xgu4RqfPrDSyi6cOV8HoDjbttq+QIoYx1Ll6PBZ5eNwZ+T8acgYgG
zO1/e3srsNlD1eTcyAcQC+q9GNLx/jOOJpzgkCUWFj3z3FkYtUpSzSg2VRjZc1aawC6pEttIXsCX
hvCQ4ml7ct/WfixMBCDGVbbasMAf8CFoaVeCfoJAxIn1/cngdiD9mzrQmKI0105R9qbJ3/z/kVJ1
Te/1RCiKNNXX27E5Fogeb2iTii3sO0Y7EFnc+i9cSOC3PNfJT3P1vZmC2HtEfXJY9/4gDDtAP6LF
MUbAalJVNHe51Pwt7zeItmCW3a1rKTZZw8e881jO9OqbCM+p83NYwzAYKoUlyQz4bPWBLsHmDvgG
E1hww+E+YvGlI2T//Fa66pE5cfeJvgtolQ1aMaeY9N8JgqOQrt5Elpas9Buybf4z3fZfwqtxKhFi
8QUjZA05E1BONeitcbN6cDiVAx4ptDgtZngTUgaXjeY7yurgQhunJxVn9LGaW9UxZ/eponfVxDY6
MfTVF/S7bZru6eRiRXWfDfht7fcLdKJ7Qm3+8Ef6ttYG0deWpDD+2zUOceEbW2oOovC608qwh16H
l82yjzu0TzjY7o/UEqko5X9OWvU32xkfu0o7PSYozEwirzj3ShlS+rZxtXncOZepsTwORS7BTUi7
3fez2JP7uZcm3GjvaoTHv9fsMXoCqmgkQm08h1qoDO9qOUE6DUJxGH2tAlxPS6M/FZ380Rt0xXSW
yoScbRDj45omQpb4gBhB+ZqaE3GunPhD+9gTcCbR3t5AS/fXL3ezTOlEkPVTI9b+dclSkOPAPC9s
WqjZIFKG1xD8VTTc1dlq7aCAyLP/OZFqOCLd5etFo++RZFpT89XwWgDT7PjzoBN08sIeQqXvduF3
SYKGcUlbLGxVyxuVuDYzieqGhOlVHQq3dT5Yc2LA0uuMxW0qxUxpKyrf3kxW3jcl3b8AIWUjWH+N
4/D43Q2e05whE4Ymgo/ZPI7WiEPyGuJ+mTLGtIxXWG56Lf5QhwAXVJ/2eGnfdp5iTmQowKjBrihC
Z/uqmm0ikXPTWoieU77zpDXOftvwwFEPd09DKXdwVLbVtwzNp1ZdDXzD6jX5gfOL2oA9TNncEOOh
zdLk4q2hoqx7x1+sUaPc4E9ButLSyO9j+tocL9JII4+HsHvmZMrsaQGeLl1peQvTfmSKnYCeC6W0
shmkNQLVpm36nyVR6/emMSrjp1DT+7U2V8vIIf327Xo/RnA2aZZHUCz8pmFizMj9C6mBJy0fu82h
vPGA1Cnu8+H9OWkLHrJodvNdltTOJAmzu96UoKQQNatpFyxlb150guBTIxd6FiNT39r475Pue84I
6B8lbDpX3LsYTA85cy03gT/r2xSpN3fud44iPN94i/GgeNty5W585AZlpxq1VgiT0xbVbQDuSjyO
AQ0jOpZ9uiBejz073OHQPLZJV1zhHrKCpZWI7hZssV5EH8vmF8DLsr0W56la1wl03xiXec8Np9gu
OexZgvXc/2KJAqdu0921RXGfksPy3GZzcugyTMJMWM2MNoSZ9/csi2KoSIfsCI8df1ZcpuS8PqJ6
ZPIzhhapuUEFFjjv0fa02JI6cVUslrb7evjQFk9xYWhLFSkrzMTehyhxGZrDQS0EIS8ZSmS42CYH
5PDkbYTp5Aor6+halNdsV2d5LENmlBILZRbh/aqa2X+/2Pe9mrc0JMgMLJ7prXHMeH7JjdhRhZyS
9AyqmvsL8WLasC5UeTqKYtkScjq/abpxPGoJ4NwRYZjB/5ZBo0bFG+WaDx8webXjSzZoF3NuYVXa
Zc92vSogU0g2rZxnbl2jlTNBkloKl4UKg5kRx62A3mzCBSs+BRYR123oOHiOGo0Pv/CxYmqaQ3ou
qoMRKraYmprgL0g+I435sSOCP9rYmec0D/1pP1dBR3e+G0rkFGwfH2T7Yx1o0A/Hg9pZZY8Cis/z
3UcuS7QwMAuxfncifLK4/C4Cej3mSfrTOSs9rISIQv1199+PNzxgB10UPJlPMsWhEYq/d5kb7btE
CI63WHaAa0aAwdoGlZ3hj03NQbHJWUltFi+vbJakh6Okm4Xvva4CxnmDNxFAYZbmzkPrP7MwGR3q
O2fkCytiUh998KNE2Q71RPPd9WllmseOwJG7+Sm1XEMvjJivDTXFGTIJM/LVScIuRfOGVCHo6euR
mpK8Ui5O+xz7YhmnBI4MZPhUbaYtRUOyc79jeGDyEP7yuzZ+f47ZMu3Y7ujkxAVxnpAwJzMVnHQ9
3pDyE+jiu7Yh+cGBd+CVgu+UOy7qotqorlu7WC/dopA+5V2vPUZZMqGOMnAJHfgp3enU+NJcHUUw
1U0SILPwU3/wkShoYEoHaveppU8Px64wjQ2tEjHD0G6PPNZ8ty41k/i6bWiB+O/pX/CmEzCk2F1V
jYzvLoZ5KgJuMqiU2sWY3v/jLLlYFCqjV0RhVpQfPRZuTrA5Q2uXhSL0nnHKRUWJI9KZL4ILopcB
X30lUKETrR6p0RClBfXpJE7IYKa8nzsGFMPFz/JxD0RSJEqDRJnstFaptROcPvX4HoTtJD5lLC66
Yecv/LOTQQ7OpaB6YG/VQMuPGOhr0jK+tkvIpGkXDaKn0chN0tD90lUMHP0l/5wLF6bfOKBh8D0S
kpDvPAOWZiEfOrmCR0lZBsFLN2SfeyLUoKh+k7VOUjqRPm2hWZbFwmif5HMc5znkdMN3lwLtOEj9
ADWeTwr7P9jFutwLxBwNLNNv2WjGwHduOq16JNOs/ZNyxZODMtTiCK7fjOkV3ATkJ6M7fknPGsOe
YhDt2KrV7OrowntH9XpyOswaXwmSVr5qT8vAIXpP+KoPUX9+7pojg8kSMO5dycDX11ekFeRwiZXg
eyF/FLeGa5O0Gu6pNEiGeuZNvEMvcDHU31ASbcjLcowRH8AIODToD0vfUD4xprGbZQjrtAwiVKIQ
EdVrTz0cB7ODPZ5uvplaHjH3gTbO967bjmaWsxNiWtXeNgQZnswRc7JvZdGPu5Gsq7iHlyxcW68W
sjeyt5kHyu4DrWrUIv5cThMzEXa5/I+pGVDkfcDvTFZeqW1VgZt5d+FignS2uyr87SjWHiJSN51Z
fVzUHC/H1UM87v9Es4/ll/1nR0j1aft/h/VE4fJr62iN3vLyT68wXtd9Yq4nAaEmTmQ16LPdevfu
0RbycvsxqAlscMOcFvNPbhqJs0FccKVwnN7GFSuRlDCDMTX5cAlBWt1Ncc/od/Gap/LmE6wthN1G
oRGGZ4E/DaEJrmP1PkthDV3dRnUIR/i49r9enlynE22lKa75VLi17Xgu/Zj7Cqbad18c8PtrbT9b
GtRNW5lUQaTfhPYra1L5rrX/uvPyRfNmW8uvFrgct/VzKan6sl4JWylIPCzsgDBjrXxB3DBpt5yZ
6L5X8MPrZu+BL6Y97TYW+HfRGtaUlKAtbMVfuTZQwsmq/3JiXjZrwgebyvTalzs2ASKAXznmTgTn
GKyjM7Pwy9YcEdiqZrVhHFh1vV3n/xE1ef7VouIOJKlROupW2z8l82/bqbeSHKPVS5UxocrcRtb3
++Xz/KzjZbzSVAPEIDZKoLhLX3QHiiIdrnQ8wsacQT8kDfeahIywswftu2IJe0Ej0aWNGMS56T/a
aGF9QMjxWCXWGx7UT75mI5DxyGMiwCKXA+8a+gD6cbphszSpS/cCHs03T1tkHhLqMSJUeC+AitNP
aHbuM/z11w3uOcV89Ac0/zlvV9D00CCo9ej4uJeDnPWNenc+VI9PqvUa1N0r11DkCP6nAHcbMAh6
mKJ8Ge/9Gn5/ptoOFAh19JXLK4iYb90xJqiHBfEJGkdM5aYlnSDS84blVwJKr7Q+QklFteSTvtu9
HSDywxoTKTZS8gi7Q2Wb13ciuKvosT7O6tgJcpW4d1n2wRXOAbgVJ0jtDWc8xIpWDgEDctbiEiyA
9fAG1VebPFjS9ooEOmCUjPMj1GBTX/yfy+bVcFYS/kcKGXKdkAoSMjZsXkMUPtF53pqx8Dayjh5I
gQ3Kr4OSjIsxhAQM6T3I3JG4KcEj5nb8XrAsOwBzik7WMAQlcRenhw709RjChL2GNeKmB8EogP9m
JlYM5FOn6620LoRQuBx4eW9EBJ0ynYXzqEO0vyCyM+WHpuWj4RJeiyjmiRmVMYt/alpuHeU5fl2h
uS3lm1TZNfrrIcfl9whVxZGi/T2EMV26gkdLA1AwFfiDIe/UMKy6VZBApbPDqsPSzdc4j1lW4NeR
UAVqmq1uizhcOaoiDeFczKQk6lVvrf5aV8jML6ix1y0qOGtC0hW8U6hks4Z03CjTx1e0V1yCUwfP
o/jyueauKsMD4wV45fg3cIzPMzHL1oVn4IPwzq6DWCRRcBB+5XW5WpaHLd/xM5ezyBmiXOKuDXu+
XOV9CXw+XGdjyCcegGjXsz6Oh4Km7ZFM2AIuSRQWMsMc7xR49WUyMBebfhJEC4y1C1czBrnUiSZu
XtO0FeZ5POdSHAiuZWgcXs+wa3hcX/b7ha8t2g2pkUrojwjGRVsF/KcnNz3VbafDKGhAsL8kKw63
eC/HZnzCk99wjm42v+c1U3Koem4vmQV4NrzSkaIgC6+1QLXsBat3KNWT2cjHFe+NGwTC0MRWWdZc
YXWq/Xn6GlSgObF3/0JP/4GoY+XJA1Ms1QbuvjU5WN7+kgpoovqWqZstMb6cMgL8rB09BGtZnBhU
83vKWQ/dvRZHgsgdKn4B2VihDuZhv7vlKjIM9jhYWsHoUWFirwzxfOVT64/PJHgumeCvSlAVoUGO
pAwSG/CBkM7785f5q0CWZksLV7HnxSD9anOAPtXVGJiYmyWad9F5Ks9M+YxAlJF7AjbVHpuBfauX
uoolyJAcna3ZE9anmBbT+/zjTcPXCG2sElrFs+iHogbQxC7x1+bNucMDRid97ZuBMZ52sBN7gVfV
CSJQX60Cc5Uv3mEQl3Q1SgX2xyDDHronb8JwPnl/ay8X0k7Onai4LNJGcBTTzeKaoE2RHb2zqe4V
cD3dVXw+Gu8XZOlRHkpiR8lmzHWSw58TCnOr5arWK2jaPq+emz5G6lMko7pSSbY3aEcMCtc/D+TL
HL5RnoRL3JO2rkxLcaGg2wVqjSyukgQIGdyzz8D7IR0qG6zMswGKWkHp0xz95++uxjSpdGXej2/U
U0sK2uCaTHemYfjUBtv255mY+Cj0qSWI2N8k5keMa4E1cEptQ77ljJ5Sh47tE9fBuVV3f0u4g3a7
1Zdg21qlG4zt/apSKhCWb4L1rNGsqsJgAxqf9TeKQfIcycCLGb6A64dN+iEeFTe4AMrp55uOiipA
gLv3GZ3iAQaGE8XcmmZqshlLzIMx6QaqK4z6NIPnbPGsBKfB5x1OGWQBkSXfLR4Cszky2yZHRtUT
uhmmQS12lzmdaHg3lnEccvQVQiX3tuSxhAHVnibE+6Ea8CGpRbJxZxNDTwgELwKnLZ3vZqvQU2NB
FwP7cJjN92MFUm1T4HLP1hzd0EyCxtKD+X57qKf83ELj4DzR2D5k5ZbscCaXXOAMYfnpfTrpnl18
IC6YlZ7MkhFsFY7VTg9Ji1rV4TqQcf3CP5dul9Xzn/cfQl0JLtrf+yKXoKInVRz0ZtluVUBb3vrv
CucSd3fxaAB9v6+6WtkHZXNof/WHyTJypaVgozZAPEOEZ/t2us1Um6S+OW6K6a1Qewlyuvk69+a+
enxOcm6SgXdAcI/1Urch7R1HDqAilEEh+dpROabRRn1E6tmQTQ66M9UGxFmWlhRhxARsQq7BbfqH
MgG9EN+moq159GbviQIcuyQowsTLFEM2xByWbS7MIeA0V6kq43x1o5JeqDCv9UIDfCyu6ic/uDHa
KjkLlRKrmsyDF0Yb9ok02o769UmmxUC6Jt8yL6bejWa4F06TpN0rhp0qW49rdPBdoc7Dy0z7gD+P
zaeozlWfBjPK5ROuWEJUwuVQYa8MUzJEkPyiBa1J41znAhGAtNoS6weaPqIcfxo3LygP7gmjezgx
m9patryE4xv116bXE4napxMKOkwb85IXMc81O2aA2oXOGAzPDZyMF5+dJtqQSKdJ0bFuzJ1JAsq7
xy8ATdm1UBD758Fczy75ldgS9mkG+QHkDNKmehQBv7o0GMuIYamUpHuJ1tDvWPhdPX6PODUqXNV3
4UYGC9NalgsJ0x58Me326dxv5AQ1Svt8GglUsHVX11vNuL+EhCIz8if5G7iOYsfJHuqt5evibjjx
BpncnJ3zX5RpevvgOYC4WZD0hqA9UFW2BsMgHmcKknZtqj1jFoQPa0qRJ2uWco8ZKeGjestCT0GQ
sq90EryPUg2pjxPJRKehBnTRaco2D9AInNqPM45NcZxYnSlCA/EaQoE29Eh28OGIzU292jRYdk3T
seNeYWpeFjHh/2PuFisa+nibfXdZCGQP+AU/B9h0cjywmoX0t6GtrYrGxUZpIXmG3bEc883OCbNb
NpmYZ4ERforPPM9UKeUsyol8InurhT06RR4ZzUMqlP+0zzCIqekOj6IWml+8fQbt5jOlRoBgw91b
mdOJVRk11Owydw8sVOUZ2oYQJioCZqeCQXVLo5aP14OZ4GfRcjqWKpIR/hKtaIFlWjiljCggpv2m
UUTQULeGZuYs+z/12SUFQWZrlg8fTfmjvWnqx6yVuPwKhCMIZBzVF3vpActakyxZTp8d5MVD7LPW
r1/EBafyPa851dTKK8luDnMXIPvY5lEY4vEpgkqhWvjCYDmC2DqDlPzxMUulPl1wQlnfGc8wd1n5
ef4KgnKcG+NnnZEZBbGKKkX7lu9t4fHaQElsWSJgj1I+5IbaIHmjblkSZkin9pYnqpRdHtN77XEt
jS9rTyjRZQf5ymUpbvxEwdDK/i7jOSDCoHDcKwMfuXMde9YjYNUzbxTq8YkVI4sI0Rp7xFkyJP1s
a21bV7wf6ZF/1KGhI62Jx1B5uYdcrTH7pQZ7CiWfbNm2EReP9zxS4hMrexvNMqNxqZIDI+XieHo/
yWw4lOjsuOjlzjGdMi979CaCKK2yP+VC4JL0a7tJY5rpPq3x1U7kj3r42yujfjHhGlP1eKxauGbb
bBd3ONcz3GIsiVjYeWz9XzsupG9Y6Gm8fjQywFWNMfaR/39yIDLO6ai4oJMZbKdOBUzTQA3dCfx4
liP002B0zjX/mt6O7zTU4Cd71hseyXp0bMPTCt/QPDynFGeHj/eeup6Ue6oE/P3lCXotFt2WjKq9
vggQFoAsawp6pNBOsQNLeGNrNGhMJ3e1OS+BwAorU03nHz7Zch/FfA6JJAEyP6xSFDxrSeBDbUax
RNtX3vj2D2lef4dmykZpVa+8BPBsilHbREV7hmmfsa3jftX1pTexzahVe7Tz3hD17UigUUTX2Nt/
mMwfwrUuRfhVdm0SY9aniOo1O0A33bEsKYkYe6EbXeMne4bII9bLGLXO6W0W3tT/PY8lrKdLRAUv
Xz8u4sGrWw8X9SM0lzQFd3nYQA6NcZPZLe9u2FHYvsIhsEOe399g+A4ygP6w8Hh75RtbWnbzG+fp
x0cPjnTUHXukt4JZCRyEJlYbJd5R1jX/J4bX7YqvhUiDkCKSCxPJoAKw9vtX7OurQ4NwtySYHHmn
dzKWBwT/C6/9zgUxaVT+2LGliK/hCxDGY1XoX2bsRYU6ob2HZN45mFbbBGCqVHxigFBHP2O0KB0j
oWzZ+UkhQgTXOEOJpLNAF+nLS98Z6slvjwDAvUzaJQozShEzUm34rPv044AYO2KeISUS7stoMK9M
/rXOkluzZstJXsk9Tl8QUnRA93Xc8q99QWylNpz30zRNPIUTZJ8WnsfiWrm+HjREvfPOVHpUj80v
79ViwekjCzKmCNwFUACWIanTQUIXrNMHRy8CRNOTvDMdud61NT4CE87WHOaKMXhTMPZKjHVRb0og
W9BexhVLRwRnqIzDNE3VabduaozPxboiPhT/p3UNnNvEmHRP9E85lni4EK4iDztM+zlhlXuWsV41
pl6c5s6CTZimb/Fy05cokhjWmCeSdeJJEWg+rR06vXK2nb2ecJidANLLWL3PLlFfVMeeVwM7izhC
4uWuxBXM/E8HmWkx72los59moJTFK1rlF7DSDZnxUsj7fV/kdHPXZhasf5O3OT1RPBUoce20l+P7
j+qjNZOH4H//fua1RKWRaDoeeYlwO9yRGSX8yDPVtANrOeT0X+n6ESw5ZgzDVplI/aFqfHci26bE
1khxJ2BWL9fwkNKfxwXIrSUby2MrNCipFNMqOtSTpbX44Xu7lTXkTqdZCwyjGu2Wui4PIIM9cM4j
anwPEJrzxxb9R/bTIoJwcZcHuIkyCRb8mnIQjOBARN7uMSIVt18zCsDE/91vYXhpBUb2miV0sioN
zVV6xt19A2OOAWVetzOdq3v6pvhRNECppmwpd/gjjVGUtQf1SSEkR/Uf/VCQxrhMFcSzzqCz+Wh9
PRqCgkZVMbfyPiq5YPW0EhgVsAYPe551AnoESYgsRYXgjp0xl3W6QfX/hBKzm37eQYI0oQA80pyq
ARzIxa5yTwFiamL9/WMAn1HTElNjI22w+GCuvIztlBFsX/BdgfCrHVXlMgA5xp4R4srhGWUiIdel
6bqeizuyQ7XWDyjw9za0ev4uYMxAsHRVjc0zDXiBSxlTwqXtaMeoz8edRbcLeDq8fl4+glcKto2y
hlmj7L+CIhysVk6wEJo0YQkyRLM2VbWTXVBThlU0aVf3t4Dq+ZtTeunDEtOGXsufVaoBIiBxaFDO
u80KPh77SJFpttRvKNYiEeHL7qps5edtZj86szLpzBpjpGQIAGQIdAg1C1dABK7GIQhRIV0jIKMm
zkRsNE9stiF8Ste+PyaELYULlL6dreysVyXB6I/rUEtExmZozGp3UvTzTkWqjF0sXrfrMFEVO5t9
cVaJiBt9lxC5R6i/Qqlty0GzIunRo/HiYe3NTIYH/CI/rD1b00XXbnrDW1hpXMkXQ1Ef3crVfTQq
66fVlNCE48vgqYEijkRIOY/K/vkOZUFyu4wJBUH8cjhjwYgiH5KXUtdqoceQD9SP8koi08O40/l7
SVWku6M9XDLPUts5jwo5xrHC4+8pUzkQnXBlaJKObs5NO0Nt4XbwDeS0cf27c0ZAbh5fDDjIUGgi
/dZqBOK/2k37nA5SnCpp05FaB0SPxS2dRfmWiu+lrADJ1ZHl+wNiwI471zGAsUQHkFAEzC8uNkMC
gxE5of0iPUzklV8KiIogIF0dzFWhq2klBFsKWyfdlrgzt0HzPLEb09x6xB+VwFfac8JSRyzGpHJk
85BR/rfXq1KMFMRsdcz6QmF7//ukswBjX4oFfq4oo3HQAqisTBys6OsSt94T9sq7/NDgXh12N1AK
MTasmAHY4IgXQfwKB4gv4fYc7YpWq2/R7ySAhknlB25gtKbL9EdffOkdspu+EOTpLxq8CYeKkpw8
0S8QUZkA+3rdSt/DAHdConHAKhxVVv2DIcksIK2ms23Tzs6+Ny7Q+o8Hjj6i1yaus2kr+9pIfhde
wgtmWd+EvsixS9tzoJbxtgKj7aUok8Gv5IRfIQpj9A1vdzhtLRCfh40vZ5C8mCsXqLAT58tE6KPt
f3hilTu0mzKTftQ5FTLSSr6xKtJfUvYTHQQG8lP06XGoFiyxhV+j6hzhkfb1MbkX9QYntc+xZnSH
rWA5lZ2Pg1+IYcLn9bbAQMz/8loYFZUa/HZrlj5ttWf23VfvvWK0qmh+gdcNo6riv1HW+a4ptvvR
PFzxE6p0iXbbWgSyT5ODh+BAT/jY+7W++12e0UK4p4fG8k6ypPZr+hCCkYxtcVYVgUj/ihOqVZtd
nlMCHPNZ+hi0oUYeoquVXCKa0RZAwb1NmbYshMvZc5CvAFmBSlmfHo9zkmDaK2Ak4gA0XMG7iW7W
6SLoGR38ULAr7nh3HJvCmHOm9fZXkA6QbknXuh9Pxjxv2JNKLUOSTytr4hZZW8ZZLvwfiNwZ5GiG
fWZpSJf9CjZgnyqSocP2RztgwQ7LVsRm/LfokBHDenJI5/VOgozuUzfiGKtKvj8VEKxl4cJlaBmt
E8Xr6zOYlMmPbkQSEPYPebqcU/xKS4eWi2jSml8hxxSy2jPj7/MiwYLZ+piEYHEYWLX9pG/YqMHZ
qA/zEhZGCoKTvYqUYFA5h2PPLWKfVYng2xm+xFvehYmpS9/7+0ok7wlM0u+4xtyxM1Gsmhor+TzF
5w4oAmY1sSZ/Cdn/lOqm/H3vGxGwkiHfVgu8rNRyucxJhtG992DnJgMymxpcut3E262u6WVmJgvf
Ao3vVS/bzuKnhcJZhgG2y8/qt4iE65A1jxSDh8diXQcPn7M+BNKidHtOrGUuAIICqlYMrp2PO01B
xkC0U5iDNMk/Lckpw8prrSo1MFINu0uZqRH80BKCFiaTorFHD3zqi/yGhatpTS3eJWYpEjnPM4la
tvhpsLCLJLs6In4cY0Ozu8QnTl8BCfGLzNhEfw6mYcd1PqezvIsSf9SfiFB7oNCr7UW2xy4CsxTd
eoOpnYZzMTTz8tlkZdpjESB7Xq30MJ7UNEWJZpiGJ8RAr11ia8uTHih+izqxqarLEvFz3rEDPBqz
qcxO9SlEddHvaE+vOZSx+DuOfT5VOVmsoEk4IcC6ecnTAJFWqdF5RNe3zXQ99tlJjEAwyN2FDI3C
v2/FPMs2IaCt58UZVeUN9pcy31Yj7dHq9b9IqmwhLlFoqzWByUwyu8t5UAK5figc9LlK6BDiCP28
eIW/lqx6QQDFLHrxKvXumJCMIBCjoa//cH2QIPSWxAFEr2raUQxKGTVYLMBXQNwCcVvgjZKKuNsl
BgyLk8I/jiYhcSQ64X4CkGj5Ll48zvrh9tOgyLhwrgI9eC/WxPb/hvfG5n5WhlS71589eoz0GuXL
rtz5x0DjlLoF8WzQFAW1lk+dp2uTgFYZzJ2FVeRtA3MFXm8bW5no3NIdXB1wwG0ihLdsz/MaA7fk
ceHnweuGerKX+efd0UV2EJaeyd8O1I6GmmUzcGxkc5NXwxx5ry+1gyQ2H4NqIflMwbT3BctHp2/O
Lt0ebx9mFJUQE5qTkemBsFsReA3NA0NaU4V/bYf9HbQw4sYk90FvZsmcmIHagTr8l9qKYaXXIOpM
1LN8nutJT80sUqmnJuWhWjtolKl27r4h6uP6AzM+ez6hJbdDMbDXMwYZyN6dWBKAi7QConCZl+jo
Bfxjm1dK0w/Ss3GOTwEXNIgwIILjNorRCtl/57ji9MZUjWU/Mwz9aTuDsZlgqjwSA+eo7SLcoUh1
ltApD80mRBnlKtBKeDLSYMwc5bLAFVTOIOa8eRU8ub3+TTRfodc9i6IhfhslFo/fVtz1b//7Q2jO
a33x2AfK03hD+dLUw7X2KNYHTRHrUuyv8tgaBb1WT0Nd1kRZhriu/yni6JJSL91lawMcaCxj52gb
BmPx29/gunH2QKsFEygUehTh0IWMIpoJagCANj/kvi89lCgHiSvrv+TpcU9Zvp2N3+nQ92syWHdp
a4AOSyiAWLC3uFKO8wIdAYufeSRWOWh8PzoIJ3nIy0iKJe72WeOf6+P1QkjTwWmM2l5SmhEpkJKI
Tl9pLAa9C4OX/G4Jo3IL72q+6cJTmCvKSzfb+GVHbc0bnkFJWCNNdSijazuxG7HOvoJlRuk64yvB
yeetL9Wi3PVHt9bQFLzgi4p35Yw8bLSrozCbHkjM/A+w9nmfc22ORH3CNtqp2/kc87iDL2fHDPrV
5tV1aktz7/j66ZA83CxIz4rgzLWrDi9mgvDSop9ba0s5KFmtzL5eVfTQ94ziHL1YIZoAkEWy6Psr
EXOxOjx8wXTqco5RvM1ismmTIKuCCEQa6fiU97kXhVwk3MdglayaEm58V3Ag4oIgx1tM5YRk5xXO
IS3R5Y9FlR8LToM3dmf3BK0Pkl0euZglOTaclcTU1Q49Y9jbLBVQwk1u0kHs584HFfUXjdEL4aoG
JPWOdtryEiRCxjzPP1vuqvEW9Y77gRa9gRk+/ol2px68woG8kTUYE4MNjns+EJW49pTmh64o7UIw
f+sVIfXichXVZ1EeUq+Hf0fe/xVOaTWt7+j5Udiv0QLoCb6OBNXXVx2k1QySofUGXWnvXRsq/R9N
pxkfTuWkM2uxff9gJZbnY5ra/drBzv4jGUI6osR75v+Zuewd4E4ujFQtoItX94c+VZ354tj8EMb0
qsICrT1o6OORNTCo4F+Rkqgs62g7OaDmPuNJ1kGW4VBAPGkeo9FlcwF+yVkk6rJ4+oUphKsEzGuS
t+bvFVuEHF5D/pVvx+OlCIhy2rErI+bRdw0zppV7i2JXcadQf7OpM4kQ4bUqwjJZgGPKB5/E8G1O
qqfdU2xB4w7ANg6qoeauyAEjJMrwzJWc3pEv6gzxeE7NjUp4/FvzoeMMw82La6kEpOEOnNFraUIK
/QXKym35UVQAASvrkfd7V7lP5KL5/z9WOUAmoOcXFoCQPvnDF1FL4IJXMCytC+onMai/1lYk9MCJ
FzQhENozVM8MDTRhfLomjBi0AfVTvlAngjsAgtjT6A4f2cbHmdaWj+sR3QpIva+mpUmDHI5gahRt
ZmWO3zj15bjDYlUzBnPFSTEe1XoUPFCjd7Th4mcIVJ7KRIn9QoaROcz3Yyil/Kdgrh6jfSgRoJbQ
pCe79AFapgduYgXPvo8/OrlODUYCiWdcVNENAVCQKRgJXe3FJq5yyvSBVZSVZtIn6GawUQ6Bhnh4
UHDjcWoOQoZ1sE7YmsTONGGUi1KsWlPYbvqCevv2mkFRefaIXkokQXXaFo+m8sOVkvzqTmZYE48y
gxd8esfnJ+vuUTigT2hovaEiRqIAknFr+3hcGN16ZXZL9txXy6uncMrpvoGJHP6C9pDcd646ntyT
S7Y9v0BGBYEN/Vqm7b1fT3GTfvFYrAcDNnzd3bmxpXcWBa+XKkE8CfAjLhWb5i8ALWCKxxOIiG21
N/UqjedEPfbNO5j5CGtm2s2ebmROPPZdwjNQ4qT2hzhaXgSe8C/HUF7go1ZtvTyvdjDkb58k/Oiu
jwsuYKNKc+xk0+rYct70J1KU51jiiqn0iClTpULeP5BuWlAU0TnbfB/BlFj7DXnxKSTSLBraBkvo
Pb3xXe4SnYL5uJAxg6ctnm7bhrWzDWfPPF+v/46nuhigVgDK6AjNdXqbXDeW30Gea7DWIcVNKiX/
1oSiRHO3SqJEzFgyEtV0nskf/IrICQwafquxjrbL77xwY6Kwc+TOVrvmJQwmFesj/WUapUYipmUf
MEG8Xv23l3RSW5lJYkTB+7ZGHJta2H6+BJjd16SccJa6cVUxkY+j+FGr549g6HMmMv/5HhtkPpeS
7A/0R1FrmndCcaQ1B91F6oxp3h6QReo1l1Bmaf2JHLwfSuL2xxAuoqzJZQl3/3xxmuOS844/PNTA
ax9VHvjUF3KRKom5qZ8gu+NLvs+DUuPOjBnModAwCKEgjj6gpGLJy3tsrmEDs3OX094Mi9ybB1HF
HZkAHuxppYa5iYPCPgLpOv6SprzxYEic9cNNT1SIHG+gMjzoTPHv2F4O4r9gVSfCjbJ/fDl9JrqK
IyeoJTaPmCcMi4IiUbd1XsI4kIH7c5MiplXwtIRn+aW8SuUYrC+4i6Rw9Dz8K9oIZPWtVa7ooz8O
7olF4UD1wisK7xE3RtODE4w11HB/YvSKgqmApWVeTAFI6ZRTaVNf4jpNHyYS2ZetKm6H8NIKgKgz
jTSTAFvgyo/KAR+1m8PGeoTFgpJEc0G7fpc1F4t4RN8EpiybKcPW4o3Q9xh75LYXKn0yDYUlVpA9
uSu4wi6/ZWAFdDf/36kkpaWYw2q6M4bpZiXfZkxoMPZg/ybUK+pBOiPRPAamlOdQkIAXGXCkPCtx
oJUtuIC1kzoEvxIO5Q6WDRqysRl53WjtaA0CXixJveLgQE6EzoaHYKO3DAxMQjBa6j2BjUttrv+y
XbDrUR6hA3RpVFmVgghqxurwSOfXngHEnhhKpd/Is0QQIenkVznEDZJNOgXZ0d2gmeBPQWAAVfh4
y++fvmpG2J7BQn5gjnmpCZVf0d/5tVpN8Q120/R0tb4M6iNzOTz49jpIjAufxFkfii7xvs2oOs2Q
8aB7akDNfzga/Q3SwZ27fDR/P/HDTMXY1sRZFxCFoJkFJ8x1nJv9S1dTjMB3bvhwnmSQbXngtG+Y
bggSsshCebwaFLTL4kYx0RgPp0mY7GZNvVlyJrO/JZXw0xDHZFiYa+6q8wafo+JabY3ZAa8k+PfD
HIlmbwbLnRmbXtenMvNajIu7p47y/hcKuZmWPH8VocVFRmO4V9kL7nd0sj8aMtyGf2GOl8SoxGyh
sclbu16QLLVdWRQw1eaYox5AVM7LqaOhoe1kOcMvKjQya6AArlaYWZb1ST500812d2LAkaOQGsWy
dBMWUDf75XFK4tpclzZKfumEM7LM0Z05DkoN75eLAvjQTnxu76zTucuHqSjVOGzOYZF170vwF67s
Hqc1C1bfBStisaIFpKcPw2zkbIeeUMaCaAAJLdbcmXryzQT3tRzYOvUHySV5ebGGxVxqtvX5xUjd
UH30XoudVIiPF2sF1AScDnMP0AtADrcyDPpg0TQaddvJ383Tle/A2zKRkf015lpZldOBVfBAyq9Y
GyT88cGce7JNXwjRUiyNWH9JIRojRtzpM/tpiAKD5ILCMQ9HMD4F58aKOlorkZ/0CNLs4tflsxkC
oawskCLJqhEAst6GgOWo6kxIGKVeEyKZXY4bRcTnBLb5yW7qOTdVNqueaKbbXTM0YNaRyOXg3Ndi
920KoEXCKZ0fvqNxdn5K+JYXzHQEWic2bVxqhZ4M3ihx5/cpPq/mBR1LWK0ZvwwLwKIEtGZD1F/f
DU8S6qEtz8dvk1HqPY4h77aUJIlD6OrglrKe0vC2s/8SPDTRRa/YJIWv8IDXajCGGvfE4h2B5+co
l2/z/WkHtjlN58ps2TU5Sy9Sm4ASGIR4oE5PdOWrQj5fteLVVUUXW7vEM6CL2qsWlPX7vI0UBr0k
46x+0lswO7cp2cj/eLexGE+BNiTZQEPttSNzsHObpQtlxLE99+N2HuuT523+6tO3yO6HTcgAMGb6
RUPeMB0pFEz/bE1s/5i8rhiyXxcC7BNxF/VYqYKv3PNizURhJo6uWO/mpGixNlWFuQ18fg82RyAP
pEO0j5+nD0onkgPNQaehdAwbCbb5xFBVUcLU/hCsV2WLlgoT1m6P2we3XxJhDYO6AfAz8NUR4CgJ
ELdWAnahA6TB6uQzVnQZUv9CSIlO6Zvu0IgSHmBTPGuo5wJtBXvKUKsMhDsUmdLu+mlRw7L6CfWV
vbJus1aJcx1IL+Y0rV9LT9TkBxkU5e0zeTkS7QNmugDPlfxcTOPY3N//MW+uhdYGoB+fL33hXKQU
AzqrHiRTt9CqVTr+ZhT71nz6T0YoZOKW7IwCGR9l/NQ2jmM67Ti5NjfT0FxI9DGhA8BKOJPtYHvs
H3vDnmlF0Uq54ctebQta3K1GR/RpcGFNA/A3lye5yvmw3W7ueAx81Z8LIvm+PFdDYdBQA1dVK4xI
MQw3NWEaN7jMNuj4Uf0z0OOk7c6RatucY8wHKLEDXWjhF5ZCp0kqe0dOJ0AfBS+CsFSEET7q/ApA
tWU9D9Q8CGMsdHoTwtlsSJ5LZx0B1WNmyyCySKv72HCvIVruHjrKxZ6NtHkEus1bl6pihqmZ2U+d
lWBV3J+7MmVXvc/7o66afwaCdGADJUuzg5Lql5fJNsEDJocwCPrrUMLIqxGx5rZRdDDjlCgWWw9T
uTBJw9QtbNT88wn8YrnIjR3brFZBR2+CzfWX89NSgZFkWBP0SKEaMd/hg12hdhkhLXYWhZUUH9r6
JrfzoEDSL+x67faSjOXx9du5P0nBeDnIx9zq5u+VlKtqvOxRMzKsXrJdcpo/9gQRqOl6vbX/3mMa
DexVta90M1szYGR2/bMGVHToUvurwghXGRyNZxy61PCF2fEN+iBA6PhQIkuVTCL1DXrS/o48zobB
xU9DU3qV1BUQqMyWwpt5K/nXJeb4DaqSY9LzGYoz5aS5oXm4YMSSsKbgpoMVkH1n4624ObgjWH16
S6XyFI+hdNuzLTUN6EafNHQlNJIO6qUD10+H7hpC9VrYNhLlaVfH6FJ52PAiwm2dcPdyP8/0nqRr
8vtCKCeMKY+OqSfS0kbAi9zELC1W/jy+h4GVrA0OwLdwQanYnXo8gHI6oXHt+ndET2QPZZwAizXu
1Im/kGogitrN5r+qF7hOXyzQeFf91wg0W1Oho7fHeE21XxA0NVDOsJFhjoLA6XbvOZz+l+2+GDsZ
kdDOJjvfFjiyHHIdDG0NdYggb7MTcQ+jcJqFESCLFXA0TX6D1/N83pWy53T0oj+FspULa7xeuNhb
OKuVOEsBDpao91e7oFQgFRfjJFpgcgU/QRcIJ4gO19fINWNQ8LeOLxmmauwDRatapCedXYWmy6Z5
q2spaJ8IgdqT9X7QewwUYJ+D/hf7gJwc/Ew4CRV7tkBAp0gdZxkzcsAXPkjHflQE9ioDj0od2FsE
LJ5qKc8DaBEyTkNP71l6RoTqA6LQ67uDgGXjaELYlIQyn8OSNG/tk1B0B1u5OyLQtbZUaUkX/9RF
E+MzmgcNuAVCLO2/Gznjm00ZSHh5iw7yVf3/R/6QNSAaGAIxSDcVPMGZdNl1ww5qcElmvk1oGyBL
a/jQSWWSkqn5vZrgfMP9oPItsbUcj80mXT+ueX2LVxvM5SuEWArhB0hcuIOHbmPwn/SzDG94mNRE
Ph7d5Su3o2Fiklp0K12+9k/icp/kHTOS+d1OQC+7yceXe5l4xiVUzTGLAZ/ZdqHecicielhNg437
k7bU1hTHKtNFPffye3tR50yPpVwnhdDASEjjbl6w8u6QuVVscd7gVlw1uYN/lJt8KgXsa2R/i7xE
S8UNK0P/9OAXpnT27hvcZIyAcDrDpdHPf25ehBO6F2pobsYcKpaGvF+ndN17888RxP0pfaBLLe+E
lZvs/ZvHtHMwMOMydQvXYipqNRLvnMEbTVfMY/8T6PlJgid2EtN+4p8IPWs1jMKg1sYRBJrrlpbR
ujs4Y9jf49iLZ8lfbOQjhrL4dJUfw92xi6zHd95qCcD4iYWxIBkkt7uoWCbRNjJkCZ+a1Jo3hI+5
x9zbKorzl6PvzxUrkPI5XPFFbVX0TZFqevFFafviNDF8UgRqzhjc2aeZRJOR2kygS2k6QCluwCsA
z1DUHxlzuI0RIUzQgAK5/Yxw8FIPIi7vz5O2vDxBSRW6q8fcG5LlU36PUMSUIuwLMm0zYICyWLJv
yp4PT5eBkY4nrBN0aIqaGK8beQQ+woRZcI9DTRVdKOoMe69RpPRqXH/aNcb27suO3cKGfsrgw5Oe
PJoencseWr4dD3JkvoLyH7zIZHnoHU0Mf728mU11TVHQCRBfMqTCokTnMME/u2UHnQBHTW48jDoU
S/PbG08a6kIPZ7qmcvcZoZbEhDlx/LC5sZnC6MjGxVWBEsWjkPHpo+TM17HTtstMBzrx42HmPSzL
5xsCwYurfjm2wBEeh2xJjq3WNF7gNfRULyETfo0a/On7A2pBPbWjsvx0an7E8H0pUw7VGli+o8zE
kuDmVl2g4Zj3zNdD+VF9D5fhawTBQM4vEYpSMxDwUIKK4e/KWalH6qpMB5ayTOP0ql6YQ2k0kDyt
swcHdU9gMBcn54KVvfjBA+hds5pxU5qNzCq6Tv7BOID4ies4OCpIbKQJqNfy9aw1+F91kSdWpsh3
bSywsO11WyziyssmEvtYuPBh/gCtvhaG4eZSNi93LwltykNfJnP1F3jDt54Kip8W0v9iIv+bloAn
kswEZD3msdO2waTt4d73Hb1os+M3FgVaIz4gJzwUWNEl9NtmTuQUsWMev7CHqYKlFeWyztv3K9GS
jHrSR881ciguKzlD6L2XgRK2LCSwlMNrIyg2UBZlJMLr1ldC/04RETUf8S3VN8CZCLW1wIJSt6FD
WUyEDxlaStqj1mSxNtFPcKfEfC5HtqLyijd1tUof73I+6kZVdsRI0CnEHkShk5PwatHXowtxy/mJ
exrUB7BeUElupwy4u3mSmSBt09qsmiQExbudnn4tODMaRvdFrC6wky2nYTfbHoBK2CdnYb4TWB6f
ZY8ITZCg4JxX+99e3ae48ECVwAjEo1aURA8xyAUX7IqqzFCHlr2jLjHbsmR07SsOSDhP2PUfE5zO
9UaErAE0uBZHOhE2y/2grYTCZ/C7asVufN3HUxA2T9ySVbFgR9R/8FFhtKtym11ctBYn5XOO60Es
L+zTMWwD/LYZZ0SzydooC4eIeKDv/U45Ghlaj272iJPtQ0PhNfo7ElbgrG7MHNDIpy6cRtFkHT32
OrHlHI/RUMlmxRuj8RtZdRTG1dONy9ah+LG3hLikHlxoKMaQ6A1d1X5F+Qxe4rBnDRv9iUGtmyGL
522qfXDTlehOqUCwBJx+I6YJguFiHCM3g9oY+C4kgPWrm4Glxel4Zex+QhhFpZNEZtcu6ZUZ2ETQ
r2bMUNIkKJb3iGk3f6xmbGYgcMqF/DRPVsOKrNt7Q15D5j9317UTQ5dHRKxBedalOfj/zXSjmMST
uDe1RjGx8x7438CvwTONRWGhgknSSxzSCoeq6MmuiAem8eU16KmA6D0BqU0oco5j1HxhgkzTam/k
jl2hboqrKV8rWza8SeB2I7pwwv9DesjL4kexJmqKqXsCQQu5SV+IHkFyot/TycljhAoZ/vq+N2TL
og/KPmDWhUp16lpY721j4V5TYwjeJsAawRYwZtyCeO3+IuFfRF8Z+N8UcjuvA0MWPiPdgv3+ewwa
k0Ej74I2eG/W2cFswKpq7vIwol9NFeT+V0lZBRoA8sUNh6EP4lG8YGV9tlaM2asS3P7C6YzoUpK7
hAnpp4GMfGijic3BIANJsD0xNq6ZhOILLocIYZ/IGPMufnpesujwtRL/N3Su7aQGA1gupHbYAa6U
55gLWWkFtrdyRPhlg9oTb0Jdd0AP6gFcXZotTlY+zPmKTboaRke0XjY9mM7wH0QADFvkJpVPcB+i
sVYx3qfmttD9NpLejb++HWlf2cWyBLRnoWf8uNhVGNCdwnITpoRAA2diQCOvMwBEGR88omwP9jP/
X2dsFxr8qltIxDny7XJRzqdf7xZccSgVw6kX1JcjHZV69GE5ukeNe+PGGSfGhZOsf1YRaJX7yXdU
R125XVlc1HgoMgAZUsBsWgdGyV6st5Gs2Y2qCK2yPQWjE3Ykn+r3IskBFBk/PEUlEjUfI0+8A5LH
gq2sCy/+k/4k9G4xxTmgkbRnwV4WR/+gdXzZ8qsmSOyMLIEvQXJX7Oz2xoZT4t92yc6zDUh5n5dU
MK5BmZA0o0j5wZyezUNCbOdOV284/CQbM2+sn+vsrDOZFmONtJxoMKKgRPFqpdud+FAhqgE70kk+
dJQ8Qq8VXJuRs7KttCVJ8xk6djEyVU5+VedvOL1FNJKk3kgErhtZbiAG2atkzQPWjQBv3z3bSORQ
UddWeoXlVHCMSHnw32kV/2QQSfS8jGmQTEV+ax0wIyZd3DDvNStlbfAvR1pTe5UHRYLmOBh+AvuG
NvBFR4w9S5b8hqqDcrz2gfQvELxX1TW2v+GvBcBmImYGG5kzfzF0UcJtrr4HzN0Rs8El3aFm4Rmt
3/1k9N+IOXnUmqDKwmQLi1xKS7ZLhYqRHiJ0pvdblvDpiToobKUp/xeFLbip1URaeaQu536FbecV
Mtr0SeQOrtexzqjQUjVhCAtmIbS7D8nKjOTfXaQsWg3j4uniK1q7MriBWCPdIUXHU6AQ0vyrvNwm
T5ZF0LtM4EXJHSfbap5Z0CGTMqn2sD/epE4AsfG4eU4sEnjzAkRZLUTFR/6H7lioRsTp9wFZXjql
6aqIL8lsxpESZhBH//VcgQuURpCyY5bajavwQtXsOZSKt1APUtxfX8+anwEFD170T0IEiR28+uUl
4ToKJ6XfVK7eZeJ5BsOe+HOJEYKhlTexpztNGFxb7DgK6UprnHnqFQIOnyx4k5J6qXvywaSUcwyg
7dqKUpAv4kwscfV8a5jEVt+lQlbcopQmxJ8bfseyTm8S5RYCaHXNysS2B0JcUGSaztpTu1ymlRC1
gQy7WJ/ErjfQWrO2sA1sJRyf9BZIbqhjQFHxXdtkQSmn6jCtJlPuZjqXP4bRTvYTtyHzin/BccYe
UAVZIa0Lx5+2VyLaz3JOyWqfzfIMSt55HD2PxzPcUjwqZxQTJid2x9BJkcm3CPZLY9399N2NVOa8
kb0gT6C9bCqzEOaikdZQm7EkSD88vQJARDRMt1Swfm6buPGHvK+GFJe9deAnzL5ZYALZPaITofN6
p6TCm/pVmyxC8xEQ+V/gAmQL4odAovnVdL6x2hDm3/b5dgCG/LOM95f3H+x5qTs7zXUNqP99ugog
/Y4FeTLqON3PdMUs+NBcfkE6Pxr75laZmPfGkJZuW51nYNS7QFt8WtlyVbLHtoa/VqK30ufboeGC
f3a6COjvHq4qEbevUD+F1JF8uvu4Uz1BjvLx3/qsKPu7JNh5yohXzXBgyP4Q51UdJM2c9q4g9nE+
pCmdgqt5fWZmwOJi9wd8enif4YhPTEXg4cMfTH20PfmGneatUkJgd1bzWmNNMLRwEWrOoJ5b0m7q
wzYPo9d/KOZv7WlKFW9lkg71jwBRsIfIu+I/Pd7/xnqz/8oR9Y5PPtFQhZ6NMRx9zUfjm/1he0Zt
b01d2Yu7G5IRDmZAGY2RfTJZ0xVHk3pef1GG0zYSMkxw4OyHJLuGUiC1dObffgha2DN6DyrXudnM
Ae48Icr82bRtXLCWD4GJrIIZcQ61uKWIkEffzFlRLIbS7DYcT1GN4mUlhy7VmDU9ksExYp4KyQOn
aNJng3/wqfs5gWcP5CGq7hfyg8ET5RSUjWtJb0la09vIgwq5AiAR+aZD9hnAYtxOM7b+SvVcJFSG
0AzbAoYABrqU1kZpH4lSc9/Sz5s1AIV5d7ez2PfYlL/GbNLXV/uVpYjah+ySOhQH/nXiNitu/MJV
+P94/2qf30R9NGEHRHdfuvbe2CP0L112wCe7nIo7rTRrRmAMTRNZ2Q5805U4eNqDd5vjqIzJlhWb
Qzk9o/fMluBwch/PXSOfGj4QXMhpGOYSVeSF1imF4TWgKHKUh+g+64ANs5kAsLriVICwE2hUuq4T
Pb0Em+ZxcTtwde0aTZgv3A+Zb95uRuykxSgjkL+wljHKZXGRK9YeqevoZsStghoVpm6o1CcHzX2H
t1DPCBpBr05Mu+iTRL/5ADbvoSHTp8sDrvRH2BjMU7ZlGh57OCJByrPk0IVNLvYSaGlZcqxtOQ/q
mv16Kus/3sK3tdJQYLWE7rKvAecGkGCcWE9mSsCbBdy/IQ0/QSeZxwwJbkCwK0f2F3Ql0Ozy8VUR
HzZDQgXY8kBUYvUcqL8XDl8aqcUD/QNl1AZ3DwOghZDXclqRtHwb0pwDjHTsfZhwNhMygki0jM6b
D5Z9IfLhQqQ7Pk/hUDHVsb3xxdhPQ570KFf/qsWcDUNUiXNcXNjG671X37id4/FR7RCDh/tWCW+A
J+EbhoBFj0krRPMPyEHLXuzqlb1SEq9xSihMLyEZUcNENAyDbhbKuVsvMh1QIxyugbYGhJsMZJnD
9ziNWftnbxnN1L5tw7z0TzvROAuVD5CX6J1fcW6e9K5leHmjnPjHdaRgqmfsUXU5TIyBx+gEaWbn
TYiJH6NoG+ogqlpmP6HEd3KziH5vLjHzgk0T8ZpI2SGsO46UMeejoAJb9jcKcYHEnIPzyWcPQ0im
+hHVXrAaSG6GAEqbzW4vOMxqAVln14WNrupdj0kTAL1ky1ikPyd1q3uBQQCuT02DgS8P9u/yA7bm
j3QlsOMvLeIfLCcnGt3q9dokFxwz2IU0c2pQ2255YxWAGgZm12QTNOWSVK9+8DhHg2yL/PURAmIi
ViuYX8MmLE/60uyhTMV0tcSmC9BC3mDXRaH9pPCu7utYGyDJrSoRpY1pB12Dv3rCKgwHFH7RfJA2
Tvfc8qHR9h71XkiYR+aDSfvIM+9pk+FJZB6WNp97gUcLO3sbZaYD2U8bhEhtzQiFB3NUsZ93p9pO
9C7CR2/C+6S2LxQVzKMSBJ8wqrvSivYJyZy3Pf++rqXsxT2P5La+CPVwX1MjafmY1moyapQ6NO0d
VpRUEeLIyMDei1CSOfs8QZztaxKsAE9C6bS8DypigQYftlmzeMfLP0XnoftSFET8UPzB58eCpGpP
5Zb/rqsKcCmbFpRMguz5SKFgcbXDVpLpFgR1sdyYoWeNYXjtqYwJs/oyhMPMl6XnJJhRwT/MtDuf
d/uRMscMw11vaMLVgXgd3Rixwd6WffZEX2o1HXRODyasyfGRpKJQvrbEBeTWyccwYOBreW/g7vwn
2L6D6bH7dkJog0l22XGudIQdSLpXRTc6F8X0UJfZerQP8xLUA2rH94WgK/yqdtnVz9v/CGnr17zR
MuHq5UcUMeopO7CM2NtHnaCdD43xr7ZhAfq0MFIOlauyCYnNp1uTF2ocdzif1JznVGyaWlDUxB0u
Dn+puAsforzkIbS2ixm6BgjOy1/rByzefZf8AKd0rXSWEqWn3Y/VkKZUEdM8rTkgCslXc0AkUMwU
ME+cIKe67RXo7VKgf2uTU/BgrT/d4vsoPNckd+0FCHXPkKSiuiBRJG1A8JCde5qDc6U1p15uraua
HzHL9yFGIAxXeh791vXCLKl+/wzjkk397TXQM06orrqz0kMLGTXC+vTyxGH7ZsZnv5olOO+QeEYH
xb9sWcwTCnk7EgJPxJ4Tb8d3TWAnhWogd/S7XoBsgy1LIO6+swrbOAWxnBxGB9bepGR4iKRP31Ug
+f0n4kifNDPUNAcEY5tu+jvAum5aAhewiVJ0NU1PxC/LUpYRg9mE6Wp5Mc3eym3NWBdkO3wOqkfJ
WoLsCT0I3ejvYbUyvsloGfspY67Z/bs/Kgh4/30rJyLuYOlAjLZVcHvi2kt71aynneGUeiV/JLGl
1HdHiTunYtFxXULhYIWj3M63BRZNxF2rNGOyDvAXu7GNP+G3ZVHmThPIPpQ73ZeTOgqQ7QUKQoVH
Mp7WeXe3eb9Ut1Z3i3G7P6UeWpvEDHeq3stbNxP3N9xU9wjq+CBwKKNqgN1L/G5O3oRGBBsvbCe0
Pb7i0sVwsVV8z1BB4koIcHWrpWB30lUuYliLVVyIO8eahSg92MIJcLJXsCWoVvNDWagggcGH7qhh
fgFEfk5z9KPO9pGXhMBPVAtePLw5oc+BZe93HE8grozcVPp54Vz6msS7EN04876osT0ULlt4RBXL
qciHWlgesVMnjj2k3CqxwwaB7O6ifgg7B7xoUtNV3wleLyBxfZqnPxv0bAIz5fdh/HHG4jbsXNlI
teMmAZ5SGXqtqHw+kPTEMDcX8stSRc6ke8qGV5ghroSs+ENH1gdGSOIZWUbm0bv8jDZvqMLhHheN
TKfj1SD1IPsXH4VnlfVkNv9IkBNoF3OONOqQRWK+WqahHcXcNJW7nzNsIFrz4fWaSJfUwDG21aiY
GPvQMEhYVKM45Bz00t46ApMRBCuf7wRO0aM1bVgFtDK7+hNgoX4K4R5dK7Q5pFwZTtprQ6Z1VAa4
iDcZ4QZ9OyXe9VLnCDuMnnYt8PiwpdXnptCNiYI0l7Qxejzv8otdrC0c2LEaIxNrMzPwg1iHkIPn
cnZ485v0DABcjsXtZpKtUIu282TcOlychuDEPI/J+lZtqtiDKZjaN3v512HRlYxdkkCXCKrwtT+g
PzRPym9A+XKxs9IM7Rmjm3dq+I+Wrip9XKuhBAntZnEYKrrEAcUAJy1a0VIsMPlGqBShtxUsduhD
+dR3YKNwkmIooDvG+NKfxuAySzEDfgG/MoHHXaChF7HI63eHnqyRjAIMXe8Ga7eykdB2TxsrwxJ8
y5iZu1+YP55jB+TE0+ei7dtbyhUrowBqk+ZyAbxjXOnOe9zA/WzOYMWgvs7uSpV+LKE7AYQfSoM4
KAwXm34cHzO1tvuoO+t2yRxFiUDznqBBgFMH0UKe5oPN093jbAEILbg/whjHD/ESfBwxVI7TVLrG
Qdj3HlpSaaBfiThFgTAkxOETcnBCFXkVnFDkg0CcT+XnIfmKmA3cCWUba/GXZVuDa7cTrM11zfDA
GumFD9P20L5PcLY0rZXyErFV0bgO51YfhKqlnk/idLu8w1G8olkbXi0qGQmLCf0VmR1mOPcNRiem
ZFkHk7I1qDqoAzFr76GqoE+Zo3jSuMdbfmrSpjVyuqm7hgwCX3gyon6P3+/wQLmSQmTGm6VdVYPi
7M/TtStpnLWWb57iqGD/Zvzje/dUVEEjauuYTpkQ0KO0vXN6KR8o18KyTdvYPAeVdkIC5fvI24Uj
FJN5CV6qfjdrt1VkRbU6dhbNEMCIcdA0kz46ffnYsSpPhC903EYjKG7wwjFi+GA3sBCRtQRcBabH
bgVwj6hNH7OSs6aD1mU8hKnu6faQO2BH0K2grMa7kSdABKJvo1l5SbauAq2uGeANKORRB1+S8B0z
PHoD1l+0VNyuQAbKziO0OiVlI3cfbBV2yvCMFcQ2h56muvEoGhoDMztEB1o6+VMkXjs6Kxab41er
o3uHrVpKxKyZ5TP4UYx6aM9a87xRT8LejJP0t51AgsKXtfKXhL0sLMw2CGBMY2rkpw4k2cVIlRO7
uWTSJnjx66PXloVl6u1hcgAlsH9mbmf7mUJfNHKrT+CywqA9qoMnEp+0RrH0GoBXhbcZ9awx0Jqj
Ou/ZIWzXT67XpKyrMR7RAb12URPFEt35dMOeA3bMMvLQTwnVp3hmxttopg9098WHp2bS8SlZ/ETz
kc3HgJYY+9+bFbNc85F4JatV2CXasVacCvIHi/1b5Z76eRjzptKgz6Pu+ZR3Xk197/Yqc0xUC4IZ
tUZUJ8vODGJ7z9bZLfGZy1JQxuSOneTPtB43B7M4lqysGXFyMNtx6whT7tC75Voj4qBwDaQW4QfG
ba4lBr5rWctDt4/CvQ698Pmd6RQUdM9sV/1NcVHKSSaxFvvjSAnAnz5FMGfIG/ExPH3bZVSTWU9g
8FVi6dCj0ec95AxgX6rQu4jNGCF2UCdp5MS9UksaJSLAQtLU9evAYRn0FoscqKO4E8zUtjcbiSC1
J615UZTvuLhrrW1etqWxgH7P+sVJSKteVJDsXObjNvPnfKDTkR1C51zL35UNqnp797XIfU2b1G+r
j2gXOcUhBpQwzmfbfzeyYDCuhlS4xYC3p8ACPCB6GucDsg+oDlnf7IDNKwgGTOHNvM78o5DmE/Bv
1Yl9XpI0DomosfByy7aF5eBym67QMtUstA95ecmVLXAOhlvj+jcF2ttsaQvh6ns+a8MDNOPtlt0B
mlxqWLE1rHImNSsUlDzkdGFjCj1TbeFeLgplZ+K8j4q93QOreTg2tNjt77uwZzVDXXJJtLgKujwW
ggkg6HU2zpwSqdHnkpTcJpxhxpCAYM76HSbDHlqtQwfrg/ksjImF0CyOLDu5jGBmyNcGm/fBjI+X
8lAoqHhIKv6RxZVwE9otZeSkizz7Yf8OdKG6vx/GRx6Zlt3mOz9FD+UY2uK7GDn6CmxHqbc3P8iH
5mDa79T8eLPMK2rwx6AHVamhRzAHAjJ2i0EPkA9chPSBZZT/Ph3bSeymK3JSk0eeIyGPcq+HLN0Z
8uuF2zcGgRHaCFK6ahPrnnKef+U1hUQ2jISCWRHVSWcOuMpaluu1q6pMvjWec3qU/mrL26C4Jzzo
Fmt18Xq4LVeWMras32Bm8NQjDirw+T2Km5JWPfxPxYn+TBNe0vk8bfd7lC1FJTM0KXX/YgQ7HgyN
hChITbR0C3N8PJLQjR8jWxBRzpDBGoBtFlblzDK+u+TD+oxXdLoLIRyVqq/8bRl7BWw0FUtm0tqE
6o1rEUmgC+Um4IjXQT2mkp69H1yC67+o20/yPRFvhj4YnBTIQwdis8Efo1kEjEbhO3U5WQNKNvzp
IDIIfWAuCOWXwO88y1R3iCmr3DN3WpWmZ9+2kvZlGo7+yUGI86YR4+YlV59NSqG1tHCEemugtVKk
5m1UQNdfZVNNJG66Wqy8KOxL2KW2dNH/W7NqmbtibB/8Sm0ICLUy6fQw4G7R3I4IakeXVYSKFD5P
YXnh/Pe4b0sWq7zQpx9yf7j13aKQTumXoBdy3c8X9f7Z/XXUzfQUXdM8TFySg2CcHe251jRB2jU4
suDRL/iCVmaE/k7jrqUaoXPmRf5EoH4NWTddO6SOaoZYOpjEfbyzRxml0Ax7/iQo2L4acinF4pkx
pmOuhphsTf6E5YIU2lOo9bLne3VOSoc+eFs4pY/k0Q2hPl2FUpelpMZVM0EvErjxHYuwjNy7mWG9
LTbjvfJQTkRmHG1AR43AEV/2y+xq+dkB8HCvUCbDG8ySz3mL7c3U2Ao3H6csw4cEpQXrD6ODavFw
DWpFMThkgJnkctW7tdKnOkgDs/jQS4kNZC3biaZ7S1lwmoaHFs65QaiuQ56C0Fa7pDVPeiGAAYAb
XGYShzcMc5xuXlX97QH/6QILoLmZ3E/cY3F0T8QmVEjbfUtP6hrLDp3RNHEQmcZMvkkvRKlj8fiG
QwSY/QxSJL5+fLoB/F/ChnazfPfhfMY0TaTnYrCjpf7nUP3kpk2P++g1MVnkPVnt6YLqKXZI28OU
rMMxy2B9hGDsJ8U8yq6a8UDwbWju/RmLnKCiUOuuWD/ok19OlvJQWgylzINb1B14WQoAm0zCVMXj
NH/WeM0d9dvF8NlyU/wz+A6+JC0R1eGrc8JGeNPfeGSyf5cI/RNSdrc1iF7J5yEYnmxjE3ZQ09pW
vu3Wob52+HEZnLr1r0ilaP3qMro1dxhnnQIC0vTI5tMN3bOP9wBaEUKm0Kum4GqMQjnylSTT7DLH
TF13Q7JEReP8mqBOBsLG6VNUzZqK9y1QM2sWDIvRlXrN0IK3uGGGiGrMUdXAF7zvXPJtV8IcL7EG
ZoHVE/ocgUZ3w+0kCIjxVQSMZD5yG7ZijGvZiFnefajs2SeAnGnYyda8s7CQSRWie2qCQcpSEz+8
DH6uKx1Gk4LmkB2+/vG8Hs2n3dooC2xwcVoSBb/gsFAqXMsOXEinifsv1iX1co7hX1r8grCXEQyS
8lzLw2rOu5i10op3cszxd34EZytY5K2YWjH2fYl/7xEjYjcjsozDh/w9i5SjNYkkXzNAAWP4oduR
TkekyMCUFq3jWu8+OEUgx9DcI190yEmXZyL8a46ZGbFQfDMNnJgVvFSJZBih9E3CzpuWrYxWAbHN
dvf602ZiGF9hcS3CM36l9rBs8dla7YYmfEJfG1Y1S/SrZhvqQy47agf0OZXx3G/yVMCEI9dV18iL
70YASgyzJBPogplTpu1YvNo5JxbZVcAEqu4L4vL5P5Z6AtRzQ4Zf/53jQvRmDxViKYqYRyGSb5Xm
quBkt55wshYiVVpiKoLP9R/cDe8BtCh+2vXmi+BtKfM4fjlOdhUAkco7AnZfsBrfvmPrJtEKTG1r
ypNMeJgXKeUWjmnaL2Sl1b2yFedPXfyRFr3NWSBEJOhm3KR6MMhCseKGGznLgIjXA0T7Ub5T1CWu
dD3VGGneXwFqh1tV+vKAYqpMH6kh5/6bNNzImB6wJgE7XHFQWM2rjcUT/BfIyr+EGvxlwZQbx1c1
uUnn5I3x8MhY87cFNXaQjF8saukCv/GMK56EBj5XhFCIOpTRVjspAEQcg+e49Qe5fiMm9ig9DIzm
l4L3ZfGT4eo/DeHySagMQDQ9R2ry3SNcUcShTvOOdtYzY2j5IsGWC3lFC5s06gTH4QOq/qrk+098
pH0/rX3VgDZiLV4x5j3GR2ZIbFCqQrVVAqGxZekB1BiTc/cFb3yGP/jKwzhFHjJJDI1q0MUgjedF
oLwmUvRIBzYTXIZxejhHkIn+1i7qpU2+fxzLaLaNYpxJS+f9aTvUXoCQjQNl3KxM9rbZvWcw4cPJ
F/OqY8Q3SDTrVMexVeyzhA1Jte4sTjzWJfvaziqMkFiu66lhpGHGB5IBGJE2l8uLS9zx9znJ4JFI
+Ik6Yck1sbUFXQVmefVz7sm+nFWsSQ0AsD38+ijdwh8bjukDV6YXNtFSinAp1ImqMDCIRsrUgxUy
F/zAcpPvT03Jf/U+0TDkJGs0DhDiYcDOkVfHlEqs+6fckdaZUFLy4cd+L2of6r7YqgV3sBZpvjS3
0yIKwwffgefn2pvCYSbjzNycp2Awg8zXclrJCb8oljrrxt3N65eGRRKceYpYFdnkkf3vhnKrH2JV
mkpRSHpSHLdzxqT+QvdoY/sU5e8++1APrquCA0P+ol/jFhl33/g5bU5/LC2WxNwn2AYzeeb9s5hG
7SEdtURp3Mpbhgt80oFMynv1iiycDos9ushYL2oYD87//ljc2ZxxycGgb7iqtuzmjjsSWp+z1bXR
z3uM7R9KkBhDDHLI2E1lD3z5RoyHr/cfO3q9zh5oLOqhnH3VlasrCWBsr4LxKqJiJAi+RgziBZZK
kMUd+/UzeEGOikcwDeqUnK/XoZr1rfNe+eUnUrNVvqr48MskgZZx6JuR5k9zn6LlflYAt6AMgvUH
ZEuLkGkEjt0wMzodeUVlQz3XHifwCPo9MA/i654hbQ7QNweszUe0IgtKUCmv7p5P6RvnQxogo4pM
Nqk/rBG3po6NLg7E5aqyJeEsCabzEjH9lR5UVEzRjmEiG6L3yYj/VqM35zwqt3pD/jcgN9NSGVQ4
Z7yb+DyYJBqRQ5Zuko+d6h+9gVggzWT1JidYDd/6MGZZ5PKVb1wGF5jsP8g8u7KVcAQnwUKgb7xF
9e4MfBMTKVWZueGkmwWcniO8MGzDvBzMWETt5cgUGX+7OTx+vv1hkNgCeegsmc7s7/wCGbqRp8TD
kCESQDOS6tNVveJ1dJfAPfHd9HXgFcbkvSnLR6QcAkQLa+5BlbmwZZaWmrLHjxi5aHaR6sWK6B4f
M6EWd2RuWumXL2vOTnfrdp0iNa+WPtfoV0sshNG099+5ZbLZt0lZ3DDeg2SpcSEGq0X6EX4rqpiI
40BASVEcOtDlOhKcfDr1hlXCRUNlfZsi0TtGhbRqL69qqbHzhjbF3EGxeysZ1zQLaPN8Stbp862w
ubbBeihz/H60dyHa5YzVO878OTKPV0Pro4G9HnCgJHzVZ2cy2nk6sMUG4xYaUQw6/yVSeJCdRs7C
bdH08cCbdSL21fQxjoKVXIL3f3KGmJGmSJLFQc/EGK5Xvh2JePhiDX0KCWP0wbvQbD5CMZl7Q1jr
ToRrhujkDeO9OmDC0rhFH1L0JA0YATB4Y9B+/AfmxG4u3VIWBRmXMPyZUJCNTuZ5Wk8YQs63XmI7
2B4HbcIVeyq4oZpYRcX2dJIEqczQb73Abng9LziJttLmD/X/gxI4SVzLAa4FbpWXqWzqnsTKi0du
1SHSIL0MhaBFDOFRmu/dWL7JowgEOzC+PwZT+vZEj6oFYm9fM8y+EE3cRxmusgPE28BJ7SiAdSan
1HtVhSAU5nMBsORZo3pAhVIUW6t1MYHPrgPnZ5IpLf5mlS0VevoBdxZafSHjuXl9JZm7Q0DuvgID
sRlabowz8+xRVqqbGlfuoPzbv2KBii/sd7SEzqM0j0/xhmbJEmEqJrSa7apkCoKkDI2cSiG/xJwW
ALkj+//0ArXS5Enud95/pZRlf/KVHOOdfcF4JykyW3r8KzAqkL5IRKRaF9okEtAvufpKwFMo9nor
LnwSiUSqzMBCB9sG0VwcJ6sc+DHBVWrMfincs06bREbocY8Ctx7ywhvOnMV51PjhHC4GCraiahBU
BGaeXM2g6u97SLtXAJyFkoEUggfO1783PmoxGVri+DTEjMagwPgjePoYbFkq4FjggYt0RLk7LeHl
9Kq6mSARc0ElDP1k0XVWe3sjYjOLd0PnTLwDSjkvNjg7x741o13t+gHUuzGtllJhugUr3njxOBQi
tGMRV/29HcyTa+2J+a96Y463JzL/9iHEtVow9en727dhs51i2zF4lD3GCkaHmTroVTdoM3IGZQ/N
VEd9teR7ogBjFDV4r4ptq83oOUjk42MLYcKlOSZHkl4sKNzSWmnrlem7KD5mgZf1NGQMWDqHHAic
rGi99XOPEM9nqhMtT+1nL/3KqMXWuNj9OcslJ3sYeIDVrdMb/TnSbX4iePZMXcBbwtKyNK6zCxL5
gYCtVhO5rU7PNr7FRODZ+xc+FK3OmiLIocL7EttMV7em1ZmD6Eg81y8pR+C2bxsucX38a3nR9QIf
T4ks8iT+JIkgj+NP1IXqcx7uurhkqvEklA9rTsvxFeLdd5Bt8tdDiv9ucZUve/gKmFj1ihi68HEw
S/2a4hxDxCG6nLl0Ow65j0g8gEz6VThp6WTkEZgV8Yxjg+RsjSkMRdMB5QHLMONww5emYFP9iiIe
aHXjQbmQ4P/LfvyXMqw/kqxqNbrzEp3vF4c7jgOHbZxiWvF7PXIski0bSYqsVjwt6itvUiifyp+I
nPG+A60cLgt7f3Jh2A+/576UlUpX5mcjSEKK2tGlsAcGSy9ywSmg6CF0fsR0r/1tXCtRrve0mupD
XqIV5w9glr50ZCOSWTPYud+Ipd5y2Tpz0cYFa3joDtRAzRvinqzYhOxD/QcA0+9o2DgQ7LqJBQ5D
akBtksiDZndtdmIH/GRdfA8KLCE059sWSt3E6gdaY8OfMvsKaTmMED6kzowmkfgGtKnygKgGwFNV
ri8r8CM//eUNpSZRgps5fbOBQovbGwMX9RmYIfCiy/IUEIKmeMkjfmN70/CuUo4zVJtq1Xex5Qtd
spmg4t1EjiLulIepAeEy9jwkrXPJ/ay5jQLoMIw/JpL6vW6l9glMxv6rR0qhfu/RM0N4tTwnveh8
Y9kIdjoYyExgBkvgxGy1LHYnroGYewQeoC47G9OHyYIrIyrYdGCBU2Iudg29Ed9iaWrenSFd46So
zoFf6Gef32ge64zA340WcTgzQJecxWWRGCQcBuIQeQTPin3YKbHiMZdbptu4Kg45ZXtDyQnrJS3e
zpPyFo8GTTHcuKbLMQLmKmCQA3FUb7RNaDMxmoT/DEFUIT6GGNw5xMw9Zcn+P/r4hBAlLTKLE7aN
jJAd2AmidLpXr0wzt78vMCb/b+liIyijN6OzQ4XfNq8RkzGjpg2w1O8HqDmr1bWChSwL5GRr3LjF
wgzANKK6WA02tz5bK3SuQdYQY5mBwmI3WKRz//VndxYRLq1yq5O+JxrWu7KvuxPwrI6mjc1APyo3
mZompsLoiPYWCyhQXoMgjZ+ShVU02iP4RRjiVDZuIWIvx5zGbM+aSJNIQRmriwET9Asw+2cIqj8M
fAP/rE7WM8DmKpB11qUthiASswkwiI26b6pEEvQcjjJ+kXOFYi1iG1T/2+6MaO6LqsVz+0tS18AE
9xeVllFu1nFf8qjTKwtPkxOGRe2hX1i+jRtdmLpwq/RuXUxXJH8NSrKmDkVYHxRDXeHwgsaPOOdO
cFYSD0S50Gxxr1kUS6DCBtvjFtHWpATYq1b7RrgXbGHc8RKcf1xXoyDyT/5gKgYCerhOi6X5fYIr
fRSGUG/DH7mO+WkgmOg3jr+t8LuECUBkk74HlYjV3iHbiEcMA/VYyp2s6JjuuMdpOiImca+AIXFD
ctn7sBHn/EZ8dFHJui7qDa2nMD9PteC/s9CinO04vH0VSu5neejbWOSxkjZtDkEIisjGtW1F6I0n
Nr7IIH0++w1A2x7yG6ckOaCsRfZTkJ8WDXjX5TrNK4iFAVHIo2eAnVCRcYluDIy9RG20wPYN/fQ5
6IfAQY5gHSuak4kN+3hBGrDA8kQZ+3N9NYSYwZtSA5hKIGS6ZZQg9+Tb2MeAk8cmX+VeC9XWlnyd
mnBXhxyA63c+uKC10LOfv1rkecAhPGg88hS8vTom6wAmHw1+YD/hwK9n5pK/UPx2UgKKrrOF36+r
Y6BxZqVDxgNQIhaqAV+W6bRoVdJ32p+Xc6f7N34jjpHTirewSjofD6pH0v46nGuUCQjbPRnUYMr9
IgLCV8MQnIaf6jc+zvHf/B+6fzt2DIdZso+hYI1cDW3Mqo56MpaRofMKpNZrFNWtCVembM7o5vZQ
m3AbD4+xT+lXaMucCIGvmnltESjTYIW5vJyrv7KmaO5WrK4LhGSTxj+Qcye8MbhJwkKb+dFlaNng
Z+qye483/pBQFw2wUCWzUymUSERpOnHluB34T1B3R27I+g0J3C+VqxFBargaf0e4PA4/o9l1mCna
aG75eo8FOfe4u0T1DjHFQOALBn27ZNmqb/ishClTOn+wKIB7PcTBTUBiezKZfUxDLTqn/CWNXuST
v0wARfifR5pTtQ8AX1Rarjj6DZcGv1tzh3EAF4PODh55t2hGYBKpUQAE/mH88roWUpzurM06T4R0
YCg7mslYnC5JYs4NEImSASljzLMPTE7b9CIT8danVbI4CIW7EXpu/x9JaJPBcaILKNT1sM5X43af
oZTFg/eqTu7+GSwGUFQbo4kVWZq8+pOiN0kC3aLK1rVI/6Ijm5fwbQAYesICkQHXrOu0ucD4/rin
ppkSwqOm0nXSlfyPX42SlbSbKcJ7HW75khwGLHoEr5PPIiNgi4D6xggnUXqhdoe08N1SbSMZdHA6
DguXnhJb9GeMEosYqMlvYLK8oShZjhgiiNekt5GkP+MFk+u7kO8WiZgYB5aPpCLJk/kuIbLDqa9k
niZ2TCNc5TMPOk/Aospf1USnu448Yw+9qVGMwgpRbrYE1ECRyFLocCzJMuAVSibFdDeeq5Ra0w4S
IlOLvMhrBWHSrkzgnHvLwXGBBFIFYB8/FKBwGR1mOLEHcHQ9S6Lc9ggpUQSYmX2xdJYZUqzp/xrG
4ymeunSCT4mOd/QiarZ6warZib+iMHCcA6ptSXglBp8YuJySpafvKPJVr9EfmZLmtejcINREqQBg
ax1MtKz34jg6333F9CjkJRxrEzPyWHXElebG1dfm5xd/dxdlW33B/1KLVvowEglwlWQcKK+O47Fc
YvETSzjXO7WDPeevgxFrK75PVp/kwjMSeAI9k5TBvzVUY/iEC0/GL4tezUZ8qYo68pGj9HHTeQia
NO/15SI09qLY2umCBN0lRDZwOfvRjNbBeAW1tP4bVyMQoiELUuJyO6f81fjFy4PPBLKec2K26Ndp
SWFuDuvCeGz/0+9NX1JkqN1Ehy0ZQGK8ZywcsZpX+aqHQ3ZVwyk4+pGP5DmGl8QqffFz/75fI6bg
1KrFWoiyspbzmvKkAHriCVougq0m5J4YDhvoQfnKWzVpobjfi9JFY+6gX2R60maMfHfdcyLZeMEP
mWPoedpNWo1uvJKWIr/6s+rV2589hLBR4XnT/8Ezxj+QW7yoocbVhx6UF64CC4CZJQ1L8W1Ag5jj
hNiU3Wa6bO5F7PVNVLwscry4n4OZ6KbQrrX2+6upeb7PmyaSTpZiEeZ+o2i/407yqCYk2461FGSk
J/WTOkBWziF3Ydd9P1XuNy2izrlEaCZG9LdcbjtFTclMWc9sG+glk9MEr+uGIq1aCvHFOCLhwsTd
mAjqZMCh7teHpzIYdtpuEKvBa37yCLpHdZ7Xhr6bIUc2H1XPRVmPxYVCRW0uRglEr6PyMDBZ882c
icHFxaN/OkwVX0zjfJeSFQXcPZGv5Fp9ENcWif7DI5Zk1AQ42WP3tUFdHVxmk2ALLH+sO3lSYotV
ZFagnleVqlM1lcikJpMf+TBDoMxrn5EfsO4uE/EHHPdmiW8OonIC2aQAtm3OdZloONdGzPdB9xnV
zbTVRuozCWoUNRpzqyY7oqSJzWhM5v+T6WV6G7NmQaHuKTaUieQ1RgD+NunibxWOEJB+9Kk50ywo
ZKKWZk2mJGkfGckTCzgYd3ZHoU8vwBF3Sb4jKeWMYdWn6Xtv0Z463MaXK1VXQ3235T2C3bs1t49H
UhEAK7WvSfTV4xAFGn8hCpSUW0PVdOcDtVdAB4XuCbSG70U/gPIfLsSzOTYX4RY8QuV4dRfwEzZm
3WMvc4z9urs4pRyUuGeDqnswfi9FtW6ZpR3EFQG+Q4aHzaMsyTB7KPvA8H3mIleAT069e7ZhVlim
Zmu9932Q6Co9szU8kLX9tVPy5wI4vFy8yr8Zz6Snlb4La98fMthFtkEAMyowEra9lqcqHYYdULL0
fWBURFc4tQNiJwtymHPhX6uWKH6O0oT27MRO1I6a6PIV9g8xA5vGBB4d+KuCPisMimMxopSppUNe
Wu07Tj/907lrHhDxUbUG+sYg+AFU7U/lvaspnwSx1BNcbsWhO4wkOqJxkTuq5xMRsVqRdx0ps+Y9
JgaCsv91HkV+fuGkkHrsFdb7WtPGSFkRhp0I8IsK9hOdgMa0TNUso0I39J5/r8JaLMg+4RxGfPYl
Qn5PXuZbjFhPTH2If9PPROsmjIzFFxUMaPgWo1JC7UftVmV1IKC1NWmPbTArghs599ydi4twhpED
xNiZE5SFq7pRpjSWt1RVSeQ5PWGo29hVRMFLI0unOrRkizX2e8k+RnTjnrvWzxAGosF3CIihWxww
6PGUY7ApeClpfo7GrzP6N4wla2dhWcMrdrKkKOgLM4xmVAK2HgIcR6U4ZVQzktHb/nRMd9GdpeZQ
v95EHj84MlZ96Ncc4Lfh3KUYA4Cgtr7UDtPHcxi+QhWiTEo0pl1vwTSYitplxnSersShSb+GfBQJ
9/BOnhCPPF3uPf0QBYFz2ugH+ZRhADZ8XwsWfSy3YhOMlvFFKFfg4cyREQujT/HFKnf1DoLm0FmZ
zve6th0JPE4qtCTKNmcR5zIjFb9b+d9mOX0g1kFP7+3dOBVuyBTmSkJln1byhFKqAe4szjFKSImA
DPrkzrC9qdbkx9Gbb/GZMJyDbjhsVtnr7SNvbo+RFW1amjl+yZT1jYyNtrcIYdp5YYh8yxybafHv
cz7HA3HcfFeN5/xXlaaGjH0GXaSl2xRH70ivoT2BFcKpPoB1pdqTWFK5xjGdBRZNOtylzMawlLlV
H6eH87Q7rOklI8W/hUENRtOeboM/tDjvuuuBsnmR02CcWKUdNV2cxsbNDZbPUyVSrmtWd05IzyEN
hyqXcAk1f6OWq/s7IJS0kkHWqffFQEy/Ne093x7hsAT97i5r/8TBOAK2JuFULYvw/TO1QOoRhIwR
gVhHZD0W78EhN2zKxfRJz/SQQE11TXomfhJeFcYA3g5e3/0bKh1wFETONc1gQWg2NEzSVL6isXmR
wjH8I8k0CA7VHt3BN950mPGtW4If+S83GtABUb6ltlWqgf2M0zFP94GhCGPCQumJoumKKE/orh1/
YSGpCYnx1sr7kjS4gSzeYJN7XSorVXemodpRSEOz7tf3XXDRWBY4mY0tIrm1PQIAFbs/82tlEGkL
U8nBqWIDJUCRp/B32899FDNEBy8f+er+rLiFuFL7unkfz7AFuIS/0uFsm6nbPoWYPiF2xtbFMPMu
32IR9r2FBPz8FQ3k8/MrdAoMe9Lyrup2bQUkCTjRE8WogrNygWPzzOqICC+WR/TilHOdF4herK8f
slGzLMHGSDyakRDa3WAiDOgsYyllarMect8Ubv+z58GiKbur6DFqHa9CrRCGm2aLHsnCoVi6SfiG
bRBurbgHDMKX7+LH9QQtEup+7AG42pv/pt1zHNZ4KJkB1ExQgUyUmNgGUghr3YFTG3zOtyAG8NZq
ZFd5bnaxwnKon82vstTajrat6zU8hhjmYOkn7bRfLSmSdALhdr3iGrrV/EQy9Gxsq5bJwoptqTng
mYtfYK03fELTVpGkrAuz2P9UjjBVHC4hkPO3WxRfl/yccTZm7Xiq+2KxwF8QLJ1uC9SdhACkh9cW
FS8uJQirGVuQOz18gwx5x8S65U7DoUoTHPkYsJh4S5MntgGPkR2BskLXOoWToFLnnEDuwxdLyjDc
uWwyprOUGAzL6XVaAvQopGiTtNkRP52h0rbcOWZbzfN+lQCzzMz8NzNYwF70PCcouOVou4z8OHBW
/ICJUpHJpPYjlcuQ3pPzDTHDslufGRTcoFD/sW4VQX9uY19U6rZalU6XIVj2z5MrU4X+J3LGoXmW
zHBXjBM2QwKVsyjF4IB3Rie7Ht89uXiyL2mRtvaW5vf41Vr9H/GRZVy/Sfel/8fz26sZC/kIbeMj
nUrlo9VryRAlmzWjY28vrfosXk5AHLzqeGRrebHFey9rQ+nrZ9Oe/Pb/FQ8ELu3tvxtvpQZQZjmF
pB7GZTZc+ME8B8ry9hnzdBC2qYUdj/C/uTduFuyAptlZBcrdOaYwAS70/V4im+vLJTCAYotncQB4
gdNOwwJGbKkZ8s76in62fsBEsVLgYvdiwslxm8hyTys5j8o6PE2pfeE1jFWUHxDevXmXNtPQCAnp
853l7bJk1cBHyq+cbJQYmmZr3pX2AB0JAwaTvJmfkXURI8p8aUURsolpq8PqAzdk3ZxdUz3zsoiD
vb3xfGoRyx/RbmvZrTcTHYg8U4vup08EbEvydkfiI2zjwL9fErmAPbpoaOx6Y1Df4/FcNu+DT1tJ
9InmzBpfrKNYVeUsLp3cbifSGWoxAWKFMJ7WcuLZ1iSQnqQphLz4YnQjL6ua6R1VxKR39tJovOrS
WSMyKlKgFN3JeJ6C42SbezJXAoPfVE2/Jm4GwTHRKucFXf5iX664dCG1FkcQ8vm9cwJ47a+NShOs
TXmkJETX/cO8+8Wm3f2c0Mcm3e2L1BTofSmM2qXdju4uS4SZ8WCikQvgxe1p7Ss1ByS4vmwk37f6
Aon+FXF0PGF7Y4zDpth5VmrGET5Sen34YH3wbJ2gi69oV38GkdXNEur470wJRvNPP/F//KPYP+60
fB678ncko1KR7BuwUR4qTzCmrcRUe2+zWTsPdhLJajBn2oWEm9EzevE2SJI/u/JYc/mhfH3Dy6LY
cp98QKEnbxnf2zVhxT8eCLTkgqcn/nCLSbhegvVPNmtA4zX4QL7v3n6xkSvDTSaGjbaRaUlSGk3a
sgZ5W7ak15GAmuYrRrVEdznwGFK1HEXyUse3zTtVhIIbFCaHLfb7UzpbjQDBVt4P6j0dk74CIR2/
CV8J9wkX1mBe+TtM8g+7DnibcXE0tA0K53wTK3MhfBlkS5JRFJMBYQ+ZTatrcWe9RX3h6rEhY52Q
eNftB/0XfY8iBkI6BhJEFn6dA8if7HCq1jo0bcXEr02n0RknQtIsMDwmaeHJNojf/7EovIxVK2fM
0KjR3aN/m3TnuIrIHokydpz/DYGMIv0I2S09fRLrtgYgcgaxC71shEHO3Kovg7WO7M1ZbBnjnMNq
1dO7e48x82Z5yHhi8/tTEP2HkxEd5nHrSvpW252N0DKTMOmMnJ0xllNjeXG0XtVHqgHccJOJGGs9
E3cZ7u1oYGx1OisMSwlUkcuKD741SvBaaIQTZCsHvcQXSo/6ZFIbKG4rgGVdKEn5rDI2/6rQ4Io1
VDhEjMoIrfvJLlY1jS/EH0d0T3Yk+PNkYxXk4vxs/Gs/MxF+dSFeJWI8+JODdDTXA4rzVWGr1GwK
tF8PyinRJBVoLvbu7aMy37eC+PdxRmBVFbDnwhSU3NCGM0qyuAPfnEqwye2lN3n2XcA2+30klquB
Qd6P0dZL8E28nCPwt/9jX4CHoTOFTATAvM1pR6Y+GyOysn2tlNopdlHeNm6gnCmd4N/az5+JBc2B
yzYZU2EZneQyiWb6g9dTRk1iHXuPgDME3rbCqDKnS7JHNSoK2k1l1zi9CmBe1fMIBF2ZHz+G0Kb2
l/4CinFTqm0CLVr58E74s47J8xXT+0cCAGoW6zPdhPnK/LpdvWfj0kWcis4PB+eOwcFeu8AITGRz
QBd9UA7iWNjp02rRxokkYo4Jf1ksW8J357aewRFqmmeZVxO+rVpsk7BD2ER3+g/b+ph66lIvJNlX
UxP/HNswtKWm1So4VnfVjGkfD5Did+474pw/Zd3hJZcIoRKvxX+AcdIp65xxuPKMhSLBZVzKnOV5
uFqbJYhe42nSp+9VTX1iwtogsw48izb+UghhJCq45GhYmaWdoj73HR+0mR8sRitTeg5SbfZb8XzU
p3nX6y36sohUHYB1njHKltUt9e2EGBfTeZxXnxwJOSJm7nJnkmI/dnQi3AQTxKZKo8B/q/5uKfMY
XwpOaApR//5phG6rhpZrEBjssyAH0qGiZeh+TJVBBgwbKEY7dvH3JU7Qi9kmHPO9U/dX8fSb9dJx
40uTgGD9FrsTZSIdMGzSM9qdfT3Q5MzUDqsfiLa+G/A+reXmmVpzsexOpFAqoBZ+BKRumlbvnDhZ
jYOQ3sN/1VFt/KpSMAh3SnSgtYPPMkImNSmSF7ocPG1Hp4RrXF/rwHpYc423zeqTinzT4Qyga8FB
HZP7sX0R+XjIYfOvfvmzGjkPafOhGj1ZuayzRNPZS0yXLOJMQKagOGhjKBn9+kKwoVNWcc548sxP
usRuhF+esAHo1c5EDkyS+arIKUWA5CfPdSsRd/0cSqmsyUCkQGJ8CCfDwm1gpwqZ/YxByllELAKY
vEU1F+8h7X423180QpDm1h/dU6JiVebAF+2MjOzpiubGpcaNUdZwqdJLj4yDK7x8+qWT3MnZ79xh
GEQoxUWvZ1rdV3k2CEowZpBwrjG0YjoyDa4yOij51/vi8gwGLRWUYMC6zf9PHER57xfE4kTEEd6I
a1d8RVZbmRL/a+XGQGSKEh7x1l03pB82W+IdG4ktql2AifhX11eShUp19wSkAbooGGwbQefKOkCo
khIP+r+GQBm6MmqmefC43YYh/5qmgGywJZKCQdDMqNpvCVso3nKBm7jKra+8Fpfz/euBCzHt5eE0
u2H924Nuz2iH9fIq+tIHjXhrMWe+RloHR97IGz5M93Ma3UH8Cxhsxg+EEJmUoazvAtuyib9GvQ6T
oTVDSKbJDsnPEMaUh1fF5pWTcIVROsDyDtB39yRp/5db/cHaQ8sKipnEY3CAc8Mw+1fIF6RN/zMe
tzDR6MWpqkDoeTU7EOq/oPt2ezAAXGN9BlEojiTVDTvTvCAdEvxrcrikJP0qxbNrreBHD9fK2cax
ecLdhBIvt2TMcqoLz4qtsMvyZqcw0fdPYyslgbxTV/RxJSqKJhgdzppMO1GFRDVmL7vke/ISpJSI
Kjwr5HTZb4CHhPsQW/9f4DvVI53mDoKdUrSLQxQvH/JxQ965uSeSNVoDr8CK0K8q+WXUlVtPddJY
Ve77AYHH/C82OvsXPkuwSimFCNsv/20jAa6t3m/DUzRyCVFnVJxiJJRwbprRh3+SMfeEA5GBSiar
0ShXuMwteifFcrGoaj+eDwSqr6Fo5hwN/umX6iKockJ2bUglOk0bTsogCPh+04Y7OTGlVRT8abhP
ewNhDnvimj7KAytRHgbMNpP0h8dXrO13/MDkLP8HFNQYyB2J6fGl0XAdTdo9pxp/RLd004D1c6HS
3izB41oYqlwi124CcKh3AfX9sNZZ0+WgvPTtsvtBsRAJNSugedg7iC/KEqAl8NnkvWZ+aZuSNhMM
vztUIk1Piq7iSKuKa30WD908BytLTF7GUvgq2rrfVCRyfYAOLmR7BdWrmKDx7zJts+2BjXY4g73v
Rw0LdAyfVgHblm3oH2mVaA1v0d3QoD1ZvK55nHBn0ixhD2lV+AhQcwouuc1nvcHLR4e1z4UVOMna
5V8ganqA33+8mhaalIS+R7KRQ6BOdVoFt8Tkkk+tAo4P1wgFWT0E7Q/9U7eGnxSCB5+APkkFuUQV
LOJfrDehrYOaSN0cD3PWuw7N3YGVH+BKY1+Cm+xNmEvJxsNPFPFXB21GRKhJQqrPvKDocpIDnkD+
7lHNdrbMETaGkORJkBwe5D8Ajmi83O3yd3XRXP6QJOxl40lJsHT0Sl4LYX6UdNBqk34dNO1hN6X2
XZ4ZXavyBuSyxhmSTHm2Wl0dAedcoxAcBzEvZcD/YAqIthrN2bIVdJ3TEnrhOHieqqEXZ2CHM5Mm
osxhv4BPJixOnZY9wundnOCfp3BIEmSiOx2efqQx4FCSWuM3edgphUuGe6K7ULQG7NzXAVERV81u
/huFisV/iVpXemfdCohRgCqOrpGZaYUPp7OWMcHdIQTUUWKnxGFJOApC03LUtgUN5b+5M6tz2qaM
FL+I77fF2rk/8gvcewjzyWGu5OVX1xu8WsF9XnKmkAFqOoCSVVHUfYzULv58tOX43b0hK5PXLfcS
ltUqIVHzDKwnBJDGLY3LX+Wxb/l9/isYJUcp+juNi4WjTAwiA116vz30t2VYVgvpeyt1R7tJnNxp
9wKMPDjSwAAX4OOzeMVTv48/GIsd2RQmBYAgUThlxPjwmW0H/x0wSpcXfbrX6tHT3+Ah6tyafQHq
UjHEB+izKN+v25mcQt3FO8DohQwZFURGUVSZvCnkO5O/jaH8VA1RFm/zKx+swRpPmypPX5/Mk8nc
IkDsSwiav+fmmecYTkBb8GhGaJEbp2vp9pVByD2TT5hd8qiupF33my39DWhkBiw5jqbvjbPY1Isb
m0U+cUQLoF1060GYhp2Qw6P8YO92r1sU+yOZPhObgyP83/AuPL+lUAIzaf1V59H+1mgzgUGI9U/O
oPAJiXcTPRPy4oHhcU+xAA8+vjcyYHijT8XYvDfUznhHaImnmZP5WRKZ8MsA6SYVraep1FRh1ON8
FSewUwvo0zi8J03sn0iPXtkdi5A3EBHn+cCSsjC07kXTW9S/1UUKRzZOApJtuiuLs8tRTTaDt0HR
McGmqVWr/FPYS+mVa9KFBGBN66lLTrq1Ln5Y0LceYctrVqK2kDt+Eub0oxxzhRmNl6KHBCXYTyH5
FRl5+FCiZiTq9uhjiPd5AG2dk3j76306ENQYTL+D90eHcxHoUKLKYcpe8r61gABiOkYgEPXbIoI6
eR9chXbia/QKX3AxbITt353DDGDWmvtHhkK3OG0EnhTcvtav3MEzR49AD869v/D/agkOI5JtoYtF
JaV1Eq6PIfVhuLQA+EZMfzTAGp629BOcHBOQWFmdrQEKXJ88MDXwXuQvkVORlqsd0gHNQbfCgcgb
GOZ1iSP9bduXbKgLXBmpgp9vaXDC+LiikGy44Bd36ZGnL9N1BTlM2ZvWFavkZVQEQTU3v16mujeW
U+QmyUc61eLc4N+VcPdUvGhpNznOLAYVa7LqAEZQ+7gCNVqu4HeG6H1LfjHymj9wX4L2VCjYke2y
xs88APJ8AVLcsfMGXjv3NTeRGLVEXYnWmGLVGJVD38zAjv4aHpmJ9YKipWdWVGLP+qJC7wwyO+oZ
nYu6KNPNRf8o/7+tq+PGDOiX4fbxePagq8tG+HqQBiQxgwxsOnJISz5tS041GLfUk/cMdsRnIFXU
Y9pl4U5x5sOBjm2KB4ClFrl3omDyJTizLOpzu72UmjwQEt/o+KoNHsIa1jaT6Bi2x9Otm+xDSRGU
h6LbVS/fuIDaSln1QyXq30ltBXDwgWLfa5BwkEec7YSXXxB6PCgZxlo4lp61bXpnXo/Iq5AATSqY
+K4Avk/7UBSe0woKJ+g7qkZirAnl2nam5FWLEmZTrep79PEFWjqAJ5M8dccArjtHJbMzz2B7+nPi
OUhUoTV7RYWYMT3EtwBRACKTcbhJVF9oCK0SyxGCqCsBtELTnHtVnrUjO+wrKSJjUOkeaaWB67yI
l1YPRGgOp2+6GFcU7J/biTABXsdyj6N74mPEEgNyMvgUF4oN4poCtQfaEqNtZm7lgmD/aCn+1Cq1
oFURsvzPBGO9hAjbC61p3TuJkMEWa5G1an5k4DXmvGyUOrLASeysmdK2ljf4mR7Dg1iAuO4DfwQc
1zrQSC6Yl2FL/1b0v5s29/ZAAGEeJKz0dsat7z+VtiIfbXtXJRb0+oNz5RfJ67HU2LWlD2v93VSO
stcpQ/e8w5kG6NFet0vVVDox2d8/axSXN7WDxL6n0Fp7cftqhoMuVig7oCwKrjE9PlDeJq6lOXXr
z5ZPjBKtlSr2cyAFAEpYc7VL14MtlqDsFC8W0EvVIr7S9LjFb7+HXtIUND4uNUCbpzwajXbEGcpX
teSlZGPQQxYqo5DFxiLfm4XmFTWSsKdG9cCgUhiROqNBTVantTNthrDEgBRKTCiP5nTnowplwJQw
4orWqDboKTQW3rNC2dzT+fQV5g9xR+0lhqfagobL/D+4/6Pff0bx/9t/Ty1ChV/OgdVFg4MRq6us
VgZBvnkkcmgvwCHVlb1Sm8DQbD2/5m+9cLD6LDyplMEQE8/DanlqLCAnHMhMKTr7BqJBaCqpge4A
d9N4IAi1Kdqui7fH/XNXX3Tnvpght8M0bpZw58K3NXrB8jGVgkrbp7/Mrstzc5fBQrpq9BhAQwzL
pDlfOCwq4DDuB8ElAbLx2v0LXZZ2M5PNeus9z3BabGXUeaxLexHYixBENHRGe5hA8RNZAeKJz8tk
hMlT/UtM1qZHpOuW4iCch4NetooVRa2RmcWX3rfQpk4K9eac/c0vO6JMW/vBTAtH7dOjsITMHVgl
fZ8WIJ5dOc956hLRk9SpbEPyre0Z64YCs/eI4oTBok3K422lWWsqeyXJ1fn1JCVHttigt64VCnlE
HpCLbdrdKG642nFK2ypKpxjPOUje14U2YTvoE7gBJjhA7l+3vpEXdYIzaQrf+SFsbWmtoM6a+4+Y
RT2ZDhlB9S8iZXMtN7FW2ZaThWVb94VuVDOoRqx6veHpaG9hgQozN/2oyNClT02SSf7PlgJT+IFM
EOjooq5hlKN7177wbc4CpUAzflVSUCbrR43v3BHgr+wZt6NeE++Nkz8kyo16U2Jx4HQdUQt6HtwT
Du7GIfNfXy/HH1ZMGAR24k/nKBh9JPJqKRPhnCo0ysAmDaKIS2rxKy/b5lArM1cDvHikmMm5qr7h
0uFQ0tX/n8YradGctiHEmuJcK9kDCU6laK7keT3sDi10rPz8g89LnSrtVjVAWvYgopUcsD71fS5D
NFBJJC/j/tIZzdCmnXoHJgA4VIEqFv/Aiez87H2bj3uYdSLRu5+P4Kw0+01ihYn2Y8y1RQKi1JfC
Hdq1eJFiJ7Ncp0I0F70gwnwEjGaJfLtyCgQ94+FaKjJQNqZNKMfoBNO0EcVv5YhI3zfKvdcQjZLV
vuZdavCazIXngn+Y24kbqC6sQxQq7TQ2kC153ELmY5g6SgKmTRm24HBOTs9/ByCVg4fZPc04ObHv
WYSRWNvYai/DCig5sBWJ5gCDByxHxW0ahc5aGiYnkUjbA3/NyyssOsO+0vP0zH5QjKpI2JAIuLaY
swgmt+Cyk9ItgppEoFoCFXL/DnS7ZNvQF1F9Xjba2bpmbmmsHG0x/16ZiO5QnEFAmMsSh874VyEw
fITzzhGEuHGPcS6129+dB/mIF3U/iafW3Iox7LmtjSSvfddx4/eHdzMO0YY/AWBU3hUyWRrcsqoJ
+4LyChbvzIqRhmXJxzR9dj0aDG1v6NYAtkzqfc3avw1hXHvdj6Gcx+RKwuSw1S0q3HYinQb72Mih
dZVNbRLdJhCziMwfIcjuZSCCA5tRxUhv31qamSAwJJgHNZ2iowjZH8OrxFrfyxEC6KWVQ//y82gh
kJUI/qMu8K0GYf1jXDb7LoaORaiB0EoXw1oTGkdKOibCUlxxRRsoMPlQj3WGmVpNvs7qXnsD8tZn
xYtktT94+XLgy/BmwltwAfVeDD+9aIXY/d7TSo/zoiR1fp+b+iWZUwfjvr53gpC5m3OY8NlacqtJ
+koc4SMuglJQ7UJXDfzkntd2nuLqVtKmR1bBWmxbmXPjjNzneEAinXRwT6aRQ1T3woYEOLMMyOYX
pCjWgB7LvNfw0uIeqf2K+yKDZu8T48dJDaPcTqFIRbvGKFS9i73QO6abSaGThW2zDfOTMT2ibQwX
1ofAyECA6VjXhPlhb6pbtd+0JaYaKXGKSC+wQrHdbBSOXeylkRT69+KAvbhMghcm+lkuB5jTyhsB
frrrXKX8qTlo2V0Go3LPwKRjjCWr0J/7UeS77sJ2EMeMIT5a0dXzlzml8BDKB9P4s88nIM3nrZAv
uTT/0r3guSvFh82nqs41RW+6O5c3bnAmHhOm5YlC79jPm7ahYDlfjNtkN9j/to/4z1KNDEnQGn0s
kA/3G+pz2J9qP7Vc4CWFMgRtoUHFiOgHgKawUcuFivvPRdx597PF76Wfhy+1gx7JGFaiRd7i3t9P
PwOg6ePQma7zdTGg9xo+Ki4czllDFiX78hxFfiEJFUxrsKl+mazoEKoJh1ksWJcb5uRDQHLwI/PO
87xptQ2IgyCHxMMVStJJVfo0H8iX7Rl7DV7rzEbjtDRmcqg4J5zIs+EY6sjlRTc2Wxy99B4SgjJb
xq5LpnKipc+CQ1/pxFG8uwAmu0lROqtV1JWLOlU2cK7f/j1lH15bPKSfwvwV7wnmbPOyElh3arb5
xUSF44Ibbvi7EYHS6LgSmKhTSDUaxrnb8+VAVQAOGjg2i2JiD/ynHOlYzz+M/xgxp0+vKsYIftgF
kESlr9LtLoEYoTxUz6d7ZlGfW0fOfy7MuN58SKol2ua6gPX9N6YlwbMjAf6uXODhHL3NA50aswo1
soWqTBLhVlbIr/ZI+ub7lfTvxZCuvSlE56pOF2Z/h15eEhkeeHqLLzIF5ZhSuXwH1y0A8Q6/++B1
LkRsYNtTe+y28s9iR5YVDxeZ82/iO0SjoJLwGFh8iGOvARSKimJOMcRqk2saz8DIQxpAfpjKYGJS
tGOoT5D7WZ4kI+VZQ9CZH4k3tk14pLaWXjjAPjxBVR87TnMIgLqPrAGb2CrRBDg0KfvPn0rzZuD4
4MvvgwzVQPbivfkjF/uR+90pExbVmHjRCAVRheMW3O7l3yNnecLZSfHjnRVrGp8hISFNX8PWtTj0
kExnwg0CCA8omG5FY9mXLDOfUIuu7hU6CwOJmlsslotrpl1u9tOstLxoHS0iApgzO+a4JrNCzvaN
Bcckv2jX33nwPP97lBsiUUIs9GaHIAkwPo4hl1/ecQ0oz8Ui20daxrVmRMDbuIkUAHN4234hb5US
PEGRJ7pmGtmqKihzynDjsb7LGcsB2EPAssZq1c2cbtQ/yguVaOK/HG4D6uipvDOhsioinZwQcSao
KEcv3yLWTra3UW43PTrEOSxKb60CehSZF9CKXItU8YssMDRlGGlY9QS8rVhN5YjSe6E7mj1tak1J
87Z5xSbyzuonDZvl4KxpLC/dVcljBmpx+nYfwQDSpoPPrB2IidKsbFGxxmoi868BBTb0ll3DuRmJ
3QH4/nS9jWrFwFYip9X04EEl86w1x09RJ6bwtryovK50d1QDecOF/sYqh55FsXoXJX/E586YUxfS
BR6Zs7b5FWt/+TlRDklZaQAN9p4RO172bM0uNTo3i9YGDv0GXsqx1Yb9Kg8R/QTPtBligk0phrTP
UIgsKzoTByLuo3frVsWTeoBNvbk3M6roiiXiT7zbXq4ldx8JNVfctMw++709w1W85/D0Bgv6J3b2
rEv9l28tRWhxDjsDp8KZf9tX3uz9tbWiX3lV9L9Z5ugHo44qC8fUTeLHAnzHK6Buc42WTTmS370A
3PmUMeMIAEW4wHMwRWFJ+oChcaOeZLaq9KexIKvGX77ghD3ASoRiG10fppyQAWmt6WzkfDJnalvB
DS12DTZQj19QVMpG/ivTwCyaP/OKiWtsxkft2TCzX4wvVHpwOno34c8Y4jkA524YYOhDR7mLdjLu
PhcUKrZH725q2GobninbYfXHQGlp5XGEaBT/TdMUeVTLEIOF8QM88F2y6sR33wCkG8KxsCRppLbi
4FM4RSN7HloZh2vQ0N4V0IQooH9DuWUilOaUrMBQxnkjkLBw5l8R3Ef72KP1WfBUCDyFohluVC4U
/iLQVapDAMDZWvCGrgWa4v9g++OjBCtO0JN33vECrrmrTJ/CB9KQh4B0dHODc6wuvGA3xtC4Wj6H
mFCbIkjCsuKsrAwGzElukIDWS3EJ2nBmQlbOFzZj+UVpbpal0JSQct0ojr3fk8QX1Ql7BonpvOrt
b8AyJV/E5VTNqX7IQaM6GqbZK1vl6q2wBG4JUgIzLrELj/dF+Drg5G00jzQHUmdXTa4X3d0Xk2Ds
RhJ85K7vOghMjvmS7uChDawcWzPLHdKsKtEVQa1HVkR6QC7HkkcaPLp3rIas8FUGNm7iBiLLQyRo
4R2/XRljvL+kl414Jyk+I0CG3f1KY7LngCX8Gi5v6ceIZ5YsCO3AfHZI/OvuCb4Vt9RVz7OvP/t0
0MGC3/+T9k4JywtS/dPUMUniVsQJE90KANVtriTeo1BxjtaZZVwpdDw1eaSTwYKGpAR8Ly7ovL2M
9G++PvhsEQTgYixgW/Zb9AkuJzG3Nwr2JuVaqD0a1GjVwohnjfoNiY54+6RwaLtoJ0NSJQBgkpto
LIFrtrz2MgrG8jyWvV7DbIgKOExFddYLQW+7qf5YIPf8ZegaSa+GkZ2/RHmroF3BTPwFh5sO94Tv
d8ZxSLszFAVw25+eWQtMtL2yz50cUtAjsLmU2Vef7H7Qhhoy1dNdM7WTzbaquch1gqXakx6d8Y9a
KP/sjUL0Q3/oBVZD67nr8+i9x/rtBlNw/L79hAsU/VFBUzDqlbSf8mjP7V6Ia8xUkIeS7Yy/G63D
8nBMTO743hNk1Rd+xyYHzPNRXuTK0aX2Gf+hPpHAAr9sFX0yEIt8UT173O7E7LjpFRc1Z2dZaP2g
Dy9SGwRmFWlauc27gfI2L7Yue4a7HfHYBoU03KrnUzTSFxFsiQiYhgIQ5yEOxvLh5oqch9wbhMXv
2jrHYqPFtiTQoFJGdjML62X18A/uuWYPDLBZRiEKWtj0M/vgZWqMN8y14rphABrbIj17X93VVm+H
+FNs4ASmoAiGs26MGZt/Pmbwd2f2i0gh7i0B2bV/77VNvLQ/dhJ7wYaYb+lIwdmCdDLnUZ4FHYf5
V0HipjGbSqT7KajjipKED0T+yaLMfA8c/6xuRR6SDBAvXaVtyARljjErQC+Y2t0S48L1EHAJnhXT
Gc7qgyEXY+e4eGpiaE4c8tftQYHCpusr06jUGdBhdY8019N6JTPpY9cNw9A9Y7Ph94USQ8Wlk1oT
+W7li0SG+oL+s+eDQFqXCQO3BpQBPycMZMSj4Jnb3ba44T28ibskIpHwlhgzQjFM5o+9MUbG6l96
QS85XdMexO0r1ounK+FrvkQBR3f60clvwceGWAXi7DuevcFRJZV40CH8yQo51lAXXyDyibwHoZMa
6Zy8964IuY2hpRQ/Jh/Rl+ImgCk84Z84btTVa1AoWkCf+mfurCDN5o3UkCAoMtmIirHx8sezImjR
41rdA7ugWvvVdx4/daim/aI8nW6EmBZf39fHSPxdyzMPKD7IWeRqVk/mFQ7ApktA488VTBnP0naL
GcLlNIBpZUctyiOxbBUCn+YHBPEes9L1Ll/Y5l50MPr8EgLH+RsP6FjQPIa7DU9rUKc9H5/lEm/N
FfquIZw27yTP6HaP9TfvX/dEZpDWh11R5exeaVvqUHyYYkn4k1KgzG71GJWUHuzq1iK0SRNhoPCN
6F5aAcUsYrEoGx4AhPz8g53TZ3ody6RYrywDVfYbShiMss0Zlf3NHr38xkTL0RZo2mVAsTUXu8Rn
KR9wngP95DUZb5krai3GK4rsHqik5eXPAONtToHr0zmrzaCSBnXxfo3+lmpjlbn/ih+r0GXXMSUl
4/VughpxYYXesZ9cVrEb+hnfVRZVhnkmLYSehtahhMmCVcn3YsD4B55zFjxz8tkBInOkx6pO0pRc
5AjVBd3BGlMWjKMMbYIfLn9Fieeo70nPqsZWVBFodY3G3Id+ytcY+PPQ3bBTJqTk07vCT8+3dC/q
YFe+kctn9yYCVD4SokAE++kCMVqUd1qR0MNQ0QjFKwr51I9l0biQ97WwntWswZ0Pbv5ECbEMR7O3
CmfqMt8vFHtY3a6KljrvNASMMfvb/vlw6yCGsnGbLq/MLOj9pMDEGXdaW2+AqzAvMJetwsvc/r+v
hWefkUNdhnXHQbXvLzZdkGX7Zfr4pAvMW2e8NRguoN3wds4C4QiY6q39jlKmm6we8IuTEo4Qvgar
XJT51b4erjUXVH1JfzgaQVc39ruwjb2wur1L8kzn61KzmlMkuY7d3pVdY+wQFVUAKBF2DRSKWUcU
SP/6kXueMHwmUdGtjhTAaniER+4vUPbzdPEaeSZoQbxbARTV9sHuAVF9GliF0ODaYfD8d6baDC9J
xAeGnGkfNyuUAlEABuG/CUUjmx1oaPw7ya2It9SeH3+5JWXCSvtNl43xG2yYs4P3JD41iZkeiC/l
v5p8Dk4Xm4PpLZvt24zI2k1L43sP00DuGDiqIoEwva/oPX2giIP5FIUuswpFQXxdWpMsmkY7zvJV
GG/TjnlNum9LImxpNjSzVKxBT/wROTkrSP0YzvEPWkLVJnLS1MHZsbsnfaoq9OVaGbGd8E8IfZkp
IuRIS4OEO8lziDy/DpPDLW4jc9c3ekfxU+ejNdDKhne2pS+5GeWrDBfUNoa1YHcVX/N+NA0J+Z2o
2m9E9+8iXkp/Eo/0+s4qWBvQikzUkzWEe7jRFcc5lLAU1uBWW0PjoNFFiREjOQKoifIH6XeHU0N0
uJ3grM5RXmbQ8J9UjqSGhZVhspEg6+1c9vRXalmxvusXM3YX9g0lJM5NxHUMB8nJ5azsalGVm+nB
p1n/j9KtzCRpEbCl5jum9zsbzu8wuBACJ+5cEgMJEInxrJ8IkIzZGTmG04omBGHPclPBKatzMyRk
PgYSaWpww5w0iW5KsqeVib+96LY2KRD1k7P0hjxqI2fv0Vs2UV3wGEH0DunzR75uxVPrJaWcBUya
wS2V+K3hZd4CHIlPhUvHYY8ihf2PFmKvqLLw1NFTFRM85MSRC4EILoYThIWxqHnc/qkM/nMsX3o3
mrSZ86NLEBlib/K1mGAHQh4WZ4pgOJyuAsbm1P1pVyF/zBn+2xHoA5aZGKNxk8Iq3nejOhd+s3SA
DAYHWTkGlMrpe9QGN3O1XsZt+hU/iQ/rS+9kDUgAQ9vZm3q2Z41MZat4coXfrUJptCFaOkg2EqJ/
1il2Dfcln+G6NqUwCMV1ceWmNrw5oLLqdoo14JKiTCNAPtsJntRs/nKOsa5jG7VJb0VcyKkv77KK
vAdIeTFVk9opMAcf8+0ROm9YJSV8O1HPSNa0kerNiJvZTPrh69sXgeSddyGMz5eI6zJtD0RiPtXs
lJBgGwcS18f59LzXHx5FzbEHf6iybcAOF0GhxockvcY+dVGKveEuUC46zNZhIjxyhDObsdMsVOZw
jVYYfzWR9XZY7h+7+JvWeuAGWA7F4wXXHXm3cS20WYsp09JfxEtuiMUrWWKzmz6i6ervAlv8R9Je
XbusoQysQ8IKaFCH87JWWzXwLh2/0JFTbuAb3cMU45dY3YVLrFtJRpA4MMn1HM/IkEWRog4nI0W+
x/82FK39SKzkzDhXtnBTVUQBRv9WXWM72f24Q1E/66L5gaaj0NbIN2RA9Bd/S7AF4F/ldlekrFUT
eQsKLROLtEp2sHH1Ndh5lzu51kl1mqa+0y7KAiZIrdjMy046zrWA0SbiG26y1sQbo51T/0JgrNYv
ZMDOVnjqTzSabM9ZMqoLKVwxjhn9iyL4pLTg4uiDp/349aJcbT+UlCZdJz0NZx9aXk8MnfCUfeOQ
sWeNusjl73n9GaH2sbbqV8RM9H7BuCzlNsIxZPZhr7g19BLuFqrV22kAwC4BsGf7lLXnNDgwaJko
8TOLN8+hdUU7R+ABAQCIsEMaVaibM6tJdx7fx9yhr6vll9Kt94UimkThFYmTSnMjjvfCI+695Ow2
U1mv939Q/jO/fTQ/8Yj0hIXpvMhw/p9KaBUKZ3+4O+Fuh3PzD0bAerIxFPX9y2aeLixc6lh/rlVI
SY9MkKqLkubgwqW3wYNFKt/xM193Nd/6+5BVhGmgzLIbFO0nDpUhPUOgTUO7bNt6Ol3lp0YskDrO
kI/2KkW0Izf2jzb7eCPEXnIgKbmnLZv1i99XFugKOS57BMdn3G2IBb4/C7rsauJTHpR5+AFNRJ9Q
0Vy0WR2uI1Fdootslj6voPOxu43/qfuWLj4IzDV6oHDT3sM6rsRQqUz5tqc1hug+5OqqHyinZjUL
9mCX0QQQWSrojUnUDgtNCAlViMR3C+KQjwu3DZ9lY92xyRiqYKMrUKpfDrOLULs+N3Uu182zv4S3
tAT9WXsncqDFx57yuWt6HAZ8Gv+IFrIxRT+B2h9jlzMsFE13UDAtlKqHBKMNn8Vqsaz0WBtrls7A
5FTMW2lIG4XLVXGSznlcJKSsLyDCrmjaYzBLP4RfzvMKZNcu8I59OqD9joe8MNVVvKS9J1oWpmff
cOKt+KupbMePdudU1/5LUxtRArmgHE/NGOtomqb+z8HYxJRREIviubBoXnoI8l2pBfldE6Q5EoKV
qeK+Mr7WTyPf/aHxjhMJecmQ3iOFsnOO8DnYedw8xsFKSPxekTAwr6EV7tYPDa63m2cWnhd4DM64
cirOWUhwSBHz09Xu/cC+u6q0Kn+uXzzo43NVlnOFTbdU5YhNT/3kdPq5XinB5RLQePoxUy3jmNmG
Knr7NeEbogO6Bon0q3FSj19T1OiI5cWYpwDjXm1/h/4vTX7+ClKnMw6aLPkpUpB08EM1qsWtzObh
D3aQpGL1c0cZp6j5gPPogZkz67GWJLpHmOsHVwECgUI6rQzUg2c+XOEIRqTWJh/oeof8CjoQ0Zim
abJX4JZ2q5SMg9rYaQhQ5VAiD3K3v9CxkkoJym0WWKnr0StHtPuETuEi8usf6Kcs70I4jyplhld0
WF5JMonCmKp7GQjb+zXlYaapfwkUANstGDNJljyV/3FrPDKty+3/DaoCBk+xIJX/QlO2W946Z6c/
Pk+UugIi7WmHSofPjU5CP5hL40LP2Fu25JIyxj+iJqPmwm6wLDboT6zWXkacL9Pr9MZCsSxhLV9x
r5QlRE5LX9+jMLsOFlRXfe4gd0X1e2HYtRSnu2wDy3eN5wgsOqLnguMogmp3jci+hfB+f3tHMJwJ
gZR4IZzlxyiAgp9BdGgkA8mNY/FQCfVzKI8R5Nk2eRdq8aahukNwg6OsR0N+8gW9I5DMD3vEbNOB
bHJ1zwy5x25D/sFWY/aEgna5AnPs5sRfUw7O7iXFD3m+B5ZZiY87hAA2jgFuqcrVlyi48jtne6Xx
kjYeVYGzEFs+EuLlsSkkLwPORUzBQfwtFObxj0PqEMsbQdaUyYeAT38DLFO3+ebIcmgB5vdnOK3P
Zljp10DTruo2/MmjU8kUN6VF39F3AFY963scR5c8bXIvixA8oR+bjzMieXbObk6n3qlidS/TNL3A
RZqJDl3VcdzY/N3ysFIeVaUsVzoT+sUCFIkMregYF2s750HGVSYAO5HfkDQGQ8AEcJK5Id5LouAQ
hGJvG1TvNoBcXnIOPdLvbMUGDG23j/Wahj43JutrYr5XHJb+m0phtvnuJ2h7fyqnL1WOVojtC0gI
wLbr4W9cixm7LDIRFAr16s8GWQd6vskVR7BvehUb8JwPv0GcDzizcCCiskxGaoSQ10AmpG1WUXMu
pHSRpjfiCUjCepwq7XahUMMLlw2kZBZncg6DdGHhkgQDrfAFQU3BSKs/ZbAsK6WuO/RIB4AX4pgl
FdRGEdAMcaDe3haV5qFXHSojAT44u6i9DMRixqyrPJ+Vl08Cmrv2KfcVq7ztei4kC2yoygN5UGd9
cdBPB6Gx983JLNx64x6H4iob5liQ4ZDgq3Goj6m1Pw9JRyrDMBck9nqos8nXd1Z4cB5+wq6JZQan
OXWwzndJL+rvs4GzA0YatcJAUCTcP3NnbwEZmduV6MVv1dmIrK82RxYd+2LNK5znulk901i4Wr4i
SX0TuJ+oJwkYNPHfX3DWEixcvl4hFqAyY78SFUoIHNfypuTvZ0rjVnKVNSn4482cKAdMULO1iVX8
FkQWriZPFVolALLnvcW/OCDy7H4H8vPzaMT079q3kovn4l/4B4EVsfR0wGPS6+40htI1hEMD6vs5
qr5zg44IwpoXkGlpGRXBf7TE6zngJGZEFt7YyvJLf95/DBkIs2CTjAcrdx5x0ASEiSbov9BANQ5r
F1X7/nu+tCFm12UjbNEH1vcwsDr4IEjqLugkXwCqNNWsJEc2hXrrfwzSnIKezbOXFLgtDnUkIWiF
IaDVOW0onuz9JsjQ5KFSK36e66rQlmmCuI906/RENXHpcG8x6M0oi5vWAogoqEMT50rxH3OCd5DW
2fPOCuo1mKGsFxcr2Nw6M9Phvnp6J93WRiSqiBN93PgAKmcs0b/DTnPpUkzFzOTgi4lPA9kMMchG
CXO06d5hpiSTH5WzMFH56FpqP+z+bGfY96a/NDbTcOvuhv2FRcqD5NsBiAuwNmiprXEMrx4clN/H
B2VgMGs6PorC2JS7RMeXBqeGiXPQlHeaS75hSu/CtA1bc1dGSScjaSPWCiJYeCRW3QbTG+2n8wqS
LwzOF9jm1ETYWWAVc5AGWg8xW5kYkdKb2kK0I7CS333hGJ18JLuhJX9TDtzYX1X5UIT6P6UFYtfc
2rDmSanWD/IR0yh7Er3nevHuaosdq2ToTIMcaP2TRkklpvN7n/MCu6jnGdT9DDXyjNxTnsgkBsPr
X/+rp4aK1dEpOB5ll7tC1OSdqCViLtGoVuuQ5swA0g1Ebnn3ayf6+xn7NlFLR0HqCCpheAlwfha2
4a4F4NxRZ4D0cm2zHiIbWxSkwg4YEAdr92/B+hk+XFXB/yb3/T+6ePq+5p4QXWtqoMSr8GMPxKiI
TFgkW2UP7T8ipykfh4hrL58XmFreHKjDbj9o9tnk7y9fU9bsEixYlkpgdpUjKNZAUR3deUZouNN3
CaurdXWj/TKHnVyD1dwugi8jJZyUhXwBPoHYupR8wlKGyLVIyQuE+hBaZwcgCqVd7UrmcLl0fhqZ
Wa12NWLORL/66uZGkUcyENRv8L8IFwD+B5mFoQaj9HlRVNPXeCwdL1l5GVpLoozfM18ZqOrIDtrP
cnGySToF6vQrHLqeODrNukJEStB5nmJIa7LR6Ar3lYKvCT0xwidmWI+691o9jlYMtBf5QFrM5tQD
lcZpIgx5qmJZv6ZRzams7Fw2BtLZrhWM17poUb7LVoUdnNCFX8LXve6Vq3ibjuu/rcJH7XpIXb+H
ZjbDOYcb0CNTUJM7xRsDKbi0SR4UfUtVDfrMbjVTmEB/GOHEPmg5oE0WwdhmsPn7EuYqMFlp1XeE
7PeQSZARMnyu37wzy/kNZF++mdvFRqtl9LTAaX5+1hmR575KE+mcw79qmf6tdg5Zy7LisvrmDnUL
R+p5WiZaHWE+q67K0R5hRrUvZc1HBY8dpppknaU+cgF8rTrXI1MtPznMR276aKf0Wl9lgZbeBuaN
dAfQn/pTxfoR4fmIY1nMHJGrE+fEUZa/Hbmv+2dKM4owmaA1bv1oha4rOFOOGi7wdhw8EDEDkSeX
07SLaWfTMX1/Qw0zVDqUoavNlNKw8hFW7wBJBYbKyv/vNgg7VjdtwFnnfT6gtT8HptmzIN9/iI81
AGnawtRGDjn+YPGLAKznhuXl5jQCKKPx2O1A0Ze1M9ur7h9TnlVG9KMKWAMvCF2+NqhrCjUfJN4f
4VLskzWNGnR8T6NU4Zg+giklzws6I/MvBg57ddR0VsFUzYoBUp9sU/+BjTKnwfcZR5kpceN8TQmo
x2HK5Lynx34nt3Ey2NaHKyJ7U8gHCA0f/x/VNmotDMrR4WESnC1MOJ0c/KXcUgGFIO9HHcY0Ff2M
bQJGw+xho2O9UZZUUK2IGcxurChi07y+yMjPHV/m0t/4M0EpRUWZxjvFs0VtHKW5gfLx2eYbPH7H
Vx70gpspaJHM5pXUC+a3LudQ4/H+D+rTmrU8UYbcraRx/SvFO74M1Hn9rRAEfmUSpL302iYdVIZy
R18mPYLfuMHppkotnWyXmaGpUZVGtsdNeUC53QIavZfzA/drnZJ1SatkZkdgFU0RfoSLyms8rPIW
B8/24RCFxwiV/RfDW4pGWtGiDwxu46SEG7Kd95LOZWs4lxeVKY2R3kgK3TC5D59eTdiwQX2ptL8V
AT2PgzEOwRogBk4zTqZwBqG1ztjubDfq4zYbqWsYaO4FYtjUC8eHyMnUuHAk8U8bpkuOxBom50yi
OiUC1NZai2jyxznRHKLyVikBlK08JmLtqDeXc34C5FBoPRV2LhehOBSJU1tMG7BJvJ2rIVtEqgr6
bAEU156wIoe45qWBu2NPeQAKWwh9adjxJjuAbAI/6eLFz0oXxyCG/ckQf8vKRtyFEo63cZDN/LVX
vpdGQ33D8MKX0qg5r/6tefCwNyBGj6Ndq83zhuX4V5xWIe+kzB/sDtDbxXweI5BaBTZrTmlkxbLA
hzXF0ItG+kSDSGBx+jYpP+WdEPur8FKkIOAsL4UFZbCErfkK1SADU4Qzd6/afPbCs+lXZDnJMPmy
UVlkUeMqTGkAorVbYatO44ad2HYAZCxvj0LmI7v6VGqpwppuMorYZf3O2DUXjY455Q9fBQ+Zy6io
dbbZ5Cz8ukxD2CAm5q4n7kSp606aucAtyRDlcPC5bs1Vh1h7hDqNyhwIbo9FZD0FQlh0NF266Ygu
P2PunfV4+ZeSy176qAQBEWd201OJN+kUEpMRljSqsyl96glj7AbJ5U3cS72jvcuNH1j6PEJ24Udd
ZNV2LEPQ4Nx53eYoOrKsXvz7oouYcXd3tqKEIGe0rw5lt/sAhZGHyE0nbsCx8C7KMJqpHu/DW18L
+FqO9ZPxKKBeKInB8lqwFWjgAYnnOEAw2eNi04WzP+Nhat9lTde5J84kddSL4H0m1xyyTtZ8vT0j
1epsVP8l0v3tvDPS/1q5saf8jxc4hD3qcsvEtYZ3Rv/zmG7DRFKLA1Bujjwe4/qDfH2ZiFIOy0Wh
tZqracYsSBTnkCwy76Osi9TXo+YUET4VSpbN2/IiKcGo3DI0MuxBxEH6hx1mECsKr9TfRHNPOc8i
OFLxABPnrmtT4iuiWWhHYdqUoBAXCOjdB75Ujbl8p1LDt4TeqnA79bDbsrH80U1fA3W0FgtFMxI4
hZAIPtNvEzayuU3+kbvV3C0RyEXoKfpO5O+uehbc55i93yqc+i72w/K3tRZR8ASm8kkdreSfNPR+
0HkeIKVQMsopWAX4y8oK/asc2HEQNTO0L5XhNi0Z7aqPDbGjO8ApjAZ+fvWk821qO4BCuonxIDoO
PIt2S7/s2jO7tbOS+dWR8qznYMCuRINuZfrP0MD70MguTN5B+gO0KNzw8+ep+0CpU3vWrj0D5/zT
qKq6brrlsY+O/qHulclH9A5TRqtJDdF61GijB6sOGnlW/vCXMOqEw4eO83H4VyoEJMriyeLUCOo5
hJW4++cA/+ZCTsIM2MpdtabQZlFuurAH/TKKMOzIc4Cslc61pgRGXIU3qIQbKB/HfAHhjFMB7aMW
6RU93G8V/ksk0P2HhcioloTtMS2/B31c9IEutsXWHEOTxd93+P7AiplE602aH1OwLL63E9ckkbx6
A+fHMQ/LYo5ZjJ2vfFTIaV9Id4CB+HmAunbtVf1/e8hY/fx+BL4OzncEjuft4aSSG/eq0bd4R+rJ
VPqa01WtLciwLU3aSb1yfyGiOjJsVxqQXdMrfeAogz4m/tkYpmsJPZkO8yhQzwzFtIOS+yS7w57p
9uyY6cBaQx+MNW10pcNjLFilm/j0gq7S1iP7RxmJIHD5l1RX3DnZajVcEpLbsN8AEiBl/wTtHpAX
v63Fne1zG0uyHbkiZTKp45P7+2gx3nk8ym4MmAmaJjFlshJeR9KAsd1P+NkYHdlQhgSDWvuYvQC5
Lgt9z1WwZ3asFNGr6cJf9ci89eWkJE3Mjto9Z4uhF6MXVBjtKTX5XqIglEpT036AtKc6r1wnROmE
aqK5cpLXjKqj2XShwbkN/HCmVYH7EOlm4ukcfksmti4a/aJU8dhu36qoOJjuykQ0N1oDpFXAvfZ4
73KtdjrTQ35aU3FeM8/xj006Ohdh5MQbR/9W8H9B5RipPgsfvdzD5koDt8Lc98d89zKqyCN6e/8C
Hey0b3JOTimjWaykgNdFhOoe33tyKTPEpWijvre5+J7veXZX2C5qXDshlBmIJlApOnjJs7hg9iLJ
9auWsuigd2Ow8x9pXkkfjwMuW+Ta3Zx0D3n/EGqAqA8MtYdpaB/vL2vy5QjanzOvCZlkP+gFJeoP
dBKGr+wipsuSnucJKtvGKaQLrJ7b+D9+WdsPBpwPVOoFiniw32oSLGG7a26bYvklQEp4/4tdcqpW
GrzyS/eUfaPrHzquHLRvlI9aAJ5zHWKgNvNdOpU5ZsggUkNd8bYMSEc3HqWn6a4a6N6y9BZxXpEo
o529ZuxQVtAOrWKuhIaBKfJIuFA02wPlchOQkoiwzYY6naUIs5bnWzB6KLh7cGdYqz3zgn0YlL2t
W0vRrJH9b5ekWiUPt0Ak3arrlLghoeVlREYQ/bEpDsgONk+2pa4KOb9mnGQY7OwE4j6O8Y8qkkDW
8m+YxMJ8iORCiO36X8x3QbbDEjmgMQV3UanHxJ5hoEVpIgI5fEulB/SSZOaog8uUO47+rhgtUJQ5
PgfdnNHsv30NLfCxfkFFEb9fjBedVwXWUfKrvtQo3SKdqy1YXWjydhf/IkDu801Rvj4eZlvoefly
lMlmCVNqvasL3ui67DCl7h/251Bjta2J5UKZIDaZ9QlBx5lTkv1R2exjgQfCJtCAkO8WWVLU3uRW
rnZ38R3qQiroYvYFuUmJvxDBwe+XJIyKKBmT4A5M5IeM9bm0h43FYKHG1ajFCJj2I3hBzyGD7ylq
3Wt31x7gFYK94+V4lzYhfG8gD2YgFjICsz7U+oHA3ztUef5zq7CPlgigK2p5hH1LFFUujghv73xD
sg7IXAUCbIICdP7A6uDXyecHUoPexUPLmNe4WyRceBB6w2hHAu0RinIOWXuuPKD7+Xshts//oF9g
QEJUSK66T90ww0uSERiRFtisEv6JZs5X1XHLS84hK9LBfcDEeKBVjw5R0LGjvYk0KBbDC7D3rMOd
Q16ehXlta2IustaqC/FZZLw+B6urcJFCxyO/dzsjfPY35fMJ+XRajOQzNtT5HnM1KJLijoH5WKwF
YN61Qf2tioYcofKa9MBaiIDBuLzfDzbeed9ZlenztH5U5++hSUpRLO5h3kKn9F5du59602tTRTIF
5vNP0UX+AlWAAi8b8AxZC5Sq3mpSx637737Xw3yVpjGQJBIokdryQsya2ZIdtjhW63USH8M1Iu4w
qYYb9+rW2ulPv7tGHIdCEU3UoVbDT6Ye5SMWJgvly9Fb1YtRXYZPeiX/4X7+sO2XeXvYPyj4VEvc
FvPqoyriVWJLaGtrxKoan+09T5DUdWmXpFzp3EhLLvxt3qac+5sdqgy4d2YGyUBPO4+wuMDfA55l
AVPtkCRV2nGOZrIsB0hTkeyaw4MexT9f8VZCGxICADx6KVmUJKsphoIVurEKPG8RUUzSq1xXvN9H
7fDP97aVoEiMqFPqxnNBkGlLfcLQLL2eNHoL6Kcu225uHKqMPiP1Cfdy+8hk1sQsA0HUGPQjq2bu
GwGIRgW6qZ8UDpQAtn/VB9c1u02UQwbpLoVpKBmokrDcBuxGk1A/8/bnX5ac2Uqa5un6AJkhJpOX
LrZbxn8hXp4/67Fe99SeXwZhAs6U+0onhdmORvumI5ip+OKRSiyK4jMd3eNHhv1/10VpeTDMX5e4
MdMKRMgQ30/BLuCzmqQS9YHRwk7W0z1bY9XH6hKhzPAxMMkeDf9tnw3a3UOeRodUM1VSXlbyCN+C
DMKDjGRp9f+kYMb1Y9AZSJwC+Eio+K4cPMAz9ev2exjds0A++ZIcDRa2PVRaqfqcXCOPWsMZGYiv
L4uMBDIbXXte8x8JRrKRHHfZCSb1d38T4Urhr3T/oNmsxXrx1muWq99Xi5CRYJXS2lQSKvEwux+C
wV40b9MKqXo59dTsHEU5LEyDrEyUrISd0NBezvT1kOgxwpsEJAck4MYa5gshau2QmlRzomqDz8oZ
+2mgf8bDpEh3GZCixmuUWUQUujNtu+vpgS4g0Sk8bHfO+oh7kvKAffkZP1TtPpfToAruX3hTrMBX
lxw2kkZDLHWJ237ONmZI7otnB7/pJBBtYHBEiAj1TtlBitF9zTYAWvxq6ttKCdycl3IvfoRs1snt
Iz5lmbywJ+xDEkTwyBWl76onMwJeveBk/3xRa4FSj4RzqIILyhvmAPDQNAcspAwVn+Aefpr6VtxF
dTFxhJu5xWz7SUqJTXHYgjswuzaB0nxNZXME7sQadQm3hcNexcNFqewgWC134FtZ29ypfYH5MWOx
vRKy82yLtirhHBB/9R1xe7aLtP7p18DxnhE5zJqCk4PNlGVaXI9pWzYLAaWSDxK2MeD1O2QkrlEw
GFJxk9Av4c2oEqRdFzJ6lVQjICUP1JKF4X/ISENZ8f1BwoVW/bxXqf1BWq0qHVJXhCnBWaiRGye6
6GAgOpiyTp7vdcjMJcEmQORSAgnp7j+OYLg8fjvZglVVNJdltAGMMQrnsrIg0BNNFSteyFi4iJdm
zYWeeGakNp9GhFbaWoAjtia68wzPih2Q12zFz5FC/rw5MTv4BRxizdQkFyzwkE1/3cARnIv50cbU
3F3jT/HLPPeA/dZ0cHQivVKJjuOP6oGdIBJVtAVu9VdqOkInb7WRxvmlde6geQ80ghPa8WjMMKFd
n2V3nzNTBFEcpI12tTg3383oQXG8Kuf2qknvX/PrWjMK4zq3WFpZrJhisrbm5Ua4tKx+RTxjNrNV
ek+FujSrfiygH6I7R7kS79rez71Xko2UIfulVDcSYtX20y3jv8yAxoRrFZvW3xgXVoffAcoI1dcz
OwgxO1ci4VrAn7zh4BChm2ccJ2Quu3nbQbruRIlNmzvM9kktsvnFtCf0pEC5TAah0N/XnOH1IeW7
XWJ0bAAwGImzi+T7U75QN4yvLtCCoJlaZxLGAON/alDM+osdCycJznoP9LrRH+VaKDzf5bT9MpOY
zsph4Y4oyHapC7e0q2GRQKLYHfuqtLioNdUHrre4+gsoOrraXQOZ0L1wj86wYbKRjM2AhMWFDMvK
pt0vDEGR9kq31nmp8Yafn/snbVAg7YABnOwGMTHjy1kg7RrB209cJXBF7tD10NLKo/fPIVfNIYeA
ePUIlU6cTQIyqnBDx/8BhAVT2fE72/6UcbeE70Z5txQpecIldqkINxiYFt1xYHQ9FwgGPpD4Tmpj
ZdV3naDHc1MGKCmYzQhhH4CQQczmnr2X742Q6RomeCUeW1fnV2qvHk6KLe64hz3+MiBR4iiknRYU
AUUjI4wcMT+WN4Iol5M7YNpGamVUBrZB8plM3ajlxExbN0J15wXajQBAx7td11AzzgYtOGPLV29v
8yBfsPnlSROIgHTj1Z9XhzqFsWrQJ99d+hIujo++UyRdFBrcFj640sla6bJkxTrXjS2QC+7j1BV3
ppQT0ZP+XL6p3yBLgn1ztV0wPJh524HCX7TzwBgdH4XQAOv8PlsxqSvKmIen34AMK8/RCr9kYmsR
+E8ddX7Y3xLmDok/5ta9kytsBlVGzQQ8DAoWk485dV4KZxwlAe1CPyT8RLKHNbxjj/GAFEvWURKl
d+3ZgzjXYb5Y0NlqRNsab3noqNiy1CVfGOl9fEPsvxKEJU5WL2JU9P9Bfl8ON7Zi1dakhdRx3dH8
gr3SBwlcbtLwNL3iIxk/goplCXT+NZITL4kfKT1TIYm1P6DnzuZIA8TKvdhAv1VRYyoOfid/r3e3
sTge9Aq8kvI4vlhh4OsI9hHhe+yqkKvS6yNDYnyksbRK+ygDDk24nLqRojDg/0Fwk0Yl8DwXTxDT
+GU4k/qT0Ij5AwOmnhAIm9jn9JY0NgY8FepWZMnkLnkL6zRDzaHzHP75oJmovrv/IRMWc2x86iH0
I82VaMTBeLkQIcSuArn3B1QaSwwQEbJ72FhUW5Z0k4bVkf4xs+u6D3TTHuvs3rw1B+KbNW9KounQ
yJLzVvV9/obHufgef5yUaPFDbYqfHIUqWrXCw1f7EXWAFsLfvpOAMV9InrHOuZIKNSH+De0Gfng8
4xjyqtl1hfqlKFHl02G0TTPB2at2gVMyPBQ0MZeEQ/z01jQvTIxSQ9Q7W5pKGsf/vHUMwVEQGepi
T3veO26HnMehJIxa9x8Zpis+FCtWYAVmFWN2AvmuZqpBBNnLaJjpsXNLqwpeWYgk3y6XkqgtM333
YOYJ8GHvcYQ+E/PHZf3e5y0E91m7xTkYvPMFkSQZbgcCL8m3ZKQ3Yrb3pWRWxKmJKfoibgzIXZ/r
HMRLw4UUz2JZLtgj3Sz3HCmvG2TdxIQsuxpTv/vuoHmPVnk2TIOh4RDccw85xs26cmdDtfuftNSi
YMSYzhzj1zc2pRPGKMmMjw44zd0TY8L+bXoK3Adp7rbnbC70zeZVZnlS1cgcP33ifFTpFEuvQycm
wUE9MlO4CqiNKiqo0F4m1LSKjJCN5gvyZsbwUn/2ChkOuY/zWIA+T3P53MZhRQtPUu6TzougiPgw
cOPUA3gPhIojq3WeCT2Jg2kjJ1ULpr9y7K8Y6n8xyY1R1bs/4TrwLx3Ii4qXfXBKyQjZzl5Z7SO9
cwabiOzYbPXOMQ6xDXNsDY9cDWMv8zQxWCuh0rxFhWHNjzUIMuJF7T8iukPq/6RODBDeBzS9kwiF
3ojUJAVKySkzYaObqklcU+P1IpVwerp3nCqd9ux72aaHQS8VaRR4dVCwgKua3BApa8CFURuN6iy6
eNCvbGvhHZ6Z0OtJHyRahBXCXKu1MdseySaqtyKXPRjhW2kqEifoz/6RYl0mYJLTByJj8aKu/Qpv
vZzkvQOIKCfU6FwzK7Oe1kz4RoerhmWocd+CLiux2X51lZFkMMlzbvTY9boyjLAWnUOKpUl98XZq
kpLlqqrVuEMem7LSMLe9Z+cdo+CeumUakzA2DhxxPtZS8T7GyXMl5krrXmwALnkuxqJQOj5gWffu
qI2EW/Ho/YZkoZvBK35Ks1H1LNQjsXtboEglSqMM2o0pU3JhKXrp/C6uG2CfUnqXht+9EZpv00wA
lu0HwdkbuBn/CJjbA3oWq2i7TyO8yAwR1M21GTw1LPjA7eHHjwKJYtfVrEdoIWj6/2L81OF3XDZB
KVSiTYpC/NRfdnJNNliOdOPahIh/J1BAPd8QkyDNqiH/YNvShQZwUaokzqdgpl9BzuARdPIQVodh
an0ZFD3O1jMJcrFrjpUAVI3cCR9uNmWj1n1MP0s73iCmjCJHTn5pV2Gy/PRVDI9DqmPhskF/SOIP
AJnZJ9Sn6dJw8WHANgI0TRzUnft0+BUuk0QzNm/6pIEegks1jBa24MU3aTr/WOo5mhk/8Xm8E0c8
AlJR2kY0xo33+2Msc1LJCcqcNj1v4qATwxuR/YJruiWOAZqnSuo0/bX5b4e/g9ds5yKVQu1he9HO
a8Sbg8Fbgr3o/b0yh/A7TFmen8p5Tpiny39nbsi+rT0ly6qg/qM0KoWDQCWymu3ptdULJYtz1ls4
QoUHeSl2v9MHfo6s8rMmfYoH8SzzLq44t85JNixQMjriuSIwL4HS/5MCInBqfMKT+DzA89zCm3fi
hVPONHWmb6nvgqvGLCIpL7zdxiQQ4vSjDA6EvwjljbKEncemKu1+afPqiAGH9cB3FnW8obc1PMZa
Nb/Gi6gb2fpMY7Z5h+pTfFhd3Hbs1SB/EmfipTphnpRkpxwuIgaChzaBSNfCXESFcbNP9eLzaL0M
RUBU0fXI8sJW5cLelq4LhTBeFPC4G0NHAjEYWs5taB2UEJ1Td7mJdQeqRsg9+fXtkwpbjneE60Cf
KaOxSiyZzTkNa7bGTrhaAR9HsiZTpRgT5oIoi38gJGFcG87lknBrpTfeFzNffZcj4BOt7Pv4MA+F
j5r0/umlMqX6fcNDCmjv5s5cYDoGwwvX2gFqTl7LSgUyhDdW3ZFTxMQc5wpR2fQ4aknXdJChSwcK
MnNctFondndB8Mdb9qNOuIXbiRE9RjcN28zl0N3pTJyuOkiUkKKDQr/Nxi9V5FccSaXJeME1IadY
KcktlQfI+KaZt6kpoVy4cmPbj1k47sDMNGCX+j5x4MBRPnJ8NYPQwQo8yQuycqxN6sf/yd3DJgaw
qZUKDc0WT+ynLrxiSG2GJPaeILbAfKmCmLrnH709xu0Xpi0mqcZWPxZmOmS3G0geTE38D3LChjO7
4oBKZIghvI+veVxBv014x3zCar61qEG+eakk/BOdzfKSDE1iZVQPur7d4h1A5yhWkMbQnHh7tJaA
6zS7VK+rrWFMAAgBtlQA86VFzJ5wICM/tLAYwMxBWvK5xpVVqjXuULAE+zafNBLwpXXPnMyMlDbY
wiWrdSHFyxR+XejbPRmG7TdmJoTQXuQamJrIUqO4hIpSJsXCzHAxdUioAn9x9MWunDtK9W0N90TN
o4oO1AvBHvFMRbedM7flvcrotBmIs51ZR382C2LOQndzt3uV8XM7Yxkaj5wUPS9NdhH94RL4OMQU
yMegaFrs2BGS1Cm2yZOw5BNHcTtLKyOx8w512nEwx6oX5rbY30D0yVp7989CCic2mAusuwDrqAj+
FCvNKmywL+/5SDJTbmZzX/OyZzbneqozEJ+CcjJR3/t43NZMmamzzduCLIqWuFbDs7nv98ibRha4
4J/gv1zpDazwK4Lt9rdNKRRq00fj+kQcYSNluIne5eNH0lg4JBSo05/+d7VvVjyWI2EOoWSJUw8V
/Wg1WJa+4L3vEUz2iYOYIGbHzeJ2L726p4453issH1IlCNEOWwh2Djtim4R4BHRGQXa1NgN5K5nO
Dt6FgW30cHjOHrYNlimx6L3ISVp2dPM7yyDr4L1r2X2WsARamb9iUYMDjhKEFnjEfwBkKhPjX+JD
nYlmOdptK4G6s5jjgJd6dSoduOWVz7Pjg64eMU/uu5tO0rsG9ojfICikXRGKs0loN9LaHctnbgPJ
pAj8bXYvRjzzTzPPKMZho03u0Lr43y+jY8jdVzb3cP53+NbjJ8S9R4L+oRKg6dcxJStpgogsi0J5
rb2pJQdxTk9tnvmJn5PBSyQqB/G19ZPK4VQFwLvcwpOsr/aKZTWx8qrx6aVpWTqwMhu4UQbjl/yX
EJ2f/NTLOA6x3ajyZO4Bn/LGOPcLiPWgsnkbLZoiIwLEiNY3kp1PNfaKYjCGV8xGqbk+RpFK1bG1
dqz83rL6HMzvEAyt6iljQHvDIZ7V1rY2OX6F06Uwr8TbcKDvb1h5BS783hGD+a7VRPu7OLST3N6j
ZGEgCP2SLCg1LaF4FV3lz+v4uuTBSqAl8f5t2mTswo9mFEUb8Mx7Sf9FhULOBmFad7hL0f9Thh3s
OgmPalEPLpIQpSpEIIq73+25p59j3yHug+T9Wcp4AFpqLwIZmPUTePjuW7duqhbNXrGBUYmFiqbM
anSVuI1StmmZ5PJrlccINgQYDktmIIKQFLCRRqFMXbUERnwJPIXY0qDRNPx1z1Mi8WJwpN0lZU1P
MFgTDT9LHaDRHm4F7M6DYWyBlG5MGZDYR/2fXfugwtZCf0jo3b81GX8kcwvYoDPC0ss63m1svtpT
7hM6V4ZDYj3LbSMLSu4L/I0sND6xe0ItwXihTwG483zX0dvCTaAX4+smjw/zG+2y+LgiJk3dq8K+
jgef6D+xbMyx+P87tnN7w8IGaoV8g+f5h+Y1TpsERG5An4o0oLmqytYxCIrQg8JtL/lSVOsFQ2Bz
kg0stWAAvHvpkUUGnSfaye79ybsGA8FCs/LFB98A8i0i+bmQy4b+WFWuIFiV1T7tr8KYahCflkJ/
6IMGDuVKGEyjbRpRUyigFluqCsOPvxoXtnLJbGkWdhwBPdHT+6WeC9TXQLNbOS9oh9E2sw1RELJX
BVct5JSK1xOANpS6UlmDW4nVtu3dQgjZ9zD7aaxfn064pXJaJeiO0rpu14Am0C0bZXZvHLrSi9sf
Pc6yQM3g61TgyoAeO8BXDIuCt7CZbDr7qsJzLnGpPal1mc5Dn9e+umzHhc35jqxWuG0T9NY6ZeUv
/OhIopjnFweAecJB8PQCy4IV7p1m62PLPcNHY5RQRge7TJbKpxvdaX/9B5y3/Sg/13FV6sLTwH3e
X5CT8couG8xsJsvSeRq1HjLv9wSNaRIyVrYnsRGNI55B8V4iTDI5Htu07rQf7ocqM5eh3eMcNLXE
YHeVbbQbyjwZsQdTaxs4oDdvivdzMNKRWzH/N4RWaVPZ0ZAd3A/QE9GQ/76eQF+oqMN8A6PAo1kK
UXJwYjIZ0axqkFo9oMwW6Kp+nCaFkAGBRgVeKiTANHYKcNqJg0t8YVXREtq9ArPNb4COAg6RB7z3
bURSj5QZbwQO8UIKaVkEaA8TdrvnE3U4VSw7TCwV9yf6tnwlLY3PevIeFxD+IqtZ6jpmd5nT1VS2
gGjJS3MnKj6z3T7cSvfSWElIoNpTUSdWyZGN4BIjkcHShNNjHdL3XkPIAjxcGWkeaBKCfivddlsd
OdLgAGw/IJq4tk06KNSVX+p6+UmAAADPw5WYmhGv0ojzGJJEuG4XcM2ESIgYie50waLmog7Csg88
sQ1E/Wboi1uWjbSivw5U91Bfhyx14wptMZDWRZ55neiJn2TpKZ41bnWPGYKp5d/VCXvRnuEqqCN4
45yszd1cyfXgqHM3JtpjrNN3deV/s3AgB6FAYgX8JiwqkwQv6Ayh6X3ex7+s57dgnUJwTnd0FtTd
5wtkv8gHigRj9I05vH/4uB3oE8VXhlRA2srw0r6Lj6T0kXvr26K4QyXvnrEhm5nKcgvap+8Zn8o2
bWohji2aHLDuYOxKic/CdONf7U/nBdGskNrZkKKr28A4SLjXWIkfVo5lynL70Up0ef09vt2BGDeQ
zqbM02ApG4H2jBv8WAKizsZ40qbQC6+RCU6z0Wzqcu0K7pJxcCsi7As6kXEWvb0DHzYvXGV8yfwX
VZroBTquxqzx5yVdMH5CRNFg0G9WPyinnbbR3OxGxqCWoelMjG1wDiGdfnZf/jJcANQoJ3pZuH8j
XqxjSDBNsfescJXHtc8fqLcJwKSNeXn3CaNaYjqZf0erKEKjaFUfpeDWdiK4x8EDmjqxEbjSmdoB
uHaZAnNsC3e+eTtLduLL1m9vPNbGZRozE88E/Xmjt4PmaFDd/KvTmKgHGbJiZPKwAZ/2lGPokOFR
q5VpREo7jdbK9T5Bso1/lh2ZymQa5E3q8n10xONrmqCMvojl6Tg2QFw1ghDcqDQ/VZLAb2Walh/N
AGgbiG712b4gi4RmHTp/+K0vYwkQ8nXvKQJcKfWsuiI+XOQxF5o8jaBgwzyapDy5KjCi2raAES4l
bBC07G4XcdIfLj96I/rmgr4fSt0Xiemq/BtbSZ/xEzt3ZNT5u+KM8CW1lcbj3+T8ewcyDqwAFGZJ
YuSjRkg8F9Wx9kCnFfV4x1t1qegSIqSgjS+5XgB4AsQScroIG+0g0mRKfXAZ4ghgrzzHamx40Ecy
UAaVvHiMBgOZqRinixB70/mFYFBTdTdbsWDOLx6Z5y1uJeACo+jNISBB9slOE+21OuFugdGCEeh5
lG7VYb9hk4kWdUpvBN64q+fWi517HVMrFPlaBxQ66qd8zcfgrlOtyPVxCwWSAbqYFNABXzTVXXZw
qiUuj+9WtSi2Tx8Z46eZLq+AfVIM17f8plYXpQ5bSWSWtrnDeHAovBLviUiOsZGCg0IuAWPDs+T0
wqaHmK0z6yUDFF9BCe8Y2yrEU18zUfv0oVC7/37Hz0AYHuKxAxwbunK+XVGDtfO+6djCBWNovX0M
clVKNJCHi41nczWlS+nqKigg7gPjVqSgM4lXalbv5twfyYbeS5Rfm1Qas6KeNXw1rDhed2mRXRJI
WIMEsBNYCbagZ0v6ZORkOho9Wg5Tvnyp3r+6kAfoUOh/kldpKp1cuArjLay7lqSjdji0AOeVj6A4
bgIxOloSwQgwbUWnbcrzj9mY+6sEiwkJK0K7St7GmavvK2hVSL5QghKubTSzd9GiJFdoCT1JHfgD
e9zoVhwA8uZXlHU1D8R+U04Ri/RNmGIH8SQla16UnZRpG4garHk4tZCUfkXLlOIC/EvJnwKFiX2L
KyudPD05t5rzYIh4rtTZGsw20EHcPdIjzaq/DTWGfsGCEVox6FXMhYRrbOUX/xGPOFbEDrU1gfOk
LMxB+uQk8DpvT+nccXvHpZ2Kuwy0WvXu1mwGSBZXUtDHvQrgEYTU6/uPC4v0hNdHPN+m7ZRUgrXB
68oeLnUguavcAObDRdg7yB76u0tdVEQmPcBnYhYOcpMQ/QIhEQAVy2AXyz46a0Oiv61/KltGb/1V
4tRlCwUQ4qSSjNqseC0HT3RC7VpdPLQK+CUV7sCNkadRTPXx9+QZnaU1Ww8SsC9iZxPUzXl8Se7b
hWF/15LtzcOJrlhisuT0JkHB4/ZAx9/agJxxZu2MzbUJuip9EGA2jfbqkbE4lUzmiJKTgC4XfHUR
ynxdkY52gLi9Wo4MH7gAxHXI+yR8j4tvHL7WOFPEu/lPzkmjRUM3zrKMeyVhIZ6OtVk8+1C2G2yY
esNOihLyXf+NuQh2nAe1ISRzeQBFbqn7rCoMgZs/lzv3Y5ft0RvRiQs7C5NwSIGVjkx5AarMeajs
Owg8emmfcDXl/837aIvjKrB7yjBsw9kYUHjZwgJvbAWp/eGojBQn+oKdh9AujCmeSrN4dlHwnrdP
n90Fe0HC9LdfumgaAKcqJNK8iQG9xNcz53tEz00FdjDebFf3fioCsacCyf93Z8Fp8KkEE7eqtjyt
uAHEJFHqpFlAY8nRGrsV0CDrcnPIPnFazfmG0IUb45zEXPCTz/P7Y5IVNR+Kg22+Z6V3IrYUa3BM
ZeZIcykf+BxcS+pPtZbfq0YI8cNmcLJ3m1k1vKW7fq9vcutX3IQ+hf9Ix41cl9q3LyY821iLYpgP
eLiKBPpGgspHSakPvEBGUwR/Y2CLivgQuAYLDQqpx7h92fFdJimEhTd+3HjBRkKoXO2rLc+e6aJn
nxXZLU65Hmh3/JtdAyxStjoazQSB6iO8FxY3xjFbQETcFxkoKPS2VLgW1KP9WzsI8CaIRfi+IhJV
wJ410OTvh46gUaZMib1wzy2KoDIcooqkBzZYjhN3G/T+/dKRCEgaqbxuD7lIvBAtQ2djOjSmjoib
T1XMj89C8hlJKcjcCY7i/wfKaRYRU+g/2O4KV4UfE7GUayOd+QfTRvbJTGl9osbFGQ/vKmiNye1V
T4KJVhaBwRRAAsaoshPVVxsVKPlop5B0k7mb7OJWq/AjwQ1cpd7ZYtRduUckGUnyKtTQAGtEIV0q
Z9IAwh9hxzeZ7Vz1YHMCnmSWhpaH/MlQgNRNXhQq2BF+ULKWWXcqu3MHeND0g3fKIkiIOgMzuMQ9
NhnmM7/212JLuASWtEBruHScmgy/L/aoChgfpwHcwlYErzmBksGsu1Kzu6YzfJ649yvHsjhklFMV
6uqQI4EgDron59dSWAjCMvQ+txg0eo391uaJaBl+tLllcdTAE53OQ31AwWpe4UPPoDMikYICxXkA
hE0K3DofjphMgT5qQtExwZYlyHkztL63lp+PSj1dA/QGmq1FLYW/gGG+AkD7GzgoTzocEkGtktfI
9bnigGGpzNRdAJmryERlYei1YAQNgRdUVqQEYLXL1Hr0hs5eCIJUsYn87d4IzdlGy5+AFIF7/JBp
dCT8J8Ki1CNVvnrTwTj2hAT5Bk2euMZl7JygXce4gj6l76ljncTXby3GGFmoismo4LY6TLgNJTtq
dK3ZujGgD9Qu70XxmY8EvfOoadNl8DMNDDllouKpY9rpyY/i5YCyjkbVLZyiYbHbqsQlLNfdhrWj
rqbRzWHhqkLNp649Zo7RDEVXMyvaAJv75GiPbrWcy3FJeI6eyf3HbF9N3TNfBC+j2Gq7mN3ahayk
QDaGITHkB0AOzDimkCnomW9J9jWBjmP+TJUz8CmATultD9JmLI0mOeSw6869BCm89LOuZKRJsbqv
DOUbOve5xIRdsr/pWhLq5W/mynLE+SH2ZV/joKMCMH8nNQVvhb5bYUzU0vPn2Z+j0sjeukQTo8Iw
gLkvgj9Rn6aQnNcOfdWvl40fMaSA81HoO11pE/lhhzqY8QH4EofeKR6EPLUalrzYb9pxr/NOMm9w
od8gEf/LD3F2DJWX2v8Xe8ix2luSS7gcbCfQVAEgVwn+pS5t5gLLqh07hz7X0sBn/yv0EWlVOAnu
KV871/owJY50e07kqUeY+tImKW4rFxTjgcejLAKLbT+eF3A46GpKbrmpVVSJahvYGgPik0ERhIG4
Jar7BrxvGLLjxSmNgnk7ukb11+d0EfmHGtHV/Cay0q/sFsJU8CCPY2ragoqiiRU5K3YELxI3nEG7
oVj7l0aYhd8bM5sLBSWBbUOZU3P8ZHquYbTfDIf1UBQ65A/yItVSqe/zhGfS0vIlSzXujwbmHJrg
AvipC7K4Vbc5BuFR5QNM2lSU8VTjEMBnQ5U+Cx5JglJXCw9SkZtdSNGbt6UgxyGZqOOmePcsUw6y
kbnwsR5X9K64uEa2B6AM0Pmwu/cD2nFVo2qyM5FSb0EnOMp6FnGPEWN2YypzxoGKQ1WRQitprXqt
5rA7bspY9cpwLMQyegNKbXcvcof65APS8WOAbiTg9XxQvMDfiVSE/5OP5kOb6MY4INgvvUbZmdzM
YNkAy82fDzpTBaremqYOxVRKVZ7r0KoLmf2uPBmc/pJnOUic0ar5Iv145IIpLEZ/LyWzQMuIbfpa
G9YGsshwTQGXarpn5QdpC3Oa/KWiCiCzO3/JbQj0Ipay6jOzExqV/IJz7DL2hgEnuqKx0sZWWHdp
AlMouZSK8UerkBWL7STNo8gMYTbc//kWDtyQQgeoZU/y8Qnh1MbUwqbyeVVht9tkD3WcNXW7N4ah
dcnRABruWDz2FPXllJ42j8iPmoA0ArJiajY4FcyESxRkxkTMRj0Woy/QxHrBgR3R6qd1S5hmkfEF
VnybBm/lbI2R9DpmjEuK7WJzRK/S55ysdG6D2oTjY3fFwSm/8vtmZf7veT1Ax7GkyhrKk06s8e31
cC7WTU4Kh7yA/L47Ra8AxQKyE1RmbaitpSRgmO9g86VxM/Gjc8dCT0sYIxqH93D49OoqVG8KGoC8
Nu/FTP2aezHOTlftjJ1TfjWQ9m1AL4L0XMmDsIrSKdSzbVHbPDwis6HxwP0piqLIda2ycFm/Ug05
zic4QnccVnqXQxYu+v9WQhn6LEZIyFLSLtk7VAESx2zU1n52m2xWHY6fQMvvD+w1qVRbme92ckde
glxtjAphkkffYfhd+9LlPhJbn5Ztc9/Xu35BDrPRShTONApkvJYjFpfxG9g3jT5c7Me+k068ZMGH
jIYn93uAPnY9QDc/Pi/UoI2uDPHNFZPhSFANCRFsOid255sL5YTNn3C1TSg/BrKmECxiOmwiUwyK
5ok+xDBjxxPXS+X19G+fivEMYH+QCpLWUOdypEiWsQUzU5YmiGe6jhrxdvD1mHPs16vBauShVMte
9qXBXUhU3ROdRop1jxZzEbu0s28Mj7mafJUJPPjyePybIyZSSyEj+4HDKTICTcYN4SPaoo+iKhY/
ufofOoM/jGVR1hfDbZoSvDSBj2jYJTlBMdRGvQ4D6lEDIOtGEYuwJS1WCdnRn5+3LxoOHHYVTm0M
aJhwNSTWVyBurYH9G/nQj+P/vwD3l/Q5pcBGdTeXi9mDnxzsXOiAq1Ry4Xd1XduOQGXYtgr9Nje7
Pn+xX2G5qELInpEo/Vjo2iy6oHJmAl8JEJ74ijLV7GAFpD4D6XJmutjD634MLUdMBUgAzO0K9Gmu
DIwevmTbZ0tLh01fq2mau1MOVWMiuP9Y9HclS7nvLB/p4q5mVCUmfKvGL4r6DRyfO1IFDtWC69Ez
dfcblOP6JJg4xd+LOejxSajsOSt+V4KD6wtXylKh/QTGIhc4LXpc5o4ADzIgAHer69jAAEsBGBBi
2mmvk0+PZxr9A5ZsiGRnDGUiNVUIi4sDbbvXswsJGDKAZWsMJsXSEtyBbLARBPehdS3NbvQ3nOqz
UWlQNWZvfFBPcDgVrZlVQZVBnw3ps9q8EULN5UIB3c7KckjV+cyYxXYLKFcqcf2FaUPAoGUYWq92
k6bLp8UMfkHjTROdrF6jiY9BTlfrtqwy39oTeCMh0hbNb4zX1ZCc0MyBolxmkRY8fuY11ep/KpZ7
IJa/uMsGugClni8HaWCUWtSbsZ4GxkzU4H9+Lrsw1jJLesW2miKKGe2XElXYlMn3zFmJRkB7uN4c
JLom+CIsb59jHiSA/DLe832Kk5hty87Y9stOzvHVqwi17cjHWIecHhAFKOFTnvhSN+hdlI3xkrPn
KemkSwWvNvz4XXDijaZ9cLr/4wFBu4gfF76MeXN+jb7DZov3Eshn7tuCtNU2zuV6N7dwcbHac5kA
qxWklAmV4YTaF6eo/HCT5PkxLef3qNPVZHJTu/YjvEOsNJxFWq+nrgX/KA1Ue4yVXUfRuWYe6nRX
fzJ7eQRi1Jwi/+TrORCki1KjbDXFMH9k4SieQkZdN8TB5tCRS41LDp5VIS7WfUhP/lJzM3nUKPpI
XWjaK0kDkLPPuDKQLhBcYr1/YIlorPzXznQ0vEYKUfSZXduJTXu3wkEFKH5EwgQZ8DOcjZPPL+fk
Yv0jeimI21rj/QQjm1vVTY7rMDBbHwxcx0ns2qoEVXikC4/B61sZDMyLXDbll7HQAFn2R9ne2Hmq
h6b4nUhB9hIsSDDx621oonaAypsZxb8dPwSKltzzoIcjBRvfjvi71TwYMdXaLLwt7azQwOxZ2D/d
1G3dWLRkFdE9ijGJxgzk4vfO7VYa/PVHoRM0m0q3LR0DUxpu2oumYddJartQ7SmCHi+Z1P0vjIyI
Nv24H1xIRGMpkcv5gpAtbobjo07UQbLhaBu619BB35MxcNduVAMhggkQSCTcFkysFS1mIRugmYJp
w4GTkOokHHN2FUKAg1Ut97ose+NwfuWbQlXZ0b4HjtFVMkzaVZgj1yxCuWRUetHMJpVMwhLL20fU
B1P631s/ovhFi1VoBYRitxdciAofkwv6l8tkFPEzJNK5csAaziZRHv9giAa89rXyVcT0Mvf4blkk
YeWYVsmt/QnqjfM6B8I065mu2f8JSH42NYZ/YPqnTHrcIhKadg18yzMPS91rr/1PFx18HNgvyyLp
WmiCoRHLKs+qtJxmv73QTZk+HV9C8M/AoYL2DlRYz38W4WIDptiCMUfN9dfeogHbm5u7uNxN84AK
nskZ/4hHsShv9TvGJQqtt8F+wERoraxmCOFKTq/oVlm6D4nBYjjxa6eRSDeTy/DAUjnR5BTi54ii
3xs0ShKC46G3efOD9AHsclf/FggXUBjGOLHk0x+FLN7zYY0mh8CvkyaT/pXndWXGhd4bnRiGFFEv
I4W9pGUPMAw2bRMr6KtYPlbNKqwOTfSBOTr2umoh3vQ281hxguJioZpD8kSaj7ZXar2q/c+v802w
wN37LT2UfEk/wRc78HXQ8szF2CdPj3b7f/czBidcLYCeTxAUt6i+Cvovc4UB2OsQNWuT+x4DXqMz
eoo5htMBFwpr7aPrbOyyv4jKV+n4aih6Baf71awqAEIIpNS8wcap5vq0736hxXefjUtG9miHAb7S
gpFk3H0b10DQti1TzDzgI0p5qFvCNokm9RM6YOSgvBGvnd6R4FlLYmgKI++ahk5uFiCsabWrugxK
zRP28AMmSDT2MqVo4DIG+biykUri4nJd+5BXsP1Q/hgupRc6PnC6Yd4YBb7qEeKgRPjO4cJyJNBg
bj6UstP5vaJp4qiuZAOUdROrQ5IWfT6w2n/qrE+o8UsZVpadn2wGMvm99rdMjgz0ZZMY6K49C0Yc
6Rak32mDzPMdhjChvwazxsh32DAvoF9QtnxVI/mouxcHZuP9JVBVmO1RYV8qWWXXheJNCiyLdpfz
86ul43ICUNNQQHoruY47VOShaycw72cfsBfz1L2YQdDH1vIOfH2/+Mycm576aJ9CbsWIiI7ADA1c
2Tlh46PgkhkbZzt3Q16Pm9cDWg2KgKF6Cm6dRYldlrXYY4AIzAxgwYY9IS/1GCs61hQOJNrMePWK
wEna+cVquehtTHFb4hleC2igksguqtMYlvGdOfsR3zWwaaO5lfnBm5Dos40vTOatQIMk5m5MOM7P
j9jqrBMLyUlpszFOzgX8JWHBHJgGc5Lex69WhqXmCjNCRQkh+ghBoYxdZNFWEPjPMCX1JrXQWprM
azYevDnAwRI01TmkEEur+pYTEeNlcaOD0w0+lLr1NKzWv+Myleui0bB2h45r+/elilPgsoFjLzU/
AZkTldCZ05JTkOP0c2JL7xM5Jf8K710a64JNVFCNG+Cwnj5nOBVnT14c/YeHdxnv/VkN/EhRdpRG
gkGKGYtosgqlq+eLjszQDAX7Dn0efFzGnhx4EEm2+ikyvjWHocoER4s20dHCfUfizlZX/WS+YVA+
BXgCKN09kg9gjqj+2q29vxBend2JMkxim/knCfYApmt/MEExhK1QrLggq46H1xTGQAbxKDEjk0bb
WPbaMPByHG7guNie8EmawAzkhzUHMTtokl9fgzSxKO5VMqtm+iyKSq6koaS1pnJ5bz4ZsaMoj3Ru
wAhc2P/EuwkWQ0kQm8ADpcF78IiKW0xzG+u88k4mqKjxIA2lvv1jNrjdQUvyvP2aMnGt7hn9jHef
tGYjCSZJaakOcr3tWHNM4PZRlPHJACKlGfMzoJ1L3TUm5ZwxjRqJoZJnp4j7kyPAhaHq3xaC3dtD
O9i7W1geTL4ioh2FD5HKTquu+EY+QWkpLqVYjXEZRVF45WGWNJ4CwiitAgXyEUnfF8h8PbLlcp92
w4/W5I3TTfBw3MP5CgbYHBLz74QycJ6nmf8jPsK/azShjedGheqowYUZhdy6AU3XkvLsixOjyxAP
B2UHmf3SW8g7REjWEuDa6w2yFoF0BqBhWhKN65lpxQASbVDUT6clbMlwkQYNaEHy7wB4u7VqtSrA
YFoPQBsy0FgUXCBvM7C4F7DysPFMYjARYhPoW1Zr2MJlBhBpwT5qYseguIsC9fO48B/kdAT+Oo/O
kQuYKlD+PDi0GMGLex2BUlKGYFWKROFWJruoBch/07PwMMAT8CVi+x9b8xMmNOuIml6x5c8qY751
ep/YeDI99FIAz3/AOyVpAuUhuBa8IOnqdzK4KT1szlM0E5PZnsHkjGhgJmDKOBJ9LNKpAX/i9p0b
PaXHOadI4MbKXvWLlGIG2UWtXaYB2aKlazc5jJZkh5HQL2ktH0+4ni00wA/zZX7oLNLdOBPaGQiJ
ucAzbQXRAag4WYbEw24gWFtLIMFThqaGbNubFiO2qRe258DG+f7dPtWB4L98WphxJztkvMMEuYRB
pBOw23SyFvtENNBA1hW4RObN9HEKXB5JnaL+IE1Qqc1SDj92sgrOGIMYdrXqHUM1/QmMYEz1FIA+
JFzDhDd/x9//kaDONZcTFIYMp/vpQ2lYfpWPqmh8tArThn1hQjrl5aEuoZU8mVOn5EiR0haWX19Z
SlCMJGw9CaaM0Fnp8KlIWG0dKD1duskW7sULwUQkFJumhGpLaLKZL1bCL62hGnW5VYiuFzvnhUmD
tgMXvVHiGjxdNjukd3jBJxKXgUPu4NW8wn2MuhSD0S6/BRbUjn5RgMPFR5Ch/P9DWtSiunXkSapa
LCePKPU4Iakr0CcMe/kJASeqrDIyzkkHnaa4OAZD3cu1+p9+5JJXH3NXuNS2xZOTwUJHhWi8tg1j
9dHsve2YRXPD++8k2o9fXui5saeEqgQog6ZXaBdxC5yQ3djIHROvP8dO3maDTL9X1ZQ0VPtow7/Q
Mg+g3TvrNU/l/+wb7K+yv47JtpvnE3se0ZfsI6wYvqPo1/u0yhF3CJ9ny+Ctf46FxCFbOdxw6350
x+CveRcGC6E/XYcMKHDKbT18Pzv+rpKsWV+xUt9z7Ix9EhZVdq638MrXrKm8/pUNX66aiet3qdWa
SCcYI97ImElkkzR/TbMBkM8GveINMCqIwgtDFMzn8Tk/uiB8AbQGeQrr3Vshy9p+mg5IkHxBObpt
XdjamCt0DYcTMaCv1AZ+YfUFxXahP8vmpAVC5Vhr+JRXjOogjPYoN33Bjb7w5vwPIKcIDdS8IG2g
EU9ELcVeYteRp0T8A7yJ4N7AtdOaCenT6KK1gcbdKoX9exRgITU97TbBofDOC49oJBZSZnkAOcH7
viTc4RkgCLhLc+IkPRrGDYmLsacBcGVNLYuWhpulvSEtTchhcloBiuaBw6f1+dHHUJOumnSGUFOK
j/pmky4VeWwOCt9QWQDKSWghf89hFOn5gYvkiEONFvrtKoyq8oRNmPKqAL1buI88lj0IXpyarRbe
Oye4zaaCaH0lkcgTWfpRlEKoNplUWi6qnKlzyeO4VnJb2YwlaHPWLgW+ocdUnMtjRBNjaPe/VTBs
5iWTnsxhkFrtWhm+/FHBGxamUttwV870FP05R3nixi3YsVaXy8tx8g1RBh4wxJIXbMRrEaxGPkjp
kYPjIyUgjwxcbN2HUbITP2UzxdjuP8QtOwIQH16S5Xfz0PG+3d8H8iEf/sZDuReW9bHwwtkJdwpD
XmZ9vN/mrRvU6hN1qn5dNKzgmCph1sm0axMjFxy2foMmPS8+YzcW/qjsZW1Rz1VlI2/TqAAf8ubz
VoSO5/pN0Cs0boge5YgoenQAGldLd5yhxDYXUyW7Iz9fk0/aCOqUJpYKvr4ZQi5F5O53m6rmTdLd
a7/Ie/7rSt/mYixgj6IWlhSz7AjN0+RNEDddbeFPJZOUxnI0QEv9cY8NX8kTcpNzeH5jJuFH9kKd
VJL0EMCaDirxLihFGtbK7siQPKMxMSt9TCODGNjk+9zcHUMSf150X4Vgg4S4Hrb4piXdh4h12SsM
xgoLx92TQiaIV25OS9MQcMogReIVLDLfJQUxe3nfCNyP0CiJqxU7FJA4e30dS2oQ42enoACs7Oqk
UOdT0tqafpYOqH0ytAR4ZR7YmJqeInNTEMfEudxHXvg7NP3M6ILHAmLxCJd0F4a7Ke6rTNI39km2
szPjExjnMVTjvxTWLPxamKGLZ6yBpQw1PPVBkPzqp/nkupP7ZzI4zJhzLqQ/W2AX3Ffma5fXKLzB
WpmMFUHkJR4roaru/THlkAS1S4SAdZrYqsSXR710sZhay7iEvLSK4iV4dgB6hEiIA/1i73Dr3Jw7
xHs7qJz5CbcJw5Ipf9eHqlwdiRXnpb1/pQwXtm4EnvvAoPXVBD5ZhlP5pKrbifzhjQ/gk5+Tdvbq
iwmu7BE9Imsci3W8F/oESk2UqNji5dHATl+U3H8ZwWpR/qkxZURMV5SSz8cOGNolz8w41WPyjqFL
scGHQpri1kDbH86Y1aYqTGvieqpnhyVA62VTEWFfMfiJ/ctGkLYAaiS6cs8O53qZxZ4lRphshCSm
S1omi8+lfXE69O86zGfNq08afQUn2/E9QOj7J6In9U0ut9E+jeNzh71IDZjNnMTVTgFr9cBKwsGW
e9KiJ6gwxlBmPQrdHNcgryvfQLnFEns8Cc5xAv8qbkGNroC4bQlLL/ZRP0J6GPi1fW0D9zqaM6Wy
I9cAc/MZxtAfvQI0JBp8tlbRd+Ag2cWDTYiCksZ7tvM6V6ivxmFRmDO6JnHmTf47Xt0kkVmnlTlW
Y5VW+VBUe7VnR2skW1YPeKXXL+tuf9fAJOekt1u7gTVzDMsszstWVou1Wm2Ci4JkbhHiJRPXHl0D
/EI8b86JxAylNILBQrNwJmE//36BdS9xIpyXkoea/FH1VMYqoWvpPZWb6fLaYSGZaPpCvKHZqZSj
USUF/ACh6GBJ27aq9NA+z7jKjDlZBYfITSv7sJ8rTKY+VsqEp+Bg26PPG28aR3ib2SLVfGljAdK5
rJNfRDw5Zg6GK0Qhru/+kwiqv6H3y9Ys5iM/YKeEkBMM55N6k7yqyTfFonA3w6X2siFuNQJ4nCA/
9/w7aMxFH1oLoZEubYEhznUpyWgLYF1ns9F05eaRbT2ALq0k0N/WbeKqukRLW1497JGX9LgRbMF9
dhuF2LCcSx8sen6X9/DRabAC6OLoJVhittEhZ8UbT8FpOHudh6mXyek4ZBgju4dmHm+QGBHPRxhL
uiuGktjWZS6WaR0xwfu4hG+yDSyvHzVhNdcb9Nc4g5VaWvYj82O2Rh+yO4q7N8i2uiGe4FfI8+Ko
lhj1MR+oEGR5ARlcSY+GqI2noyzOQ5IoyxDMqJlbuvoC0mV5I+gXONM16H/5OEVjeTP38tE6tccD
xIyg4hL4xY+Hz05snG1TdDw5m9rJgJ8W0A/tyhEoflMtwMAu50Sb73gritCyMAOVl8Wpvg4d1SNP
CJBoZrk/7/jh2xB0jWGRx5YN9ahkmcg3rmiqXfvbljktXKtwHlx96XPytP2UlDuE/s1wlw6EkI3E
VK2U7dzE74TMoe3a0aJ3BhSZ97e3fESbWBHhMz7Kk4zkbKoFwF33NApd/G5mBpTXoX5+8Z2oPxaw
Xx5ePUFXnaroRqS7erMDyF9Crj+obPqiuQFcfB02jzvvVEAPJLtQeuOg7ROfXm1TrFwLFRVwA5nN
N40ejEnhuWHslNDiOoF2bjkIWYAYfN1fKLBOYx/fcd9DQCORkvRahEe0wx+7bsZyGOst+kJKBGl/
AdOWZpBd8TzrXAsDrE9BgTNpxT9wEmk/4h3Ku6Cu9CZkyA/8P6jIU0xz9+4HvsApMcobqQFGuGp5
RxgriOy4vCf90AlwKMtEnKhCi9MMTgFMYkvY9nFwqBhMlWmd/+Qu+GB/y7wUb9uIFFsQhmap2xgo
anY2IAmW6ikB4o2GGX36pKfPjyzPy4hJE5kD7WHmZLQj9balG7n0WsTdVyf8Sgg8BpiMXP04BA3l
zpuO22vU1G2ZcKsSZZavzPvX+UfSTE19EB6/ms4psfQdRqip7cuQu0zR1rhAr7C2fU+LZgSpviKx
F/BH2VRi+3aTY1C0TOoJ1aM1Yl1fYGcZ8lHLKeixV4JQJmVHAs4KAHnbqDZvZ8FgNuJpqnkTej7S
PYupUejezg7tpqdQEoPXlKARzZnR4EUY+zU3YYCyHO7iVwTNZtowojZVurY8M6Hu8zZMFZR6FgY6
sqG69WXOPHLN3ovrfZHiVftmHKwOAdgHn9azYp0/jMm9bprZ/RqY90hCFGx570cSuqiUSYZJCxeh
lq34DLryTyl4iljyWuEj90mDY5mdjR+XXACxRMdQvghnuKXR1aySLcb52OmcJRD0gDEt/cvWje2N
aL/iUETAKz3TXD6guNgnhznaelSDXOZ/EhUJ8sp0pB9i83jG40ES8477uqH4gIb9WBN9lgwtDMjY
hYpXC4vDq8sapQ6/0g7pgixycBmRVtYPEVwQpmUbs9/j547fkp5zYGvQ78YqXxOGm6fJz0/301FT
EY+8o/RvBGrnAzu6mVcUxQvxHLUO3iKjGq0K4zwwLUm3WBtfO+wjde1ISA/cQ0LZXkPmVQohm6w0
74En1Tt6CzyHoxM72AY6/fkDs1LZeeZlz38PqG2NcfnAzpv2x8mCGo2CXaoXSuoW2fYWb6rQ7Np1
wFKjWE5oUQW4KCuPglkXogbg4kY9Nh9e2ovm6dTzXKG17iOQrfyk46DeCbNV8DRceMP5PtX27Pni
kiFbjZ8CQexZki/wEd6Bz9XwBSL2PeYY6VGuZmhmlRyirugsENKUF8TT0+bPkljohLrjhTWqCeFq
wz8E8S3nWkTFi2oo2Yz7YJ+k4Dlj3XBeGDdIEB4PmIK4+jofUFSppF4Qz4/OcOlkLijkhVmzoCr0
Db9aWv4XgTSLP4cOBFH6NvyUCLLdSzjqFPVC8hZkNdxAWJBG5cfFKgNE2B+Bcctnb67K/LSe2KoB
wpZ0tiH7VyhIXCEHnXJsKZi7SWMWXZPdFEhugtU+xnNbkWiv3jSQKEjTkPo7ueWzuRL0U6bZ5WzV
uxcuX5MadfnAtwCQPferrswU3iSXUHqRilkd4+XhhQSay3sG36mxRhnb/KXXNWKjUQqBFgYYwus2
Dx6F/e7OgT3mfiLrB8Bm8Z+G4Q6WcNu51lSjGS9CQnyzqr7urKoRu5HqkoPVAO0Z3rLqx+XttNrp
Ks8arhXw1qHPNuaZRyzU9n1NqJGFCvEmu0ZCNa8KDfgnov7d30hrYIcxn5CWno5risGA057qJYbW
Fzwc0wGYEJXhB5VgzOjXMsTX1qsTOZYjuUtB+99uHPQpyjXaI+3pDdwFFpBDBeN8za7WvLrUNuhc
LVdLE4+dKNKvvcKILxdJZhirAEIUamZ5YEAFHbCojHE8ft+k0pQiRxs90jUySoVOwWcx8CCI1qHk
Y5bXBeZMYHbeGxLSuwI4nZwTPqu/oCJeU1NyxvxxZI5BqRewcJ2LBz+XpBMSf+TMwN7gKm1t8KMK
PD/5IcPXbPRDMlS7qJ5o3u59XgPcX0X1KMk7U/H+OkVc7NgDJGGSWqEXErE84Oxuv5BuA4z6qsqG
AN4aZKihb9XLz5y18XDKH6LeEJJcBPSjYfiUt8kBMvnB0++jIA71eoVv/vl8KJJq46B5VWOqZ529
RxoQV3YvW2YhOKBGrc8eyQOk7cl/dZV6VOqMLk1N/Lseel5P4/+chV+Yjka6mFsyBHEIfktF4tRC
VNcOoVKzkX67ts5Bd7qGlcDwdhHQZ8on/0rjLT8FD94wq+dhgiC/ddrND0tKy4V1k/8OZSgB30p9
6C/6dXOH4ebBwbk3t1+fuArl9t0lUPRgaCj1Ax7ALJKQATbjrE7yatYOf7Ty82DnKfVfaOTwb+jB
xAJu33edmNe4wYfI8a35xbUX79oCubss4DE1gWe2RXm2p4AXxaQDBUHQbD0G/Kbd6TuOCW4ElesD
G8JSL5vutHUkMrTLRBiUDBfC82FSovmTqW0VoT8cmbbEXimLw0Vau2U9Z1S7KRGSQNo8Du1hyKwW
9bzGksKvtV9FvzeGIwd7umClxwf0Gc7KZy5vp3z+vDx5yfuGZfCV8DZtYxoHa3nFldw4mAAvhzLH
RFd/v/l03RQ/gGgZtKQrowcDDVbvlUPaNcTGwih3SX3APXtnsP3oQ5qOv+Bzflrnh1egEFgUxzro
h8cbGlz3/NLPEbbjZNxWdqqTwmC9xbF52bCVY8ygB1FZ+Nucv1kEGIWDC7YOgxXHID/DW8U54z7Z
IIrJhmu4HVh1vKk4oP9Rc69eEbf4xgVsRWTrK3Oy1IcK+blynQbOAjMRV3rJYF7CyyJ8rLfnNhdX
4Uj1C56wY0tBB3h9i/Z7+YifcP8VqC8DP0gYprNgtHJry11fLc+oooh1k1S6GwvQzu+gE1ef9dER
hLK1BCbHEyBBiIIGmNibasAiLW0Wc8QO6AGlldQAwf5s1tqQRgcnicKslZVMwnVi63tJSdYw4/kg
HJUIW+H19pDTCKSltQviqM/os7jOpJNrH200acRo9NPOz+CMmuIMKM7JxiiA22kVfrkV0KQ54tBP
qSu2BY7K4dGTwzPiC10S21tcwzmbyQcbAUf3q1rW7oMv/SPYw02ZD/SsBN149rrNTm6hs9edjl7m
ugu/bK2xo5o8uXMCn7wOU63930HuUgR5+r4eWGGco0PKtQOsh59eCpFf50gEEZ0+TP4H69pM5OwT
Z916weqzCHxFH+mdW+4WZ8c0Pyp0GuJVNweI+cDLegf831TuAd7VSN0iVoCNoD5O90Na/9CRkq/s
Ue8+6UFz2gSQDDUcwvCKTgGXkVYM25OqYit6JtB9B4tqKQ5qgkkvwm+LvLFDVpjtkC+uDyhScFez
5B8IS+S1dnv/Bwmp0FODtqPw9eigw4sHB+IN7txrcYD90AYIqvrzWr+XKKM/yfJnDLtckM0nNCfw
cZL3/IX6l4RuzjvfEvSUjlcAitrvUtO7SKxlfVVwkhwEod1UR0aR5y0LMYszvs8/97OfBhT01ue3
v7IuB9BNBYjYUQSoP9LQHju0z03J/wKe7PT0e3U421163baAfIijiVM2tl8co9jAQuDy8ZhNstIi
LKLnEjO/3CALSCS63LSUDBJ1IoQ5sUPKh8+FcQ3EWZA/iYzsaISTymqQTsrQw6touXDemV5VcfGH
NK6lnOwFaQFqdzjGoQ50oe0hiixqvPT1IVnIRhUIqjiZP8BvmWXatQH42ewDBET6z7gZs0Mq4OCn
Z1IJ+k5mO6qXPgB54gmQKeeRN7F9/Dv1DiQEOvKYtQ8heOIs3fO7Zp8h1gd2+qhMG5DE8M/Ba2Pf
GneyWFwoicxGuFzn4AUN9McOB6eBzCe/in9I1ZUfVkorSZT0tUu2xAGdPmMW5UL13Q7EgNRPbvs+
KEWWE9uTzv3Qd4yySgdaiplMv5pU5kDqF7p4wa5qma0DLzJsuk0Er8KSA8k4eShn2NaEUWuOG4e0
TZaIMwFZi5M/VKAGbLxBX+3GKsL7cPAiPUUDzMJwcmqNuz9HYbwpafTIIM2t9zJU/r79AK17RY0F
STNkf7j5t5OuwAJJnyz7Ohd2i7elkYIRSuO1zMPmgdAYPTS5//ltoDS76yeY88SYzqmfVj8laH4g
3vK+39QYhkxHTMbxn/kqLki/sXxW1pxWuqWcbzeAL/ceIfSPgHjMztyHKzju14N5w5V3acypqUrq
V1AH1YfpJd5JqOe3glaoGprGsMpD1HvdNuphg05oxzEN6HSOZWQ7YBgdj630L8wliUb0IkFxV2fO
/66WfzCVXaUNHcR0jN4PB0H2HpuYgPU8OpxAteLQwhlHnvYkmoo5sRXDx04UMfn7rdHLkibUz1+l
g3WNnStUgGEKgWVYgprivxoHCZnivf+XvCPfKR/8vnOI+bEEeTuvndAH74oFWTeQQG224KVT4NOL
lyqIEvE5KnXD/mWyCRdHyvJ2QUARI+5dVNNHo/ut8Bie2sxPE5MauKYXa5eqCh2a84Uje/Z2busW
7ZMZjVEPA7j8UjcxtyJcKEZ+RoOOCxM9T3mZkj7PCZDy34n9gC38nnVO/DcaHQP1TO+03zCk0G7d
I490ZRPtGg9Bdhj4juo3uPYGtSeAV7+Ep6C6JT9CaSyZRrztGIl4DbnIbCkcrrnkhERedj4xNQQb
05tRcP88w2Q6AsCAWcQBNKRZtOH7pOfwc7PyK+wk4vZ47FlwnwKzdGoyLsPqDaaR7llJYn1fUQm2
KqIbnfGW3JPK2uAzOTfR7mvMnixR9mi/VnO7DGD96UQebNO5clXRDJyGuamvXpS2WQwFY2g2PSJL
AszfDSOhmp7QOBaP1ABU/oR+ZzsEObEADogTwa6mlWNjx6Ly8NPMU0clQPiEUwBG+kv0B4sH7zj7
n5tN8aj7LVBTK60VuQypk7sIM93Lm4+3ABj6PFAgeYLjg43KIimMqGWQMPRGaR1bJn7QATZJ6Ykm
1m6Y7wtiurofJdmb155U55ddFffVlQfUsXd7k/KFMWJIifh9b3++g22g9KaWNEMzbeNpNnFJaR2U
KfsM8jVn6VWVw2YsXSnqpiboF1nDZL+cNuDz7pIaCZWrDWrcscshIYzVE5HAdTJaY2lcjgV0qoXE
Vw5nsfavNdeBRnkbkC/OHDvHzbhL8JEbKVgRfQ7uf9Wm5HKnPcXIhu996HVpIODCE/3sJYCkj4am
p4FXpktBH7YbFo6fK+w85uio2dySx5HeMimD+QYR5ungoexT6PJsOhzZX1Qdprni+G451nQhRciR
+XntVXEEZCEaw+kC50UMmkPCL0DyPg1viFWJHYDZ2MqFjoEExLwOOGViMRweUHgiTyRvqfnaRrWi
9ys3iI3vcZyOu9mfoS3OBPmETNf0T+B5u/pfcbr0EFNvcx9vMJDVAPsOWrNNWSagRR7oFL4ISUha
HUfcIOFyW2q7q+ZbbEc7XVsKYvMjzOgud3g+AFM/ayIZ+PPJVl4VtJadNOkg7NkVoH7VQKU5+56c
gwHDmHLXzyEu1vLj4V/KsvEUCNOb5MvSQvQJVwStenBFkl5+xrJQrvbzzeYSGU+vkZk3biacZxh1
mUgEtnqlxE3Fn3lpLwncYm9v1Xg+lmOWv9dctHQueb5HnSAxKsb7QY74aby/Vc7rXaV/QzjfbucN
l953e61WXKUWwMFGtqemzp9U3ncR5ZT3YNxJDcoD/809anWzjM/9PkZcpk18lrLW6qRuPPxfkIOa
ejHSIhxYD3qvogW46Bpp0ow0/exGlo1phxSIP4e4Pi99xYlIki3Vp23lUtWoGIBxUnogudSlQnuH
x4l3c5bRdu6rDNSYTpU91NrGEQhh41QQ2Te9r5vrYbtmDlhPBnnT7ZHyoiOvUx+EADIKh/IZ4Vt9
qafUqNCz4lbiOkxU/Cbr/X0wpoibMJWNjWiNCLbiJ5OgQXCtn7FrE0LiAMDPZbkIBSnsJEQWsHnL
ENftT1TiA9ppxW+SzuwU2k3ve2kVteVafze7gcKBBSdkSWAFdoTgkTeiR2WX67zSxClk7M7MsTli
g42WMZpDu82wuchzvGkiUzy3/lZnxai9OV2Xoi6TP7Hc/BrKb5zGSHEPC0JGO/UpSDQLK/ysPXoi
EumDmM1sH/V7dZpsKNGBdkoHJCkZjjBLo8D8084kXu6fiWn/K3DKinJnHFwKC+jdRs8wW6M6yWkY
rOQePVep1pmFI0bCxFiv3FDuaOE07rQG1MIBkEeL5cQ3Z5btAZGAGtohVTShI9zczuRczKPfNVaG
alw+v0fUCD9SVYRo8x2BpDS9hVa0TNIE7+6n0I93zOaGKeFpyBYYbpIM/glfFoMjDIQeiYYHBD2S
F3D8iJ5EmDnIAp70LPkaq02NYJ8NYtqRsCva+m54Vmll6LPplSsRhEfnaWh4pppHYlraLijHt3J2
Uy97pD3z0RbvPMS6GCU9pwcCnkgcPNyKBpBlWBvc6u10ta4654cqp1IrcIQ769OIdFmEjRNNmKIe
Cscfzqvs7jdCxA6y1lezXVnRe62yCa8ULlQxA7VGL9KZEvMuh+Lidb//i7DrIMrk4kLy2iyLpl/Y
yuvafLGCQeuy3XpTpvE9LOZf9a1X+aTW6/W7VhZqxtCcOXuemgYXE7iSxPk+aWJfYIUQcVsGSvNb
Wg0cJPAJnrXUczSamfRkuVpfGmSxN0CfDmBGOos4jR6t+29Bh2kFXYwiHMbrJfeHFTttij31SGPR
0JPG8hxCpJRfHLtqhNaJvare9F82VeTdbJCNyI/JwXjKlSiU/i0LTBB/YfOEreDxjST2FTbyd3S1
0jCnLLYXhZC5UXv7YFbwNBKQxWeyuZqfQ2Cw2h2FC5k3jKImGRWPgfV2dg1dqEVk9ergSu4dQpUr
eQFXbFChMoB4p6FrH6NBcyghU56WnOnnxc8u2HXITkqEqvlUf0RJvz/70X7yauG1XxtdK+838fSG
Pa14izszyjDSUeb6MRZS8sXx0XcQHt9kzghd28werPtiZIHnhcMmbFHS4OZ4X5/Ke1vRjGW63jyB
Z4JzBi1DKw5/UCu32sl3l1HlU1Ax+fI4NajxaYcoxFJfvIoo8R5SbBOb2dd6Jj2RLEpgPpE9DCpT
pu8mqZ1ez+09rNZyvAbUBo3ULRpt/ejmGwv8JbClnnhcJnwUBpJr8l5gAW3ZxzYxjU7xZllS66dd
dKQBOGBBbLTZ2kW7wOnU9ty4b5ocWr4C/0hUi7DFrsvzIjzNk/ZNe34LiqG7wDGjUJ958s6JF39V
zBC10QbdoaHy6mjyMHLO14HZu95/Uoe01iWwSA0viiKtlCnkiYSYNHIwTAK8Zf4TpDWZvApwzqXv
v1M2OFEdRd4mJpXjMG9Z+/IAMvHqR10qU742AkPbWHr0u6IvsoqXTaIzhamTlF+e66G/MfsTaf+2
ZlNeBnzI54TWmlUz8BO8M+pOjB6/1q4h6NjidfbUySFiPSUATsGR+6uB6SgHq38a//4Tiv8odslK
VdRq+M5fNYzSEAqBMds1Wd1qWfg1o4oobK3v41CQqYJPdDXARLY9+VsB8Vyl2i6RpIu2xlj1IPjB
0ERvcK/ZIWfGD2qmhvr91FKXkQ27FIbub0OxWURcIR1qcoQP+uJM9kYxrposFHbkS9AXPaC6vIve
w2ITyK9/t2ljtTWWF8BpDyqYTz3ExviOXVMq0dvBsESiVd5jj7V1ghDxB2xdX4aqp5buDQL193+L
ZDDpVshLxdroyeaWhhcwLKGyOiL8s6Ci1P2iAli961lm3PbHIBKJfgKMFSBqYkhOZc07yS41f6ph
G/pfkvDXMfwL70XFIPxT4tubTVPeE9uafb3L7XTDNWQiJGvkti2gdYr6vYNIFYOfO6gRQREHbrIY
HI5jagbCdN6bqCbkqh/41R7dE2SvvpAqb6k7B2HjQe0m8KRKZN49DLRMp+pnU0xrhnoIzcHK+ATz
BLoi3CQhopC+EKiSCaqpm+xvxpo75QIGxOifVZIOAFbELozLX4URwlZWz21+X5vKJ8Uqj9kLEaHU
Zah4BYclqLzJ1NcqZ+WktDWdcHnEMVQk3ee2q2jFUfyC1oOqLChwoqFWwPkDkXEFikEd0ux4E7dd
et7/29L19lQfNxW+AD9mLss3V0g8XzfGNFUmliko9BgnEhEJQ01oDkQVThN2LxWvB+LrYwOZGP4/
6bM/d6q7Zk+UNP92dSpZFxEUnIa1XPP5JGEOk5WQt2/iYvZxuSbx8uPFxyFQoiCOvuSPmsKjemLX
zzfIwlluqADcJm+lAx11B6VjADg0KwAbXztMTA06/yr5GhupqJ/DA+mIp01hc8trdCq63w5kaMqG
CXonLXg8EwDIF5EJHw/9mJFdGbpiG0OoME5Ohn6tafvZLwY/yRe8qPHnA6ZQaXr4FSuW+T7NYgQE
KpI/EL5dtN0tGJENxQWrEov0Jl8IK/RJv3WbXZYSY8VLJpzVkgMTEqkYUWpPiY5Mv5w/YSgXGKIO
XCRJ0Ge2qIz1QVl+1Ur4pC17rDyZEOB9J37lftCmu+mVAMHbToh6gSIwIquLj/WnbnRH2yIn0rpF
jwcshCQTpCx8hCt4S8n3T+ENMZ3PvH8uhSNqeM+OgFRVFgqYuw1JH1sf7VS1pDntedVsHD+62gtf
Guo4ibX0dPcAAyQS0R5QYW0LKfuK66Kc6da8/u9jfW6qVCIBjuXeuORGeHZtjNffxkZ4WvA4fTyC
QRIYGoaefT/KPKj0t1sw0iHxB+vGvRgv3syJ3m0Je3UCpxnZKvOJxTy2fVn5cYfXa67ogOsq1Roc
1FfMD1d8M0IJfgSlDeYjwIiJXaHVJz9ozJcWzgBFK4GalbIxR+D0npYMSFCY7NhgqG0g6fHCrxqk
oIGW596V+JKyv5zfa3kBPmIWN+zQpkBUNHqc7pSvdx9zTM+yrdDd44x4oAS9vo2DSfoEK42KdbS5
7k9HCzXpkFl03nCh2GsSZgUFKlxTy4MbqpGm3saLoJHJtsXUwGBvmfY8wa+GPcSnc/H2fbDIxKQu
F62wVThXXzzFR6Tt0GmyjMe+uWAzVfbm3ng43mkI0Aj3SoH+hgRHGVZONcU27ZxiJo8gk/NuciZi
+vfdkpij0x0RdhGUHqcuBq1TqNAXhRRoPNkJQf/0tsXb37Oz/gmJOPXhkzVAHG2Xa9C+fDrFGptt
ugYe8kjyY+y9B5P+PWYsPKRjJJHKirjt8OZEVUpwTMTXSLQ3yvZAl2PeJKyJgbvZ6bRxEXV5O2Uw
64Aljd6U/odkjqpO8zq+R5NK9ysOtTxsNaTy/AujZ6wgt4JwuSUuMvdF6S30jk2pxVoQWhj2TKYz
FsChFb7sLsrxZfWMaXf7VSonTDZcEESY6AV+4tt25fdPL8LP5uDend3KSC+328gsV/SzyjZZ1r5V
0bTiU5Ub6l5LpXHL1HkF9mlePUoIydeHf99JLwNNO1aAFmXhJqUbOoGjeArbu5wgJfokgmTdYBd7
6a8dI2EfwBAxlTWdPBDJrylpY/63Ca2a+xAfewnZkv9CRwzDWCrMPzjOzzloymuvGe8jq4eGEOMT
YRVTe+kNOsQs7Kqe4z2tHPPd1e3rcOot00PDBywP7gxL32RLq2ev21MhkP4lbtCm9RSCb6TAlRVQ
C/bbW77Nbuuwpg86QMS0Aa/HWHM0Fv5dyYnSGkxoy009lprW5FWCe53Ea747sf+6U69mmooi39TB
oaIoS5nF+hhem0bI5A3DDXJzpgMmBIxz8zeQ45L70QPE+djcqEr4Y4DjJpR+QvXZLFdRV/N8I8m9
dYZo6alslIFJADV24SmFF30iE9vJiyVEfKWFy+0rh9JR6HiqJtVs8EBhZGBTS01X+Qegj+NT1cMU
Hd6o7Kywrgz+jRQa2NzJAMMbtNlDhzv9f6MlDJyHaJIMxw9IraWqyU7f5r4+r911zHB5QhRZJSKG
KRgl2N4exIwLpVQIc+eBc3q36aivsU+E6MBHIyQYB5kEV45w/j2vt0k54GDJxrkK/EVRhvofvL1R
kXWrhLFDi0r0bayI8UTTfNA5ze4L43ke7Big1I81U8QBYsSl6FalL5vSPs7jKGHvEdnxawpaje8M
6rngMLV6xvTrttY6jPQWVGK47au7t/FOFPmyW5ZxUWi2gov1daeP+guG5ZRLUo7P29kamgDpp7SH
1stTLJEEPamULlZXoudGf4Slgrhte+LPSAPJ8uZZ+ly+bxflXRVXPpWikQkyRFpyqpk0CqRo2V6R
85Kn7y6TUmpazD3Hb9msPLSG2Vl8Td10b/HBnHScmM2rIJXg09+MD7Hbz5gIIGeIZjMgQJHOj7n6
SOFKMidRuDF8r7AcBeQcUq983guY/8n1Mx0qNnb0V06nyNbe+L2JgNqAgFLJvVp+SjfJRG8ybPIQ
hcol+YXQYAC3G7vgtjhpN+PwMJkqff8S4yixnUObU0ysI7DREkwl3JE1zxFi5qkh4yRy9ryoC19m
8iMdHmOES6F+WlctBDZygCoInyL0hS5CFT+lZ6UcEvE1U7XSrDeJ7rwipJmSlcCUfU/qZ7ekHeXv
6zLpqmZCFtqubX+GIp9ABZJr4v4QBza2hfpnbvR2VJYQ4OkxaSOaOGNbpmvihDpHEUpe9fu69Ive
hsYuz4+MIzMwnULVLqrggMbhtuwhgvN7AO+so3WsqrrmTgUPWEdB3cufM2k4dCNKjLEmE6+ebvQh
Rc4CFC4WIO2rJA9ENlAFYtJqcYNXNurh1nQgyHa63u9IUKjM98F/1JXoQmW5HxMcfYuNTDCRT0S2
R2b6HpDrnlmZCVCejP8Sy+DqTmQnM6rLEW647Kl0LN7PsgXuOyxVT6IW26e6aDVXJD7TvIcjeK0y
mhquCeNJebmdzkb7CdkZNXcx1PMeO6///Jp/YOPiZDFcONNwRNqGoWIMrfBCUK4PIbqb9K00/m8u
Q6pWTLHXLZOIGf55uYt88rLGmiUOeJGB0kZMm7fZ5vfgJfeZWw9/ljBOZ2G43xgCEYtFyfNo2mOs
QIpnp+O8Oz/+wB4QQhpb2Bx6Bhqe5xXa9HnOWk8msht0VU/qO8LHgFWaetecuI3D8FWlCLddY3Ag
9ozKbNGa0LF9WnwWA+56EFnmV+NrMTQbCKKig3FHAleM4GXtEnS/fMltPxQDH6ptI7D5ns4unB04
7LuJH0iHv8H93Y4ssjdw/du3/BYzi6T511XShf2j8Z7KjQnDGP2V3y9AHSwSlJxR55uhV1pgVeg4
seost6qo2bcsBxyYxf5u/jK8Y+YGXviNyMRdFSkL69d2FuxrkC10zPpFqVFKV1cc39mwaSpTldQT
NECCvPXyhZPv3lC8gL/drvHMcfBbrRTKYm8Zze+fskrpD3LSlQk3VuRXid8TQPW82jx6Vd6jnDlu
UrJIx7eBqLZ7nWhpb2NOENOYmGTcnhA24OeIc0bgTN3zg9K0atZacu9G7GGY0IhHp47H/ROPpr4P
xqHCc/ci4xsg3PBpcSlaIdlM5SbfojfhcTcbsIRz5K2bNRWiz/P2gV+0OxiHh1b7cqJpW91136SO
hToxWVsFjaz8/ucd1jg6aAEsf5a/6C8q7aKFk1uDVUnqOS5qZNdsLAxYxu0B/GsquGR/a/WcxUnG
HQaAp/Y+tNneVaBBw8wZU52AQq2e8g6i69DDnNwQnlwpUbDRws9i48uhGaovXjb55OtU91wekerf
6sGxg/iVjCCJf9Wuhve2Z6un0JBGcmFLE/L/nppsyAlI4EUeTzG/8bYjTFfL26Jd93K6tEc59LzM
GKXXfOlBxVjacJEQosD+AnMtpBu6/SB17Xgps3GA622ZDk+HkZU1+aQNVLA1pGBYa7t1XEN7zqbT
jcVvWacV5r4BHUEceH6kTHibiY405yHpUj0Ge2Cl5/vy91IBNJjaL0j+UgX7f/MN6NuZM2gxLmk5
26rFrIfogNVDOlVcx9fengH9AbB5BFakPGnkZDT5ydFZzmT/lyqxoiD6Bhf3GA047zf6/f71UnFx
7liKbR8xPTyZhjKDQ31KDLvVpvSanU6Ak4M7L4LqTbFiSW7+IeK3ZX7vZvqDb9+dSlXehOJ2WAk7
bgGvfTT7i8ci8QdVWMzUi3VQ+Hxzfi+gitJN9Wy1iKsjgo6IpJRSRJKa3c8kdsf+lwBDGOVwhpsi
67MRG14ECV5MtSlTQdnxzEMaZJ0Excu56JHQKY+Iyr5EbnNJ0HnFkFuW4OSOvpRi7FLSZ0kT2zO6
DkPXgXzK+7BQKUxqNoZ1JXKayxIn2AqQ87gMljub8UxsYLHf40Zq952pwe3tH6wgD5JNc8KzHoiG
nvd8+jis7qo7Hm7CrtyzaeWnGKrDsLuCvlH8Q9bbDxwIB49zTLVABqu8IVmivo6tmoseyk2l30fb
TCbx7phCRt0ksIzo0nkw3ltfJeMG4HnirCOHMbuFgSn/YkdnR8thJ8K+T1NzLnJC9kPOjjx2VDlV
HtGloZBSpF7qnxe25aKfXhk4PhnUxlCn80GKS4ZycjEH2Q//6qQp85Dt+KYN7+BAv/k2Z9tuUtLa
bKwLJwn6vxLeJMOG9+A/iubQ941VuM1JQMc8cLFdPYStHSQhrC4+c6p00/LE8aHdqYga8gcdY+TD
n6EDEUs6s/NWXQpemXVIR2NCiKYGcQqesKlr0PqeNWxKGNoW+6LS696tpHpzLlDUc8Iu3Astsd/N
+yXBgKdV1bB+lFIDp49iFOMfY9nVEy7z0DFTvsCYX3zeNyFHPAkozPwan9DosiGCpo46IxPNsU8d
VJllg1ymKGz0wtCJe4wPiAXYrdDuQ22QpQbV+UL3eaOUKTxhb7tcfGM9nrMcd5LhdUkqSZ65yGzR
+zzrdr37XKpbfTvkCd8xsMpjpWY6U4lPiBwLZVmbFZc+1iYzlB7rc209YfGbDbL6YGzQjJXpUfTm
kKOL3WzoQtoPkU01xiE9jxJxf90ftfdagCXjir0X1sxfMd7XSmWB9RYA5imyMa4PbRA0sCjKcoTC
I4Q+uQaZa8PlOMTrT8/xFXiXPz2Pl5sWIPuF0WaqBBZ5bfYhpaaXbPZXvUaxeg9NZk2DaDuiQVDj
oSu+hsRDYoWRsykVn3MfSK8Tr+F0KfOYBgji2s3wPoMr9OYXw3Fm2G4RNKI4zJ20rTj8GUDHbeS0
FLXAi1XLCFchDZOOFLkJ1Mz2hO2H+/+J63PiqO7pB/FKOR6ye6FHaOp1h4nucq7Xe+B2oLe6/iRF
C57BS6x2xHDL1PS1pcCpEMUhpGC+wAR4g2pgomEH0cpEExElDfpQs9XlZ5VpZfHcmnw6Ld7NkFlE
iqVTZCDOc22wXIlK7bPKDHR6lb976Ezz+jj+awC4sdSckl8AM5iNMdgVe58OxbG0ANUHv6FSZLc1
g2nEKF7mO58jGQpZCwMzDeu7y7C4X8ndjMjy6wfbvlQfJbGrdkUXC6Av+ZGtxjxwxn0MMk53fQL5
p8Nc87DjC1cjyfUwLaeyQ2GObl2YBYVYQwdmL95cMojvQ0TbD/lBdO0QMJ4eDSfZBjCCmG/l5ZCp
wDe0HUd82L0qgFeCE5i503UYO75WsXidGIKK5jB8ENDYxXmeo9O2w/3R/sPQXOhn101zt+cNekYf
7eawcK3VzoIPR4MC13C+kQuRfYPOHTMvSXdtUY1CHLxCtI9oXVGxazXcs9PB1QpI3H/O5kFbGP/f
wFiGanZ4M23F39Tv0vvbcAic7Pa9TSWuN2+KrAK7XeXvfCcPrlc6SMI9dtYHvngXFiEXq4qisZj4
PUHT8tz7tQig78z676AOlwC3YWjOrB5Oo6iV60JH8nv5Qp/VifwrLJ9EOeJ8yPyLefjlbjp0qQxe
vhq+GlOwoStTbBCIGSH0Whjx7aHzOf6RpVVXfJlyp8oMonvE5MVpKvHmndh4+NvAYWyrv1AYOOm0
c4rTV8X48wKTEbVSDFACYa9hyDdSODc91NOT01MApsDAVXzogRnw7ufi/gQw/ykNzZbP+f3kvAPG
5EEPdAJhaYpMgY/ChZHNauF7BEWhxcd1Iv+6wMtxd0Mp70CHjXI+M9RheJ8BGGHsmzTpMv+sHR3H
0Bj67PXidXip7b+HQC/Y8DeK0HZgZqQenVjEemPSAv3f//Zp1YaZ+jXf0rE4aNeGAvsomqsLG+FO
SmZ4NtkBvH57Ur6d+8jFcHB0JXm6iaAg8oISmM3iTJ23m3zgc3ZvD9UQ14f3+EALnKFY9P7R5QN7
wk6egfmxP9joe1aMVT+jyj0b2ltLV+qmFm6ejyh2lwPRSvI+1nRX7506lgIY0rHADgaXeuh/t+2f
h7qF5HyDq5+aKTM5O0iBJaloA0TgUahYSHXdJHVztAyQPXIAb7iPHxeaCB5j+MpMeGR5DCtY4n+m
B+4iPJkFPNrH7N0NGrZYrBpILoM9SQGXOTYAQQyeRcEIbXvC+xc+/3l6/0U4MjbROC0I/v002yWS
CQ89EzhszOxX0CamyEwDwbDrZ78U5knB9VIhRkMuU94WIajmSC/XPynfy4k7/8lyFsrK4TEok2LH
c/aCN6you7/dChGiiESRqlKuvMEb0CjwZt/QeVtKKBONjP+6Pf0dwCQ3MYRIeo/9hOAXgLk68vMy
Qd7Z8pqaGe3u4PzeWit6rEvztcaKiREgw+vuqS/MZq5Jr6PCPpQbx3cLT3UltLm+iEuJCujmAWFx
Wq70SsKS9bKyPKCw30eCpz1zZgqR5oRO+8J3nRMyEYIv5qZE49ooZQEjyoPSNC+VH88fJJ+Lwytg
zHNXnjEkrnqP+QNbHIFHKaYZ+ScHuRKBYTzlvDX08a4TXsMQgCpkZElVHJ4rm42ZRa73TcPnc0Tr
m20KpObO5uxGejiZoJf4F3x5+ztImg5IubHmiLN8+6rUVpfHtJ26mL1D2TZmFE5P9k9Uf0k95Ma4
YM+XDfmGODwvk8G0XqoFmHVAJL6H7M75WTKM+mykcpU5DJGfmd+5ck/2OWn/pnS7+kRDLoycds90
viMSZXAL5SFrM5vr+JP+9AFCmAf+JW9EPg9iOUfIeEG0w0jkFyiIf4xiMn7oB8JSfM5p1RSdMDyy
XTMwbtC4H0F3MdKrVMojyRK2ifD9nEsiJExAT81RAxWUor5UdkOn35hoYp3+dOC36P6OPcuJtKge
DXHQfVQtoxLCsf6mj2pxSjaEWom8vTiQhF4gM5oTFTD1c6qan2Qtje2i8+fz+4Asob6z7YGYvbwy
P7exLGcuTJDp528pZYVpIlQYHFkv0arPt4rdqDGbtA9Y29AAGkJ3hjlPnVdtwGYyNzycKycOO0yw
MjovC3OHAiOPAQd0vR94U69LKXDeLGhbT8ctIS13zIhxm5hNwL+pDdsUxjz9aYudYuJcxFs3c/Zf
doY9kWL0wOlM0ltay++YeaurN/DTqZA7R2FxDlaErSIUUw7BIL9Xheux6Bz4Jz6oUrMY8vDIWsvJ
DyKy/H+Vzn3bKSmCVQMkwGSimWqMzbOfKutXftZnQ+9b8J2fUty5bEPQiuYCpx9wPDEdSy3f9nkG
4fkJ5mUiKxOKNB3bVkrlXYt77qp3/xUWD1FZuz1chcHP+s1iuUEgZPUACcO61A+3ryRHlXEwEBQa
CvVgjNAhYI1QGTjKQ6SM0G3BSykV0adpCMDwK/r32cMxBZiGq/12LyaP/QtFKWPOW7Slb/yfmIqD
omMASpoaYtO9kaq0fUqNj6fli/7Rq6HWGnkyaeJ8FmC3qvPEODGjV3+SUHX09LLHcEkNICqGf+fp
xuaEzgEOQKYiMv2fopqcgkpHsPGg9PlFGS92l2jHfCppl1Ran/s/iVzRhWov9ioCyW575eP7tykX
NWd6re7e2F1hGXieS5RB1BC0Zqet1GpiHvM7Gis3HgR4UpQRCmGpKOGPW5KjR21KPg6D1/0Bl2PQ
CUnkYlxUpe5DK6kv6qB8R8ioAIdNI7duVW+nM4zYb1nm8lR7DQodxSFjVv9f09gwMn2LeG5tWINh
MoLgjnla6yeA/bRmpoNZ0dbeTLn3DUni6TcaH9buLmPDkmOdhDe2olrvYLlQ62ZpcloMrgBWm99x
bq0jTPZzMvwIf/El0eXZ3/R0NGbW1B9kmE8Nm0/Yd37K3f0OwEdjBxBT4l6wq4Xnay2tcl73ezro
xn5LDYbu40h6S84OnSzSSCQi/GRIvqmMxnVuVY0r9Hy89cljuWHAHZRN57+0DVZWcTb1/79GXreX
4zXdajjk/R/lvmDmL2QiI9jBxNA58ZP5Z1HgBzuXlFWo4SuXZCis0Vt6kRdpefoWJ34Dzf2ihnCa
jL7ZXwGmGRmCENPvTvFXgiq0dMs7s89DHIpxhLBaH5dFbRIec0LdNVysSb77ylY2lBc/sIcvpC22
+w/iJW4cHPsZLJrLcuFjJTXX80XxEsBMedNcA6+Ba6dmunmtN1R4rPq/Qg3DKZkjRiJ/+DTVFkVh
aECRvqxtkq9w3olC4bAaLpGmd8PRk2YGkHkXEEVwLkyZeoZ6J2MaCDjVB2Pov6GzwUHx/dX4bHZf
3voFAgksZY1DsUTl02VspeWvkwkammtl/NVDbp1ooxMVZy4CtpkKHrpmFOkHNduvYMnAokW/06u7
3qJFXZYiSd8mM+aXuSloP50OIhzlvNyq3tt52oyvYKJav7Q5cu5F26aSSmlq/MPiioKngEhwa7KW
ZcW0cpGsZs3pQHtijjV19UVeLSK9LL/DG/n6COtGkmVA+ta0cxxRcpQkRjavmmYAzC1WL+XIcb0L
0KK1ZM3R5U364km7O9mNMtPPZWhGB/I7SJVxmtKxF1Cw5dx0oGmMNszkeul7eXQPO59Uyb8CjNsb
C1226HGj8kdiHmLssrPq7BTVMFVW7ma6UHHIFxCkRQSiTfAcKzmHkYTOIreV0tPILpK9sKKQ+/Fj
SqB6ouKIs7ia7cn4ras6GWEeT3K58at5GY5XrES+7RE3+CipniZEVA5C3j6B4l8K0IRxH8iElZZ9
B3acrbgAWFIB7hHbDy1rcYPsFm/1iNq5mzm2Edxv2aytExewzCBvtGZukaNIw/TymbuVxhEsxr16
uF+/SBcPA+Y+CFOxJDp8d5eAQ/eq2OA4+DqHJnKtRHz1k75Z9UmD81rWZ8y3f1SHf7UA6G1hRBeu
BC5UslV1gJU3iHJbYd/nNSEOU/3UmvVt/TRId/aBcVfD+qX0fE4ukKBgK0wu36XvNw65Goa6dj/r
R9zH26/BhGEQtMq+CNlf2AdwqFF6jzk+IzZYwuhpW7ZuyJ3vFod9kD5puougEQgiNOt8Q1oFNegZ
qQryvKZv/GAl6KRhdA7sW/P3V5SCtCQ/1EIHz3RBRPfGyqWQaXSzvDd6BckRK05DyQigyUGvHREH
Y9Gy7aBdaUz5PZTHrIepdJMb8RvNGIbJbjeAyHy+6sHBL6SRFE+fRh2NGK7ASTBdb/QeGLXjsAA/
sbqad8vN8uyY+o04K6Vpun54DWj6wqtdxfEpdVHh1sa5oRpIFr1aX9Z2BIZETQ2liNBGphxn57U6
G7wFcgi49o94IqbL+QzhPPRpWHop2rp/4s83F7bY1svCWz6N9vkvths3N/Dqo45NUWUXykTChztO
wRHGnq2ZTEzYyz73MkyJqW3/N3L0kKoFwixY5lsc5rqI4V2yMZB8yz17G3MVCligiS1Z1YkTgA/m
85Ku4UfdCv9MNcwtEsSnzd/YisA20Mgb1XJgipaiDJEHc6tO5FefbwswV0GOo6dKD9UEYgu2y5BT
KeAA43aOMkhJpcMECXIpBt1XmUlpeL7WdvuOWtsPK+eTJLpS70klUagOoQa0Pk9lhljuxDAE0q63
9bCs4+SEa97AzK0mn9+sypzUT3u4b9fFFYRRQRkaYqOBeECdfjeqSLFQhlxJzVWg9cCv7DLwbUqD
bwQkLySvk1+/NrlpuYBPWxfVqZKUMCmE/nTmSKDL2dNZ6UBjqY/3LfGo2MItIkiKpUDry5lhXtYR
fIeEzHA2CWnEjD8+8UZcfYdfW8boz6rTXS9zFJHdZmhs9sttLucW3NTgNYIycTICqCdD9LQtc4yl
FCv/Q/4Bf/PrUnJWx+ps/nZ8yc0AuHaCZvcBw6lVPTNN5jbl8rvXsqIfVtCDt2t45mO29MErpH1M
0MmihnIcsaAKxdPYKqOvAgQnIF04xMDgXac6k7XEK2HaYp+vExbU27EielhcQjNBzFpO/ph/IbHX
bFlHXZowWoaSoUAAzzHFN+7XOFpvEdbsmkE30+XDmmi+TDhVi34DOkQHevHrxgaDw8+3nFi6V0Oe
kMMkhbYkd9YxXl2DXlEJsjJSOstFLU4AdEvKZpUqwWSNUZMs/lu3LGANvkKmyUMqPEJz8pW8feK5
rrl/FFQzOB/oARI95KLIkDvm4ogEQW5SBBUDKUm70QAU/0TfwzBB1s76+durSYj+cvmSB031+BlB
jLoTSd/l00iEmuY69zwrGV7fMVkECY4HU2Ypoicd8Vc5oFY8OhfIxxqkteUH36jx5P0FeLJEFpKl
TgNqXF+q0yRY7+fmf0suLNaivhcCge36bh9pLnULVPWRCB3yM12pMHGpYv238PrQ/eg1OMkKns/s
8kz2mIfLBZEspa2wNaatO1vQ1LhdhU4KHv7JktFqdzDnPLgxfiYE8dpb6K1XqDJUW1Do78P1i0NL
RwTl0jwNOTrg7EZM0lMdl+J21KRfel6Lu6f+Vyp/s1GzMB4C4IeXDGCcCUnBaUGyBTnzsXKISg8Q
cAdEOWi3kEpaXV4gHXaxDbYYilv9ephnt1axsVW+W+pmh9uPjSAmhU5TO3YhBVjVYXinchLHKkjf
ImlcQ3CgrXsIpaOBkMswM2JGZwXrxqhdZ+vmEa9Hcp/rFQGKBoTwj4MjtnX/FFWioedz4kyA1x9A
rjiHw9PcGOiowODg6iJIjA1rkBC33fsvBhXc7xbZQrh5LvgfRVmHKO4fxpXD3riJJ5rhf0hku80T
dQXGdIvRmzPd+AeTwS6UmA4IbgfkyqcGFaQ+Mu/aknP2PlVC7kVDLeInZBxQq6GtttTvThzCmCRJ
IwBATvlLFX5XyK2gwG7gcOOd1Q9XKs1xdCoAyYt2wJVktascqIj2IPzpvFzSh6DBBs19WOd/hYn2
sqJai9KKz6IySTQU+P8zIJ0sp6YDhc6FRvZ8awA5pK/Py4YhOdF0xfgb0HVr9KMNIrMnosH5dIqn
ylTEGtgd3xQN26ZjsYMBAzYStxpra33QohZukjGRhWEwdxWw1DrLMrfEQoId/AQkEYlVjrjO/lFv
l9EKDJSAKCBaXpj1IknyGcti/XzOSMLey3a+vgiJld0XkDfCdoo425XmjUTD+hARis7y9XKTFQU9
tZVY76x+LJcon/Ms4t72ChmV/Cdy/kVAR+EOElCneN1lM3bOfI3XB0QVwrkcG82l6XmNm26axs84
r9Tx7kfJ521k9LFND6ZpVa15wgpjqNwl1PdAPAlKcmAjbRVe5kSvW4E624iJigGg7Pd17UQMVo4f
sNrpDUQf7vLn/M+1IMpENXio5HC3ItTiWXRZoLhxmTTn7EEKF30FVe+a0lJYK2Ug32vrpmHswpwP
gTAeSUwXVtIMGIIe4SfciqhMBWk6TaiinAKyH14v0J9WopaCVxgUmGrQlzdDpmgt9RxO7WyEw1qh
XwBB0bMn7/MBRxL5SHFfwvjUES099piw5XD4B+CslqoziDh03de7ysFdYFCydy0pVwBdSoHhvUtj
1jFSrY8Xylr7BispQD4rRsrdlPzEKT68tq0GrIZcrd+bNmepLFD5xZ7FJQ8+UsusFS6KykgGaZJf
fOjpXNyesQXDj+REUWhUVeOM8YnP5lfx/bkD7IwN2hKNbyTqYfroTOTZPyjROiblD5pg5NBF2mkt
WLunqZ33jpR3nBQlaw1s1bzPP6C1f2tHXOb4W3q99arLFNnQWfgtR5sEO30ntGExUwSeZyAF7Ypu
2oprHZD6qAsxI0qOu5Vt8r3X4K/oWRBoTgAWBybXPJDUILR0Py285ZnjZoPdr/kF1YJTwAKvtWGC
5VsfXY3rKf56jMHAHz78jYHoGILe1whlQ2hxD1FU4taTe+ZKTBRX5eiYqD5cgR8UpIkCm9m0ul2A
3Er/3prCoTpYcr2fEecxyu7JZTg3k16OF0KDXxnYIz+zlM9j5VS67jsKmRF2mdrteKHgv8fTv8qj
DnOSWepwxGxidKyaG5J1/ctOQpFqMtSDo4fm19r/ZHKL7YGqqykcBojWXObftMmyRk1XVegG+TZk
PgVfmZIFwUqnc1VOeldGuzDVRFhDDS2oCCQn9cCiTUILSivDODqZdmPKErlWOIYzx5MZvDCyo+cG
sihe7ddA0IyRQm78VcjG2/lj7hvTJUlWuzG2L5GtpYvnugI1dFYPumDuxlF4C3kXzgng73iPuRBw
LRH3YnmG/qxYsEQuhAbnbNMaB6eydU0dLhfKTUHaQxnFvLTAiJd2JPfbC9vL/Gl4Bl9D/IBzLHfY
A6r+s/VXs53HunhboTSQtgvUBr3x4xXSemk2YzPEQCVwh5gSokpbz2SRr0G7+mKt0fN9gZEJMrVk
BqPq+4MEexTgmWOjwzGai0cawcNdS8ah82hFsgVpdVfO+gks/QvBgynK9aLQ0l0jspQnqZnveIAU
K/QZP1ZD9N5V4By15tmdR0R6G1nBNiFYhnX9e4+o3YTcfOLEebM/hbbN7iQwaNkP1sTJWlDz3OR4
EO8WF2CgkFOG/O2ADC+b4EBrHbH5XPJtNnySfnE2oXWUNH6y0KkyXww1TVCsdz1waigXm9BKKxf4
/neKw73hEjnAWZXAI9luHkgsw4J1uiMBncT7l5CdO8JA7YDGOEA2305lmLZ+/bOz6f0ARL48XT/h
AO7iDIuviR5MyDMDzGJklauHR37/y+gZLL8PWBcyzlBGoySNlVAAelnZ+yO3p/WYcs4KB3QU9hTo
DTLTAYp2eR93xZ+mQw/KCGo6NH6OtFBzQFvv2UvaGSklOPTaZudxbbmOchGir4SrIt/04F4KLa5d
miLSho8WHA1C3hGXLeNoJdL7xdIKVPKvN8EUllyc3BIR1SmNyG0hGcLR2a9kJi2oecF/PCcJBVed
eYjwvNdHTMxV9vZKB6VOxp9eXmp20umtK7IKpG6smOnks2WK+edV+IsNKYSpofE84zXH6p3zb8BH
IrlOzkibvCA64iWdzEgU4a16PL0xkBBuqfruYlX0kDpwS60bIRZ2HEfPTX/MTQTg0tWyn4rCUOf6
wQIzD2ZP3N50lEmU+sOiDk29Z9RRz35zOpp407D43gWwqROUNPlmolWwXyjgIqop3qQyGKN+NK9j
YJPnLSHCpHI/BksEv3p0CxSbj3RGabrlZu7/FUA3ZnvBWMwKITqLOrKPFSBbnZanvMK0ztdwxfJx
Y/AFbEj8eZPr+0Owbbts95aMOOqXRYV3ve2ktdmBByoAG3v5SSPsGKjI41GWDwQGVShttiflLBJK
0I9wkcygxDlZ4O5jtQVE3QDroT5giKXcgWTA/45r65J6dwlGuUzWBkTI03BSvpcIfTiTa83UZGBP
469itnYyR54WmPiBG1j431GFi56U5l5uMQnSF8ALP1AW1WX9jazyyUDWgYWESQFEFaR8gSu6Ksbt
YFM7O+pL7LFwXTPleP3nbTgALrXy1LaXFLWm+GCJLIvtV9xxlYcbAJhbmjK6+q1dOLK+YlgAwRBN
3cYnX/tJUC7DxazqBSZp3UcY2nUtA0J4ZSpaNU0mHq98ZmfUmUibilDJ5qcMDhKugOmN2BUROLbG
A6EZExEVRvPbhXmZeUQB9ZBVNxCBttQSymLr2v+FBvBUcQFAIRlE08VmgClXOn5B89jFUGRU6pGe
o3cWVpLXPA+rXYQmx/v5aatNkJ0Sung+IeKv3dPGDU1LQmzzXvEWVLf2GMK60grnsKx1ZVsAjHbS
e1pD+6iOaaOMgOSuM+WjhEnqvX47W/akWTWxWDOHDnOvig+GrZhGlkWGR60dOMB0k+bgM8Wj/Gjp
rc2LBoY4EebWZ2PrvqWCKjJSjzCiUTylBp5qWJtFCcxyzwMRUxRiI3/7rJbpfihOr2ZHHzFOBF1K
IAoFA4Uvjob77nm2lUqRAi3NI9OXrgMKIpSPfPetV2mIJfpVPX/1d1vk9ugKHfEHBxDVaRqBJAW7
78+bXZS5r3uryXTaGyGITGHIljivdj6EElkeFbm1BOrq/0wLEwXD+bfxEwjJzj4FPCpzACYPItqI
jzKO/8fsvGJi3SmyHyz9bvpfUCoGloaEnaPFscmE04IpvgV9aUyMC14hjh+p8CdFtJbQDQdhrIEC
bGT9QkmYmzuT7flMnU/oQX8wt3hZbBmU19uYEbsKbMYeBE0Wt/nBJ6OglU2/6nBr0iYb2LUsBVHo
C4UYauvs6s5tA+ZYX/d9ctojgldDmycSOD5cT/bSts9Q6t1QanVl/r91NoGN7KJj7iifLAamvhT3
/7g1DhW6SSqkis0XkLFVVkFC8sABOidtYkBM6J654PXbAqYAhNbES6I3ED9BNzIizX+Hec/deu/f
HL3M45dQdmplVAbd5ob4citdZwMNKH9dw1uadUfIPRvGNfPnAGfFU4CRtikoTDnkb6YX4FOC/qX/
Q6OYBGBQI2aCeaohIbpvsj97n13zmLg5iL5oISp84qg88Ei8SD8C2lIZoQpAnSV6+0vPgr1hmLhS
5JrnW+V6e3e8DQ5W7/482IW9QJSV2Hbtko3NqNHjbbsy6r1rrK8CHhtk1zYgW/gUyU17bGFi3G7z
hx/K5PTfnSGsuxfZ9ElGAbkLfxGpuflCbyDh/X/dF9YW7TUguIrUiXbfdl+9nm2SWRd32Si3MZcY
X8dimhAYuW2NJNpBu2znEmh2bfTjm8QvaqTry2iZ+7Ue/l8hv+Eh6h667os9uFV4UnByUzahkzSQ
qgVQIeNO0pQ+BU6nttWksNFAVoT7LT6bqFZ++DPF2QT/rQ4/GDualwqeQfOnminUlEL+fUk34Fl4
43jcdpSDlEdQrVNGedKL9WtPuI592GlQ/dei8+qLkD+DPIJn4BUYIYddWsQgLPuYatQfB+w5sDcr
tn5bcr+nSac7MPW1xi3gR2Nta91Ia8CEMJfvjcjZUSC9OfAyfcajmliRRIPWvYP7pwetz20m1g3W
jDEAMbbxw5RvJfF+4i+epLnP6dbSkjAPMeDxC1MtwNBFpbFPBxvA9jy0VzqRpFN+nwRTg/PfwsZq
STpoJZ9WkW7/rfLktJzQDDtNmomtuZApdItJOs+6+XqiAixewGlPApH6DamsA7xSY+bmHtKMtyTl
ue/A321sihFctpe8rxnj9kUIKJAPSMg+5MwbhzSLmW+aUPa9y8he8t2Bu75TD4H02842nkLX7B5g
tVvmr0DyTspFHuwP4EbzBGd9+SwESNRg/yhwYpV6ym9A3CMPLx430jzmCq1eQc3r2/Uj1i6j/60j
uvp30y92rgwF7YynmYTc1GtSVCiwsovkc/wpSLJlM9Ub4U2MEebOnGlyYFem0/o2awaXy9P3tA7P
6CtqwLuCS/IdET8qjMtbqKLgxMfj8ooo+OkfN1MquEvIoTC7sE6wLzwa5aGaHL7aFL95emzFEOmM
zGtIlCWQZzjAzYTvLFWy7IN11ozPr9/5Xe7qA8hZ+N784O0fARjOxGbV+YPvn7awFI6NkbOKMT47
zn7mHxE8Z23uJymlxeKh0j2JFdZZynf5ObgGfUU9QnNu835L56ARXOxFL7nJR9Dy5Hhfj01yqC3r
R2nQvtSWFJIav4BjwLNTnNA+KGzYk4QNxDme8GSKCxmsVlrRSyop6a2v+ehiounXa2cpNk+CJ+l1
5PEQZzdTvBk1C8tPptlITDHuRnDeJloMeuJdgFZz1aMcRykS69LDerymr7hyNyFWXGen0KZ1WaDy
BxQujIWcyUssx2K+YFBkRS3CxSHp11cQcQTXK1Z9kLXxkh5K7+4LWDOGhyiLDVbHra2qokxPlspa
6MkHk3rzyDkwx9z/CIJWA7nU9LJg3Z1Tw/T15B174Ewh7pHw5BOGqtHI+Iny9gg0eaixxAwFq8dX
h8ZoEjSxfL0YaXJSEN81bKufF/VsvOxwhFRjWJ7QAfWoPAqHRPKsJrUOZzVOCtrv1rO5b35ONn5o
2h9VHJYtCQHJXrQOoENfah2a1KCefuoVy8W/VWCtxq1t+5C0Gzo7LOdEcRo1a1+7EOGHXKZxKG++
4Jszys3nqRZm6GzqkucaDu9RIgSq7ioksLYFCPsA4YYgwTvUwdpp45NK0vzoY2GJvcXEGWgkn3CE
0w0meWfSsNYEXuiHMpEw9QQIL7D6+jFRK1lMReYEd2z4qwIMRBCrjtwkdH81PzBI6lQdXKyXAfgU
umf05xt/VMD6uzobUwdBR4MbRSYuljaDYcOsBtX77iggu8fyhzpZqXMy1/uKGgf55RZ73kEWLdEs
QwNtcli46SR41ZPvrqHpuZ6+69qFnRNOFjFapRuIW8T2MEWUZy5xgdQ02tos+aTeGXwlQMVEEXbp
FvFzXhMEgymnQjUzb/2HH24SeqKgrKcV0icPgZ9AzcDaBG2sSJZkxj3K79TsUA/xTigdzh/EHiMe
FyIiDGfLvdcDclZr4O3FJBF5+Uq3Tnx1G5sry2+cSzPdG2/SvJXGNnrC+QAjCVAfMhCGSypzx6lf
IKLxFf+mHoHJEf4Dxxo2TieujfPgjUdwkf4VN8NuFTmb2e2/P3qhKa/ImxmnQgZC3SYNveMiKjhc
x/ijcj+nKmTVK7RynfrqXEHmsg6DDxVdBnltsiwk3NHFXh4UUKV3qxpxCnXO82zLkwyqww1sWvA3
zW/TF7OlTNWayRad6Ynl9tEbtFHRkI2PAsSQvNQPS2d6kTtqyDtXEM4BPTRIZsPb2eEmArRS0KUD
1KkyTNT7bVIT/wTKnsmo74+YOwwKDWR7j4PppjeQVi+E7StloWmOxbDwQ+RSmDHIqVRqvoQZNxic
iTF+6GyTdMj0MCBX8k1y9RVrhKzfptP+XXWOYVPkm8RN8QsUmYPNbexzxc44jQnLpC6TBtC2Lkx8
DFHAxo2feJYcWU3pZoiEfmv0/BNFQRzzaVRSlF01S8yvBlia9KhWvVeCBn3XaVlcaMYipMnRypfv
hp7YbYzQw56qdGN0FURRgKOdo8aiEK4jm4yOEDA5HT3d7p/1k1as+dRZzNcAormDfrmsQKe8E0z+
o9Mc3O8hMuiy1ORLVnS4wkccq6oBOsKh2ywUMVAB10NUUVPYIvtQJxCuU1C9mOS0DZzU4QHku8ze
QEgK/NvHGtebPj8kLdG0OsouKaaAu0lLcmNSRTSfIYoSp3juWCDhBJP+L95tMo5hG0KOy7msDC2p
Xw+MMWW8zyhcfHp28y4pZ9O/bRvemwvbLrxTURG6ycMrRL/8okj/ky/q7x3OK4UHNmOCK/E06HNw
SSHgFbvD0FZEzSx9YH4qxcyqQjyV5jaI2DxL+CtJcO7LG/NfGp36coDAjkapuygcH5uEnPfIkkX+
0vte4dz2Kjby9qqLKN99E/jRQ/N8rnWBMOXXtFmSxlAeHQdo2I6s7B8X7nXwu8MbeSRYgfKxMwD5
UEW+XkCKvY7QS71c6pu9PJiSNMmb9aKZNnRpCls/6lf9DKZlFByoxkgBcJxKDgFv9JNfGIHh5Z+A
lDz7cF6GiUZrpUenE/wUWCVEY2bX7G3Hh1T5dP0yh8MomdYScCvdzV+rvuff9lfTPJwoJyqxvQmd
kpvM9j/T/C1N5uJlU8+JUnq1/blSNBzUyoCKED2BTvLGLGxPdY6SS4mZidRMXsmoBS+cZ9Mk+tqV
bLZtTdddb1dD3V4jCJK9VQHsg0dWHJtoXQgkl7QyFeYAfEBbYDF900rjyYaXTtKx+2w5cK+7cfe8
7Q86VyfYHqHLZgy3uFd8bUaQCx1bEAKhxsSvoStFnj8EpJdyQJwT91GVRpfeeHtL6Uy60Tu6lDv6
U7Q4NOq6slltprJbnG2JBJrEYN5Rq+wCxn4hb8SZY5uj7PKtl3Ve04byB/amDGGRGQAjLD9o9GkQ
mcrVV2BkO/2CfsG5K3ggV1W+HgUa80+Tfhhaf5zjFs/Cq2r05gIuXstyAxMsRmYlhw4NnXCGNzuq
QNAJYzHcpTelG0X7uzY6cVPH4Iv6E3brRGucS/CaUSvn67kshcpPx1q1xrDYaHf8kfJ8PGbxCrWt
a9lntZ7IFSiNsSfwUt59xZ25+hyFg2EZGn8RI2v6PlSAkyYCWo2oMb+jCcFLoj2o2wyNUbuLduNt
N/8LpNiED66CHh20X5Ci6T6Ci/NuHiCuzt4yfV2vOgzkgxNJUqKrlGGr9WRVIK9BZ+VZnthBpFKQ
owCjufppk1sYYVaIz8I/AD6nltfcOwMyu2Oe0JrhMmVBAaHcGjhvRh1TG0gO+928dZDNROqj6bE+
VFc3nStSP3vCdR0PFVkzqRaMLVb0hlTdy54NJhphrKPg3KetYR8NjCS8vjhuns88aZZa/aZ8FULj
nDhSeUcSwbpSBMBzPCaR8cWivOF7++lMHcZxEaapSRfW8qt4GI7atlmTE7tX/YMQOCxAOIK4dW+d
YP9QJMeWNpN3dN3Nup4BrvaUhBx8eKU3Svglk3CWjtbpUpz/iOkKjtbrTkhmXgou86jX1Yt2k9C0
vgQKo0QUQtK/GhwuI2J7r6LoFP591hJaOo04bKmbQ0kgjFZWgtH6iyT/Gz3Xt1F/oiLd0zcKPLJR
St5eS78c9K1SFDmHwv6DeRFuCm8Lo/7OXoq+SZ01Exx5A7vwB6pWublcPS74YcwnvrUvoOJsXihC
3VDSkqeSKzST3yM5V1TYWlg6XkmgbybbORcpcQCK8CZDyrNv5DJTcbj7jurAFSVcgm3Q+Dj3WOHK
EDGju2z5rASk81mp5r1it7D8cfwRhHDCLCRxddAa5jeelPvKY7JNpPFvnUizPoIUEwVAUWmoxNcS
tFcwej9KhYThoocNXrJAPc5RXL5kxeLKT46LDAtrV4cL5lCnThwnvfOWdApGz+5Hz6812xOorwWm
uLjjhJQmijosqU07OejOCl/SVf04aq6+Zdn/AgqjTw2W/jKMwvGt/yQYi+kcsUvnUDEl8RxTGeAP
ReEm1eMwqrslhr919MFrnwKVi47YyrUuWt+FeYOp5rNyg0aAYloyAn1lZIsciTXEp2dzCy9oCZwN
qYAuBGYFaJUVicsSKNeMo2+QTFVVC4ih2hKvJLF3uTvbpKyyHrOWArcgdMHZbd+Q29mZVPtapa8Z
s0lHfYvQwXJtggv4Ayu9Rpg0ZZaqFKGPckQcWGuL7ALdyTaf3PsInf+KTcrHkYiNTl0UP/9DCQDT
yQsk1waRWe1dujOnP1JlwVO3YGjwvbNT20NDNIvvXHG/cIstY6D48Zl7FDASB0KJX7KruSODxwLo
HFDmJAMf3+UiUJeXFpZcdNTaO07xmFV2LOGMLz/EnS2puDmxBtdTpIzRlGEJXMXZao8Nw1n9kOpl
FrtQ/DohGskc3rfOEBfP99kJb2+l2Wc04ocMF/15yvAguMSqvYc4WqR83/VzsRoQtHfNDVDguzwa
iO9Q+iiUvYI0qYpr467z4NbPx7+7ynncpvQDOscVsL33SYlv4+aTt8YfzZm1VCOxRZPyy/twFGKm
jfaXJpvTbWyGg1V406HYCmo5Xxvj+1iQsiqaJZ1hZ/aeZC8qxTFbIH6bdYAZ6yhkBbok7hM9k6qT
79EU9QbItIPW6/g86hhxmt43SCKdDTRiiPO+0SlYVA0g4eegMbmvQpPfbb6oYu9AVggHhGuVUhfU
VAFG0qIES01uzggcO3Pxpud+99cPRvBipS/TrjciMpH16ZwzaXLCC27XKtHzVFfCHdf5w1j5abWi
r6NneSNQe2JFWLV+03KI+C2FqhIRnlbkYZ8mf4OWAX5CwYQm1HRyX5LKKWoSty0o0vhRojXaDwBM
C35NDjWS9CIbanPWe6ql4n9pk/VMIUytn//3lp6kqYm+h//+svDmnms6IJZORIJJoT6Fv2e52v3q
RLNHpLqgpI0f7RUEV4nilr6TweXQoGrFtG9AJFwvMm0wBMAJCjHrH1lSOvzjFpAk+UatyOeJ73Xq
l4nlKgnEwZUHIRhqjBj3YTbuI1a8FbsgVBiirAV26vasTfDBlWJrT+UxRBviP3Snoqs+krwEQRkx
m/E3zdTX5irr4y+mOiAvIHl+1epazEfG49kDBD8uhehOdGvP89mzCuRyXQZrMCwHMxa8cCFeZh49
mFzI0vQnNR6Cgb+MQfjFvh0vsHJEhax3RbpdX8dKh2r+r3jcsnD1QpuQlqTjbwj+yG9n0dvx53OR
NkTLK5GFCXlJ7sYonIKS3mW/shVP/dytSNfoKT/+oxDidGOeiFZRKmgX7dkraJVn/8v0J1t9tGOs
8b/G5zObCuhCoX4A12Z9GG5QhFl+xhbHh/rHjHx8XwF99OMPcVjR0m5iMo3GD/KXMI9/MUq1d9Ps
o+qWJi8uAaDFnYpUV8DsKdFOlgvjs7vWyMzj0CJ2S8Gi68fImhEfEsCKtZLk4n1gqulYTYh3BhpI
bm6lfPmmp+4ZR6E5ndly9LKF6o1bKeRc3SwIxk4Wdae6lmT/cBeUhdP2h9um4t6560DBlrDwuq4o
FnbvhxFw8wgfZtOw2SRWu4p3QALQMIOxusXrDunRLD/iWv2rCQj8PXheJdozjIYY3bdrjXv/mC2s
tZFq919cJwLfl2hfRJHsLHaHmhJuKEXj9IXXmUfa+b3UcGAs5xaZvKG5hizCeUn8Nh01aFmr87Pl
nWjPoiYZKwIbW28d8EM5/Z2JzOz3/5gHORrlEIrumObbQeDR+DWpFNgbrnr4Qd4cGOBb/jZ4X0IV
vgZfvw0n9g0c2nn82HbfI4BzMx/MSElBZKYMIvchcWrTBkFsBHk9zeVIWPUtAQXeCC7//2RuggEg
DjTUkrjHCjSx4iXu8cFszoP4ZsXCu4Z8YP4wKHyvHNpOHM7h/1QKm5PIZJcPgdnI8kWMVakb7+6L
ql0hHNvCEZb5xSBIbEu1NxWlYfzaIZS0SRj1WqUYpqOHV9Nnsuq3gQH72hjvgC1m9v0epZhYWsId
++eC83HV9LaTXaamGr2E19j2WjOFsW5eawKGS9PjuJSggZjafrPoj4Yu8G7zFq3UYI2ku1lC+zHJ
38pjXfzWJptaqoCphx0bFqZju6egnCL5DmghC31ASCEJGNTODUIpj90plUyMdI1hFBwl+o4vvs2P
EnpTdxqT3Eb9AwU8OruH/vz0cUz7vw2vmztteWV7vVTF7VDtTYKs9vjHgP8v5KCbitwwUKoSzzGJ
+7GAfxYdr7YXyePNXuTmsFNc2rc/MP6Uuv/s7wIUqaaw9W2KDHvTMOvQPuwY5IspbNpWEo1gkcHB
9yclC/2aiVnrWnwZL1PPSiQwkMAt9scI2ZCRy3ZqBM7dAypjow62Z7qItBicyZrgyVqRMWkVXBdc
2WgsEJwkYUeohNaRT3AgC3b6no/k2+a2kaUDQ4+++7XFxJB/YEum71qr0X8CUvoHdJcwTeDBxtre
0pxvrN8y82BEInXnzoxosVk1qcVWur+NKuhg5k1UHJsNPZmx8dhC+YutNGDwz/MTqi2e4JAYXAaT
XFi+bxMV2qq3oNCgzyZEGMM49E489yhYFMyPX0glz3lVSgylddm7pdfhSXpJslKkxFrDz0ax9+Cm
GyLFCTW5c+tpbzU1KbZitpfPuYQzbLJEZ99RbyQ8gyDowQ+f79j8re6O0UbQmrURiICPGgMySMaM
6CnwYK+O36IhyuYz2MmTen3ZU1dlJRfRY9xh3M69SPzPR2FotYQJf8ZciU7mPOrgH6MHO+Q+a54V
iZPr6R7LiLXJEKNNcZMiWwxzJmP0GjD/yqSmeT9g9rpNwikd7oRZriXuFzPpzJitSKNEJOJfSFp3
JTUT7zYZUaGt0tPJ2M901gJTfk9Xa/RrmuqpXNKURIeHIPBdCoZgCvaQ5YsMHqJgFlQIQwsub7RB
irJmFuuZUNsHiaRwbBCS7q72BkZN6YC4YB5wL56d8fntC4gyC/3SSdG0Q3cHKQ6RlTB6LInZjs0V
G4Q3RrTd1Md0hkHclEn1ECFB2mqoIMsBZD2j8gSDrSpEM0O2Nyav27DE+zCdpV3DB1XXqi5edPaG
jTvD8AfwFYBnpZAbIoEowZiU7BbS1+FjfHV26SG3Pp0loVmzAY0fcvLrjXX27YvCDBynx+6oIeOe
YVgrGuqKp+ML+u8lWN30pYcq9pmAyjBvLOLecNtBGHfdMh1Fqhu9YYhBaWowfBV+9Wcpp1sm8qtO
fQsZ/sg/CI2utnl7Bzyp34NifcVJs8Nvh2SAFsa0/jU0jYm7242IHBR5QPs9gnkv3C2I1SDvMRZk
gQFkRWbqd6mY5ebw/RIWa1c3e6oU4EoEr0Ifb+EG/seAeuXpBGAXZWDMoxO5et8D1QOY5g8NWp4B
djhPgPU65H2+l/HbppW2g6UVIhLoG1wFAUCgEzcAX418H+4487/jx8apf4c9giJkzYzCv5N3hVZM
B1B6WRwg+TXPdY51hebBf2pXo2RyZhYxBHIXbLVtm5CgIulCfrw2nP2E2VBQmFv5f/P9JEVtBq6v
0ZgPx6bh/w0Z8MOGqn4OGS05CAqt4iXauTgmrWMFfWJU110Lp98LUyLX0ngF0E9RdGB+tkp0LRMI
NkA++f/JQSEY7BPesEtQIaYPIiRKyUkIvdS3h2auNtRGTwYCxV4wJWBbE7JxvcndwuHScuVM3PYN
1p4ZTh6EKpdFg2FMsNgmw3JONk8okIE0oOmELDAs9mFToTZ/2yz3dVVZwMOeHYKRZ4JHkinqtymj
jUYVa+mOWGj9NfKDmqmk57VH8HL58oyYBoTlZ8Ihj2eAaE8x8we219iGI2ZYgBhOPDmVRDoF7ips
9jPDiPyBhMvuGD9QWB1gfHjs5xWnTA4GVqGGDVDcrX8BWd2/5aDcaua3X/BZrF6stQTdCVe1fBS8
Vd1WxUhYmpyLDVeYH2V0zD8sJSNW6wnXk8WiC5cHv4T8segNFcvpZHHUH4QAPr+ABiizaeWkSoAa
ZAQDnieLztGyeydAtDnZEYTQesbAr//DgI+CI+zcOw7EU5ehAtv+qnKKabFKDsdGB8n2CnRr/nzw
Z3UXm/Em/wNbPnY0WjjjYfPKpfqTh4kTyO5OTbnj6mGUpMoiykmT15El4wD8bQr7f+o3vDZPNyRv
p6YFDc1vpGh7jDY9EMUNT3y+WSh7zdgeebiw13Sb5a81i9yzsaORz7oKq+QY9eLdQNg18fA0Opd8
jnhyDS854DJgwLd93HTBoZ+i5G/hgdImav6ZLunguMu7gmQYLySB5YHtHtb7d3gWdTsWwmBHzGey
OAxiiv39WLgwwWU29d+OihJbw9cJGwKBzVYnFOx9vNe2CGsnxJu675n7tVMshLPWXdWB+VtApyG+
9c9RIaEWbYOPlh9tPEbLbudVuRkWlZQ4Q7PlMvMqwvS7HkmV2NqJt43GzahwyCuX0bXlbf3ib9xu
GNGrNM4VNjNLEDCRD1cBWWKITTmObkNphqNpWGvSj59eza9hTyQbZrQPt0QcaGdAdXiIwxIzRuIN
sMx0ndxvkvfateKiZQkbInvbwDcnnRYMHFR+J4szXC4pPaFnBhFSnXv2toYzafh3oo+UZk7EoLDN
WZ24+PrjGgv6zSrFiE6V+hftzIB6NHNgZ4xQc47+u3eby50TIt9dWLtpYTIZJi1Cg3R1OU0FECEi
WjxzA0NhRtyXnGZApf9W2RlBSk1tBUKKoGXI0mOQErz4b3d9y42bVMpkyVerfhog53AK92f4c54E
3VtK5rhx4l8MJdZTMftjrKoXV4JrUBDm5LySPV1P7k/SceyiQhfWCJUxYIEzF6SkfABLyd29SnR1
GxsZmAspULwe0Da8iMdw5wlY06RFDM6TyLgH/Op5EVBKzVVMcqsnqtJJGkILm6W+PZz/3/wbGorM
3nLosykhmAMSQJ8ruAumPJUQK8C1HMAd5o+TKydR8BdzT0+BcO83eXV1mVnougE9QNMhQvqIJFIy
c/u8320ncGC4azB5dBOuLupfMp3w5GFNJ1H3NyUgHKvN1u8IQD5ckfGh68xkJSekLOM/UfZTTx0p
6bb1Y5rriilzO546i8+tw81wA+V1w4D9RYA6VoMZ0WNBOVbDg/S+8B3njLVELqxg9xGrG0Il4K9y
rrctqwZ1VZ65s5a6Hba0IeszAZPWorueS9/52D8dLdrNQ0/f9a9m4awt6m8n+J+gkVqyX8SBKgBQ
l0/2XNt5megdY+LbhIbYBwORWXBL5GFtfXyCEuK9y5lCv5eCv0JSJnGF3ZCZ0ZIa6J7e02VhY7cB
kk/IyhjXT0A7BMTSi3aPmHXRLTobrDkdqxoakINskCUDQIaggKI6VpyQD65dgr5DIOaSxVaD/rL/
qQjB1EwqWwgs6Io4PjFurjNK6+4hmwZ7gzavo1v6b3aoctRVScVybQlfx0FblxU19QdI9lPBw8+b
0LFYg2iITQlD1pIJAVWoIB/M48BsXbC1b7SQqM9HXzGSV9WuI+XO8QnXR/I0CrzTjSa3K9MX3bxA
GD81Y4WVpgEP0ZM3uknK0Tk4NEvqI90RmJ3juc+Koc300fwXtFu3Is3tpiNj6RPV/CdHEQJ0wxZT
jsZ+++QP6FvyJq5tDMMB57VMhivQ3n9lrEDSP4PNErYfwE6RdcdQvIkBpEM//jvCY1h3NIGHtGMZ
FUE1AsPjOrfd8U8jbZgftJ9iY4GMQ3dEHxJOkkx39kCw08qYDrLkdSaAVvYi/x/6asi427zAqcgN
jHBQRpCPiUYN9/AAsKsqclSV9J3zBQV74Atjh2qPmX6Mv/1cVFob0xLTd7Oa+jlseBjK9EVu3zdY
jUPCdhsHJSxHOmqi9qYexdO0/mlLkniunQjTwXIDiJeHMfl+6vGYZulGUTcOrPUuxhPXQn9qcgm3
CKGRrHxyx4oS3Hh7t8mq6erCD/vUCqFta3qyPyOP/i6Xs9aPOfZtmbuUVyXDS9E2pVYBQEVnDgzT
Mic+DdCh5q0Mu/gWW+ZbcGdAqufFEvF4dpAGuQxY9SpOnVszdDWb3fNbXTCQ1STLPN4HN3V/39EY
qb9LUxpX23gINx1Xv5QQvOUtWgsZnl/uDCS9UJMFrPg+NYtDr4qJ2KyYVNHhxDAZZWKOKJa9h8jy
v/k3SqQaul5tADNpEIv0RIBnNGhJfzNH4a8ao24inoWGQacg4dSneb8lCG8Q7hhaiNRdiCXYKgZ0
nIAq5dAUOmi7djWgjCXlzsxRv1vvcSskLyUCquYOEE/+m5l1IAO8Z1k+xrH/7hpMvXrAvVUV7MJA
8yfgWLZBmWHeY4RZOTP1DfSs8EB1qYeZ1ibLVcvPmnulbf+aATWx9KtQVVp+ApbH/EkkvWtLsThh
XFp7QxJ5MIF47kZC4j1VgAIt0uBc9/CoG4WPrFgw2qT/CzZtQWlhGit9xWt/5kSl1ppFLNrnw8bj
Vr1ALqmKCGtSx5vjX/8mLKuGLqR+fZO1+lb+VwljWkEKBVgK0UVCuH+r+LBRfy4zBmjMTMoQPUc4
EPpH5wBR06HZ92s07/+1N8lwXWYZMp/cr5yuJBrdzIvDfqKVw7cEAJZTDJ9qlEB86dE7kBIH8H9L
QwNmpNF/Ghk5C9JbIMQ9ARV09QdSMTLMgfJudt3shcdTsZOfU2jDwDTgz2w1qekzVlJdZoqtoa/1
l71Bs+dZY5+911AuQuDbbc71PnCuKDpo4Or2Zx1dzzycipIszGYEI1k9uGe1Oqsvw8Z9CpzdFWPF
huDw2a9TgN5x5/AWdG9flJZv+liCxVl5zma8hsLZic83+AwzbP+8G7zAlTyNu6/P3Q+RjU4F8YTT
q3OuvSW5lIL8g48RFiutD0d/Kt1tsX40L12GQZ7MbDnArYrWlSMk8TjhXNmHVb+ervRKPttBSYzT
/spCMhF2fyRqprr7tZ4r4NJ9EH3JgJt5+jTiVpAadFUodTOsipjG7zsrGrXh09MSsPn1nAAhbwcF
1AUBr6Ey1Mli0Ko40gi2saPCtg61NcMU+koJ5c1SsLmh+yjbFStlKWa2yxyzhF4dGQvI2oX8UxEP
2hhhPpVfsB8VdBtKRAY2SGKQuX+sKnPV5qTqWj32EjLbKos4pAmhFRsmI7+bFwbzPd34DkqU4lxY
qlDdPJh+vGioFa7KLaxX0LbO+P3xqARFMsSEXeF9EmBdNmxOnhYPjI+s/1ih02FDwdcdd3C3KJzm
aoDHx+ksOgmpCZjvMLl3V9kypK/k8k0PhUze4aAhJ/8pEQUOoSuJckA5OKVNF5sisWVWJvwn7M/E
SJPob+7zSceqnZdPHCl5C2cV+o5zwZeD5ucONGeSVu0czFUQKsOg40bdwlBUcTyFa+JZeek9hIkD
c0jSwuJoFMidgP+77I6gAfnSluSuAxei81Go4u/DHSIfpFgeixqrMqBioj8XuezlyTs/ZslgKzop
wcPtBLita2XXJOXk+XCE1U6efZKNV5kp1p4mH9fXPfnVvJJxwPtiA2ftmap2oaXIOxBTmmHVyz/g
OFsRRyJi6GiQ7/w3bOJa/0PICfyZBRpa5QnD1Sh0c5CPr/gapTFdqA6O3w+jLbAqvLTft3FdsLlu
wKpy+I3Vq9rjdgOWj1S7XKsrSreyh0WIEaWTMYuMnqUV9W9E0Phz+gLW5Fg5NAKwk2FaLGLr5YG2
XTRI0KW6HqEmut8J7gtHek6TOGaefrZheyH+QevCzI85IqFf8RziVUnWD3X5PkyumifEGT0oeMng
MRFvMnSQ8pDRfhOpaWEfpO47kOGjS52SlvZju0RpfefezktKuNtCxENL6RboZxB5YWNFrQudY1YT
5Az0X6gPtYn3q6Tcz6TKuqMzDKdx0xQqrdI3qov1ROpDUK7b21XCFMyp5iZ8BwqOrT1NueQR3XSX
0ATD/erN60GcetK/rCjiAJPBWgEVR47ZQiiEhgmqLInfqhrj/EO9dRdB/ChGO/mDR2IrzguQn/2w
3/IxtIarKtK9Raz0FENbnDHW788URY/1mmhDd+TP1bSe1BJ3sDF8uXhRN8HeLrCcGLCHGkCdbj6G
LPpF7uyrT3jbtYp/clvD/M+Wk6NcowdLkbVDKKXPWqPoCWYodEJ0NP+jeickOAQmsQWidvGg980j
kV340Vf9KOnWmfAw8C2Yogoo4bnjimonFbA4dcE0B0QSvLhWPz+ZHdgAWRnMu2IHp9QQmF9ZYsKb
OD/vEHTETbZmBptp7GAy0eBhDj53qACocmfziBPPoHqqNfbVvbFvT2MM7QnkDcvAl79rz0jknDsr
z6uAiY0OG74B5SMRYecOmz0+M+UZx4u7BoU8miqPPxVt1pHAwzLsSkmuDLQ1nlTJSCPPcaGaJ3a6
hNQ6OdO2ASvfrPO0iCvqgE701+ZsAKgcUh8yqzcQXaUw/v9UhoboSPA0xfsRYAWu0GcnKirRzqgK
pWdU2PSO164H61PbIvJWwyBI7K3QawRc/5tJ1NWxN7jlV/ufVqCGauyEqCmcMnAtVaXqvbS+z6TZ
dPgqtbuUg0gP54F7XGFFQV7QE7zE09tTDnn3sfkhPqX/rXmXbFDx9xcTIyQtfpJhRCSXvcFx/B0K
zRdO6yCG0FSZlvQeHT+96tPUDrhWFW/cXsh2qEjJuyO2UpHsAsFkIC33G9xcoUdHqgwBx3FwAmg1
ck3t6HySxo5Hht/pwyyBXNW4cKswzUFjJZxFTbW80cux4WSUWGl8ib0bpmgghPrgIvFQnP9P/YO+
/hSZHGGD77vTKhmTNp1VIjEag3os/UJ6LAofZJYlngrdcPI/vzrIBv0W/RTxKE4xTNU6USyFiwhE
RgAQixJs871Zrowp5ZYSpmPmQB59LXhgp2ZiopypaQcPu38xMcV7dVIVaPm86qSrIFr3AonXmIbn
d/uVV8T5vWDFU18rsQsXUPH6F7H6fusv98w0DKzGMpRQumgzWwDqqFO8+CHyjMdJkt2zQiRLkp5n
QgAixgbpErKW0GFlM17BI43sbmHVXQN73caW6eJs5F+DM7k60VKFr+z4r4msPRwsHKtuYYoV9uDW
TeNGmXp3EqNeyqRLcp8X8D9XTpw4ELLHmp0vquyqgVJ8fZnJulAFKHgwWf85ZqSsNOOCEatuqL0s
md8uk2SRWdYC77rIECcty4FlWPVbzScokcmR96zxviuTfH567VNvO0WFSfKtmtb/E2zXrFcJ3INM
/LPllXz4qKVZ+f34ZUDy/3szh2vCIT1e8m3LzvgcgUJiROudomqOSX2pybCY/hefADrIx99id0q/
OeiBZKYwFfa5g/Mgl3pBHvxOtUj6/iPAzzBAK/pxQdspyGkJM7WF/nhPLVzi/bE9E3e3yhk7TjHZ
SzMMS76vgb7T3D5Rchm3yk8IKJ/5AZcyJimTPsLFU2fXzSzgpJ7+G0JnLqLIZWIAddindD4yByen
IUx+vbQL+5xLy+8HlJMxkyNx1h87VjByihXp2Qwd31UoHkQ5735cZId3B+ixllsNSQF/yBIc0J1a
EzDR0wKxIgL2iPkntr6AQH177rlFFrFJF/BHfCwN/sxYcP87UOPm1FCDeoc4Jas54tOjd9W+5HTz
a6M1UrGeIx28xzG4fjjn6+qizxR/197ORD+uaoBAWAlxATomJS7ZVtUjFRPhJCAwejBnt5ey1kyK
Z/RxJUlwx+opelN9yXdKW+uquBmH81uZka3BaQny76IVzfp+V0+S0VxTUd524H2iAe16/aVINgqg
9oO1IZMbky+x9G4ZehmNlj2dNz1qKFDBEqDj7CQDnSjLWat85ZtqyngxsWf8udPSGRnoQldoJ7ke
8+9YEM8+zd4blMcpC9DTW+gK7JguXZ8KFSblRNuNfRyvIZVpDmB+Xxpe/+KsV/c5c+M0p2vOjj1Y
KbuqyTfC+URq0XylKF8kwS0g/cTUBW/09y0va/iZXcZq6orywfJ5/evsepxiZj2ZxG5AMxR/TSiy
3cmHWqFjslsfdv5B9OwqGBFIyr+cXC1dVUbNhjb86WENVXXYY3LSQuyVNAZkOQeBvIGOwrGEQGIF
e4PDDq/Xz0VqG+0xEZ3Lpa3hlO/y+Rm7VESMIsK/7TR2c1JEgPW3rWr7VowpHnT5ivj/3cvQe/2p
K2JOMUshUCMi2pNGmGtfLCc4xv8xbClR2lArJWw/6Xqs1HdFmiBK5xjeZwdDQRFru7zx1k8UlSxC
Ytq8Hut0aej0d1S2AMklWHMjO3nqlyN5jr5XJ3MxvALWw8gPNNy35NQc40YdgI6XgpV8O8tamidK
IYWUB5ooUTUrXPztF9TNMjoZcsWtyrqyAsTXbpYIxrrT0GymJ2luFjs8bhzPzJi3s/Ed8SIchujZ
EJjlxGZEyH2oMmHLbfIed6rM3dCI7BhwVU7rceYRPdowkjN5Qt/uy71qbwyEzKcYlKGXqRBNtURk
0iz/oOh9853YGsZm8nTVO+TAyDC1F2p+ddWvvz1O6FsNmN3xF26tAA7lRdZqmVQ+j4iucELIN3mF
sBv3WvoI/b4ZavgTNxjqYr1J2yTjXbW2wxtqWy0Ul+3WDu2K4+OjajZxQhuvVVEHQrJXga9DbfLB
usHABf0eo8Hb/y47/yUfHR1YF+pq6DQvDuwEBsMuVHm7bb05TRmtCp3BokQWrXNHsYuvZJTjMtXV
2toizH0TWr0Uwl8HYoimtGsDz8a/gDoLCy8aNn670zr2a+Bqd8R7jjJHWeVFNh0bNapiW3756Ucu
L8aGe1EHWGY2STvmjFPH9LAf/YJhOxAH/L9MFzBSoJI0V6x0Nvr/CYqAW1YbqbpiFf/PlqzH2ggL
1lQpHcH19Tvsrt+0kpAEoTTWJDJHOmFnETmcC1JVoFM+jWXnExtYjw78NTIoauQwIsn+HYRLw+Xb
BcRWKosOwXt/jHyEGCUCHwTMjNm73IH0jYUdxiK3eNSscx+jcY6CwoG87dZ8YOfD4wbo9so1pBzK
DMSWCmBnbEtNa8ZxEquIkUugxSglFAIFO0TQv5joDjVfG5KbmPADTegGuU3lzgC8Eal8YKqbme/y
3kolGNhKdcqu2W4s+AaHyanaNM29vyTXnCCFNz2HhoeZH/aLf/pxto9uWIUIrE5z1BiE+g54w/Ag
/xnTUZVnstfrlF/p6N/4ZqTP75rNkPImRaOC7rfhNmUA3EscHhAJ40jExx1QUtKK6v0gL8+vyHhg
NYEdJPMS1eLsz3C4MnHTTyJPqqohdAs6N8PeSIO7zPPdhsQSWDMZyNPn6Dsqr356+yErpAO4bGiG
5QgJPKeYw0MZFigapacPuCWyVpmYXELAaUdrA8dhzBpSBF3oicXo/IAVv8lw4OPufmkMSSYwuxmw
u30zaig2HSrmimnhWFAsDpruAI/RkFPNjQMRoRr5CUw1U+WtJDk87DVZaDf6b75BNcgWB3fbEcJP
vuCGeTYxP4FZXL6WEi03kUOUZmXYJuiGThCY5rLUW80r/Tyw/iXPUvgM4STjxLDNjwFn1sPe+Z53
Ozw7KGj10crT2FJmNJ9GctAlXas+x7vLTkKkCWKl87FLAydq/+YzZ1u+6HL6ibAKz3YShgVyaZn5
BWcWjgN4LXM3+iqH0chwh7mQnXWl9pe44cnkGqPvEMeNSxOBmK4EHTC9C552/6QEDcrpwu9SuW8f
3WLWYHgtrLNWN1InSRdjmudJtubbvX2SbIROYQ8VLVkXLDJWmDccmBjsXOIbYhwny0iZdn9B+/pV
VPKe1ubwlVHJbz+QEDwPUeD50HY0BVdimRr83uJwhxfORSaRLcfFDLG7pNEvBvOayVWkOSDyi0JV
ees8BEgq554h9th/NR3AkuGazdh6piQHArqgXxQa6nd2DazfegUHSdNdtkDuTTKJx11ZrJAuEddK
SaOrOc8TkOWm5Aveut7tKLWlHzHxaz7nfHiOl/lo+/9AY35AWrZ5fZbIjg3QZq/r72YivliUx+k1
/T0naZ1xKJx9ZA+DG/AaUaiIVNMp6c4WXP672KcsmLobq9c8HhbFCUwnh6lsInj3s3pBOtmy7qnc
XJ4Dk+8bdRU+z9xsERFIEsGpb+V21f90K0ft/DFq/c1I1mzEB67cgapPtlm8SkxWHXiOyjHkjA/y
8wEYyPVUgYA3wr6JjtjLJnnXZqBN+viaVc1R25hBpTh+L6CQV8XoXNVjKxvcncXp4EjhsWk+vAdO
6ckwCvksyf+ciTJjVgphvjwt/RmjTbdIdAPp9kkOJjTCYh7/7dMDje0XQ3twei8B6sAP+Ij25L9A
r6X0kFWI/oI0j3BubheLhJids3Kd0GhtYTSIuzfg6BNgj3iGKbWDgM74z7fz2IJxI1j6yQa3QAPj
Dc5gb73bX6QieSyGjQXCV7INwxGh3ppeVYw+i4SSo5G5dYRd52U6rr8aoSG8OomPwBgy3BkxDHFs
aGQ/BfRYqtTw4kjpKdijmXshjo9f9JbVUUDiC0NvaJ+IErJXpD3uYJf5jlDRtO5tAv3RyGH1tgqY
Fy7teDvMixnpGAwuYe1BdxyqVNXvDkbC2rpoVbiYu+4WmWOznTBaoBaKAttIMNi8TFSE9AFWOgmO
MA4d7MD3x0/jmZSAbUS80h4bFAp1sSdRNT8jwob296y8PTM7KBN0k3DassNI7TwYXrkBmYGoXQ0D
kIBcyQLdavYJrx9aSJcPRSM74RibBzuDSpkezo18+mL7DM72pFmlPM5O76LQjcfZwN8Wx0kGAnAr
x61PpRNIj215zpgTIUFL3PyMtsm8nejQUXL6En19fjge/1jCcLQKdLv587TV5Yg3SnTU6UmIN87C
Ef/UV+JfP34CUkm8XmXbm9TZwqkDGiptNVlVTXIkOGJ5iDRKdNnDjMbFrVL2k4yefVQkrmJ8oIRt
NWZbkii/Y5P45pcbVaxq8fKaU/WupVri/cnL3NhWeUo0+uDiQnV3WGj+aSP+CKtqVuLFBfFsxSDZ
kNE57A/B31ue4F6A+sanyVlHYUQTtNvI5vVzNuPtOoHmdgfTgmjLTH7s2LyDfNqwaD+fZ/5cswpD
OkaYkHHnaGTr+ezZQalhCw+p2C9Xl7n6s5HFQMRyIWt/nmAakeexTRM0h169G4ZroDPCwrTX8k9Q
ie9v6LW6OiU2mjKDvTWynFpUU5L0DDqOQmm9sE+qbD8lf01iWwl1/uejHjvGqPSSt5xO8A9d3hQJ
eHLUlWbuLBo6kw+aeYscADrJSGjWm0GHqSDGHoApF3RO/XZJknuii8aWeHsMVXalZ2fX1ITB/qak
BkmNvXGjPJyJNvPq6Wu75gPCFXAxK/6Ha8ilofLZKcZtH3qK7eqO2rjG2cyQdodiCgg4H+v9JCYv
qlBWMx/9pbET7e08V3/e+x1E5zlD+R9dgFw+TbUmco3TBTZyBXXmsj+OIJ+2a64/3JZLz+35BgHv
0QzrzWdv8iqxRWilZv8ApkEjpjwhWQwKAa3A+zblNJoI+md9gNspUuGglXvrd7Q8tPHZ1Z3pBPeG
9tDeCES2xzAwujwcwNgTvFTZbCt1/XlNEZs/wJshGsxF0uQZEf44c86oVZGcLxNXGOwLFfgt6Zhq
CGq2diGl7WHGjry5evUW8a/aDl1C9nNZWKYh9rq8o2zOO5DlfpU8cKGc2oOpvvY1n/KQuxr+aing
ptKMq+q7WXUo6Sxdb9TX+F5EW8/5oSqLCUMxE2hwCYUWhajuvDh87C2Xfr3IbWgMldhf/nZXOz/5
ixMIVuefbC9M250bM30489OVfvpxottPyOxBP4UPQWScOIO2ii1JjIwhJJwGQLYaZq2sXWxLdjGn
R1scRnqkRJcZYYfy8ajwtsPffOq85gZD//CUFMspU4GECknn/BG+2hRWTr8o5RCJDQ6i2agiVO7e
6/oPIdpSMEiQ1OzqfnrKStlrxfgwGmYpQ0XdAtrhxoHnVLPA5lQGBHmsb0Vgcsj1vzUG0sG2wY0L
tu562I8e0/Z45bwKbcYKLBnFF9AXpOyPEEAk50IWILKTQ8jkDXCNMWIsGdLNz+KH+HxiWce4F7aQ
haBXdugMRxdQKdDWvXGkJdub3Pf2HbtJYux6MqkBGqPwpMpoaOVdtbqLrPL0WjoSRsFGhMDbvDgs
ZOFQN+62+HkWsHx+kg6UAPg2NGRV4J6QlxQFm2CnzJPHpGFJBVmF2y+F6sw6SDPoUiXSqeODBVmc
SffVhroHwMhU6dicXmRHX+s66XseNKOC5sQ+It33dz2ZwYaJ88ppyY/nYxrIvrgmxUvl3f27sikx
iK9RfEAXQorzlJmAGxMANdko5eLoLiGPsYmstmygKLU61K7eC4N1HUPi7zFTu7w4U/sVl78+OINd
j5lCzTTCcPqyseaweMzUqYvJZsPw43qYWMGegKUbR/62CullXUxVKKry2TlT0XRDkdk4eRw1kYWP
qpeLi3HBM4Xggx9xvaoxcO1CuWk8z2kqfflkR0amZBaF0uK6jyCHxYq02YLzFiSxX1ckzN6eznnP
qrmldhzup3uhYBlDCylEjH/d02eAIdNNF8iEDdZExUA3ajgtbuctRqtJ3II5bmCJ81iqXE1Ile68
TI+Z7hvS1zQ4jZiHDCNB68dW0IhscHBIStcOLov0rSl1J0Z2+BKlNnlCSvIsCNzqzczVdu/nhtZd
hQsKEWMSHQi6KE0QHUA0MtVW6Ij86t1a66+yywLNV6p7BdFdpCoVr0Ed3bDt2nQ//ZzC7iKkt1rx
l5BgWEfw7HJNAi4cJPL1Wr/ofQxf+f5A1tyLS7F4woccZ1Ids+L9Xi3XoiHJyh2r2/Rat1nmngd2
S7QtHuBz6T1QTq4uHBrj85Pg24Jpz8x2IOR6whklS81l9UJDokI0YctIWHgRgYhD8W8Nsqf+tatE
iMLYolokTZIKJ1tVscA25Xf0l6sAUbm9wrjLU8uTTA/7kZLu4CsssTTP82nkAAV3hMzFP/6yYIoJ
fW8cuNNnUeuD0OCtCTFZFHwivo+yktGodSRBjY+oTzHlgGpt1w6iDGX93G2+JP5+T2MT1vKUmq82
sQMyb4iCAsqzvcjcKjaaYYWF33jgAU2zdHnWIdg2aPYUW2kbYnjRtQyQ2h430ev78NFQQCGfDy/h
bINMmX2DvL7SCFC1kvBi3qxeR48z5tVXiHZc91jVJJi6QPQ+8JXHa4IJPzB77DBP4GPMLIz3NEC8
JdDG+QgrlRfmLkk3Hf0PC+fqrK4NbAOFyxvKm6EUhXinJMYfc0kJwSqtGgeJYqGnvLlYABzaNmUM
tx+pXGC7stoiG7hj1Rswac9WOtCjUlEvQpttxfe3QGcMoVj5v/k8scDvwqY32fWC6tUb0C37wY97
TTZQIYDOPU8ebDTgOq3YpG83tdddC1gbSmTSgh2VLq1oWVUnkWrJerQCY8A8uMZsDACfk8CnJbt6
Sf/2SNZj6JpWu+aa0jZtLWew4uwYGl1ULZiGH62QSnJDqskMOV15zmO+D6AacEgI0ePgks5Z3wfh
ys5qtecVN/dnHhIj+ouW5qYrirLE5m69pzW/aex8u2uFgprvLcAZRVQOWclyUXV8/s53tX65qz/L
Cf7mG3XDqq3tl4dUxwSkr7Szj9l4RdjJSZiqAk4kquJMl0Xu1SKYMwAgCi5nDo7xiASgLqH7Xs4d
mJPXTVMKybtB8Ak6tWP4x4ym744xdQPJ1pR3qUsxPcr50QTFehIAwZQvWXq97FLgZlP1gQlISLS7
YsI2rTSQkCMTKv52rPTHnaqDZZfU3A8Le2TSyLzSlOF+sZLmYkmQTSBTR5UuNPt3+cv4//hHknbo
G2aOK9FGA0z3N9NAKiW8FAC8Oaq0uNS5Lpd/F7xR0u4Vl9KZTbFatkbR0bSpIjntD323g0+T7AXC
0vLpDe9PgWW6n+byUtFmidBMdbd/7PL9ACPgCMDtt3l9osXZCkW7NYoLE8qxRo3bQLbWRRPAl6No
1r86SzLaDPNKdqrmy+FVqwr9g4hZOrOs99efbuj1wXlrGa+f7X/19Ce01255CCbdfnxx5wh1DRte
OQhsgmqphmLLMd4AnLYdN39S4GsP1CGkG1oK6YFemxIWp4+8n68W3boY6O6fT6OF0f/LpOy+EDUn
SOAe1x+HuaXCamDDYmY6PURn4BQfxr/zzBSvRS8sGPPAipgKEccUS4Uoy25LO+/ReSPge6P3Hsqi
gUNp1SJwWzFCq36TLDZvmlkQbZrpIE7kkPIUVFFTKh7LA7FQ6KR9sJbwKbQTklygwcxNBuiZ9WmT
bMkqJvG2VXlyNwX5j0HUhGBCHAMrAgt2ciCotcSA0/cJbLrUP/HkFb1rEt/n4wlRwcDLQD/Qs6br
h1HX+CTSAN7ZiZeiiD4DQgxmh6ZlgO45sy7ZLqr5tTjhA3Tsa196JxUVrlF8ys3tr438ZQy3fa/w
wVnKcj4Y2QuH0dWz6Do1qh0QXR0uDgw7FdKztzxd0IP45SzX70XdkGK1QrKAn0Lk3VM7yxWBjGul
bZFroGwn8tCvAmJfulumlsvG6iFhUvPaYjVxsqAzgz/H/YxlVZQ8IZBmrO4tEBQp/GJfkMQ0CbBI
JipSiCLFGg7bc/aw068BslmAe2/hRsub2sjfnhjPJX/J4Dbdvr86SCAY6GIMJamuv/YiEJmAWrY1
d0/pAVmLemQH2iBnKhc9qHn9K1Pt8Bif4Is4bq+XYegugawX/E123lISqvpwUOu3XCniXjzeA/t5
1mhQEDQX98o8Pt4wG6kwFewW4dHzV0rz6fTOMqp2+PQE2UJ1DbbOigcUOp36s6RadNv1zFa90ywT
o2Oz7pu5dRwQRwjCJOXcMBeNRahcmy/4eqG6JNtQCtVO/35aAO3VPgc7Gf5HChTkdnm+7P4ivias
2vMgvUmk0B7n8vcWIOgqcxsRWqFB9v48bgZrdkn9Y44HjzBakE2x+NPpecR2euNtDfx7o6Hl3AFn
lDoYsVynZk/jl/PWEgPMPU75b/RNV+1HiiyJsIhvu/TUlwwkQKa7OWV5Tt5FpWMEZYOk3iPr+T8z
qtC8HlqHhQzoTyOOXLkLaJwrYcp7+ksaW7qRkSqdJGkBVjXhHRiitnXmYw+sb9j3lqzILs9dVI6M
3zhT6HMvsb28UMNMlIF6oeNK4fXfFKALc155RgZQSaHX1EQNbOu1cr8ewFpKE6IgxSKx9L8W8BXh
jN8FkplWVbpytWXeWff3inpdsjQoe0h5nHZped9uNmrRQFC72WK7DC01Gp416c2ree/z0eKvzbLl
Xmi0x4Tsig28Fdv+ALfDPWXaosfliX4Li6aC51x1kuI2cokic1Ufv9DW72JJwXpuCiMR4zOS2SfY
dfC8FDyDJh/HDmnJ6139iZwFseLeqSAegVUe4l1TSNwZ7KBwOFRUPNPG2Qoe3aK1gX8wJ8rBKc8Q
2ZC9vI6h+bGESxz3aaVmQlrj8wQ6dddUvuGmRq3ZxrwZyhgocVqoNLvU0SCpQ1oXynVA1A8wgK0D
g1cQlC1Rfkugs2VcOZX+D/QbH2OkJqWaSFJE9ofvquM+Enj1djGLJAHW9W+f1vGVZTwBUzSfy/39
5Jk0dZ4W8vzqzuFVcGCE41ZZ1G9p/v8yGa09Rlr5S1mOXtl/Dvy2fvlUgUjpMEEdFUQ2Bnu8/vo5
0VfPtdrwfhhuT+TkS2EsXS37lUSiOdHqsYDu8acTDNod3+g47LZmiHX7TaIM2w8SEJO8e1jVrDvv
IohV/Cw7DoTPmbz9KaVpRtBArlJNf5J4Iijb/3ZuDJEpOxJrq8IqgkQZA5sgIalucqNDnzZU75CF
S3GhgKRAGCvpWm7XMu/QwE+5vvxib6jzLsF3hYg+Lx/2YEXaZUUU0h7IL7QGiJNKrbKsvNRUnB5h
zzETTDwkvqNfOOwTyRLW+0OoyenPTiHuSfuU8ESy9IvsJkEP1mzVcbxdKthtVoQsPWUx7zs6rESh
k5LgBmMfxLSvSEi+sissw0h8C5Uil0k8VX4maufVt5Co1BTxnJNAcR8do3z+k1ODJaE2rNfGJ2HP
brhnoCt2Svtp5c3Ge9eqfsRn6nYGhImwRYJIofR9W6WZSxYYThPdxwC3+6DaIKo0ceAkAzNRyzXS
/n5beEj6PkOAuVbQGcHUX0ppin7nvp51h45cJxCxQxYp68p0FA0ccjJWmEjRMZjCds54M7FEocWA
u5yFdIDlPL6wZ69mFW8pjz9+huAGVzngi+YIIzrf5ZQANv00SdS9Px2cmS38meggct1/vrADhuzH
HRjQC+la5jVFmF8g4H27EoPi0LiP/6c6oP0KOxxn/kfDgj1eiqDNJjT/iNXY1hASD7ZiNHxtlaya
+EK0Jl9/mkzRfYvDA6bYgwuffeo83SRCe8s4JyuLYwrI+xLJdfu+aqPQqU9zN8aOGfPISiyMJNvc
AiFAXFE/1orElN2IKf0R+4QWVjwOBcCjkWFLnSO5A8a3jKRf8+ZUIOlgR5wEgawuMw1UAhUPKHup
CJVpvHMq9ELz1WsE47aODR6zas3/RChaXtqKObd6OxCvW/t5dyarCzJIIAroIZ3aqymtDJvkoRh/
5A85tissOvv2Dq+5D7pC3+kKj1NwnaDmFR0JwylE3dPfuAtKjkZHWIMFomR70a/U0bozSMWEdcID
G+sL5AXLvoZVYMQIuiTmFqmlvg+D2trVO/3rcQ53Mu2AVG9HttkUwQRuElep7yNg/OjhE1Jf7uTQ
r6HaJJNr7DrJfOOckuq0M00weDB7WKxTyKMNCLxVhW9d83PYP6onm5OxQcA/hcLwy915CvurcG8N
5AtgA5KYEvrsVNfgtl83cMz+rOICnVWbBcP1/ZKNxA27tOZwuA93XW45NdhHYn0oOW0Qh4G2Wson
ZvUuPsgJi71SvKJ3tMf3P8yEh02uJLXjfjKrgX5bvYZN5tedzlUcB7M3QFyQRDUD3Zeyulj+dvtp
RzfBKIY6kfFQp9ucwB/UuLasOcMO4Ykh7C6rwNuJ5+o+lqJLNHZ/NSocItvaBVZZY4OTErTDZnUF
jc9jTx9e2InYpgO46878JDMRw9ajfnY23YHg455Bfn9FNxYFutXMcFlnz9l4Go8g2rfTjLT+JU8e
mrTzThblIEWiHaC+EevjKrGEAhJHlKjg7F3VswGTOJk6tVBpREfWhZh+9q0aK5ryCkvsrUADwcSI
ToLfZbP4ykcJhT7sNO/ObVU+/LisiEP8EYXJubeLmlzUt9RFfc3bLn6uO2Y4U4o6iWwQUrluKb0v
kn0jxAIYPFuElEbpf3DW6FllrmxjvFO4jFCBgsx/l9lqZaaAJJujxMkDW19vaJ3O6pyGiInkAN2f
HQWOQQLl89PNPDXLT4RKiql15IhnWTGOgjt6WrFtOo0MaD3Mp6iEy7LS0YXG5k94GFhAKIxcduEo
aHjrvD7YJG8S3XkbXwnxTzjN6XWAtxYXqs/OlBWlJpj+0XhyQ7Jd+1uub84mUAMolU+7t6EDXvzf
8/Ovva4Qqp3NB5fy3KgYWrGfRzu0AdT1HNt/C+29f6Yd07zvRwi4MTPWA/IeSgdoqAKSLS20Cgd6
CmXeldpE0VBZylVM44x2jlheXZvEGoFUn75JBMpzJRMQaiV1e+WH5ka0vsC1PdX5tQOCl6QNA7lU
Eq3hCkyGSRfQlnfs7fwa2vX1TlFG8TjOSL0dVLLsb9s5awK27oGh6J2d+ErwN9MLhC+Tycn8atA1
N2B0t4+HHD1BD9XFGgzuRjbxhYbAmEwg/Xq4+fMQ75wvafVXaVDaPeYJ8epBfI82hyzbzhlaiXyg
pLPZKUq+E2oXuN+2RJRHrVczWDy4DYzcekplMKogmCwE0M0It0epPkVCzw8oYFI1d1VlVblmbFaQ
ZGsed0PUn27tjRq9LSXKXfJeGuaxl6h5w6RajzgKEqUBuKhxi2C1P04pEGRQA2jVSPvbcsqwvvVP
27HkvV/j0HY7RHdBNsu16sUGpDr0nq9fpZZgEvtR4+aOPYBTPWQv11PI98aWl7GX5ZUebBZaoaD0
o02RxDixPUVtk7hrqfTVVzUEhCAHz1vAM2+k+jDh8LYnY4L1czB+vaU1zTAOaSvc56QHPmayQN6u
0K6OSFLSuwvdZfHXbpo15g2CNbr4ZkjYMD4mzOUQ3aiHi3ARZn4zjoTz1t1hYKyu573McafgRouu
zjcrP35cDO5/y3078zGrH+4/Z7YClgP6fkjo+CGOJvs/S1vJMtJ1TeOiOxZWuSQV8v/AjTGACFIs
TFbCpBzCVSC9aWSgCH7soR7OWiP4dm0GrjItouIuVO3LahM/CXCJipTfXE7mBmqwXtMdcODpbF9r
3uH/PwKhUdQqVJimSo89nraAaXmZDAFyaRvvemd0+Rwe3j1aMMCzi6bCKivaACBmjC4dOTYnL09h
UNB11zV8SGbPcBd8Te2V0rmFiJvaZCwScGu2HayX+HouNce9mn4Mze5VYLt7Jp/ly2S51VobYl2O
+jW67fChGIPMEVwKDdZtmuyNq7zp3tsFfBhsgdNtGZDJ6vUUV2lq+dJTLWCrmXsAbLQoUd0UOYbi
ngzAPCPl7HBgFZMiTOovFIgumzkxA7BxtkxjuiaEJyUGquaNbfNKJAFyjpMbhQuhXzp+yQsOSLcU
jRaLwKOv5bR4zR6aN2PsYmMTyuS9v9tzSOIb2Rwc4lXeJmytigVc2t5IRukv3oG3qwImaf+inT4A
baOiZtYjq6iUADaduhY+xqsz+QULP6W8qaDEabQiP4gqPG9UqwEB0jcHwUi/KVVndR8+wQ/8tM+f
yA2vaOhWV3tA2+slolI8v7dPLsbLSLnKp+zjlJ3h8xzARTDMEQJlR0aaNvGRvf0l7CGXoxxOSTCT
u6z98t09le8SYrqzGazMlD+TC7I8pNSWBTXP3q9ms38xVvg2LeRCaINpb52jfYr6cpSlUVNDrmBK
BLW5sH2jUTE6w+MdPHYyiF3DNKXJKwQDhBDyquEm2pft3Y/R/rmSS8cxp1X5PEVPTEgA13uEPpHI
utGAwaVI5/4QscNDRawLF+s8amcoBLEJUHrjANrNnmiiEeUr7gZH5BOBGYTVpw/WY1000g5MB0mq
I6HwNt3Ntzr5qWKwXAGXKGjL+kF68qMQYQ8I2avD+cMfSBeGiPKGzneO/YiIG5Ev97HEJLF2FMLN
f5Y2nRUNGZi3sEAMgNFcES0uDtNVac+Y/J1bU1etnNS87AHKRaZBoeTrk25ZapGOtb6Xwg7iJdHi
aJEZDvqlLsI8Y1ciDnRKWbygHLLCIQZednlp1JZt0dovNoxek+lMEXhVOnYvGtpOTeO8A2saq8LV
4WePXaN1aKb/FMI6IBrvDDrPSc0uAWXsPvoWEBfuf3sbl6dBLR7fs5VVzTIPfvthdlrPpXTeGAv/
tKBeZFilzBP9Jt0McDGtrAYQ7jC5LYMEVDXItTYNAnikEB80RZsQm1Pk8z5ib6hid50dj7J3xhR9
5lXxwFxqhi9fitaKD80aa0SemLtNppHMsTOsfIJV7+L3GGGwm/ZLt8zeCYthli2Rzi7FB/EIo7Zj
drmyvexRx+tncngFtnih9NhwgD6E7QaUOFuB70A+ebSx1LSG0Yk9Ya/7uioyXzNDzo6p6fA4pChW
BkwboaxUDlz21e2NWZZtHxLqcuVdCLMRJCvW2hdb7v4mkTx48QXNIMfO5tdGV5xSdagSCkR0fKzG
9S4VigWb30GK61+6OPyIrnz4n6BVdCLD6mTr4EnXEKzsyPXwDqKA+NAxqlsjkmheazqxTcMQxoMq
R3WvIdGYy8ZDwBmWN2PKgHoXh1h9H355Q2BWmpO4XgxjYDNoslxnHj2ODcw82PykEdizmq9XNPzL
SbRv0SYmrUUOl1AupE2y9dkhNIp2jDgF7jlTXlA/A4i5uNf8R/9IUDD3JloEJuWIYbB8GdsYkqKa
PtDOOsok2d/if+wvrENpfHdh9J7Afm6JcTZjL1/Dc/igXm/R/liwdvqaGUBEwYPzzu9xY12DSfZ1
B8Y/A2H9L/YndEp2MhEXM/M4L8SjtFO+oR55O+sdlpbKaiS3yLXihxGo3PzV+hq2lbay7aj2QYgj
6GH/jDIzFFfDyjwsHRsx2e977GTHztEKrT123sDoUCc3OC1hGPeGh0fI8hwrMdxEoKIAcntgF9BR
3KGzwMJyYlw+Dzm8JgBDlO3P7Qmm+lHv9zg8+LLhSeG9ngDrwvoJkBROUy3gyIP4RJCJAecAIC4t
G3idkIQSifRGp0+aJT3fpd5SAzVQys6K/mOnDskRJu3OT8CSEOeCKRCE314qcYXDH/fUSnIBdmSO
7wFfqykhxWMKo1/xjBLB9wP/mByk24IyijesmJvishTCY0f1g14u4lOxg/IbYR9lBUwYP+zBV0CL
za2EAqArVMzsrlvjyWr8OV7llmq79+Kdq1VNGTt2N7W/+kl3nfF/w68VOslA9hF7GoolonfTag54
f9fMZz+2AE3fkyuef3r9rLUHniDRE1WkQgw4YhpUkyxmBGkOc75DC6X30YmaXYyWNueyAAXpZo+B
IYWTFYu9ODEHSA6zTsYwhOaDhvMz3PezQPMus1kjZ2kFFE/0y1xeFX2kdETOSeBOoeWeihO/o3L7
uRYSCP08cUiC4sfTI8CMw2yWebKdMd60+LCS0+7m2GJROjOPMwyfnZHP4ttalrAECuZjdLoLzrtE
jB3YeA33UkHVsDvzfANxcqZrHipJwLaqf66LoETDpWmzIzv0AXwUl9D7TrLm44xjBNBLaxKWAsGn
4n7vkiCA/pnuppYLNLonKpP1GwTb1xvd2mquGMxwyvV9R6IaFju3QqEuBaDuND6ffBKomk2WAjfW
bHfIMy6A+ihWoGddpzXA6tL2jWVrj0TdTvX2mRIYbNjnGnNDtwO9cXfE8h6jo0CWKbXRtIj7LHTB
MaNTAd4AihRi+Kide/guNOJRMPzWpyszRP2riZ33MCt0xIWyHOiISIQE9HG3oynxrGaRMv5BKLqM
Lq/9LhJj8jEx3LXjo08nsKP+2kU0UHK30gacPrrT4M5xRDjmSPzki/v4/baXu8QhUobtHyWkNwrh
VYjl6daDP0uw5QZ3V97XrSDWNTr8Ws2Vz3BcszkNeYU0slOjlRhiHNED+loe54KRTWwUsTjZH18i
NZYNDtA+nVsDoTRzQyQEYuUzIlqkDHnDRRhFdOcCxh0bEHP090wS+CED4i2pWoc0/exWosdKtZ7F
6iyYmBJFbHQwE9AvrTcj2UwJdcnq64P8tdTWpLJP3Wmjv/5zLhvOW7hnwiczYrntwO8jJYp1f5g9
/Zu6YlJ17Wjk/bWiYJDDN9fJ21jZior/vVMj4m515oYQsPzqbFnv0OyRMuiOiB4EYeuzjh3wIzKk
azawkD7Rt1Rxofzhvjf++p+ir31+jNyTfeUXg4HFROLEkzGhEOHAqYit+9VIYzANZ4znvS3KN+Xx
LHjQrxpDTj8MldxZz51cagrMNNqpfoAUAsrga5D0ZP7kAtNFSHRDM7tbFZ2n22fAXaV31n9LZ0FC
BJbTtKMl+G2iqJn4fnVLLL+VbaQZO4y15xYyQKU6x3maTkd9TxFjNWdlxOgpXeHm1pC2jFCyGAE/
5Ufhg8VpRIrhk2oCBgA7C8QtAqOseU285d2vtND/z/s97NOPLmURUtY6co/btlRGdXt3SKa0PvnG
daFJDjkRL7iYHJtLZBRq5YSTbuG/7MrSxPLM1gw1PNAWxzb1d0W2Zj2i/1xz6mnxy9tALgSLqPqW
wIdceDkkEyKTj6Dxg/GwORyWhDTPQDkLh3aHpqiZ5fBLy71yFOKMecBU/iGHZDDm4OXcYytv/a1k
UrfuclGequCDstZuJhvPP3qESmoKzHE2Ns2lqsbdJ71KlwNO9qVq57NX+6fhrS1IeItA/ZpTyWUq
/SrFJh3+2Zj8xd8taaeGnJadX74h5ctti0os+e2tZMiV7ijuc5ffq996ttSG5nZXrNb5++S4MvFf
PlGS52zOaeenOaNkW6qMtFr7Izx7w32Fty+uckofrn0K5xd7siGF1y1f/yw7r57UTO3TeaC0V7dl
Webncia59t2cL0BtvfsPV25AMVqVJOunUb0llmi01AW9wNzXC0nHIKU9moJeJR+08YEeoqOnQ2GM
vfOeD7cRc85aWVNAdkiqyp/SWFVMWqh6gl7BdrZ+7OluKdGYR0ORP+RDdFndHpHQhONw8r3iHuqU
j7sZVT8aAe/wAOLwXaAQFXoy1jcgk5Gwx7Bwm7IesKHVnKNRj9bJwqqCzMcSVsSgAMJqhKDzZH2k
8OfiHNW6kVg5isPDlQXAgzcGW8stSXoEC9wYrr/8Zx1VA9U6H7vUnfpVeqygGvN2r6aZWMiYtGTP
8agrQ16zHApE671K5GPn1gxiRKYQeW1YH3plkhbEY21CGlQQutLGSWi5d7rDGK4CEWr7BrJ7RxQ9
23pKs017xoMwHx+mDM9YBN+3iRubyPGg1IjefCHTThIk1CiKJjTrALKBpo9XM7MF7ER+tLN6BHNJ
/mJpCj3wma5zXCHwgVvpXgEu0Pu0gnvK/YyELVFOErNta8lW/V342Uml16/Bu/n1h0ofwDyAUb4x
L3URZL9hJDWCUgCiMpal5BXG7yM5LtucSiAIy5qZ/J6eeLL59HtcUVBNa3PFtpvkd/n+JYZJdca8
VUSooG5lodvP3cYMnyjYUx8ebqGwbm2gZygUBTX8hURmAUgmCnNd1wseqPVb4VSIpC1oNJadGKOn
UqE2szbnPJi0AT+0Vu3ZZIJ9iD8wrGBSXOKJyoWI1BLDwl8TIGXz3XjRYutba7J6TpOpUIk3iifV
C+LjsL1CkZCal4LyKljHcZODFdDYJfOSIyRYK9N79qNaPpiEyTIQnPyStOZLAjZzLJ/8sp9kDcVC
MzVnilgOwmuQgExe1qH+gYiHDncfWZ8qxAwHsMi0i0GTUIYLz6UtAUIA3o7kPgQsTXdWei/JF3UP
EgioWCk/zsWJz5hBPCpYQ9q/XLhoaRiNMnMm1fd0MVSDPOYhXrU2ldV/1l1Tk01SS4GYV2cALljx
xrSXhYuIKVCEjYh+K2wrCK+0CpYe7TNddNXyAyHpyEbMGs44/pLZalKCam3KnTXz09wkFM6uYiPb
TGfckrfjXsR9QcNcBLlVziGyPsKeWOSQZ+VLT25gictoCgD6jtvVZS5tPcDvMXaa4qkyEgJzEoNI
8CpagYIp1yYmyxzDea9mWU7/HHCdnhrtJcdplk7N6R7Vv1eUS58ogMactByTVP1cmOLU5vJOgJxS
3jQy+B9agFfbIdBSvBYc8NoAYGRljNqW2txT4jluCE+LBcttstAWjJl2QGpzPPEQkede6Cb9dThk
Zj9/xohnbRfb4RYW7hdhF4RpO0/2nZFK/r6M7s+u66AU+PMghhQ7M21C7qPqdOz7ChRIB28cqK75
5F0PkWaqb9anuLnZeubOVzTOEegwQySp0R3ATWhqHZaZRyIPQ1VtFS5SMqTM63Vh8ofigapTBkk5
AoetVG9y0+gLzasY2GDAmvevUJ0zuF17Ya2Fh/kC3ydNPauBKCkVhXoOhxnmYT1B9Jwj03zwa0Ky
L/YVef6yUMtbevYidD9AHOh7JDi6EDic8FQ85ORFOsUkobFB+57Xai+msSIBozYG51a8EyZzyeh2
9nPSV8//zjPDePzF3+xnkBY29cksSSgQYGh67xcXXlNhG4lTywkecGpJKKIOvdRu76hHQaTeD49l
faJvCGpKIz8BGE/xPfV5mjxyip2yWf74wks8MB1zINtKAV+W+6joKEFg4plz+XPU1x9//K9rMlYi
++vNwHDrTvW9yxfw5hW5GyYdAtuuj79My/UHgeKHnIHK4SBSbCH1PjYxxBme+cOmnlAjYTLLzJUL
EtifX4QlYetGQYWZrgKUY0Kt+gM2Yy1ttoc0EVwtP7784ZEEVMxa+BwQ5NUoukyyrva/9wcBJzJO
9FjBgHsQLPh4pWbAle5JbQBwgggLErwSHZAMhJxg4lh2rTj8ZVpsTtjszK9KIanDtwHS4PKHPGzF
qsx0lzZPL8rmsAfUrXd0jiwSikiWyJ0b5Wawnx8LgpPohC49GPUFktPYRcDL5ECNcr0WoH0nJjTL
vKSCprjPsGiltjV7WbvL4OJl9kGIj1lP8kA6b9JXOV6CPkRCqDdiAV8PW5bEyiab0Cc0jqy09BeU
vj115RkNMtGAzPAfVeaf3yYV+ZG5V/gWtZ8eeJItwAAQtoEgiXC5giENXPPvyYdQlMz3Fs8/BnI6
EwXD+9e41pUJ4nvzQV+JqHLuaJOE/OpjJNoukB4FxQ7iTMIjgfGj7QGAOOGKDGsKz0Y7zarzewEE
fQijl5m89Z3CcEToYO21n8HY6dAfRjeUGTXip/c91E7jf3uph3WiiS/GPAVLeNqtysIMkiqv+Bja
jg55aPbQVoxeXZU1TcF1Id3hNfRq6AjFwdjwASbX2/vTlBSAl413zByxDTdpRiVVp9DRcQL+kb5u
smWq0q6xJ/k27y7lQ+lGsKGjeVtL7JdsO8dWBv0VMKTlmkLQKMGEWBRBupRt6Zykc+6Ap36ziDgr
es2+Rw0xHDWUgJtOkRA5GVCb8+E1ozkccJrlU22H0nUkNOPWMiQb12ZAB/QciV2O4I9HdrIS8M0E
GOdriVbDeH+QFW/mnbc/qHDPnq0McZ+pl5GDrEBevbGvDMxxvgHTZyKS0NCNuCP2zKXE2EdE6TOk
L5/1HvudK4ovLwWn8CcDxsVY+m9wcFQVdbcvdUGl5zE76dYpm92yAPXwEzPpz+cDXkOhWOnh+/kv
aNlUH4xIE1jo9a1DISYlOzbQ78iuVwIVf3pkVI+JJbqDLhO58qHqxcux1zGma1IlDokR8TbVWpP1
RTNdBRbclkD0Vdfb3RuxiAgAZnbRIgsRDmkUaOGURiXnrXhxzATEpOisQ/375pTUHDIMjfdtFRtZ
4OAoYg5tThahbngu2u4/gQpcfrujA3JPi/xsmJk98NR4uIfLZ39LgWjPLX5KKrpLiyCZM03/2Suz
IWk/VZ2Z1CdBxgT/JKkJwkrbv5vBko311Q65STErFe3imEnVyZEVJsFzD5Tpjb6Tt8kjXV6HXxRU
ebrU+OtZxXWbPHuMOsrogWfOC3/7qNFQ4X+0pxupBGo0nzAVj4CXFCLQJe0ue66B+tWmtdFpze7w
CbYZN09DP2RfHBTmxVFJVc2fv/evdUQMREGLvnRw51LCkMvbwc8nNmhl+8bTihUbc1JgoXLymcgB
7OVl3v8RLZfVXhHK7Ev4LPQgJ3YI7yLPB6lk46vhZ2sN1GGVM5wofcKdglxY0ZRnGBLIDP6p6Kw3
b7OUahaysRNoSY8C5LkZIEt8lAemXIRYXmwTl+imdhjA54iAA/oIUpCVja8Jfpstg/GpqMeXjaBF
QAGCHHyEpKLZapZwTYtgCp5rHukN58fawAUU0v2uKeEcY5duKFXptpmB14EjVw0/Tli3vQU8h504
kAWn9hbxrC5bbrmraywfCSBDn5wOXfLP2sQPxpHX3r3R78KfHGGI/grk1jhGqlMwAYVjKEUzADoU
O5dAibbBxtWTwqkInKb/BezmBmYf4uc5rLPwuLvb7Byt0Bnm/So8hP1aO1aAt0yzr87Io189Hr+M
VKiWRX/0MTGrPiAnfCGgA9Mby01tMeusKIK27CBaQ/u6mV5f/XO+nd9hc5B6AaUydocJ5/s1CkNt
aQIQQ5Bgdw0xXK8oiPr4ezRCmsNvLrX6DQlV0IuTrMFCG6loDeIA0AvEuFjwXdFOcHjoemEf0gCK
4+d5bp9fzKxgm89sAOVZMk6MwK1QzEu9h/G6RvL/LcmhhHRdLMCcVqT4pHXMlYz8YHGgcklox9vO
9fqZ+cYlSbjwggHGYRjrJR9zimdtjxgZEgvZ2b0591uyIUkA6FuDPqfx6NSDTeqHLFo8DnGAyRD+
V6eGdxD9IOrU2+FI2Igr8NQz70AKj5Z0YAm2jka4VD/9j5nndJOKV16R2LrHAzlgqpOf/m/3sPQw
VpzH7uwEhb67c8wOWNEvfWOGQFoIXOsbQ+HxgVYYkhTP7iohAlIIjh0KkG0YwkjqT6hEVEujdHv/
e4f5G6JlAQ4YFJhU2Ji3ztnf+npHUhi9HLrOGTSIG6tc60d8xEKDDFLptwp6HAMiJDefkdpD9u/b
VbW7h4NCbJ5gFlLYs97jz6AoCOnwGzCqXFog1jjISxSsL4Rx6yzUzBPIp+pd196u3uB7Diqg54m6
wWpRz3KHd2xcs/vrB3izLSZ0F6BLWxFuKE0KXCV41aVDqaemf/qvEXA57LKRqwU58XBa3/kb2pSO
COKZxyGy0az2nydf/Xq95Eepzp/ZvvViufOZjGSeX3kF+bPeE8a8FtpeyutbSP1YFM0GkNkAfldk
GrZ7heqJyEVi0EBSFj+ePGXCRCxfHDPFC1F+sgaf0i9vyg82dsTmDAduGwWeDb7rbu/jyQY1VEPb
isDs8w7Jd1Kxb5yYxxvlc+L4JglkgZ42VuO6dbDWvvu2JcCucUvB6INeB+OJngAyTTEsmrYqw5yz
2K99n3eTw1L390+Z9siOr1W7UFoCqrAAtPlteVLDO5fRb9WPTsnROCCkg/QnRVpwjv5zDVQcvGJV
WI8o4wijHQL5FFM7Xp9trPE2bfFSKDODvP6TIa/JVSJqP/knxelUB4EnSnNI1pWKKgECFx0WLNgA
Nou4X67YC8dhyzTme3uqqzAhz4zH+Yzva4S2YgeU3aJzllTiV04QT5teaEQrKd7X287hf4qLrIJS
nKFskDol8qGJNYBYG6AgvtZKn875h0kFXY+62IjQkts4MVTYfvRXDf0OIj39wf7NSgZKmVkaApof
6n1a2o+PKh0KbfhT2MYLt8GC1RlZCwks1vXSXssxzfXz6j69jC+cw3PgHcMcfwmMYTGWzW1G3/7a
PaS0w1iTjCdfi92DFJOFbv9fpGkpDY/3YN4S75OIfkzvGtqaCmw/SoiHLzJho9eDjqO2xiC4sIPf
yhVVOUmms5W/y7cv8vKife6dNUVSH/ed3dpAs5UOeAw7BIXxPjbILhyWUQD4ceiQOgGtwiBb8Lu7
HpJHJVZF+Qk6i4zIg4qTaMu0V48puTiXXVuse4H4k4+rDgxzn7QiSdEsJWw897DrFUS52UgG7FwE
Vstdm/wsXIanoD2qyrrI+9kGpDeX17b/OlTZJ741Mwpnn/AoMH+Pim4PzJqm2s1QkkorvtD1Lyy5
tGpUBd0QFx6ZrslH7fzYDt6X6an3DpFx0tndV+09s3vAm3rNZjW7cfTvVGmQdDaSzEKmT8tYvgrr
2bfq74hrp9tSwop4GfR6OUR7XU78G0FiriqjEklN2SqBtb/D5gXGAZ+B19DyafS7Lu5zNx7Ugd8r
fVbAyOhFHDULZ6nRxHWWv7fxazKDPAykBGooDYzJB2xaCvz+WaWR5XxFVPKOrRby9pRx2tfr1/r1
YYJPSvuzCYK79dwd2yQQT4ito/3T02ppfCd49H0yjHwe+OA5MANqJ6DPf8iaFFD9+I5xov8S/IKG
oHNkfGMSBEz3zjsCmap6UDS5NO9eoEqH+SYmbaqm10F5ps3k6B/82JSYydDaLLq9FOz2TdbnfQIP
hiD6RG7SkG3T5HvgU81v7lnA0ySULtUSASahqZO/7zYHrJDkcPHNsQfF1C85VP0TimyVSDQ4vZ35
tx5+BGKP3Iu5CdayWM+5hGTMXOEWLVSnDgAy7nr+3MXNAxEz9jq9CvfI/xkgFXC2BMbx9GZANEZl
6cfMEWcPo52UcX/OjHaQ02zWtslz0hmdt16K4KCK+vXV4QlrS6jVYVFt7Nz61kalwO9IfN28od71
hvJ73ibuqQpckA8VROFHAltaqraW5OpwRVQLWiiV14otMy6G0XF48GdFHSwvZnrKONED1cW6hSCH
Nq6SRCMxUSnLS6WHu8CzT/fSM+amZalRYEa595ZURa+dgwnkDCpigXT7IMRIzxYzhBabN6jGWvMd
jx8mKSemF8a19FZskdARqJN8bCn/3LT1aDLH5vx1dpN0sabTkjXg0GpnBOBkMjgUXczCUljAalZY
2EJde9LKdlYgGE0PPDiNlDdEQGIZCbSrGOeF+PoE8PdJlY3xRDD2Q6UeqAzYrx6J79qKntteaecZ
7F+0OPvxoApjfGTa1xQoF+4lwF8vo4qQ1KXoqmqRunE9RIoehtrl4+CHrbUe2Mq05I48GH2WL76Y
6mLq/Zr3jqPH94uyOoXpiEgZQNEYr/paSL58jmmr8VcthkFLNbUGPHWrj9cmUBH0PYxN+QWwvNIr
OcusCZy7cJK5miKfMLHToaKbjJRXlv4sunxnPNcF465YCPwADwRnWHkxV4B7pr+wednUC3Dwr7+k
ha4b4Mbo4eq7tN4+SoMuWmsZMHNkVofzpwhgXumMMyeJ09ML9iaQdlOCoIeX/AyfW4dscv/cBogu
Bae1DbySD7iKR3UWYiZ4ZvSiyTgcruQsChXe9TSoHK8ougSKn+rTmnX+U+Yy9l4q6AUww1i1pn7U
h8OAl0iPwqmCQVV4LKN3huaITSTnYxXsxHEA2JdtRMPqJQn2ebyXxihgfKGca3g52s02SPJPCTfH
l5ur5ZA5FwlogeU8GasyFLBmHb2vCMY5C2mFrsXlyHVWoopz1G70mq6dcrEfIacRdj401ZUL52s0
HRaMV15glfpxaDQ0DrfDSLzh2yc/W2mFyW67OFIUuQ50aSia1lbUOwE/0JS2Npag3Bji5iRHa9zL
tcbIGV+JBkAa4coGlX1p/sM8g7JuKpo3/c3g7oaY8ZotBYsVPUanf4rbzmY9tqOq8OMPqVKlOWWa
bv5i8WeK5Q+o/RteafV6K16IwaiM4u77DM4CNPpHM/l1cNi0suL3pV1WzEQfp3kwJw2jwgHUiQYf
9P41qLO+fpFVbuv3V2LlQLePOWcQ3SW2GW7oyBq/pVqCR8gmfgFtJJvRmrdO7yJ9maR77XrZfDut
zRYP79sDbIynU6sUUf+baD3VYW+2/7VcokaFROIozHTc7eswYvLctVnVwClU4PU4YaFuO4x/HHid
PuvsUf//7JV1SV43JVIA7cbFem55mVw/8bzjjQRYxCq3Va/BGwhVhC0F0DCcXJa3YdD3rb3zD1U3
2+0jiyxe1I4SxeADp40jPaNhKVprcM4awKNq+KlAi+fbgzKlKaJz281YmM0ooVKHhKO8g/0XzZ7x
Yuy17FfiY9inbqrB3W/+KaxPN7Bp/Ruson4RnIm3vpjdS10JoY3PnuJUbiXo5Ed2NVutaBbTavEG
8Nsxh5IppWcZxdHOm2X7R348bzIT17J38JFD48PA/ZflHCjBkOEvTVUyA/77lOnRyIvUNf2oQs3B
l4/0TCU8UCr4nkg/zYRDma8nLBkRb+WeWiupb5l+KMEUfGRFZcEyaAIJm23CT0247Dgm2xrp343b
dx478JJtYt625OOniZBGJ+w4+/aoBYYIJSHiFkew7jVEXPgXDoEwqxMFUmcGdOhb/ZrEaY+2Pg/q
O9RClSlgWZ0ql0PV2tUET0Q9w35d04rnmU+rzjS1AgI0Lv+W//2RVq0H552ocNA6VFibpQJQEFWs
zNOSPxjqmQsvQrlEmStd2fWI0iBSTOTjq12GCkNvwt4K7BYx7m/1V26cw8GwNA9wgEK1xnO8TXxE
IUSXoM8V7THNp8kzu4oEOXYhv0M+tUPkeIWsQUBfe1ARGmeImYG5KtpHBCsGpvJa+UH3Rj9Gfi+p
kkFIhSv9sg+A6ddiKiH1AuKJxgJ4Vuvu3Uk5q219GhPIbY7kj//HRPBAR9pVm/oQXdGpqvuJeOiz
yp0rOMoPetP1BpWcOoz9pbfuS1Ui9f0REQiwYXExJm8RmsOKrdsCINVjajDGFkgQfux+W6wJeEt3
6NZlH2YetdViRj9MSy1UB8zSz3otGfkn48abc/C0rkPxe8mTy/+ZmJLdjb17LzNrOYeo7aP8KFQ3
YVJ8C83KXZTFhucHvhnihfHiajAK6AW5JBXqoJqH+i//O1f9G0kVvPrNWz4N9Sij+1fGBqkxLG3O
efQdlujnBOKc0WCmOg6uwNNPHXSQPN/j2isuVpljWGlr2J8PFMreIGhOGH8tM3gJvkf7Ek1fyiLE
y+UdKF87P+T17bTOfLV8k4TSrLC+ZMBItBK3DwKMb8YKrU/GF4ABcj3GEpY/l5LTUy+crMfdQVDT
/sYR0n/zZSo6RfOlV6yD/fHa3xyP3aCuRBRXJRN1yMGIncBflJyg7ZelJ5bbkupFBgtM0LTOpOkW
JCkHGZ0e+WJ1+jMM5FFTtcuOLsUqWJ8eVWr4ObYE5MgGVd18EJ9QrnWtF3LesFNIEFcFaey007Td
XxLIgacDiSnkgoLt2VQtJ/5YaylEpCityYwSV7xTQmVVBVrKM869FgaVOKvMpyba+7CSRqJy6W/u
AE5J15XHtc71+9kedj2MOGsiSphPpNAlTLhA5PA8uP4lI6fL8dVvwRr6/9D2sDtH1MbN6STpINaU
vPA5J0yb+K3D8yvp/4XG9PnEhLZjhNh5V2ZSx2hU9Vq9saDSIvMJxPdBK4GhVfZtaMrETEh3hx5G
lHvpK1wum/FgHb5z4EZmwgTnbNXlKbrEXboEsF3bivX+cPbPEHwtpiUTXF84VSJULnafNGIgG8uR
YymCyiuiHwH3I8m+qn8RTg40H3x+pd6N7eA18fsL40K+jm8QaB798UOxzZgXKkcSeDZeuxAlDN8B
PC4tpNmj9YHFlEinPFFOZNk5eZHleYC+0qXJ781tUVHRUJL0bW9/YfIDecYwQXnOZGgr6oEOGXJD
tDPSra5tWu+oj+yBAst+ZYeRr7q5x8o0zbe5FVM5eRHMzk/eYksu5MMdBIymzh414AKRnL+Qggsr
zvVTX+WHnuxnGHXQReHeJqaIMdagquDwZjFgqx46FrtJvbSR+bVNpW8Tqd4Y7ZIMY0HVDOCLjzvd
80imjLNiDPqIgt5cRnAc1W0efamklNx/2WPu6NGDHCrKSISt3ZykrNyYimO5JPWjgZkmHN61i6YP
a2otk3SKj5oEgHsVYQA3OHyhLEb8pUVByem8HNRNbAlRwj8s2jqK8LI3Km+vcaD9ugTPCDG8A5II
FEQlmFjQUo5zFvOroOZycfiFIiBb9zgupbKrYgK1Ftb6JTAcOJWreU97LhrEnUJxHb8Byj11jyge
JeOnCX+bTFR17mtWTuPRyS2CgDEgfDBAZHr3e8vRHJSUccYCBtulqWazl5opZQBjkmGY8mNmPlLt
VPLhyEtS1vdibzs0WM+3/hmRcbfrCi22zF+iVdwtN0IoJTFk8izY9UdEPZhxNr0lJatGAcYoCXfY
QCwykAUruVVknWvHkmxwr3u4Gut9co3tEm3AGbZhQeZljV4KObxl1TfsL8iYLHUc8orEjIaOYvPb
3QhJyaIsN/eygaNBsJJxFvNLPXYwSf16K/GquoUBgi80rgLCBk8/piIi+kQ/sXvM7ukatNOYpGBA
Wo/UB4O2FT1htYhCfwc+dwJjAhL2H6qfhF39abw0MtsLoIlpjZ444WdqaaflKLUGjZpgTSk1DTCA
5UmhPDmuCjgsrfuDh1r8qqQtDc9YNXsBPxaFITA/gFRIoZxTpATMmaXoSXrWYNdkvFk9HkIBpfqo
L/ppcgA5D9T0KrXC2Mb3kt/u1f/GQNw1PuYaIrJGKHLsl57lw6Mt9cBEYGrfBR41ygoT1BbYWWzE
jFTAxeXmHRGy8c+bq1FiMg4jxN0ntPhkToOqwVrCr3KLNjVvpJ5BKLcCX8ojbFSPOh+42YIXnqwP
ZF5hec3/alODsFfnAlXcZz86A9/1k9mD1naAhiAVdAq7EkL+xLeaB2OXWwo+wn1fhp5bWwLWqlW2
oiCDp9Kt6Xj0d1egDCmKUBVSHW0D2TTNaPczozKGXeRIpvEmWqkgthKO6T5Pp+iX7MLU5bK+c3vf
SfPn8hSYZMtag5LhR0XALqPZzsQeeGo1xeplOP2vfHXEC6Ac1wrDITQdguluV/JWkO4/syEB45fD
CEErHm8Sl4aihWsCY9/y5TF1qRveIFDsYYNoJ+QE1Raz1nOxsSdTUlp4+vWkZQjERtri2LquHf75
isKtFwG0RRmrW8OCYqz0ROoirqXs5PUxj0BVrdnZhA+kZTV8dkMXmBWLOVgbX4Fd0GgHpGX5LNCA
SjglrQRbY7XvdLgn4gs4cEA61ptdnBz2bkO3hJj2p6+wvlUedNquS2YzBKbTRoTfZuzRq3MDmbp4
36Q+41QmWGQo8N0hbxEDjkgIdr4qcGLGkbiUkbqvAR8vqCU9CGBqEepmKtmkWUHDNCWTPbZjFk+E
qBorxRC2z0InZb8PJ53ei8IAozxmvK20SDkYb43uvMd1Uhni40gZS0KY3pa8K8xoJcCTGT6T3r1X
JulObEwek3TVg+w5dK5rDHNjzr7VDE8TqDgup2n76q7GEYfNyIzgewDTYqFASO+DPVCHuVhVUr5s
n33FfGAFqHSbVmlJWkl7sHnOzJBWk3kFkGAOTK0059XcgtYoiSDr/B/1Yq8pm2+DQ0VdLS28W/qq
qWx1GkNikI+Wb9v6mvFJU+kVVzqBd06YkNBLx9fR4oJYqgwstbrCSysRKg8tlpB7aM4w2vB5sT02
wBZEq14BPiKr0atOESXwE92XzrKA8tmAhqVnc68TWqiCLHKEjYBc8gQlJbeMb+egG++heEixXyfy
4IsVKjTaCy4EupfOUasY0QUGWnw6tTVNrHCF0oRPHV2IZ1lONuRRp9ew3UZK8WqnOz4mQKNWX1R+
x4uZSeAji7qeoOToJpuhRO1XZ6VGU0v6iaPe3t0YYIiSeR2RjakC+xokTpqQ+Sj1QOa5NlwIAO7U
2pTK0xNRIIOyj+dcVfM9B8M3yCqHBOEncN8FoXMwusv/efnJKtqm4u57YGD3ul0JXtOBm4FB3SRQ
9ipqOncW84LejUL7cDgZdr1JhiJZIRHWSZfsju6X3C5IxXkd+zFo+zhqqHbPbN4hQ6IDj+T//AE5
Crf0QyIw+GREI0oUMCdvL49hLLfueKZq744mpwsTKDwKY2zimwx5lRTtTh4aQL9TYKFnpvJ2cVJx
BezFi58pUVl8utq1gtxqmWqd+VTEHc7ONT7BIYNPC6QaorU1S+bEeJgUYKXqVDxQWbpb7drP8X1P
H57t5qOzQ1QHjRJVTrcxmT7BtI2IzVXgE+S4shak7yjeh//yhMlJd9sR7b6qZhW9sGG0yIsd3U5L
69jDrgTWiMt/NiCLGzs5ac4hyQJyMWcJw2okkPPB3ReovBvTsvyy+dkNIhsVloa52egPoj6C2CUr
bJvRnGLJeyCE8wDFZCJm02UCFiGiKjINPG0o86qJlEtZ9j6gRllcjo7ol6bsacud/hoFxXi326Gl
bPiiqsLiwthi9ZHNGOv3qOrCHawLcV79se4vqBizSWpNidBq99fnMNDA5C7mq/mAplRiCEdKtcy2
SLg6tdQvfV5rc5988QCsqb7fHO/G2+CwYWwVR23yDxXZV9K5LJyM5rNEvV2hvqUmgwcSDfF8nEFx
rXIbHYN+cu6pkz/vZII/+hmxBamuSvi4o0UlaOnNchp/SIaxCQHI2VKRRTanToEHW8P+YwQIeV1y
JIGtmJazoXyahkW2ZiHhdDke7JoDhrt5jwPjome9aNjWSJ3ZzzEnGQvIWwC92FW2vxMz3AnstSv6
tpLEblFQCkvSL4KOVcw9azxqNKT4V59qqZsb3SEPFejA7RxEdY64eLj1A6v6kOpvBFBPFixWdqXW
rBES4RTlKfL02hb0O65vtOF7M99o5BKOjB21VqgXOsw5jtZ+ZFhtxjzRcP/Vz33SppF5nQ2sL1Fr
ytyQ4xgTaDb4yovIEi4dmfsUepoB1aLgaIDgKIp+O4mdHXL468r/i3ze/Q/095fk6Ja5LfhQdoeV
YkA5j8qIVV7hxUhB00Fj8RPDsqHLHBqS3uDBTBJtzH7uh4XEawF7zKdPy5Zz0kd3/IW7VrJaKv0Q
K2s60R/SXkuUYM4flqoOfVXPKjnld1ytMjcgx+NfVbZgV/cTvbF8B3EgKNHd6bBfc4LHNb3aDWs1
oH0DL2lH7GgDeqPHwiFiro1pyF9Ki7Xv2TTYn1aQ/MEhnLLLMRhvVogVSPb9yzfd271Z/PrzdNkk
eUfgcALB1m9SFFH4qZDKbhtX6xoR5MfXUwSr9UJ7X5hhb4iA+CnR3anfL9Ar7+qlgD7ApLl22bwi
mnWxopiTGGqsCeQonXeRqj85FGd0T/tiZht5RlmR6spNQm6MUfOkxrr4alwJXfkzT5OZOIl+psHT
tUXQCIfOqnjpleJhGETZcKA+NQ5yrGe3UBQb689v7eMpfqA+EiUlNGDS+p1t8txnyDP/cE+Tqk1O
M0ZBfxeN35Db9e3vDsz8Puen6u5wur+eEOfbEZrF+d3uQ7qoIZxb4yebvWSp/JmzrHya627OmWOU
0Khp7ok1mIFm0lu4Os6G+oDZzNn5e1UdPsKwIT8n0dcL8xvMJLKjhd6gGBQYd0b4/wCde8U+5YgO
FVV+JLWDzlhKCtqzfwKSlyfatmYfOWuqq8WnDI7NoJebem/GLe/7Gs4OLTPaHgnO2WIJLlU3b56B
nhcRHFBksLuDFccs3iddR435QyYuXpxlrWvHwa18QAadhKWvOBH5IYAiqlWNEOKGbp+meuvcB1Ve
zCZ77WohkYvgH5dJez2bWh9zM+0FNs/Nt2lOjLeuLgg8DdaZMhhjNGS5RhrJfs9NNmSaDUwSdthm
Ep+WLOCePBDoXbjCJYFM+wrD44RyCs9aZpGjfKck6PvP5I6DA89fEGCKZoo0pV1dUDLwKefxwj7E
mwWx1mUNK5k/XQSmw+mH2IcT8rlCA/jmXX2t8sxMdl3v4KkKdy1OA39cSmo64Zk8yHZ+iCcvhUzh
H5u5iwO/nV2vdL8HmaL9uyW2iAwaucEpDiVy8q3opKi/3qu2LThETDS/v7wuWU8wAROvvK21TBjq
A5H4li+/h4ZYo+5hfHfCHBZeeD33k/4q+pvkw2eseafGROsdm0tG6yGWEO8N6KG+koKUrLnMA2U5
61pPblPzIKSS6CZRmcdzZt59UQ8IX2nGcATsv74ctn584F6fUYtuALBT4Y0LZ4GD9m/fn4F6iN4k
eFPz+z6bmYFKG8dO93fuKKhZmTKEIKastTdyAzlzDTv+J46g4lNMN+G+E+6IVosz0TPvGnJyYt/Q
aqFpo1PT/PhNorTRqRqne/sj0yNOcWUVdRD+4XK6jBsfrPsiw7uXlIRgzx2McXkiaXqIMgZHS7J0
M+ZQ3XjdBFzX58xS6tUUGyWy736dZCB4fNR2uMp8QkGSgMakdyi0sEzVUBhnpGv+9FmR3/cfH6Tw
FTY4FU0ugNt72vjfmcsq4rnyKDQ2JEQDatr6pCkfjy7hZHy+omfKwav0PuzIm9EF0xg+m+Kv5npD
7XfnHSeJG/Rpq63+3RTXUP16xCF3wj01mvaxSN8Jv9z3hbkdjRQo2fTo+OiuERzWCMgm618s/9ko
VCc64HVMjIl4td4q+YfXAUelaJib6AdtC+t+OtwkuGBr0atBowNKMgaBC8r9K7dWvPUYgcL8jaRk
6YHtBQf/svnAcxYdjkQb6dSKlx+J+ODMBGzZnN8H7sR9L3bJ2Y1Rkg4nZr8bfH1iZTYVsgzpaA5K
n/xg81Lj38MtrG2P2lFghPKAFfUbJ+8H5S7LKb2ZNcJpI3kz9HaEp5DIaYOjMGJ8ADcuqQcQ8VGv
0tphx+FxHactUaE8PDap98SXJ6SUsYjJ+xb1+Dx/wsVy3WGOJm9NZpr0/eHGboEpapAaENYQttXx
npe7PsWroN+u+K4xBKz4yRRyFjPDXMHLbtmb2phSP+piBUHEJDm8jWQwAJB3bHWAOAJrFIWYIUfw
xXpuNoZ4ksZdkrOJLaY7vnrSdu2Uklzc7LM4z+L+vhscxgAbt/3SUtlLpTOnlz0yFTayNUDk67Os
URgNahFhdlYjZW30kXP1sHvLY40n+ZCzFWTmTpjUPGgLnVT9rWA3WsI4t/lJy6dLq1gkgJxs2KoP
P9drouXAXahIDUOV2YEEhgkrixKdH2IJuFvPobkjCf+TUXB0IvbjAklHSehQ74rJF/i6z7jlAQb3
oHdXP1wgcABsD9NukuCrHIIb0RNC89Tzs0AfB/M6xOfo1mKlRBmWTsMMwYmpAyicQbm3HPKabmIN
82URlZ3+xWTdLRSdyxat15lp7r4GkYxbt4aGM9Vaj7AGXyh+tmJsBJ+FUPRnQ3GpCiaQehqOPOZ0
chbou3ZSiAH/E2Zh6NOX+SPTwnZJhEAMjMkqt27VoHzzd9NKz1swzwKpbTBJVOOQ0iClXkVnQOvY
W/dStTsW2N0kaN9n5XZ83XN3pYU3MQ3icF3wJPz6lndZhaG/pSemNbIwK4e1mbrxgNiyqU7MUvpp
/nhi3dsNGJIJIISOqAKgbFM4vrOmvi5dtge84B+tHKQUB6DPzFlD91ZH41cZnDOBze4ZLGfIPuor
fFsrEvOs5p37rs+btuvZhH8EuWPpJyvCtU/iHWkj/KJuVmTA4XA4NDthCfuITWNHkd6D8T3z3JRz
zhipUF/grjiF3sW7BGsL+KetdBAK/HGoOPmRIY84PUb3mwRx78R4wudI0G/suXbY+AjtAS8EUgM8
RrUz+/S2C/aoqPhAmJ29P5TjrfVFFeWjRwb1YltBbex6iD9mL+0zvJmFI603Zdp7gjGl972WoQW1
CUms3sjEwvtUliBOmm1LS46S5ZwQMEGcW580trxjI/SKy/Q1HajypQ1Jcpr8mEoi1o5rV5csVYEo
cDSaQGy7VsfIJY3CNcw/wVrCl7Gp256oRlZaNwHCKKtWFMcRI4WVCHCp3VpZARzei7bT7DltkgjN
l8Azj0nj2YXryXR9U5hjjkHv541SvGcK+SS7rjFe6fwdQEtPd55aAlP/nFiFCm/m1j5I2VMYquvK
ygC+/0Kj/FIYj0LpDHDcl2kaaFMyOjVJrICJViGpC9u5wj3K8dBfNF634XhYaImpOs0RkmBgniNk
vqWM98XuFiw633n0xFJ8/dDCOwQ6qFtmtP67esHPBIDjTiyAhYy9Nx4JzKh2TfLjnLXuEa/toGxA
UtwKVFO+t7QfbpDSOfW7PdBE7tPWSciGoJ0FUfNb9oTzpNlm0QMzxXda6UcI9nkSPd0n6P5iPMEt
rJr9phm/IDkaajU3qPEhq2o03+tVmMOEFaTEw03bKYQsyuw5XBMnRI00BjICOw1H6LP0x6i85y3I
uqzbbjEk15xH4Ya0MeIkPy5hNuK6B4m0gTCrhsw+UfP5Hz86CNa6oOkz1awDHLpVtYra3k4xoEK2
hZ5lliAQBVSlcaouJcSRdBT6zHdFwOyNzrXrfS+uGaSNURA61jUOskeAF40XSQo85DaVJsJpqjaV
EPpevHKu7jm7oLTndGOG/2OqNhv8IiIBE3zcOs/6eaqcdHyUUE5CQq0j7K27+Cskg1wdKLy8sM0X
FO76ija9S2BrSG+Kq+v3CLB2O7qJ8kLIexeEwOEMUyEdEpu/0J5zBHbWmORFwUKfNzKu9LJstUyO
cwsu9VL+NhkBl4/bbjeRKgfwXI0BSTw1upvoJ+ZLeopo6ZECml2yL0zGd8jP0s5AllWnp0XLIazp
HxABru7rZ4HfL+MoLbpDBh25/PEkw1uA18tUPPZclHfin0yJbCeS12q21hNaK7FV/6mndJntd+QB
CBg2AwAJh6kQWUtQXB7bLGyHDsJz1VIoYxUvPSmNMz1OtL3rq19yF5UKdh9H+dm6oi88ACccsYSn
PsuKh4oBQgqauB/duMpDGBRa0YerMbzWVnntYl863e5SdtmSpRv2nd7igRcotOIp91TC/DVSqn55
InOA14Wtn3eCGwo5itlmnK9NhecfPS0KhK+7SAbkweIWNWaNOUbvvsrWE5/7xT9/ITI2bG4/zQx0
vLZVqW/rjfXQZj5RGcnV21d6/+CaUlt5ymMZ7YXdfIYbvdvpbIKaTsd8Rfuj3oqEQwPaHz4DCotm
r+LqmpfMM045LLHsZuIDu8UK1VbEow4LyVIIuzHCLcU9iHaQKtvovKZsfz98GPhL8sOIYlWDQPWK
980itL556KKJj9TpznmGCE+1p2nwRYO6/jMlzpXqnqOrUupZRB+rhW+Nrlb7kkiTg1vQopxWfoT3
zlsu7s160Uol9P18kAoY7wnS3FWyaPd9pBvgF8k3Ga3YNfsyabLWV74WO1MvrbDDLIzVz6zNsNmZ
Co8Afm7a8uZYeyvQXPh9SJfCbeJ5jfUy7ENLuxw4WBVzzprpr7zg5asZCuWxZR8jRb/4LZunnYwp
wloRU/rvGDBYXSAbRBopgaSge+wBxJs1Yf1D1x1u56W4FWSAKKspxm7NIDhJ++VLuaCTmV2NFecJ
Ap5egYOeVe6n2KGynAQKxFxZKLZu0zuwyxaPJD+ACdPS0dZg5mj55qYuD9ux7bxx4jCSHVLWHHza
xO8YKgipCx4GjKUfMoqMlETdSN+hhU0dmq+R9KjoklGuW7hvQjhWrZfUn677MtFxFFvj/avYGXT1
WvMNCiSvD9196CD/creZzBq7cDJEHM2sRxk0YxL3VBxSzV+qnA2EMpJeJKuLODmx/EBGMZANbwR2
wcV2pIjItQbiQjwmTpBIn7DlKqZBKtfhs7G1pVwbraq8gkN9tbFON0augpa2bOu4w3v5MQo0/fgo
68/jQIfT2km6rUBvcCm0wM5rF5mP3cdzwgvOpUk2PWcyROSjieuTz3rZtYAoyEL8lEFCmApe03ko
Jvy/VRqF6lUM2CKRbTVlWmmlYCqoPPlLz+xfVJANrrM+ihLchonLROsBCK1y0vNg2LbiCkzbyl4V
cUCL5fJCQuz7sboAN1vltt1u7o9kV5kFANYnV5P7/+RpqKQzxXs1/cwe9FWy6umm/4Gm96oEKSTb
PAHInbLInTaNspcnuRA41EpjIZyrxHgtiac0u0ZNlaDHC8jQrJjTsf8D3HTcnzZHkQ1bU62dk34P
fVSU9RNrKFh09NWr+Yh/t+GwuAmZ0pqBvg+hjt81k3ZOCHEdxJIy2aCoGeyFns7TZfwVxMENjLqf
KPejQHcNNNQK1tBjfdhj8Wen3SbchyC+P1XNXBT6Dvfj0R6+X2m+TRFDrI8yF23JduNWXi7g0xqe
DhIvsnN+kyvfYryO4wTppANVtjxcSkBFP4Z0SCCIQRGcaTxW2Mb0WIAEboZkHCsuZN6NqBRWtrEB
tD0UmzfIUZsMi8Ag0vlrxQ5w9yTGPFIpKDjq0jsIH2T9NE7ndMOcDM6FMqjolDQkBkKPp7mbNDfD
0Peqczb4qu9wKQtyuyta051rof2umQ9JNaVpmCygJhPFyxl+T1YK9yn9tCtweetRKndVQmDXYaWX
4EkQViV6hnXtV9oSfQ9jmHXZeIJAYfilOYE0fJ4xnJ5egBsytLSuqQg2AwLqaRKB+cDS5FkfzLmp
HN2xxhp0dOLTc4mOusJvE6qtOSgOCKr8SlO3+D8y2E69VgdNCw4FhpxiDYnL5iGZy8ZGvPtGzzyi
Z4DDx5xrf3ep9Aqh/b/RAJn4ZfkHgcooMt/hfIB6F79+ab42WyJ3V7sMqtQiQI/MfKaaCYtGehqo
Lfxt4YzuriCElsTeeROMm6HUs2b8bhXTXRsj7bv/oPfWYJUkhRP44hMQyIrN20G/GU/X2P8LvUDr
OCpS6Fle8pIZ/L3EuU4H/NaYNRP5AKpltcKotxtCoRtePLZA5mK6X4XvTnKVrxMu2S6t7B3CcQY4
rTGlMBzT7UNfzQ524O8LIBFXmMvHXULUXt6IJzjaD0E21b8gxA6ebUiz7gn4T95puYFJ9HVglJDT
45kbj4v7hhFvPqqF2BmtEdt3xEOY6lfU24wwmYbdjxHXpjdjfeHQ+t0zspYVo8iBoDhygPkZlZVt
bzHNGX36mcFPlDhv8uL9o4/tb1+lIq+GGr+QlElpofN6SdHR9PN7SYd3i6JDKCFEwQxrulrJiWXn
1ybplZE6YUBfitDPiuqtT2uJc10DnVOb+v/f4pt/kBrSTnfP0wyR7+o6nkyltoykFOabdaC1hGY6
vNL6ajSpqEGW++JQ25mi43+aXahgH0rLqdMO28oeufiKWHZNg0Qn4GU/5dVSiZ6MNFpryyIC9eS1
ty8uzD+THKWnnz2g4Qq5o5NAO9DSakeLawo9K2w4xHLaPcnW7DyNCAPBxFACmtKcvH/hQlUIZrWw
flKCyTsiGnmd8D65n4IR03kX8djIFv2OF51LCgG44CEJgZCUBNDUWfUWSEEuFsdYQ6GY8oz5ycXc
kO5CLjBJXRbXCaUvenEkyGP0xP4riTzAiwC05AsNwvYUsM3H7JepB2lgVQBHIJVR/gxqyaPTTkw7
oGb0dw9MGZ+Yyq6+oYVWlldScbhwduus8d+y2GDWdh7QMIO8DGJHcZP9MSj40A/PJnYxpevo0wgj
rJGOvsfINvxyKedWb9qMOM0L7mA62sG/tPNIrJCjvNSMVfPMbtJ/REUM3QjfZ89Gs9klhHHAVwWE
/pfOqAJCNQ1/UyGN4gmAjv7qzuBXXTJa67QlBOe1Wdi2U/DJ7twpr0AT9UDX0I1iukfEUR0MoCR1
dyICTl55KCJOMqzTlSEpLQx9WzHv0DfT6zfDsGQldBnNIr0KqnnyiTUjW7DQj78hBZ3Sf/LRSDWY
U39Z/MUqw/GRuXfQSyS/fDprvbXb1CV1WWEe1sLId9eQ2DPnQ69E4r9+jcGxBcbGpJoQMXfswOv8
HqNDIuThbIE4FQHDtpFn/5havzVytHLK9hBXYmU7qg8PDK/AeS/0SvkvsqWoUL632rMGEIoLkSly
NhS6Hw65lufx3UySYVKvc5QS9POjTgZJvV04JQmIlPEc2qfc5mCxk6Bn3o08xWUixLYlL3S1n8kG
KMCAcyF6GDgPwjBpjJQO3EShSzL//fotGu5pFAU7gISwyLg5XVR/OMg9SlGLkpTHu6vnlIj32wjT
z6kNt5W7srfVlZJtosHgMyTGonit+701gxokXNUgySaeqXDsiZyA3qh7lMq6YqejNW9AXUtsYnG3
hrmSQormGB/f2BZ1FK/xtJUFqeq8UEI+R7WHROflrbaVtbodGf2UbYRpzDCBFYow+jzHMiKlge9X
ixCsO74RUWu+6Eyy5xOO7ZrwUIiCjDwnxrg3oBvuFGlT+o3ZMSTNTkyphIuFm0QplN0QbA2ahUlX
V2THHKalgNTWtHafh9xoVbuB20c+0e0k+YeVOB/itRRB9uVWuFWIdi4Aw33F1Pk23twTqYFGO8KK
XXUaVPgAplUrTePs4WITTcYvcboZDmKH0YE8o2no1aRXeb7kFCKHqIzHxHSThf7gCM12O3iVHJNO
87xsrjlN9Sc6u9Xf9MPHzZo0CGyicy36HnaQrCC3vZyG2vZcK5q0jmZfzv419Tr0i5yxyYRq44zX
p5whPcEh1Xkc+CraLlnMBY/KJC9W8Ry/H1owapfkyDjELpl1KSAfPs6xlPY3Ijm6EhaS520f1c68
uZqKr/CjyLWZEK9/V0eIk/KMB5+GnfoSMsS33n81T3NippnDFZAs4Hf6W6faqsYYeyuayAGstCLr
r4XXs3rRWMWGFfnYIWVIkgtgAKchLv3r5ynl5E5ImOMtwmEiZuJd78fUHCp/pfD6E0UNIqBEiwz6
wETuaN9z2upQv9b6fzGEUVK5QAVEIBJKG9kAFx/GXyJkuMhERj3vAFuWnr4FoNoJrsDQ26HYGt7Z
XgVsYvDwLYpfXgMaYsCxOTxFUHGp9D9xF+QH+n+g6du7icB3ppX95n301SghDbN8G5xxFBOB932+
tophgEsD3Ds7EC8+Z0RD1vaqKYPa5q3uaJHpn4CFiQJMl0/CNsb/8y4M68/LFG6/yZhB9d2jVVU6
+NMMgIr7ddON519m6Tp3g/M7aFon9by9xiPxCzcA79R3fDRgac72keduq3QxYoHS0ttoShmnGnBO
+6hJr3u7PhcbIw4Ml0Mh6sXwgxDIjcSWmJLOzkUW/xa2TLKEcz6utA6zI2NIAWeLDZh6qQ/XVoeJ
+N6xwjSZnW+xvM4Cu3lmgseSZd6sgoq/5cWPra3qzoloHVXSW1bulCjbkX+i88OYJZSapWzBwUEW
dBXzX2JdbNWFYPdhGlVJMOPGqtv123CZtvJpdxPodQC3BxD3ZDmrknX28XC+TA8dWTRyQps7X5+g
9f9UpLUVFqDBRY0NA4k0zKK8Kh6Ctf/LMYlNtFjDn0EbjhSPj7vkLshtkTAjoJrEWyqQYr229V+h
eyVFYlZBgrvDvNpzd9G21EPDKDXfFtDBMJc3oyfLaR8ETSHk6tVJngMnSpEQaqiYoXkS9hDl+FmA
L2fgzyro+rE29f8lpNmyBXsZ4O8vSp8SqN9eM4tafKc7WH55R5+f9/hvXKCGyO9YHl8G4aCF5VfR
142UECf7pnzcSakJmYb/AFe62zkUe5yBvHLG6yOnhGZ+EH2bMv/Q6HM4UG4BAM4K5AVQPvrVcmN2
finZpCqZAEF+Brw2StyzfOhF3c92hFQ6u6jN29u+W/+sYvT/TZy521XDsPf2PqUAW026xTSgOWAX
FnCAqch/FJDnUGvLrFkjFaBQbBn5gZIsA3xGnGv31fDoHWNZir/z3NzGL6Nu5tBgbNLUmsrlmjpo
hQKF6WEjStdAAzmlj6DLWXoCmbaVgxG1sNW3Os3eWbvtyDD9qOLrAoQvTe3dU07fkQYjbHPqxq6W
xjMCe05qRptsQwAOmZjcJgME5ytm79OPBBBB49dDDNn/iBwaJLYGsThcxc6C4c97CpftjIrmNDjM
EZSCzOaVHKgT/JqpZaA2QWzV+MKKXQ0yOO/kpJqmSy4fZxbx0J8pJqj2gbmbOsIByVTF+AFhDSg6
RKD1CbaU544+YyRfuk88HTQteGgpHGXpgQJdJiii+JJPhGaVhzIL5pPFQs9MNlhyc22zPTUEFvnb
gKPVFNa+WwCUbUo7Qa4RrQxV2dWjRcDm3nqOfM5zyBdw4JFG3FltYLpFxhpYuBBeq5VW1t+okEGx
RuAkkOdaE9KBwleJV/7fWOxwriEk7RiaAl1zL066rQibJ6fHUaDX6jY/mGnqI1Um5shTlyz4SxLl
+x8Xeo9mlE6FWEp1uiUhPIG4zH2CaPF53GBP4cUMVat1snLBI5n5/wK34HxZQbx/9B3UuFvWnXT2
fjEgJ2ZHV8V9qyVFm7frha2lrPgfbDEGosW/cGZ26SK/XvbJzed2z5Rd1+ZhVk/rAOnHSUc8jPZq
syndT0lqDOJGsWy75eKwUR4K9dQGGVZ0LLisdY/YvzmDaUjs6sO6Nhb8Ex+sUmUzLldS37pbWt46
MAEAlKQ3p27pF6z8PQftXyB7R01RMHQ2jcAZOHEcIxIcffKfK8FzeVbu2u+wbIXoIN2VBEqSdaAO
lM5K+CLrl53OjTqteAGSkcyLKJSIq1qIa/hgO80spqtWHOv0iRxM5qfEncfPVUiqY/cK4XBRcoS3
YwFdFOMhyG/pnevkJE5f4+wkEKyqA0DJ8mF3xyVKqKp/ZaUy74uU8EFGLEuphIu1nyLDjcS0A90A
QOBuXWkkEXJXzw5Y3jq/byLBgnX+OGq0WbUMFQHOlzDZMnnpP+3fCeeNcP/iBgUDGekp/qY7ov29
hJP/CIs5L/DvLI8HzOv1XUxkVEWPn9x+KmEtzX5oPaVcwtIYXYqrnRfyGj8ku9F7O4UWdB6Z3dWa
PyfgiPgvWwL3VEHi7B2CIEJ3hhtZ+QNETl33AqPpC/p4DyzXdjRIeYTxbiQwYfThM4rlaoOANiKv
W8cvL0gfpVbzhN4qfAqiC3j5fHXHwmvPz/jkyQOqUcNT9E5ksxZR4OO9HyhsBPrUv2clSJEQ4enB
b/b2ESYkAT+LHnOSgDOgRz6jd4NGk2ax2PYsN2l0erel4SGsbk2JbsLnwsALcyFMwWKi7K+pTgbI
O4EGfkMsmqXVnMBlssabGjhRa/5kkNM3/u9kdmAAkpCUu1wLnZY6tu0x95jQ6da8NcPAzrAgWYHj
L/kjYPsLte5lEVNdiZDJkZTZYCWAb3IGd9Gp9lhIj6HV2sifjTrpG0d2pQWgE3a3kVcf8cTgR8sH
ICOB+N7E+HPfEL1kWjKbAjJ83KT43VbTzYxYKcYFbzRn535ngwFq9A6m5G+3k5jjKROeK0YxLYlU
Km+2+OmhbX3IDGaswearJUI6E78DGJpLXwdcCGkM0ajra3owZbFycwHE4ng9l67Wx3CScp/NB8Fm
gBaBJDlFf5HwJ4Z4lPsQJWtp7riniSNLf06r/JVsDZ+I4KnCry1lcgD0ppNlcN20kXw4Zzvzxpkp
N2fi8jQB1V8q8WFoyymijsJMmlu3Crp3/SlL0aZh4TkSpZhhjlCRJ3WItP+aNRZTKAyNQCo9GqHv
KuT28iUylIy4Or6mxqN/N8y1+/8Vj7n3SOR7ex/t6t+xUZINaeRtwwSG8Cv8Smq6sI3610/5F66I
abA9OSVnO+qLR/mTO9+D76sJ2HFPyA5muYCMF/DizhNnTRmOg9Q+gL6gxsZ+8cppeweGZk0gCOxv
uq4VlZqdQrAdkGcpoRMYjgdRursm92FE+KkT8Hsqw95NtzWslgremUH3WeT3bfIe4m0tE8QQMi7l
W6czANJQVVYkbYoMLZ4jaMxQ9yhoKkzV1l7byugnQKcgF0Pxfv0nfXB+7RAeSlzZcbq0PBM2f7Tw
cQvIHIorIfBm77Zbh4/XUiM0bJXUOSrckGmxv53T2lvjovovH4C1FphKRLdSAAoReruZbj+E/pUY
LOj9btyvNZAFLqlB65gJSs2dElUvUbhVMQrKWfWYehYp5HZwb5SPs+D4hPB0iXqazHQX6gq/Z1RK
w4yalH9dOIko2Fpe7Lbd+mBOfyf4l3Ue/6iLXdxftt3MjvarJ9piKOLrrN4EVgJ0WxmHSBoVnSGT
p4Y1Yzv+dwn2Iv2qQhAMYgH5xDRlop0WAqrLNUq6jvpwCsRWTLcnIST/C/JOuvVFt3U0tukYRKOi
RGYNw8mcgSzxDi5+a0wHR20srel5UEYTH4oZH6mlaUTtJnL2RQ+LFMT3t7u0Ay4Vi8nFlnNwCRwB
7Ay7XqbW+BLOUkold1scp3//uoawd3XYmXsN8krI0T9fL+KMjjKCdJOCtrwd+KeVunrYBtZjWCUR
WEcxsLZR7lIEBzuHoa0M4U5PP3U7aK6GjGSgLmUkWyDGiyWpZYzyRi7784NPNr+arJGrdnjhpvU+
P3k098TRJzb8BCOvp74tVUbKL2i6ywprk68n/4dDkEpFx2zn57k25fnMPW2t9JLnwZ9kfkBn8j1D
NeuFQJqN7LwRIDY9FBtauj0YLcu64FAK4q5v5TjIkAtYNFV7+8I9qvGvCtwfN+Hb9dfFdCT8Iueo
bxn/EqwhgFo36qyCJKjXShRDvE8pH9VVXkUCxIG1EiCN9iMxt0k4LYIuwByRou9gdwFo12PPGLxg
ecILNiZ+Df+lZDd7mHZEVHA6vgFTmG5aW3V6WB2fQVkgNZ0E470OXSzYuF3AT7K0Tf8xiV+HQhSG
4gr6Yco3uv4iEwkIQmrwr0gRP2cWF0KncLU6DKVPN8Dzi2fS9Gz+ih+RFNQQuCqUqCi27bg8WCVv
zB0omoGwU4IM4DOXMOyHlVEfqdrPHXT92y6D5fxKhvQKDJ5oe2qep6fczq51s166FVlYqLdaA8vr
Wj4zJMDfUIPyuVf/R07LptWpRyKd3b3QEf/FKo54yI8rG51HTBFCmYekF8Um3Bud3mBLFrl3lH6t
kZNAcxRZoQxLS+3EgU9RiE3N21CLlJiLslePNBqRb23orDHj9l5DhOxVzz4cws2AZoH/Grc4Q2fs
2/Or/xQRAgjJuwgRRRd24ON9P+FV2fxzG4kIG2qM4Gcl0V/WGiNea89DtapLHmnKaeNtKUKQEgkd
dXIecU3y9+Lmvw2YnsZo8UPgyetRb7jzzs2mmstqiER4maqJW7omo7mXqXT0ox3nG3FkNJUHJVgx
j58S/u4H9mrEuN+2BAm73bT1Jez8MrntgBu/3AIRPtHDMvmo9VFSXhoMR3LnJu4CQxLdb97aQPmM
SOToNlUVfFbdo5aeDFsADNKcZhro/BBhjAJ3OuDE5h1Gv6jBiJcsa1fI46RA8pyyXiBfruE+Yf1Q
deEGOCoIshBUy+sf+wZm2jKNnlfr7BrAiwjcma+H0LKYVyWT3Xj6asIcn9XG2pbR7B/WveKK15nh
CvRL7coEX20KjEMo+uVZH/MS99ssvG6TrlUA9+V9osG9Zaq39tIAEUerY4Jizeisa9+QXxDc/Ajv
NpKpwVV3aVuZ5gq9klVl4m7Qve60xhL4Li1rXPSQmxtNaq7WjuJDMxqZkJzA15pdQHlY201ekQXz
gG5F/MlOJjI03ofoU+0mhzZbDBfOla9KiSsiYuwiq5G9Zkg6NqPWoWInc5INRsJHGBS/WilVGlkd
hWipKqWgGvjr67xZ+4DcBVH18Km1XL26QZbjEYloFxKtou+GwIfJMK35AfIu+lq0mb1d++INoAfA
pT0bD7FGmOHnPn9/dAH6W+njHiRQU0x/8qbGBRX0aDeHPVElAidP97u+ld8SKBbrUyvPve1BNfIn
PHvw2uwnSl9R0VhSjWb2BAPP1ur9SMTKP1YuYVpauXEhT/fv3azSLSFLVtGTFu1SFy5cZLD3tHTx
a44bhlGwTugqSCA4fAyGODfHXq7nA6cNa/O+4ikxxaya6xvDTmBO6cZa5Cjb5CjHuaoGapfJuiXO
SykhtKRy/D5Nik4gmVFqMTJzpY9BLa2VLo5QzuBdStBPHsnx4KjijE9B4PbFRMesWOwBp6C85RaJ
MUVz49Rh5rMW69PgknE495i6uJZWiVVeOnwybmqEPc4Snl0IYVpJlhZ+/7HyU/bSdYuucEr62mlv
jfQh3dbddwe5MlEiUYWj4JKpB2lx4nv7UpxuMsQpAvN+z6tFiECpskTc6hloAddVo2xBShnt9nDv
0olU3lOHz5Q9nrOl3USDToIpY2Fmw+RX5QFBLOsVVo6R4QoKNUQFnnj1JVzIXTn2DK5nDil7pvuo
e4XvA0uFEbU0Wqn49X4unEWcaLlGtUYeIL34fzOtThtqJfVDiZwW8g+x9msnKFgU/4r73zV3aO5f
9PMYrUBb/rdD/nV7DKfCjYwiylQAxZmOnhO5JEtat4E1mQ3vJSCPRSEDwnsTVrWZMPpBYYS2rRS8
fHiBKM3f9A/9qsoqlbCO5BYQjUCOGpEdZJPikroGaqo7X7CbNGqMa25Kmy3hErvdEOcildc00bVb
GbTPkwWlOgKb1n6bTPTph2jSlCQwcyDECf7FbjlSsSOMd/qxxkbLTKI779W7dxGiFr0DLaqmzIW8
QzgE192IvBhKEm/wQMz2dT7h8uMZlqvmhRGXmasLd9TBQZiCewF+g+JutXE2zKtC84dyGeMeXtgy
+9iBdggkqYOybgGvgThlttUocgv9E0qGR3ejtGbM3hosx9jGQd+9lhDXIFveOa8s41UiEEBatyF3
s9LWw1Uxeq9wa1nZE+JPv6OH9SPLN29GrLirq0sIODACgEbN/dRN4R2+zWBvV0LNepe1wtu4+z0R
onFh8eTZ2apsIGiw1GcKspLG36o4rPj46lFIkR6nLd5liuN4tnWgjOyTUQx7ZGu7SbM383/8GJHT
yv4RAICXK3UUPNc98vzJegxRxD1vFIqys1ATOto/W/9VARGDeXDdkMXOq8Hz3G2etiEEIwjfWGcw
AoesQ8kRZ/78cvFOF6dIK4PxVafngQ4fOWY4f3aFFMC65NrYXoPjOjcZntd227ZdQmRGzFb79z4A
H6l9iDGECd81dwQIAWBFmewAl0U+0RihztT/NbX9+yU4NOSleP8GqU3RC3SSb4WbCl4XigM7q5TX
A2JdJZ9TnAZAAFbnaEaHXeNVnZcYiy12TR7Xk6k2YQRHV5BBHd+co8Fo9oaO+xAAct0vBT92wiCF
5Z2bv7U4Dy0B/i4/IQXFRC0kKL65NI4rTVXQm65i5GFPdSgahg/YuFZGlg9YPSej4YP0NBXb35o1
WONRt2DIco37oOdzFbTa2SE33w+oGQDbCfOPFeELsXV7Hj8WpLR0qoA1lScI1Ozbwzoa6pcE8neu
YDLiNKBLRchVhZWGo+4VBRj4BFegx6+r4y8DRzY2xasyxW/ioXiw4NCmxTLajEtNCkSPEgJAcPwa
Hfr8XeracP9l3nDS8UdBUdg6V9wXvqUFOL/DINVfMTe6h38CEf8fa+JDJij36voBthZv9qpyiJ/r
Xf0N+H9RrTjF0afcv3eHTf2GMk5IXhieXO2y/6oA6Cbdo4epB2SXmYPfOxFNOHblL8fKLPkQiXOG
zz//WorqY1g1GD5N/5/QiCZ/hP2wQSIyf1Dl4mJrun5ifQg4UhVfozO+61uPneTcUUHRw9eeNsan
iI/sCqXM22avreLyGArKpdFgZcbvjm0v/RGZoS5+k/9xLnm+SDpVHbZsF6XdvCKg6J4ODnk+z0ea
Qqq+yEFP3tzCN7FJEgiK6pslNTaK3+ATwQDLhivQkTkQEUlBn9d2WymDSzentLlru21pT4kVYHJz
8l+iMNi+Sb1dxG5TDYBvsoBPUbPegfkkLnG7Q7dSbLRSZBvYVNgumuU+T7GEO20pXPqlQIYWpk1/
HBuip0SlAikeEJoTaZXo+WUZEt940nL/iQ+aEj7f7cJfgCN+aWIcZcafRHjmmIuZIeMOa4hyPNt1
iGkWh/KLmHfAAHbYDDYdyLQ4i4U8G1zX0uu8t/FUFdno9ZXxoVIVMGIjexWFXb+YVmChH9eyM4zO
wwiay+ipGJrMoVn6qhMgCuCoG7OeC7BJCrRhsP3YAOFWoHwqzxlSjhGWYlwJGcjK1yUldZHBxE3l
IA0OO3MUCanHuYibhUM8RS4HJOxpHVmT2CID8tRAYsBVRJ1bbrGFCn8Dg8nEUE28YhmXWIIcJRyq
LUAOT6o3ciFtZgAql9mjR33Xf3GI8VHdaEk197/MCMuHMq5hQtFWbfQtwV4nKla/8rHxQK9kvB+F
Z8LatTVXlInvW6zcdqi62rDkEo3enAdNDJK3URTx6pAFQe5ao4nYr/azH6gmJJ1hKlx69OykJDbu
f6SWz8ybHwpsNNTL5Q2b8g/S98tyw7LV55Outcep7J0x01qSxP4PYbraio4E14BYqC6TS++Y6Dd/
01DW/0hbokCTQEeepwFr6wzLqsGvG3crb79U1ghFwMoYOZChab9ElAxgskw6iF+1SKzCEJHTD7qk
UFOmA1vcaOzyEavOav3ldPq7/714wj71ZpdQtcp93RMiq1UU79pJWckwf9MOzgUBZtKM1ZC6iLEI
u02duVp7+2C0Bkw2pw6EkCiNnS39prE3MFUlssgGhjllLnOFSk/ZKnHqS2814gambJl+NA5JOgma
mu+JHKqPGL6Zj1SuJIgolsHX15qixcvCAHzIWXibFhnETFaQgBbENAjKKvpsxUJ1IbrQpgMdxCQU
PfCj6cbPy1ksUDZdSX2B4tCsoQU/VWaHE9Sqg4nDl+GPyZaGYzYQut4J15OQ+tooxgKqRLdwXXt7
/FHwgBe0Wt7Ir0NSXGksmpTsmYUZRwsd56inu/ZslMWqqKoSm/KWpoqNtG6Zig7N4ydyYGEkFOt5
yj6snVDguDMyMcaqeRNl9TFDX2WiQm75xuJeJ+cPQbX5fqCi3XsOIyRtVjKvL4wkFefqgBBwFo8k
/Q9aCHz8r0kaX1PaLrHIu8GN6UkoO6Zx1HGEp7Zt7UOg9/YgbzXgZ72KQzhUo0WcLMLOiXgwAeC9
3S5XnGhcAqEVpOqatKaaV8FdzGyRkByrhLkmA4KcxBDIeCqy2ZuQaI6xKju5rQ0aDSUnDHhDT1pi
0FlZDvmkTtzvurfZib/oBh+Ab4bi4v3AIA5M54k8ErBenkN+jDGly0pHnwO06aQAoynlKWmsjV4Y
IRwu6QCGKwbIwOvm3BAf9dMKbnOutjEBztwEzrJjHrh87+a2aBkMybkN0D47JU540BN7Edajsdi5
7yBULrsxlid11gei/4wmQTroEN3ISu9AN08aZzmc1jN7IQNKr76CHPe1R7r1f/+f5Y04RATMSJhx
XrVymD3yaWfGZ7mmS2vZ3bc4xXOayMG5m1YJYJmYUrxhenqipvyS99INw1DemMvvB5G60JuHp3Wm
cJrBZM9/prD04+QH44j0VMWtv5PzujntC2Oa8andzaeJi3yaUi6WIJCSUUcD9s7cYHxE6JUTForD
p6meV3k3DgH0xcZ0atkWVAaxuW/XBarEvn9Lt+BJIZcY7MevtcKPlpRcpmHI67UkebNs4iyHMGmW
ATiCaRUjmGBqn7wQOeG7OWy1XRg7TyN7vt+ES7qqWnTxFh2fLKRuctBTDunqN2fd0/szUIgmrGZr
ye9gmJKbRo7zNLWkGDqouGlGdC0FjlM7S/mzgf3XeKGgpOyopJCkFBmv9DuwL0jvQeWH/ACjDjGO
Adzdez3wdV9nwv68zcd7BnTu7+WAG0GvLcx62nIsrIGCdaRVbdrvNSnjqGRIoI5ZrtoMhDc8AOQf
O8/vl4VybtAfJEUW3alzNnJ+CnNhETddiviiOy3/gzXmoXjoX8HXBIYhDaSTY9WXqbqvmd0oholM
hdFuRlzaqmC7TVrpYn0i5QBSEyO0QqimARtGSgTopg3x2lPGS3/+qduZrpbEE4gfjwhDdXsVlPJy
MYNCBI2W49uGdDOBJsP5o8m0ZmbwL7j7dTIOpNxfCpITCJfvfUTTbKlXdJOx3pn1WKLM1NFt/Iil
WjmgFyq2kMxcVlGyPmNi/PewsDDq2SnnUPar6uscFf23Jchmrt0znl2WFXmp5UQugXQSmJuSYpT5
uWBK0uHKyWIJBaaAN2lSW4pcuD2TXQfQ19qUFtDOZ2IUjzzPQ5d4OK/b3I5sVGqLNldBb0C66H6H
RZSqiKNONz/o7fhpmcoUSqep+pb8tqJm+NvtanLh6d9eMbjDSsrxvqMQ/nkVVe/rPtG4epr7ElPZ
vcmXGTBn6cGB+8deL2s2gkJS3nej6DbkRsrpKrx1l0vVaMKlNGK9TAEuRwnTLqcJpA4MRZbQ2eun
GF10SB13cp+l+qWo+aUgVaXi4DaOwsFHFmohCEvHDSplaKmofr56l0IPLk/2xZq8wSNvOKHbcJ5e
GFnAZwIjG3g2ciybHjXgbI6g87ZvXJnBacEai/lLqCW2u3R+167pj2iq1L5TOv8SmyZMzRjXM4N8
y76qj8Z6Im62HugzVhuZ+V1lw4Mq5j59LoJDDIGOTszSnRxlheL9oiMj+rvpxynmm8ZbPg1IbJQP
1Va0NXG/q6HB7kVENVf9DHgDoN0JAs/srVb55Bwv6prVfXL5v+WMU08psCn8KQTCa38upNcp3AXP
ry3u9wyFnIxHs6wGB0gs9+J+C+n1aEMXPqViAY+qYJTnrqoxTHmV5W1CsD69H3v8XUI89ICmypIN
S0BZQBLv6/D1+uilyW2C9dxx61ZG1gtnyVj0AoMLyO18dUHcuTOLxpvMxbU73QwCFnBKu+YhupRu
r77J7ISXhhpWnTWgdkSmkTQrl2TdbTuCkfdm2mlVbWTH5p7IETmLg3+KeTZ7v6t2lI4aOk51V9eJ
yy4WcaV0egJagoTVYqwZyg70Eim/kTS4Kqz+C17lEb4rYQoifxE7KMkhlJQpVk3IkahuZ+4KfuXe
F3kv6mW7gOJ9VYhhPcy+tsb0HCzeTlSN0HVJTWNQBpy2baiZBoAObpNUrWrP2A7gLefKp2VDt29s
Wezm6P8QlAYm1XA58/i0DLtMhspBF+5AjTw3kb/IHwb9mp+WQxMlJKR9J43nx4jeek3dIPnHR9XD
p0b4UZITD15DhjDTop4edGYETWIEcGcvUd2jm1ntLS+C6PHrqm0p5PPPyMGPt1/OB6QbTtETht17
UCF9t0AVqby92tAyI0QkN35sNwz3ZHWOdwyZtOsrJglorimI82QeABAOFVCC6cicmZ7QMytBxymU
fvCVilfr5EBPjTHsRD+4T5XOaOsHvxy9vGF3NuKq6sFLZB70BERyruNimw92V/PkGE/LwWVsCfyf
flXE6Kn4bHuW4vQcP8q2EtxpEepJS47UHxdbIVV6TaSUImQC3VLVz5GGbdxOkMXyv1+PGlzYHVf9
X9nTdkrhsiRTTWDmdyvzHuE0kL/tNPrgKKC3jiY7vyNvern5WlhIWn3Wu/FSCGPml4RXEPuD7H0F
RmePoT0o9LDBsjX5CTd6shZjOYaeWMptkHNnZR7JEl2c2svdW1M4LMF8CBQTSOdLKwnO3bFnlVSe
MjhnW0IonpoSHpVWqLzS3HrXLoqdifzgyO1lkPzPnbYzDPeduLFEFk37Nrop4AdgEtxl9BS2kOu+
VV9qFOafsp3nEkoQSCReD4cTk9ugNG6tUtKLTNuXRYlch5Aso+d/R/u6EEbqkBO6AvB2d++2c8QJ
IIlp041OkkDWS5LGeEyIhRpz6JlYFhBSo4v1PEG10eKXuFFWzRXf9PTEFntoNi/d0TjerGU+XqBi
CvIlVdS7iwcWOYUofm54YPs3VF+2zNsj27Zct8qB5FPvZ23Kph+YC9po8m5AFSHEae1Tt5vk+5FG
4dhxq4SbGzYtFTIBWUs1JFvwaWZpFGqsO0Rtu8tCpY/Vy86C5MfsyYOsYfjHCOzO29HZDF2gca74
FAcYu6nx8QdH//wFwoIAAl9QiyXTIM3PmAydH7Gv+a1URKpSDzwjRiu/qdm8TAjzg3bl+nTAnoR8
iN0rKt8wKUefcxgsyD/eiEDmpDnpWSZalCPUdaw24z++cEp3ihKcwIBQorKVccKYvcpNbtiXLkJ3
lIxrJFMtRI1lA604pFRsn0gH1grD4LnBFG81erDk7VdRDHaJstC5v5TgksI5+McnGiUGiE/f4WGm
5YIy2aWgVhk235YSJi8lWHPfIFhGONd/X5VIAvN7VCOsjsLNwI4PQDWr03zh7651JiTBIZ76rFum
BMt5cjPSJWggTw6lfnaG0sxVLXJ+OgMEKGjV8sWWzr4b6rLItD4b0IzqTVIghVCd6VDjtPdvEQ7S
OWBy8mAg7wF+u0XGBKxRdGRsmE9Vbdk6yp7/FNVdy1olE1t05eLRUz8ie2XpybdyYrv/trX8QGpk
HoToEVoX8eloR6CbAW6fBDPQR1GCf9K4vCCs3Wqyn8L3cJ9sSPEtY2kUzrkVoviSFHsOH1tXsBoI
UMdyY6EmeWKZlSP5eIEtTFj/23N/BPaBVCTCpgo3pWx/2var36OnpvmWTz9i93Psrjm84yDyTnYL
rtrTcYQ7k/BuVE3UWXuHIe3rpv4/S6iKqC/L1dFWZGH6nSNQhJ6PKz1HuQJeNb77PvvlaYzGmXJF
VjpKPOWMqLmRsvJb2A3VjbdLI3vqTlRUGgQD03+PpJaxrQoCvbYGHHF+wfm3qITW8EE5TV8CYHa/
GO1oApY04MrWugrQ9EzW4y7jN8/FZKjQyNJCpbMDLWT7gjS3K92imFGtrus4ipWizmCZc72Q9a4Z
rr75V2UOeOb+4nJSBp1/pui/xioyeKKqnIfqAmxgpQ1TK9BAh98ZtwPP/Id9wcMx2i2xcqBEHCAU
FbkQbMnx/gx5HSBoj4YTvMVvvXox1bZtdqM+Aa2eJqvBULa8uNNa1QzOVkEp+QeLfLkWz/wWks+W
IPLbtQtWqUtCWtcKZ1/u+rk7yZAtSTF5dfF3DjxjApBRVeZw2HAHy7GoQPeIyWhFyutFMsqalcp1
N4b+oQqHHseS7JLyhe8OAVoCVcGkBlrjiKdjdZN7QqMMg7qoVgIxYiiXhBlHAD91wECOeQ2DBsQ8
m4PIdRXl0kX2F0x+MXbHCg05GWIWFxQjqDG8mM3I6fkdqa+YKvyD+ajIteX4+9jxdrFU/+/JfgQb
rvgMfv0a0nQQXJScLwq7wClol5QLi9pkyhV2tF7uBjX9iw5iwj7iqVO1/x4QV6rIvlHuqLtbQKNY
/M2hzz3gWmnrEFSDIZDXhsEI7nOaYzf8siksaPaKJD+tY8xOWXU95sy2rSOtnqOLwPa+dOAsWkeg
tosb0GYimWgbBJrFuit4sboaJTZO110cRF9LEFvvg5CL+qYqhff2jnPoRGnQUVXvbCC/kjRXIcow
VlRTbDwtUP7nfADmixqA2W55T7n0Qoo07NBTHHuhHld1hFdxyMLZMmc5FAckMA5/4X9GnYjVW4f3
Mt5GqmLwPGgjJT/xwfpJI6zjT8PndJ6ReFBufLFcKqn/LEIfrNhJb7Ql/M76m5brHSy3g7xEi6mS
SdgRhvpmJ+5VePQ34SyU79fpNDofwD3zRW+vzXOc1Vm/wGXLuc0RW3e9RNveAawgb7nRt7dDWj/a
ySa0yh2vweYgMeG0VQBQjUMDEDFPGSGkmqbDPzdEoGM5wxInfZ4U/tMwHnybX8thwN6ePYT1i+6F
dCFkflF3pKmayLN0OGwzeasNl/VYQe9HAhVkkqiJeEdE20+BD/4Pptoj3HAgqMhUHA9A252Y0bQD
Wq/AQTusqb3mZg4bSvp/Q7+LFXB39au6qq7dX+ou/RQuff40Bj89v9yJlzNvRem5jXsQaePogpBH
1QfIxcVudczwb9vNSlUxAWlzNPLXqTrJOzYv6fPbNBE/Q8693D7T8pjA+FVI18/4rxJ4CqAGB/zX
fSACWRsuR2eF8fqxjJbODkmcRHQm804XNkGNrH+3SE+FUg8dqpNNCJexkpu8ftR6EklO6sqRkrKr
2nHhYTVsu7erQlMbhUAwdEbycczfwWkDcZlNMnD+hM0unZ7zYdbtMgO8uJVcQkpmXy4y5GXS0L9O
k8lSL8xZc6XUp32N4HsggkcZDpfCTt2hLny3oxoFqrGW5nKubCcblqIVNnrgM2BVapgfWV41fvi3
7tS88lhRtniYN8eOyKFOy9669OekT1lG7lpxMPO4ZhwN7J911sMOLZW2b5oAXmu3NaTlbYVsVWW3
2B8T+TCYEAbQR7VydkJ5ktk1E3e1faRx1d40riF4KJBz72EIuPFOovXIVJplFuSjOKUpIJpJBB6c
o+FMd8bhX1p0FTcrrc9N5fZ8eiyL89iQiQjzrqrruuYpc4wyc8jsUde0vhMcib5woyzOsPQasuUs
OuTNosuYvKhktznW0ZuhSpUPAfo6WNo5gpxZOtvK7pvp3XB39rfcDC7cIS13w9Qa0Js9QrdGwOXl
GNWD2ewLSIHiryQh5gj8VcheAQGSTZaYZCxlLH+XCI7AhIIxi8xjgw1cRtd0bvx6hv5fhyFwr9b8
9+1pNNmtUePYQkzvYiM1YT9b4FWe4seURN8Gb/tb5ZAUaWWIBbA/3q+krfp9tIOfnGN3TqKTf3wp
avhab9Pb42B+YPiNPO8sMOL/xR4KZM+v0vlQLE1p/bQRANJ1u7jnEHDbt5GA0LSm3Xmj+OHRSrE2
lexSmV0oBH/jgnpB7TrGIYDhcj1Y2E3IgfihQE6iNbUCaixIkxMzWj3Xm+ypyn7e951pm2v9R/0D
rvzp0VHqPnOB+mrbiQTH1vRSyGZW7y7UpEjVXWaqfXXbKj+Hp3kilzBFxsy5mO7dLbvJTHy0LLp6
tm0cIYTX+0+nn/Hg3U+vlKIGcekS886G1Oy44aoPyg7AJdTiUlNCGIcIZZkqA8TYHCiBwgO3eC9s
MIGPNAnK11vBVGM3ICZNxw3ZCrTEH9aKsLlJ74sLKpT3d3srCN471HROy/olkn5MKL37t1FsjsRV
Qb5F4X5ydTRoal4aCWM/m0IItnmeqg1eDpUi1Lav5rAtyZnJwas05sA8RA/l+ip3fiGrVCiWfs1N
s9xdairf9vSSVsi6Brq1/zYyc+J5e8WQaL5gcJZYf/Q/Q9lwyZ0KL+iqPeguaJjLd/wFnJvMJw0+
2VaVYQOb6c+9P1pUeZvGJ/5Xh79lAGq10aXPIcCheXEuiqxA1ySd/zGv/tj/BWVKjKFxVxWFbS8c
VTTGZ+iFRE39nPgx8m170FVuObxSXkjS6WXjZ92djJKOywGePuRvY8zvBGHjo/3vzw5EF+zvTse6
UEK5IwtHQ98R9WFr9afgLfC2vhlsk3bl+VUa5eCgL0GKHza/oF6Ykm+MmIsXn5iOg7vK3suym4We
0orv1SywpTnbG9FtqWrGR0TEALX6Z6/cYHSYYhfH2qsxhOjk7gWoun2/dFQ7/jaeaSpGd0JPntEz
sUl3TclqN/VMb9OyAqOI7lDgFmEnPJSx3/kQZ4PEJdaBqaoPXw3N4rulsAzoEsORjAeDHY9etxhM
LlKefmL13EbNyNlV8Ul7IQje6Xzfcbp8ksFiayc7FW0pRHJnMAC1D3gPkYyqP8cxNJfClNPXE5Qd
7+76gQF3/8kA0kRsTZiQsqm4yzEQEuOpuzN91/TArn77UxSbGT/hmYFmR2NVO/hWYWPJ54GmyC8J
tc59ZLU33zY7chyHuvPDxtrnKB+RDslS5OfsJ6MSnCkxZ6D0JBbyJg9TSyMeUDtwSJJs1gEEyfcx
SGv3I4o3S1pj7cagA9+Zf1JdEapI+TP9x+MZ3/KvuvnMFqIdIUoctPNKHCeO1NBSr65iVkV4JE7B
3+Rqt8GUaf6pUx60cGRmBOWg6hn293SjqSKtI0Gr0eLh5LS2EMbC+aXOzmOrqHQGKYxUuX0xEY2y
9sGdT9iSzvfS2k/cbkuNcAgGX9y/QrNma5ecypk2TPUugXGQPs7/366qx3VW/Gu5TDdskqwepfnZ
gdCs2U8B2D9Cst9mCb/t9vjB1iUVUTX5jvV/ulxeyZuS3izhChE3JycrXXDR9EK/0/tk29zasqVO
6mbq94f6lJ7i0RDBuGQHJ/FlUPMeGmWuQh95xDN27A2WK+ZUByeXW6T7pvvUnlifvmhgupNpuYuI
Lo6j7CkPNHJ9pZ6nF6z99SqwKtWxoH5A72fDdTDzzlpFfxyJMCHnFTue3Q90aidELowgfFD+kEal
rDbg3Q2lwnO/bqV1ctSzuG+p0yoLEX2FkhVwsc3TvEmtqyIR0IYUiuasUnIcwIrreanhxt+/ZKGI
NX5FVoymkxKokPi5OtLIpAWDc6jbEKmj9oFKX5i5w+uEKuOsxrvvmpwbOcr9OKdeJC9fw5TAWjfs
ePM6zZdcRPcaU9XL2nTLVdZf3Thd95vYU3MatYf1aq7EKUD7NahPNyY8bAXUH5+gGB2Onm8UHU6O
3lNg8JSsVv7wnkLYYXMzOEKKMDThWhdnnpkzqz/v1YeA/6aMm0gBNO5UEI25FPkgvzz6LfH/xXLH
DLv34akGvNNnG54/GeIdmQqyQ+RZYUo3k1Sp82O+kNTVNVi/aJqOBGy71ZazKClb6asuwl0L1kJq
t52jbDKbywA6snwqtL5eew/1c2rsmQyu+fidIzGKyBqJlp+sfx+XLnROpiSgODbvkZJC8IcRD6G6
YVWRooDFltrc7eqDqiAWZ/OEHDuzbZ0KSjXsgawWEkB1W/ctIUcS1z0yNX0y6cGEUjW8BPUVPAk+
28msk+9TPS26kVtMR06hrTtDJsx5sY3wU6p0CnnpNrVRzmPKYoowLMuxNJ1k+0sPPYsh8AOSkdXs
UR/TN8Y67lNcRF8mxHcVCSaIFX7DyB3yG1TEaKCpviArJ/J3Yo9MZ8536C2RNdqtoAzVOuOMpBju
InOw/sE3v5aw9JKBHr7xmyOhdKmHD8pHwzR9jKHIPD6I4hR5+i1FmXRbFaCQqr2Etoy8wSrnS5Q+
5VfFdcCcZkiuMriwldOzP3jmxLZUQzC7i9RVT5+M+auRPKq7vg7hvh4YCl+SfCbC3L2AxwRKfg78
sfMn5tDE4ebjgwZHTJkTi3zode0R66ZP57fZVwRa65jgXuGj1eUCDq2yesNTskF+gfqas/yaj3Rk
5/qWvQ9hjgFq1nAgevrGcUK8S+bBMDxL/CrxWxi0EDcEdrblmHEFoKO7SMZ9s9lJGau1pVoKYelQ
02wfQ5lGLMmvAU6o8+X/gulDH6C4wOq4PUiHV1+aTm+ojhqwdhLal0LhwVJn+z2E28Iqag2BFbRA
ZM9wL0+ytC3MtpFfIrHKRmVtJbH9ZnkdDpnx6x1DExPTe3BBGFAa0xrutD4oNFuHggPa+jtT+PC2
eKZ0hrX15elpcd94YxTdqZmWO0Ihh4JZE2guARerKSblMHr0Dt2/iroLLWqezeBwGT38+G8DikMn
UAR+VPW9AEtTHgZ38qqqNF0LXZSn7dGCni0uqXxRXk2UK1MMAC6CXfqJOHCLJnb0vO9wyvRz2gwv
JORoCqqqT1dYVuyGl1QzVN16DKYGdA3rK0xLFhx2b64LmFHZPpjEbarvcwEXX9wHNklO613x9/YT
CIKYbli6G5WodCKmjyefE7Bka7iTq+fhih6SErlHCov7HOTpNZdUCPx0+Owp/+mUo/zP5la12ERI
hhRWpYbVqE26hTff+NMWHz3wFb5U0idUUFe12LYpdGsXqcU2gXE5z22+ZcXW7/gjMnm5auSnYvVv
v6pljnD0xKv2DB5dXlWzhe+fGbNFjmmaKnhah5v7M3LhGhB+Y7pmC96f2XvS6w3IloUBdkF8tz6U
0An9INvu9Qy6vAZGFzyxeqNsaL6jgyjIr8YFcnMEuSdjOYThH0E6MVac6uhMTbgbO6/08Kw7VgSf
/SeBImSNatJ3vJFHpIKPuQGxQqLIkEM4cgqgzugZqYhf87uCDFsITyEqHcIRFbZv7zdsdg0jWKcK
Gb2zmUdGYqbYneKk2TNewE2kLSwRw8p09HsE2+U7xVZUCyy+dYL4fhK+/L619Mbf+medEr4AtnKw
gRk7RfaAN0k5q4YyTn3WeYp2vMV5OOBXLOEbiq6qyuEhTKhiSsIe2P+uTR9iglXBhXYMskxMNIra
DgeYuLxXeRobCL91lyhtsHzMl8nPdJiNvOg2nMWNUd0l09ajVowWjwPtOW8A7GfGpSImFRGLrIq2
QfT9WuRdfqRzyT+2sUSRncjgw5ILjJLEe7qtOCORcASJ20IUEszLTJwy77JUS3d3xvwcYJ43J36g
No0szRC5eUSa/yFFzPjG9NGI0+4VyemhlAHacW68nn8A1ACdf72or0gZLp0w7+6idKl2dlvtj1TA
oU3pEws7wdmijHTjGj+fJObhLkv9fMTAnIo7/R1S5QFeL31bQyswMIqG80SvQ7yc9NnpbuXvT528
WNQKHgZVy5bl6vcjP1kHige41i6yqSi5JEd/wRX4S3z20chPCyJdy6CwFXIEvofrZENRrjn4HXNq
GrOuEujqmUpHmF7aB1hqS+esFrw96CvXUzTo6D4UKk36uXBsUzOqjHAR+XqbIku+ZklkZqYkmBjx
4oZZuFCnO1O1zeRSnTtofHgJhQ9kc0Qo1VTVIRd+2yC8Og6X5LPHyUNEJVgKlgM7dlGWjVCr3vYo
4HzO1xlYYRcP1KmRCb8O2nXVfcMujUtgEc11GRBAQBk1viIuilrJ5uCPLZ9F3a1o8dMA8AkVgkKt
3K/M9dbQBPt4/e93e1Nc7VEfynBr18vNE5p8sR5qeNyxNA/IfA5hWmdckr48wWf9KHDB74EczB1z
svUxeQUtB7PF8M4PIJR+JzLKeepjQO+bwoh0W3NzasW3h/wIISqNPbniEHAvWIOb6QftZsJX1dse
ONNqiAr4n4g+I1UgoALPizsDj0NrtS+EgE9wGZcYnuLUV9SQPSwU+WwLyCv9lwzbyPZTdaaOrIm2
xqux0O0BPnlvHVzVjJuyYCFkWtpJGsZBw7vqDi/TrMqh6HNRcko5vlhwI/4kSDqXSRQ9VF3YcAq4
57hDrzdat10wBBp9jcc9Wl/6wsbp1yg8T94pMOSe8IKNpypdAMUUWOBg4QSK95pE5vIsYKF09rD8
OqD2EDYXlb2eocXmYxIxxIkLC7ZlRn5tBWF0FuZH1ZY5mc/6jd8DxErSpVYR7X2uFlK1him9pGGw
ipke4q8JhViBJQiUWHZno5FiqtxTS6TFiB1srDFO1WdKbguVL8/gkVp3T3WwJto5yXaEZB6ZEtmC
/Ljj1Y7Q9gQRfM7VmRKKr4IFwew8nzXGdYtVXnc2kdI5S+jCYTh5xm2/jLL1s2DS+0H4du8nJCZP
2G1KT2UJ5zMjLgX08yZ9yg5WnNe0mibV1j1AIDlUMQ9mlLt2nA5XnIm2pQU4nwjR3gMyxAQFWhFg
tqeY+w0SCtRwZAybIjUvHbYhxJu3jeQJJETD85oEhrRdHL99XAOfna5YZhJLvsGCjWrGmI5+wwQV
za4ajobfQJ5ezP7airmdxsMM6wuqBGQGRskk3Ah/Y+Dxofs9xfGX4kbrLe1pDF2srXx/aHWr03Qe
dKYrpqF1XxkKnJXMxiGK9ScLxEdGwPvp6PQEQKgOErsdXVuR0WHFEubnaqD3bc8SpIgC+hvard5k
DfjoJPhaUoxGW8gcjJ0VR0EcNwPmrVy8c/rt4scEk+/Bcc3EsgBXAZM7GcEHnf62i0CWu8JXuOSW
eEVRxLXsTpzhM/B1qL4GLXrfvbo5vma+UBmmP0BdjRn++jI/2/AjDfaZdpAjT/DZoGBWTEsEhm98
qUAGw0ghRNaqxvOP4yVKY70myxdZWAFGNSNjI1A7tSb9TZVqiOhh+R5eRb2WbOi4Hbk9q/Fj5ctF
tk8iEMjioaDPitagc2i8B6wv1FaxZHh0aHpONd81WYVdwWZuLZlh4AweZtoNlUySzYRbJzc2cQxF
L4f8vMRu09kGQvN1TKKYOgV//IiYPl77P3nQmQfU2BB72VOAgwHp/gLVOdY9HjAq6FklUb/3v2zW
GUbUMyYPogTvSVNjIJl+GOI5Ew0HlMtUDcUvUE52BgpTWYOwHCs4bvyoBK725gTZMTNaAA3Wxi21
K4p9x/XXmbiKI4nmdxZDrRn4QFHMZg2BgzAv+K1f5wewtmOa1qlot/AARY+hiKZ6rpC/JAMA7x8l
Ao2+mvytpHMXFWJzY4ujAC8ejI/e6CmgLh5oAwAdp8Gk1TzLf3A9zUrr94hTzGLh6VJwJItQ7Obf
719VqnapwZ/CtIMnvHCYl1bnQmnTI8t7XM2OzEObdaAQQvKaS9n5PHeG5lIEp54yJIQcVTzB0Ys9
sVK6PN5P7GGq8JHgxANO50P9hO9QRbCXzYZio0z3/v04i26X3NqjQOH6GQa3I+c21uD5SLn8wAIh
s5JcCRpoe51pztQ/mzbhkAvSTvJBfdamZcPNGEklXuhg2uU9Iqcr13Y1EzOvUPVGejCdesz8q5Pr
9aLGJnuGnY5m+APyiGqoYa4AYBYJK3j4Ns/K/EjfrnYkDjOXN/0rGfLu/Hg21qcXd//t70L4LXBX
BHAJWE0rzs/aO4lmlRjX13oJugHhBKeQtKv1khOM0JvCPyxFD5egFsISWF3N+0O8Bpj1T2ggiOpE
oE4DHRekG1jiEgzJiXEU7u3Zu0NKHJsBc+0ysobosR1hJpbnKJn8pw0Rknn5xCvpMx2VQP7dSOU+
qU2Wc0iiNn99ic0NNWz73RU4Himg4oINgwbR8m7RArdJ5k85nK4wPK/G4+HIp43cFpqdM21QUSMr
LczA+4fwOQjcZtiqbg49insI03/GFhromYoDLAqptU+eUzblBMFUK9hEFGQ52vp9Azg86cyO0MXo
w29YnpsEjk+SihCsy/q/VaJrHNVCfCmrpzrwrg9FsA/wp10g3Xiyr+Z562Y5RM4H8AM386jPa6qx
kpcsFdv1DN7z10QetB24MNpfddzSsJFOnsh6FtPO9tPq0zEL6noOEHyL7/zWjtOIFkhGn+SvdeHw
E15XG/y30RTsP3QRaTumeQsz4FAhxsMyl90tJnXCsINVL8K23YGGRmM/YwudNKVl5tGxoKpYFvwQ
i5HND8I6X1UQUAt0lidSbDCM0A5qk8MXBkSJihtOYYbryKDH+RXvd4iRz9FDx1Wgx9N7BaXNMnaX
zgilzsIiRYMHZ3s+Z/mFgIhDS3BAJLZuELQcX8PTjOi3m7nhXs3MfoF4a24IeH2k++Uo6wxH3iqM
T3JZOEOIwzygEGNzucvLyd8kh4JGuLNnJUtDoTVkCJpYcLkvZ/r8yNVSLxAOdCDwGZmCm2kZxAwt
LSapndhZN03j/A5Boy6tA+i0TzWh97PhGfHGI26NEvVh1aZ167+DAwgJhDaAz6IfeNl6VnbnB3kO
Oq8OMlhlePltPO/TaPggYU6wP9DhGbcYSz2yzWYZYUOni08PrM3tarUQlijgEjyINElLNZ5KcqwK
1pfEkYLylM/sEYq+u2W9By2g0+dyq9kIXYCUHDdx5kaZbnndTZU+fkC3pCYKPK4FhjrAcfCdiEiJ
b2PUlcHxGwle6iFNb5ti2si2BWRZwA2Bgk6LPeIErtw5cAzXFEGm56+aUVIj7WeHqmo0oWhgGzQC
ZzVH4Kii4+5h4DWsMMKHD+mmyo8oWImLFEVH947/jYTwEcl1ej0WFc3hlV5dmrP40+ToV/wQI8k/
/2eAm2PoSkLQT88eAXMptlwCVRoGYyeZOO1EOd50Qx+qp8q0REKDaQLF6fKQJnj4kArqw+crcRUT
Ayou50vEYhRNPyGBXd3Q0+lDSRy6bzr3Qe5sS+4fjC0gBcstP57kULdhxzBf2BOtZYyEsxJi/Gph
G9H0y7pFXOtj1BSSdvdGRUGJkPjs9k/8+0hVUzxvwsLhPhSH9+WSq9ubOm3Iu743tZ8UTrIx3Znx
WwsIXMTiENGsaBgrnXmzASigLp/pecgdExGu8Cj0kkGhmJ8/xqe8jsMzGscbsio8RwYrOOrMuCwK
GOC49XymW9UXrbK27NaSfxQ96Yc+7KWbHHo5fGRlbvQvzyELeBFpb0XemSsFCHH3PWlD4IjGZgyj
Qgr62ELIcEXjRszr+O0vERFw5PyjaQdSxofklw/6hKeIodYONeysIcgoXe3a02B/oDCpGKmGlr0a
wUHp1jAlj87eQTgVOn9aI/0GQVanIiH9SVn5nrqLTwCmbJ3XecvmyYBCM0MQz1rL1v/0Vb5wmOno
0vDjgrQj+WjEgVaaQno8WV1/SMvBXjOvAh0LnkRbouBXZDs3F/55TZh4H7G6gOhm85zFNo3dJgUB
wv7ey4uOL+0QvNjgZTulKJREJ8E1jwqOmEmTAvinJ2PUSoxKtfBDjojx1uphEHNbwQiBS48I52Mo
FQShKt1j51mgOXa1ExJTx8Qh8kVWNjtLuT/0C9vKnR7+yl56ZiSv1kCqjp6J+now7XyfcnEh4+vO
KXpnGKm+6H73e+lX6TcOwx2UlWsPXdEvGKW/wHf8CCpniVh+Z9b/ts9WAdlth43E3fKrp1RJIx3I
NdVjA/E8gERPxX8B3o8eFN5v9u4yRyBIHrONC6NgugEeYBYY2/O85sm+HZs4V51JjQunCJg8+c+D
DjPQT/5EPbHMiFk3/n0uwFTBUad2I28/iZPMX30ld5yhPWZW955QqC+/JH6LiD2qHhjAQQBj40zt
kXz4DyJRafao47vr6s6xDoq/atFI6SeyyPejTU9IoygetjVQOFsUGNX9T4yx2qyJ1hNmzea2SMpL
V9W1IGF9Q6pJKO0AFYnpVF6f3vWdDE4MWNiK4Qq5Ei0KduTkL8l9f5TWXNnltIxfijh4zvEVDwd5
TtpIXSayLVu0z/+T4CD+kSkC0HwSGFuhw8aaQ5OISUVvGWH0X9cNA+4VybNnCpYm80RryXuuMrta
hpcGv1dVGdVQxdIEDKHWn8ys8fKvmZDGx4Rf6AXEpkzG54mthkdtMFkLKaMsAsGaFgAuwNtqaFaC
UIkWvZQ+KIICFY7f04kJ9/txnWVlxUXPGUaWJJy+Sx2uC0wQ6G2zPmaC2lO7v+xsKuJBA80+P6Ho
3z93jKRv7Y5YtZdnFoat0w2t0rHYufNN80quR4BY6wKtWcyVAJUq8N+PzRykNd5DmPS8mOp36J3E
qDoVCZSb+CBe/XSR6Oz/UXoUMCj0daXspqc1vJbmReto3QJprzU61EDhslg6DFsPoOIYvq+GAfh0
bjYS6+OO6mrWhOlVlVDdii4tilf21sCktTLWSQji67pMOtw7lsMXwnOAtj53TyyW4keW0JfoUa5g
BqgTlKePcHy3l2rMjRt7UjhhS8dayN8GxJ1LkOGmwo6YYdspxZjqmdTPj/L4uAr0asHalzL5teEu
yyxfr4ANUHp+IRyB1KXDw8BloTMpUX8EAQ9xl0UiDiG6JLIckGZR9nIF+S4BpgewBmDe2C+L10Mi
4XiLnDpTl/iCNRuLffuPaCKZR3/WJnUSnPx0nC5EgzmBUmDIJiHEIxAxZT5XTOXYu5RKSBNQO1JG
5I3zkZZwoTZZKu+px7fJqS6sM7PTww6N5M76QAF2+2thn0MnvGN6P91YnVjZeUfVrqz9xuq5DRM0
spXz7A3ZoTYbQtRESkssJrcfTEW34ijG7qeVw+ZRsNkxevNqcWxUiThkevIlWgUKuo9q8AsQKnF5
GFqTywYKWzzXcVfoXQhiPMVwCUt3MnNickJ/dJVtnc9ccfeYmGV/59/Ig/++qFZY7hg62AU89Ddk
BMw90mK0xBR/m8flDjVXMF/LBENNI/8sA0qRIU9oyvz8C0Ykh0TU9FOHnY0ZYwXoPnlRwWReRfrb
fE7HLFRHhktlbb9rTAAzDhH2/E1hbaItOol4neUuYSF5lHfIA15in+UznPyI16TrW8DUsMLRoKGA
ZeTrzwX5xNJYz8IHAxt7UvIityOQoNGX4eI1Trpm7K5w0kg7v+s6N4yr3AD0r18Upoi/xXdqHm19
HU9DepxZzHizFLyn1egudZkd1S//U90ywD4wKXRfyvBvG32RdzC7UidkrU0+L+1UgCzI0jcM5YwZ
RylDN1xbO61kMK0FBkEqeOZ1FWWrr1L+dc32j5yhdLR2UBhgZZK0/FcGhPKHKaj5GTYddIz0ualY
4UrN2Q4BLGjo5bX/V6K4s2tFSNqxqiKj+9fDTipF4sKkQyViMzn/GLzQ055AZ2o1HHC44+4q5A1G
HyXJ/vWpSlSWh5YMRnbdhUxLBAGeepPoB6Pg2AKnOQMkWLXmeLi/5u59Eaf66UGtf7m5PbreTp3y
yK7+kV/IdNLImgk4qZRZqNzMOi4vjHVomUgTE/SPsjGAt/Q3a6Dv9udNiQj8GMd3vfPNN9oBX212
7YVzdW1d3Ifwra+qT4DjYfK1CnnxDhjTDR1/6+m+s7kmsBMl5tIIO0DHuNbXWgjjVGdAiW0inE9u
pWSpRz7zBY80sYFQyyeA1LllwWXdGq5AuA2m0J0VI7J/TPFc98qWcV3sGqvYEhUyTPxPjKzVRqUm
wbso+o5bKnG2MeFp7gt/F4tEQ/cQ+DE07EGaUM6Z9C/HnQZjrAw3bu2hI5Mg1cxvEzEAIFH9suvP
0IBjF90IxgSl15UIhgJRKHyJbenPUGDRE2KDPMUM0zpLraYDTuD35XtyYx3bofKDQNuyU3mUk/C6
76MkeLc8+dFcUkbFA4MLBI0jmlcGre+a82wagJTz2sVwirU3y2GpoF035pNdvXr8QRW0Lq1lA+dU
UxtE0i2rFI7FSXWqxS0H9+qO9IDfTJO2/1Fr+1YeLeLnb5rfJGW9RKi9n1JcyrZDc1FZg0OS3nUN
0ACbNlx6VFRkqUrIkWpIcutVNwjYRsEFcKev/aein02WAKBfXJZu+sVDLFkZaUlREoP/pNB/tQPO
I+1o8DB66UIyrRg37aKZLZh1ET7ApVT4pCF5TJhh0cpQR4sVcy0hAenJ4fn+H4t37qzAGyLwfpN1
eEufQCMGv0jadQmV0RvXbPSqMnnvhW7N1vbV+LTlXcvK8OUg/zeyL3WEACnZ+o8TqYv6HkscPFuQ
FvPo7C2yi59bF0XmkI19ynMjHr3iPU5ecqMxVvyN55Uy4n4nw26jF8Mik30g7c4/0piibam4J8W2
xH6hAwZdCl+Cwaedwzhmy14uN6tGW0GprTVGg3Zzzj1Cu6Q/Rbxz2WdEMmOsUiMLSD+fOOrIop4T
N3sj8fio5otPvopUjxFrWyz/tTZVyfiyTsapMFkFp9PdcPDPWoMtpXq+IPBijmqOGxblCdlkhQAj
nsB7BO+R11y8N+6dIlfstEimeHGkq4lzf9MInKjLklwtJNWxPRUWzhQZGamtj7o4d0XPpnI9SEV6
0SfE4Ei9o+4Vadvtb9ZrOhz9R/XEb6znobAiW6TmlnR5fL7vaDj3Y/ugSQ8w6kl8giIDweP40nW0
OdEIXfOuU23jqJ5LNQaPXqu9G4TeovLbsDjmXuWaBmibKv8UuHBPCzTVGz7pZejqQ362716PjV+X
MVWVD34bNza1KBNEezTbll/e+ENiFh724lhGAuyC59oZE0nhNB+PrLMxKpHmF65AYCbEY8MV55jc
ZhPtS1WybvF1ChKrMRaoUY0/RI2VRFs70BhjZrAMWGpxm/DxG4RLggq1ycHRKrhrm2DA9PUZ/SEB
SNpsX9N6Pqe2Z1Bf/Cr31auZ2ocwRHhLFnTo7iGPH/DV045F0318/uXby8FMkMTxwv3SiHCZ5UO+
tajxx0L7JEqkbf/E23/MQgZKDyk2H9Li8FwG+FbTh6Zrm2Es5vxeGcbaVpawXyfO+jfskrtj5NyH
8SKP4HyLtVA/jZxVO/RUhwynH+7ssEP94PSVwAfV7YEwts/64mA4lWRRTy0Yq5xPmm0tG/rtRIR/
HaFA44ZpF5TtUfV/i8fPuapN5U6km+P+fhOIq7y52v13Pwej/hV5xwgiInRv9VuTRaYbSPquCaww
E5vj8nlWlGivRtFURY9wki7m4TNdDxUj9h5WCqMvaTprhXfARZjTJ+uNPHa2gBcO9U3jEKOsqDVD
iLxMHodeh71aublpBBaGYdJqmGTrG/jLiFr2E8J6qZpY748Wge3WMtknlGewh+QUElV6thsnkzK0
uB7qPhaiMSaltTH4Sa3sTtNfbremkeYkzYg+idlFDFe6Y+wBVdi3pm68tzirq2rvlU22xDRHQVDw
dwBrzaf0zX/6jfrpyXOWbhcumAwpaToFAWnU+zf85FqQOxSfwxMrqDChiSclLMsIkGJwt/Q2mXBr
y12bx8QJz8cqs3aWUXhh+oy37J6NfKxa8ghuNbfWIIqDK5uA2QXFm9pyOV2jEMHkWeUZyviOJwYM
nMBqQo4Y2SjlaouQXoKEBliBNM3ysGltNIRnvFvC9UnNRRJhVi1FWCkXCTMzx3X0uP8Dhh98muLL
hXykmwF+IhVQT3wj3MWdoQCamaXt+xnl+oK5MEp3ewun2Q960PxN2SFMWaxguIGtPMD3uE4VKdRq
AmDFwE8ETw1fDqiA5+4hxVWWtSv5AJemeldt2Tg4H3WSUC8HVQTQ6b+ND0qoY62fNuvG8vc5VgAC
oapyqkjeNh6WoBYt0rsnPV8/XX1QLPliJy+Gl1WpUv7yP1vuG8cshdwcT06Wb1s/E0OHlHWNfEjV
pMNnQA4pILgA0cUuT5uct1qB7Gl265uVZywGejrcbfmS4RiEVdkuNBPibxKdYnSQucYSLbgz3p+9
U5RhCdPxL45QYJKGrxWn6830nuxJkqLscBjX/KtgVe+9PJk/rS88OPkBjIZepPZ39VVfNwcCdFd5
0iYTOimJCs0Ewbibolt+CpWQBKyTGJfNBus35ETBWHDusQ6WRdw7oPyx1tgANKSs+VCTlQf9q2hg
4zpla9i+8DZEPL86UqdMy7Y1THQEL1s7JLwD5vS3y+yGMvPsFrcXKpkpl5HGCnIDupqCMPnTdRKP
UCz6pz7xFku04UGinyDTdTTIbrT9lQoLyezv5dGYxAlvonltHITV0tZti49D0DmjOE1U1Jx+ABM4
uzl5vUkN07OwHZmqMqMTK51lay33p4KmwohBGUPDHFS6dSCdvaJ/RIzIfPDVGgYSove0nBlpJLnE
YCdpHOu4Z3gVr7HNbUsj0bmL3rESxQ6wHEFNrZ3+WeHLojENFObZ9ao1fakmC9eZxWbFT+XiCOlD
yfZVDq9nm4nB7KSv1ET0ykH4vS1mmAHrEalcDB/nTBNn2A8sq/ZFSpcVPD+N1XczkAwgfXGce7J/
QoZTq+tC0FPqEgOltqznByoFe+ZGjSmLXBJXX8G0ZXupvcwyRKV73weCJE98tktANaZBeVNFO5lL
yL1+v0wlSfIyKeosYAzXUue7YSDbB5qdSluJxCsNkpXRsJXBXgeqOHt3qRnTzs/c7apiL53JLbxB
vUhYmjAs1mD6lMzHSySLWpLqwQg24NMbhUZdn8U+nBGFZNudgpcCK4nfXiy9iljJ7mrgqpDG4kbR
ARrWqswCIuOL/pgbnowdQjczyI5/HYstelQWJAfxfXDeL5VsScHbI7X/dIsPgrbJcMTBertDp9yf
DBAPj1d2HY/DVYwgb6V/tBAI3X6FgTkUW+yFtQSgLN3r5JRsJeOklOEhc1ce10/1JIjB07bdw3V6
LtyPoTQPaZkvPlbQKwN4VC1C7W/Pq8E9x89vnfae3in9TMIENOM9mmR2LLlONiavLUokyOgSsQwf
H30RVpm0W2QQ4bm468/2Z942FccLaQJxm17X1Edi6R0NfIyqBthcZ5iYDcE/Fh9VXU4j+6d8KUQw
G9s0YW4H01bfuniKcPjdLdkWcfm6BTuegiQKNjoLQyjUDKp2ZjbJhitHG8rAvTNwIxzOCq103did
tsLSdSMSobymHxH5fQPC8wvAgq5oiqXb6h9X+5Vq0/FMrwhN8kNRHVmmjXPkIQ0cyS9uwUX93mbs
m/2cumBBc327XwZUja0rX7FV0JjbU+gEQ89rw7Yy488pFOSu2AB3hOW/OhIXK9t3CU/eb43dTe1B
kd4hfovIueil4+Yc8bpqY52VI6iBtaiginprze/Hev+hv81wDmdRCbznlzvGGLZPMJ87oCMB0i4v
7hrUzI70JuoUdn3AsgwyjILrz5S5SIXsEwREw9P51FUz9jj6InNSa24hNHo5kkvVRYcB/0OlY+4C
Akvs51WrF5TO3w3n4H3enGa3Fvvyx5qFLw67QmadSICQXsfFJ3p97N3a8uegItGdSJSMzwXUE7I8
pFWJAN/FMACKyESD76Ndv9lasthtGJRykSsacnVd2tu4FLK/xtfQPPyGhaXX0MeNSJcclk5uGCzN
WhfsngPWYouxDcdOa2A483YDpck3aetAvIeHu8E+KhNzNz/fMVRk7DCygesGMj6xnxH6CT66Slox
9JYvqZW2Wv+n79H+h/0A7qe+gc+HWfClp5tyNQmJ6pa3OV0t8mSXx5quHpuRkRWvsRt/0RdSTajq
oE8XRWaUNFnBmy2uB0nR0HNZH3VIame9IdEYNtiMx9wpBXQQhFjH5KdIjptcRgzehg3mQSlDbEh+
++uoJbVAk6m3eIdK9T+PzsrsT74R479yctMG2joOCuAci63FVnwZeqTxw8kS4BLEAWrljIi4fnhS
0smqzszQXGzilNhp/Q3wfDAZP2HLzHXOB+3ZghOvfYNlx7QdYUsr7FFtJcDvRfcYo5RSf7xsICeL
1rzZH1m3NUDrX0HgqOKYY2MOcAYTYaQujzZPguIXS2hB0yIwrOKeYshdz8zD1l7jVgVrhDa9JahM
ycwGTFDlk5GYxcibAlFZonf2shuyv3jyOg/lgLnkvsBCbyV8KU7gVvLfKGGQejRBWQv1axzyuAlX
e6LmNApxU2KtwwxVGfzJreiRJSS5LemWKB0ia40pxZhTOppWZLSZ5+1bz5MtcHigABwCZYnedpW3
c/iMuSnWGKj8OCBvcgRvl3qz6bjvwcSROYUnacWr/sVw7cSji2/Cc6TWPjm8ZdJLVF9e2uMmmHxT
0msMAEUqY9RXHz5VIsh/A9BLN9/Gp0qlnYnO8VY2Yi+8NInDdDSCwjz+a4fGiJZsZFP8RCNjz8b8
4OEyD5LNjF386v+u5mhIAZuXEcybFP4woNrPMITCIvjl4lbc22mc8o9GIu209A5tBYmF2RpOaTw7
J9AZAbDmxyY6vbbJPYTU9Vr6/1Vb534em0MZ9nh6LLUz/zAZQ4ZN7IdtX2SYBPcUd9jjc4+rFsyG
DCS53//DuKvGKDuD5cGSIox6H2PkyHkwjqD5c+eqshfsSIsfMAea4V40PLOYc9lTdDANadgEq+fJ
4GoDOG+aVTGECLzq74G6APrtOgFLYnKzwH/6Hmka4RRKgfNx7kvrRd9hGbi2t27rkOuPg7/RSPh7
PcCiZ375CRSmIUIfaIqtqkZtOd3QzJjVqUmfBEoQci6cfr3MKVXbVds6kjJsvtImNTk4eXV09soJ
cienGHJPg3j63jXH3tdZndh53+hcUCyX5pPudkCVYt+lhoZLqn6LIgFFQ9qGGYU0tHAAZccXk6r0
qLZj5PPyg+CIldfoJ4a+sSH3CQKQE8GLpLwplGmr9zL936xotOIP33zeZx4jQMM3QaMRqRTdWcve
NoiXwQuFaGbHPrgjQ9bjUH7RI1r9Z7U0l6mXWP7+FWuVKQlTqFGSEAq2i7i1O0spHS5IaIarVQEO
6HqFmObaMouSUf6aa38x3TOWSBs2m8I2Nrc1EAQsHxDFD0lyzLrvhbQ/wcvK+1NmM7KCj74P/Q6j
TA2aoy3xXTMRZGKOt2fn7wi/UwSl9B+bCEKxmdJ6LJ4ayp8Nx2hjxty6f+bwGCqulaPC/VOajy8B
JmBN+6OcMu4RIT5r2bSj0ffFFTcFzV8I8FL+DDSbAm0CzL/jcOX5BkmKTDY/GclxsDD71HX/PGw+
iC4fKtUBcHUvSWwBtwyHwd7um+IpL1UG/LIpBP2H7zYtK+d0xFKo4OjhFYEYDZVts+N9dPzw2FRe
ywo41qCRxmNOqjqq6kyWx2PdS8nTAxmeWC/3vks43WnBxlM3d9PP1JpIywy/QPSs49zPMhvb3lN+
hZd1lIT/6vplgHZmCNHsb3gyg+WoIUQjegaoSC1hKx/EZNAOOuolQecikuX5NFIEgqGEVlayWLje
kHdRYxz3t9I8DMNaW4DJd+gsL7oI3N1mmqUIx0Jki7nXnmEl5hkqei6nnmhj+UnI1+QjX+vw//vX
5wX/TyzmpAaIwE4J1yBmp1MD+XITomYiSH9YqkQVDQlpMNdUyfEWROesU2oPhfPNW7TF2vMAarv8
89+dj/fG3RGd4+vWJDd7shwqMnU/JTUKFDnytBR2qZEqRLiuyypz7iWmepmAik2p/TlNCtQAWs4K
JfxnN2mYHqImIaXcU7OFBlaHX8JFaRh3U99kXq+NXMVLGKybhvuAAMG+J4ltX7760/sOSQIwc+P+
4HdpfEnCu8/Uvn88E9XfkIdtIGiYN3wZnZF7gHl2wLkrgCWlekwnt/3WDjTRCDqG1sqieQ2C8rAY
3LbdU4jRFNvLDn6rylnbCoV7VsSQmlItP59M+hh1XBZpisnFcH8Q3XJubVUfARFYIjvyCeEChLVF
i1pcZGyfx4i/murGRMtaUbdYYuAL93S2/SQ6gwQXxlD05/icriwngxaqb+Yi/VZMLbrQgoa3WCxm
+KgmNJy12hRNsl0fBBk33mdNxXOB4+wZeHiUxQpR1AIJ2Q/5gW6c1adcidqys84dxRiJIlInxEOw
nOvjvIXrDrXUzqdcPGHlXbGdJA69gRe0O2hwmGB7oQCVNtBu6+C6aXq5/KJyGFJ2vP9kl/AT16QW
h0tGsNB34UpRrYV/k2fP2vU/aZbxjC7VlKfiwO3eOAcceMlwkBPgF6/iePrk/HHxunmyG1oIWSf8
as5wgRVOhu97hYgwg6te0H4NPDGHYDcGxbKq0QhTpxU+fWsPuoxg4H4IT3niqSs7fYBojsEwkb8J
g7WoOFMBwb2BBJSDq0ULY+buPKdzm3K6GrDCC/z665+KkMXbBUd7OlRrMKWLr3GTQkjUC6YvfdSR
hGUlj9R+kAhh2dv9LuraseyBWj7KftHnrNgkIuDjSgvILDI+ke6dvW+iwLe4DynVZ97BE4CBq9JE
cqa2Ti+ANkWUXeI2E40MteNQ/63VbkOZsEr94WVktIj+bxEJGzE8vPvOQx+p6SylfOoUgDG5/ty5
WN7aLoaTleaLRosmv0Tqoh5BzRFvF+c2+mY+MMJsP0bYz7WxdIpi+/2l4AWD7Xze/hrcl9Og0tli
oHidmx0VDV5e/c4LOem+D3GlzphlkiyO/6chsSHbtwv2utSzEtc34gXWMo0UtvgW+BYcKYOyDIg8
ReUvIRfdQWmlhdlDHfniQ3wBlF77gUqpcO+RpQuFxPAgYfYyplHqxuXRlM3uUwTSYO+SDaPnvLgm
WiFkxddEpUBhoJ1AmY7bYIGFQWgSkfGX+Lx2GI4/WI1DsOoNU1KZ4PoU2j1oKVHqUFs6NIJ9vXl3
mcyC7+M4PL0DAPZHF64lqKjJNlsfhP2oKnjdg8PgHA01c1qk87vRKD2beyNyszS0gf70KLdxkVv0
EHX7xTwM9fw2V9bLHPfkpW153w3nj6EH07Hp2bPqVg1eA8nQaRCcFUYDFs5zQk3ZJImVc86iCDwT
gsa0MjVUaQWW5Ku2lQGYBU9Wjf9+pEywi0OCIenb3ovte2oBigE07TTvomip8+VA0Allciid3z/A
aPW+f6m8rZfk1ORXafy7t7a8NmUGfNEr+pa+B+rcsabGmP4WSUevSG+UIbC2qg/SNopDJi+8Dn4G
GVedraSmzAmPZXFKYta1NCX1dX0wQiolqGfrF+QdsyFbHGHEcKO9RLXGotoSWDboO6XlAyTeRTtt
YX6yaXEZx8j5WaHw5VR69yyM+t9X1s5DXNwh04beHi+JGwLQ84oXQg61O0wjeLcv0La/Zn9IY+P0
LSK5AV9G8imIaRNEzA6BC963qLCAC9nsuDYGxIG+rqRy1tYoStGA8duMXNXpSROARFPcjYS+TsUu
Pm4e0in84kOMHtrS2gVogrUBTq4vHRzkgE4jOx5+DoqTv+I+yqKHxbu4AcvJdUX0X1IE6rhb72Wc
1k74ly6A0YJvVFM6+5YUe5ILK5jkJ6wYiPKim9rKSxXPg33YcgqK+vtaWb41QjAfLfJ6Df9CQNiP
JJoT8ud4CNWPBPKqYYd3XIl39A8YNjvrGT4UAvRFLv8Bim3wOJq3Y22FNTq7PS/B8mhuSVjZ380d
cW2VSx7aaCGZ8WqCLJsVWAtPGKhVitojSkP8GNubQe/CtR4xHOW73XQgzMnKiRDBXx3LArMOMt6Y
HRoGqe3GwWCQkQSPxH/yGiCBojlrH7Ol/pUGUNzm112DFFpIN7pAtq64sIPIS8vfq8VevsOcJ7BB
CuYFm6k+j1O8SOuwxm89/1H6qAsJgcHKgkXQW0t42mUM88E1018WmrgaycWS+I9THc/O7O9ZiEac
dkQW5iDJFJVBYuT7qpGl+Wmo0f42rlSCQz/0wkldPOLm464oyTVlr3b21HyQcXkvH8qU/FwS+So4
psaQHGIC1bw9EwthRBemfv8WLWJq3JdJulzHaLJjIZ5bvR1sX/HsvmI5LbDm7N3Uq6xpGdd25Ejb
EwWYUvN7rne2gJDYvnaEl8uAHytdO53xDyZAO4TPhWB/6xvgRK+A1Jd1ms9YXAEXVnyfCg2R0T72
H0VKOsFiXSGAuIxylmMcfM4R3y48jA2dkPq9CfxawBJWcehXwWwtl1uJbsqtSpzSt8/RpbDxYEW9
+4tXCQlOo3alvgpcB66Aq5cpDdOwfgMM5zzln5IRCajY/bqX/fbjSYtGCdOfm9uoLzP/O16hTgdp
c1lTbLMNRch7v+ECltglCEG9vJIsj7qznzx86DKhDZwhT6odLBSmhFuxUHl3Ye7DEtN27gZ6u/eS
yUnjEt7E1H0nUTg3D5buWmsyMteNPC92u2V4nBEL1r5OT2FMWuA7XSKQ5miJc48+kItySuVzO5NT
ckahjIhUQgkiOD1t4bQfSQUaFP5WUxFMK9ZrA6nSIm/oslpTseB7+eZP49KH5yBVLPmWuf7QYGCw
BfvoAGBgULPgIScQF0fZCVrABL8f4Llaxd5wjZR3ZXGfzje1jnIRdSTMLiA9MN8jfV45pDRny9Xg
+WfG1s/mypiIIU69INytcM56IhAFCu8OX83UDPEBkFG9EvOICQVinOIN6hzuYk8b43EWp2iGiN6G
4bdAQN+QtNhD9mcY+/2e06mUW07tuY0mOsI3LHknIL/2wxl9a8g2yOcW8kAB+AKj9tTVQhoFvLM9
e6gZT4dedq3AVmpKG+oK9oQ4FN6QS7Y/HSzsmn4En+f865UHGUy3NCZEg16eRG6TtpOyfiDdyLAc
mP5bvpBMPoUcAQ4wvuJvBrN5pfWKP6vFQODx0XGZWRoPcVVAvPLJtOQV/kC/rGQBLuW5Gz3t1fFy
nNmWAY81VLbT6c7f3AoUnXjUA2bCyvsdZAZ7yi17/tY6koC2wj1Y+p4oo3g2/5/RtGKmUJpaWUWW
hObIlJLCNd4y/7m0wdD23UkSSfQ41edJJAsnMf08ahYhHAFWtYiSG3SymQ+pI5LI8CguKd+W1HiL
jMdPwF1Sz5G9/NhIgHTJQV+z0s4SsPAe+70RDof0WSH+9/Pcm68uqPCoR96VFSzOeM1ahVjbMG1u
Ae6Fk0bstQbAxpdQZDeeXJPLVeYBpW7wNB7najZXtRSAM+xW3ZDaJHVCzrZzIaDrnMr+lgpwmhoK
n/UnrOACUC4af/1t1wJ6ApKzcu+owmPdBg4EZmR8WXQf/QsNcWs/jSjE7IZyqmTZQo3J4udJJteW
ZyvebLfl6ByAhNYFiKHUMFpgQV480tFpuLKTKXCu50SuTIS6VbfWGKZOARpP7NZkYrtJq/O7YAVN
UtI6HJqPaptx3wvq/E0UYH2vJqt7urxYdmdwLhxpfvZ5yZTAWFTJaagN1SjqgSLOdXOF7jlpcP46
j6cUoM2P90Ewewythg5mHWhiM773fLOXJ06KiCjMtWrFgC0zFSbu+88xgclEoTS1K9vOoxIZ5WeG
NKIkpQg7LpBcoO2seiEtADx5sw7DYMLIaoYCHbH9RzQtnKr3YMKB7UhSl9ZEZT3JsyH9tUIusX/i
i1yWFC2w6w08H0BypxRu2GxFNZk42FjseInLA8MrtoQLpUaVRxFSpNXJBQAio3pjA40wLjZqz/1k
D6zIdQ0DhXD36qVMZc2cf2v4Na82Ue+3IFKyLSRhbfFFTOFcHpgoGe6J2OIEqr9LOMRrGBlm2SYW
YMMGLukdqbV+Gdye2I+FV+pkUgBeIKlBcm7EupIQRwTGfoqEp6yJiBZ1ryWAkMpKYqwbCEmSllxH
HG5Pqq1+0nSYAyDXk0pHNm9oqN6/LEqBydU7tZySliXeEJrhIxsKI+ADviRvP2+MaV3vNFuJR+3Q
zqhqAmptdpthDL5cu7sQVR6jGFOf7rqpr0MIIeo753SC2m2siRmhJB55uI6u4DZMi9i0iq6b9Buq
yufIPo/vA12VwH0PsU2K4aAIQzW9td3nZjR3hm8oS84AfRwGL+8dMGmAdhbD4cDTW7uVPIXCGKpf
RyM+0a9wDCyjTFH2/Xje/yAVOIczGJwY41gNiO0P5KJ9msHQ3pPbnMZKdYRadak4C3ErJAReuns3
vxAn+1oHg7aKdpMkHn+dm38UTXwqqV46XRwTs7ikmRjClI/she5iPH0Gvo3FMRQuQZ2b27rYms6v
mX+054HR3fsIVdytNuL3R6t61BTGq/kwWiL5p4Ha4ax1oaTlMurqN0d2SrJeUu/jAqvPcL7gUT2M
26PDpur/RmKIfMAF8gRm73OkUDb3IWcFRVLJ5fAT5MAAw9Zp7JebzXRgPgHyd94n0IcKVEKIQ95V
42SVrYO/XMA1sV+3SXamGK4X4lJt6fkYyAX8VTzaStDZpAbmW19mzYZcGnUQdFCwl5QXJpksv1kW
txYP+jmahBKcU8ewn2RkBZGyeJA/MupBu2hRbmSCZWfJUWznjTkkS1ZDDwfBiDI4RE4IJ4pQY82o
xseTeerWJzGwj5bUqaw15oAzykWD7gLEWMoqC9UStKo/0KjTZSqNh2EJi4l2p38eSC6KMtteIAxL
0q7KUqr96cwY0VFdzEXJ0NLwq0ZHBd+ronJhkiJ7vP/0X3w+bvGsfjtl8+dXZocIXs65LumZhs1R
N2aSzwqMcMLOq8f9iXlgC0R3lmbR/la2D7IXvhEMs5yh8bl1snrBoI9CgM23V9k+GT89/1GUHwbM
IAid1ZLdZnJwTmPHHRu2DgEy5u83AmX5Cn4rPtNmV5c3V3dJ8SoP6q4yF6azTRpJ0Yb8bPqAMSNX
kb7+ZUk0naA2SyRqA8e18lMjzXrUqzl/ZopiGktqNJwr+MxuVhyov6ea7ltI5zpwiNlJR8S69QjT
3aK4O0leCrLT5pIss3P4YpYeW1/ANBuv7GAwo6dlQZ3okQEifTMQfvfQ+0UwCqUcJixJaHw8uSEv
aQBY/dJyr71fuLIVY/IorIixZA3rmGBC791WfrhAl5BemqBTvYmVlMq16ghle6ozf9lOvAgQ+jx8
i1RvhY0g6SsfWcu3JqDZh6l8GjKoordof50RdPbOWK8pgkH80bbXNArHi4ZdUuffaSNPwnyTzKNB
xJ2VAaMt+xOxR/r8RwSNweS7jQMOatVJ92FP9Hl5vtKDQD0k+uX2ryOweapt+IdV19ylQXqMCTrm
NcZD1V80euJYwd3ckNRkzwFe1XcxLj7TOGNK+nGBQC+GFU+jWJBfY4DudG0oXg+OVAmWy5uaRjCw
JXknufvVnFVCQtZ2qQlEbcSc3Fk9nSrqS/ZXoRobv1oejELbxIXQSQvdsvl04KCiGV2Gv+uR9BLW
XoLutJlwlN4t7nHHVI2mvldHRUInEbmygW4DxdvpPvjB7hNKCFJOawZUREHhz0wXooLEljyy1TPw
dXNzNqr0/4GkRRDhLmuYxGN6ws0yhd3GYB1SOAGvCU3NTdBfVlU/LJTAhzsiO2gfnpS5DoAl3gTQ
MK2yYM8WJt0f3+znWL4vjCYAxwGhCFdaMcHZJzbErx1D6cEbsmWAVynbmSgPM0/YYiWmb5M6DgVf
checkwgQJUqkiAp6vaTyhP3Ww34fjMuFmHSdxIV+MtGBtYlnqrgKVMHEqbSaApSezPa1zYz4vkRH
gd2NUznuuIBbRTmx3EG5GKCd5nUF8WRh/4Nm94Y1+Kk/uQ3zHSuVjiUwKOdYIyLu6K8WlE6+FOTD
ao1gmwfPJvcLrHZ+YVqjSMn4UJIM7pgCONYEO/Ua44Ipq+RT4tPXLwR6zd2PfQ4dwiNHtX61FM/I
m6pcyZqi2oo2xMebIOIwQvOffaBFMU2gONzZy2rY+kbdTGA0bjqABbJJJJIsuQMxFGGkdV7cyCwi
87RatUgEzf8Z9zZoTMkoe+6aGgjxuu7BpbZv7XlDmhskEY/rmEZzU0W6bGwImF2qT/1CDhq+WI54
aAni6iIIjKTbT3Rxe3CMn7wVjEYS3te/JHRk4OntX6XPAbqqOaT5Ewf79ZZtAQj/k5h3u+lzD5e0
OlXXYCjRH2FrTFQEKnfNwrvUgRg2NtnA0Oj+9XlgDG21fHAC03BTYHpHgAhczxcRqdmJH18gbjMF
eE/Fd+AaiyLuUxE293P1n4B/S66hu2eeiwNLr9C443Tb+DaEi33KQu4uQq0S+lDOuM+PGMUGM5Q8
BoCLZ+asCUK0B5KEj1tSDqvHuI4BIm8otPT6D0ktVX+VtyEVqXEYpwhXCnCF0ddKLlr/nyYUqwRH
m8BpWV1koTcdXqM2yUszoMZMHSWBP5+J1wQOLtM4a8Xy+8K8/CKGKlpbJl895KnfRRsqYOOzzqRu
nQOXlavzo65QGLYbHo0XqZZVubOzq6L2dj7gsAnwks9b4XNoOxg/4adZ2dY5W/0yjWY4EzTwMsU4
y4Cp+MPEihqvlEqmZ+H6fcoeHqsyrdAdzOi+Bqrxags0o2HBUGqmWLoW+9bfPEGB0EIs9wrZslfM
e9D8Orpf2agddTdBQGBOBkWCV98o1Tgu95vAqanHgNtzd+H3SFFOo9ocyq+cGfxAc3FQcIVlgEDa
o04+kTNWoy1U0uQy+ZTTpuQDniS248Go1Vw+BPFguAMyAlBPRkOv7tYAgmPn3LHZguWBSKUL/ieW
HZuWR8wU7ZWfP7I2Z/mEHYRQl8No5tlz/XUDmSwuc6I32XEbfukCq9GFyofHGyF11PQ39rx88UCe
unxgAWMDyHH7Cy+8Pwsx9viwBR3/Bu0aK5LeOrCu2u8OMRIP51Y8k2gLPl9KXOgKtmeERaYdO4sG
/NjtIv1bpRfFtOp1Ai+edvzCx+tElfesjJvpk/rccDOlJ9KaXyHJYOHbDOEFtox4F+UVpmFS5Ul0
AOZrnkOkt15NnbA9TzEHsLWkToqAlRKQ32s9+Hnuj+rEBATcFz/FnpYL5pmRV+NMeGRxnmr2S7TY
vTCQbpjAHJakgepOTXVNGbP2Z86Rv5JPCF8tA0+YBXsxbcKG50ClZ0NEVKQZWkLSPVGNaFXJHSgo
bJT6gX9h6It2UoUy+cprqBLQWKpCJA7rCVZC5XLpm3Qp9gSna+ChXtnAPdQhbEC2Lsyf/JvKhxuV
yy0PfUrdYLqz1VdnX43Qg2CWYdbHL1zXbq6u/01qUZQ5+YexrQKupvuDBDziO1aZeXMJ/tOHiPtp
N8Alvt/w1Li5A7AId4ZrcVGpRqrIJW3Y0ujcTrty+igIgRPFGtT9SVlnCZhm66DaZH5qFNzY1ysf
TLAtToDX0SwKbGSqcx1K0NeJ9fj1O3l3IdpYzWXNHAAuhjY77rC5Hv/j092VQ5lD2ovM6hlAji3s
HcHNbptq2+zqVoMKqZE9tJT08tNIhVGyZruaqChOCwndqX0wSNnVENr5B2vi0qsaHEbjd5OjmmWl
T79mPCC9mqRZ/mLhr60ysQ3gHG8RWbrfMerzm7Zboc622D9LGAhqugZdxIIWOcNkLoCqtDCFrlGc
1DHjK3tLLz3j38Ow/3MT57Gt5Hcgog/M7vpHAUtZR/OsZOAaqFznHyMD6i1Pi7qfz41z+gddqMcu
P+k12/0GnGFhaqNrHs2l/7T2mLmIWibMXx0czr9DYEQ7hJ6pdq7Y+wPgAHayAoKq5MNdUkuiAKyH
yzSRmxgO6z2e7H3QedBVud63Or8seraikycRelMkCnC7Z1RXUNnMPyICg5gAEnA1Zrbzldc5x5MW
IDBdy1gJ9pAL4BH89JlAxpSIW7tGCTi0LVF9zNPu7/EFV0KMJ0ImRi9R/hCrudaqqnB2zdeOfQBp
0RQfdJjIlTmYDGcn0nCLV4BfQHAO68TT06bwCoWDAkFeM8BOuqlqG7pXPjP4We71J3u5ReSGcNG8
9dqSRTSu18DQv66vr/5vIqiZE8daMIDrUqkUWVFLzQozRMg/97G+uKA7C78eGeDaLbVXkkyhHz/1
JQeFKfnQVoG613l9tdiNMJJ9lQUmK+L47PyG6FPdkEfPUCqUl6HgGpP8MHvqjOcvYgpE1m92/rMr
PmJLCV52KqLdmzgldBYbNZwcaXySz+u0XEYFcY/bT/f8SLJ+5UUNzYL09euzwMKy8QbSH4RY/M+9
8Fg3pctqadZJMrFiY0NdsDBsNlrV37jLNjBj0mJ42DxhEjpemWUHUGAkXLk6VZ/gNnvSs9mDYnSd
HUSUM4U49QwYQe5ZZGTRcHf1Tlp5dyi3I8XkkRoczwpXbKdeO2bnigd6aGzjOqi3l1q/LQ1QqbeF
JUlDOSCSET31CUhRnx9Hsffdtgw0EGmZkN76AwXxqRNp/omb8GHasHi3XF2dEmZT0UKY0hxPguXc
g9XWk41EbUusDH4fNEpkkDx7Xpf6FihjYzohQM1GuhTIApH/L8gOzI5HdTg9HtJJdZLkGEE4yllp
pphUHuovQ4eNUxNFi9UK/hVv0jusrEVsZqg0Scwnjj84412MuUCCXrbFL4Wv56vTg+a0tgNNvM02
KQ7azyWDcdLpROfC4B0qEosLfIIaHIOCgGSGRUHDbWha9IlxK3JkfUKkvFd2TsDVtc3ezkXAHtnm
k5fPO3N4bnxr4l9s1MfV1tChGOBi162IkKY2g0WuptsylLQrwGeIhwdM16n1IsElsSthpfz/2a0N
Q/0otiXMjDYjU15jNcJDf5rHe0YG02X1UEAFoGAKwrbH6GREVKJo/U0zXorsvkywEWyf2mVOuhQ+
3AH1sGrQbBwhtPLVrvbz/kIfugoIdLTWRBqH9oU0c37OKf6hohef8pKAIlHy+Z4s2/UqQK3j6fNn
JDVWH6geJlMGZeuf0AHFByK7LgnkeumXhckol3LhPutr3506Xe7VihDwjbYyT7FfArUYxxLkYkVi
x7lMGrR7hRMCTPmyoUazwJZl67Fyps0AcWETUPsqkiR9dMak3woMWgS2yyFq40OikGEGoxoIArEQ
rbr0n4ziL8gWX7vCGd0XjfPWcS9dkxgOWdj4KBKJveW19bV/3F11DRbCrQy5O5Md83215gWWJL73
1NRDN0fHGWPLz+QhVnWZsvPFGHeseVBgbp91TmM35tlcGIuDI3TeioPOITX15ig/vGKWk8SGaSjd
Ze+EmDsFmeEHld/kMDyIy8CTrNp6GUWH7J7OvNczNq3C+mADzKtybZiwbpJVwInSy8yrNditsbzc
SgTiEqwEhCjgpZh8mh/6XMI2f2bpbCJBUn8MJdR/C21HqFV7pct8uWvjNPlzIFS90WVZ8EaLAalk
t5CVbF23/j/z5tff8d7ouRa8ptYN9a+7L19UybOBd/cBZ801srlmGOUeiqgam9dRL88vchTXREZj
z5gbCVMg5nB1A1XlEy1Tp+HeMc4ARo0jYIWlMLF4lBratnSdkPa01hvoUWBXe/Mv33J8mxmub9Am
1ojkjo0GGscz2yTQjJ6591uha2NTc4QRJOtXT0t4g1UMcycDZLDma6zSoPIkZKv4IvECn1oFOdHU
Mae3N3Ovwk7LcQVs2SXXcZF8bsBWi0nk4Nd+nD+0SKCpioPXXERQtpQLQHnk4zqbxDMqu/u/tZUi
SmR4QRJcPv0EmnfQluOG/xxTROsJowZyGOkQItnGZruPLPgUlI0unzO7kthqdGLEAXUvS8F3rfzx
1B0r4iqvp2Laf+32stzxbNZPZuP33of9iy4OOkQYdWn+kZQJp3DoT4n9uuiyosxgAnJSf3syQ27Z
M2d3banHjcZi/6CNQZvTdYb5bXNbAka3mlvOPgtEEzST3FaEyry8XusZA2aPKnGYCB8c5n2wuOS5
wgpFXNpVeM85pzMsJ9HWrCyhHtMHx9nzS4Am7z8GOZKz7iOQUenb7W+ltbYFU32giGazr5ba+Evq
RgC4/WYYy8j8XVsl8aZwp3y9i5cHeh6OZ8ryl8PywmD0qrFAzXOQKYC2n1A/Zucg+ia7UzG4BnIz
rB6Gsgve8AdqiLg47kODC9JhUOnHEyhbC59PZQAHgWMcxzXyEq00bjpHCeKKU+BPeXanYmcEElP1
D+veeb30awJv6R035E1NTlTwKAi+RsJ7Yln+ZVFV8VHyH5nKEzcAhIuZnMYQNEg1D+iLoOYFbUnI
GC39fcDB2DYGI4JO1Hjy4Do/HQvIDNvgvjbQvE7oHTem0sRKyulgagEp345nr9yk6gLWd0q8gG5F
iyf92J2W+zlGBqfkLKPHaVwT04pa9k0kssEL87W4PhtrG3d10d2HOhZbNyWvIPrT1D2B/WX2gqix
bqcpqqmmnbDKd0pZP7i5OLAAZNplnhUeW07mo2WXwODbAyyM+AQg6ytk3EUK+qrJeoeRnScUuyvA
+n2viMPlTtJkBgvN4cqNtGuwbzX5Sfv7b2BZ7jJZtd7DFOCby6+ikyWxFowf/SRGnch5S37m/GZ0
gMVYQL2MK9xEOUWTx6bHA4PX8EUVXyza2shWflwWQhPCFCEX3ddbOe3YSz0w6CWtEbq7yQI5xxNG
ANLb6IwnhzpSLijStvg+nAkdIr2252Yqf+B9ITgCgt4fOeD7lctDgSUAUXkEz5V6kNcXUJcAbe+U
YKAryoz+06AF/ayJSx3IHqacWwCKe7RmvN1zDnuOLbXGMf5f1TpAY2NZKKMQVdC+BQ7jOE5RBm08
Zm3Lg0RqNIKsEU8KnpSGFkhyj5gjeRD5h5DvrJ1bYx0kT8b+DurqqC9pH6PoqdITb3iTNFdZtgpR
JWaNc74nP1g9Iagqc8v1SE+0Yp/QjrkdCjjC9/pzAE47UOQtPyH1z4WuZP3OkNC3TuHif+KPS2D0
0ENzQjufVCm5kEkuM5q/bltx7xaxU/ephEN8xIcRKNFBe0N35NI2UlT5DlRVEDIutigFmq57GF9U
bHpCTXAQjxUPaKfVjvWjhTdIOLbxUfmvMnpn44vQGcHn+kijxERujFt3dideuCGOEDgysYTTo82+
AzrWv3PxQAPJBWbXilZRtMGr9lfUVqULJ31tzQJ4KlyuGIe+HrIrCgqm37tBySmbPD8YRajC59Q1
ku3hLXLus1rxJaFblwgea8SsnYhOKN0dFWOFwEwrmtxwQmVy3pUViC1B58iQiylmPCpn9Z/r65kG
5zEorv99F+84EenJN4JbeYqu1AqOnbdE5+wMhOSnGm4PewtHcT0FnvIOWtrsrVqIfPry+XBaSp7E
EyEpDtxR52PXTmyIjnNlJQQI0xDQavhwx4LTnEPm8bCTPwV+Arik5LHw3NyIDLw9fksGkO3/b53B
KiHXJk8nLE8FFL+F65b3I99FtRWkXdFLVQJQOg4Px8qONsrMHFNnEs2NuGsWBUH0vlsdXegER080
vjPBRB3ASqcyesZ26yemKDZS1K4GZlc8qorwvSEthJkwwfG57mMEbn0pAzFcwbMmVRmthSpFGA4c
a3Ga13jjOFTwsRGkoupg3PDnqiYUUJuYZ+PiLU5TeifNC4x5YZE35ZYOc0qJA6waKo0/bUiNpPL3
+Hj1P4WJPyuVD6zbe9jVeTyjNkx8roPwQtXr83b6i2Pljj/BCkUmraeAS05uHtqqGv+rDBGqudEO
WlYBQtG/u5GHDxp4KSn7F5ebS7++1qBAptklwtAQnl9UNwDraR/BrXkrMvTialhMWvTpo69CHC6V
k4LsefVQ+KXTDCwkXryNvAVgXSQ2QE6Xr4/PYmyCcjhUCe4RbdzzQgRXWk9yWLFedhXsBXUNbEm8
6xd0naknhi37u7ID59Ywf0ju3pDQXrZBfmQ/cHwuOmwsgeA2GCuSRYTS4ODF1c8h8BRCoqN0R+U1
3qxB3TSoaB31VXKo5lYQIN8daN/eviQZFDYRg9O9zJo7mFX7If1euAA9WK1Ku7QAtd7qDmXcgKqQ
A+oKBk0HI+JTeVHgV5h5VW83/62VLRjaapRteNgxf6H7rZm0f0SUC2ek8sv1cuJAcJBW7+9diJk6
Lnj4Skf68iDo2zxeww+fmiWDAaz7fw43YuUzFF4FNPatKmn+/p9cxXK7J793rGlg1bEmqkqjAzo6
GdBek7NAREsWi35pNquAwxPM9OoOjuUJlu7L3l3RLxwG2a2SY03d1ZhTzBD4lLpzgk2O0K5Wjul+
olJSkdwc31QvZX1Z8I0wczTDUpSxNXni92Xlt/HakuzxLzjp7p9/GL8b9o+7iG9/rIrPEbLTS7oc
HPka08VqzMBPCLInxRtfIznqCNVxvKQjqMLz+ghLkv+Ue2KiosS5dchcsaIYFLATD7fj3LUGjGFA
fD4N9wUjCfwEXHIM6fxZ2Ni6ngWj7bDr/67GfnWeFwtDMgFNToCdbfTrf0jcZjyeZtNO27Ld4wQP
ulWY2k198k927jC55dEsVqY50fP/BV6KDTD971dXOLvllMl3m743foN15X1VbMTg3xmKSvwalCTR
6ATBbOEx5ytukaW1GMUoLtapL+VJ5GC9x+7kGcmQKwDePKKaVp2b+O1QeAHzWXAG+2sd8zVa7YOu
acWIkY0T8OKMqEu3lvHnYnltdUdY32RXAgKJ7PuVeYaCnA6U/GCbeBeB8t0d6gUTIxmdE/PCXQEf
PSXQiJ65z8ZjXWhIzKtQwWL9Hx5ELoXfftfWsMX4/stskwsAjPEkZUSISl7WFJQSjO+dr6wL+Fwu
xcNULSk+0ntnNyB2JNDIwtR/YOBBMETl0EMpXYnK6D0TIRBZln/TzZKQsuH3X8Env9Qxpu2L7aYN
X55C21iygCFDqKHuxJ5C0wK4O2AU/as8MUIk9epq5y6bcbNjojbsdI1mVNnrwdpuRXnypto8qxKe
KldpIVVtoc0CNnxo9RS+8fo3mcHw7NAuNohOuexec1ttS/PVEVN7OlnWXdSL4dlpXjEfcrMUCPQS
gA0riV8JMAKnM4qxnA8nZpGTaYDcDo1rqHTDO4MzrAGpudga7qmZyEDf/vxGjdrK8g8A8Tt9JeW7
P2bMd/aPzwv4yYzR046p37JH5iKjZq7fiQySlP0n9x+lFOUAIB9o7tO2y+6QqJD2mI+U4o23houh
fymio8hcJQghssv9QOUnnaYdeIAffPidiISq7kkfCa2leDlm7dY3MlNmk2Tiea16BrPIpi296u+h
6CTNMBNL1dWRwQghs8YrImD6/mtqBjVoAMl7KJFLfKDF6AHNSLLVZrG/+hhduo48Bmjq1K61yg/j
TqXQXTGIo3x6VuOc4q6jwiJC8JgFqHS2q86ptIe/tspDO2Tim2jGvv5fZC9IT6gzTMFVx9rdi+29
nH2AINgF9LEeuG9IDVJId1ZFIBC+bZ2f2h4qlmnsy0OTuQ6oPCPd6EPB3kqZmC4h82CrBtPOoZ37
CmLMkGzRF9imcUrt3CMC0xY1c/LiyEXG6UKMSLbPl588B3c6uIHw5kwXr5PS+/cO83AUrhFhB6bR
n9hYzU6a/EbE0yB8e553JsHWxe6H/ykMz732BEsWHlYDw5WfeVmnUUFjp9Omj+FSIPEAH9abh9Z6
6gtHot0w+lE7Gifct0hyY2jpKvzxfGPj+PzbPMzk5ckcI78IVbYgZYrXHGZ0lETUApI1tru2woQM
HVhviftwwX0crFTlI7axuhRL8Ip2dinKT2L6Mp11YHSIzD9ja27OfuhhSt6CCkLDXDAmVyHFNKJH
sJR1wbhFI839v+0WXN1I0Zv8WwbUy8bnNHJlNO0GIYE2cciWNOGHmHx0BZpkCeNLnxp3scEJNNwS
b2qshrP3xq83658f8a0Wx0beyS6MwM8TPwiVK1qgvqrXjzWKNED5XAuJODOG4bRoiWa27h6QEsqS
oEB7J1LIn5bUgI6ClvVxttOuDH90zYC2MtPZyAdfeWM/Jfe2lucFIXATZBg3tf/YYDL/hJjTwizr
EJii9YGyBOMQ8+NNZIkaagkG9A2MMGpsN0waqsQd3/U0C6BJDDldmSKS5hfkMLsE/TsDK0+dioVb
4h9LG4Gd6gWJdGiQUBxs5i6ujS3t0cP3Wo3IDIYpeL8Sq9xsC+Abiv98GPp++7rPzYWlK4UIWXcF
sxOkMx/3BR2fKG3tVsI5q1aUWQEbwysvxHpW7ki/BWH0/GXbhbgBv+9Jmoc7duljXjRod2iQIQHH
8/LD4JuxkCXhVxeORhuYpI9O8qs02ak+LJixCrbWMBa1Xd5X4qUiNvkoljqPGpMTyq9FHlvD6PnA
XXcV220rzZw/AUoS4ie6DywNLPgCZTIk+r7qUG6XbPNo9QpAhMxSfl5+xTxIelFCo/a3NZcJkE6C
OrucoSRtrA42LPmVyFnWXlOItRDHtF2LqsliQ4ju0cUbaVPeCyCOPfu0puDa//X+GNxIGhCa2hVZ
1YnjKwPCZVKuOy3JF2G7iJwf8CJi/PxloZOAWFwwkat12eh3khX6jWEabks6bzbQ1C1e8U7K/8tO
gHxtEWxDdnypksj4f8775Zh+8lguRHJR0e1inJVi35dBmKrMliam8P4KdopCSVSlUvaZ+4JMI3r2
gEjCeCPTStsFdLrpTGlplCkqS8anXmjT/fN4LiotqAej4qpZbPb1rG+2lCfUGfxIbWFnX7YIfuPl
itELRJFiYq4NZQpSRXg2cb5z+/iBouKloqnkKG4lZ37yqd0DvMXnjkAE+CUzG01oddrWgGh8IHei
QpsxbcyZUEu1qGT3EWBB0LBv9YF8jm1fNXbByKdLR4xDN2YDGlHdJ3QsucQWqLPeV+WQ2JsNS+yn
0i7kdTwhYTAtcubd9fjmkDK6W6r9n8sHid6nntpNz6V9OSIcynnPelhUPp77cewvr8Ux/lZbrZ3R
1roHmfFRS7ZKiAfVzBAZlQioCgB62Pk7KUYLv+DMK7uOgZlFsngAdoIq+XeO/7Kb2E/KkoEehrDa
qGqfjv4M7nf6BJbQI505N7SrLFQPgThW62s1s95Nqx0Uu4by9srzGUYGyFDl5cabh/tqAFtH/gd2
PpXxi8tzofZr91KAMK/SdomLeq/irVGj5lMIcU3JWSl2g0J0hLEsiWkHQm7BoLqScc9njOdHN4TX
Bv1jFH5Xr73MaK1tfCAVDOgHgCxx7mwF9XK32OkB1xdevFPkJ8rNSGOV8vUnjU25elfadkruq+St
Un5tYnlMR+rr+EfYe+mndnynisNjzrSf8A1CTVBH6U7tvTHlzjKyrxhKsNKprkZQDhv6io6IIa/z
wpYH9/P1ydjkrp0jJ02TEM7P6Y4AVR1y2zzScxMlKCULKHZ0ec/N5kmkvYde8h3FXgLQQ/B9W/a8
9nHzZopGRKBheidwt9+miZYpC84xzNAUKFf9fLv0LO3zcf/LsoJ1AYk5p51DKIiXucbmyBp9aOqM
JwaomtRal1Af/RXy4aP6CpFSi/S82/mqPrrEtuviULgOIt2iFAhv0IDTtrvq1WQ3wwKN21bRGc/t
Tktp4/RHZx+iKKQ8R7IYdmFHtJs5JW0O9x6v8ZFX2e3ygr0ON+CiFxYEyQNDt6Ek/pQxXM9HVQMW
A1EMNVxInOelo8RR1YZLu8aXd/xp90ah9PKrPwxWKNT9Vm5J6LWWi/mHvCLX95UEmCYOj4nrqbzc
Hx6w5tMzpc73yE+PvQL1LbGmd3Yg4KX09IT0kwiBJqUoMC9dwusOuAuIXKOL3U0Wb7ta/wvkm8sz
V8p9oEUsJgboSgnsBI/emDFbPkQiegGUUZtCr+tL5GQ1z2y/ze8JvyrOyXU2ZIDamkWAtfXbs8Dm
m0D2q8UuyACRHgJhaj7Udqb96LToXGbHThe2G7aX+6zHTULhnTMTsz80om2Xyet5YnZwSzKD6qjg
0adZWBtQ3FcQhgvoeYQPVCYE2dIgDJIA5WfXf5jm47SINFtVD8Fq1VMTna3jkGqqFsdYbPMnDBoT
fqjPKXSkwxHhxdC+Bxn6phvok2/21epVMOjNapI9UcWgaW4dFzMoCyTzJFR93vNh7D5GgiY0oihC
UJ8o8NAzEGZxAkxyn36EnauVmdxtuuCpHXBBJghFhLj4auFhE0tMoUXMwN6riXvE6U0mYKfgoPYI
aTINmWXxVeR4P0Bb3ffdetgUW3WfBQy8Wo6VDOcqCiV1UEvfofPkZ+9NgouEcrJ0fFWq0+N/baRx
vCwTBCbzeDTm6veZpHNRql4gRSpczN4An67rLlCEM80LdeP+SQNISej1XD+mNn0X6kCdHkX5/mH7
jQE+g13/NU+sCRwY/P659gUdWuCoe+P8LxpOjjDSYihCOPhoIoH3wRVZcIgRspOh6sATZ8yLMldU
7RgcOAQcXuAcwu7s0Fb71GBBSKiC0kDBpJ3sxhJuV8fW3fR1qFXlKINXjxbCuD3loG3bKmMRtfuK
aZ7Wj9vuH9PUBuqnMTYRTG0wPjzubGfpXOjIKR0f6pO+59F+49Pdgi925+heyKusCacyFyVAhZgt
jugIlKzls4LpQzfbeaVa+ZbPeZzkssE74+H0sD4damPPv82d2yB1A2GUpBq/Wwr2w6jHS++D9JsA
QBqCw6MDk3v0wvZlhSXslFjiNbTM9Ln5Zn9w2ig955Y/A/KjGaCLupRD8zuR3bTHctMaCKk8Wkbr
WT91XhdmNYqio9PoUJWvxfQuscawN9XNLZPP5NvXl5/9V3CmHGptbcI9JfncqnjbArDNYTZ4DzCh
1vRZUl6i9OjKCOtneuM+OFKcexFoGiTZCB4z9q4GcAq+6bgtEN5t+eO+kyVqmiDLCJAHylOyunoP
VPQobuYvNA4uja9YS6S62EHbr5nmhbji8cSWKgPpUerHFJEw/Y+Pwr3x3K5KjXFApV8+IkaV9opR
Ub+tQwv+JNn9GtC14TdUy7zF/I7IW+FijbF6+91iZLViv4RBK5Z30KxpJ0VDEIPhWf9PkT1VZLlV
GcoHLF4caxhve9Xe/6Ib8mzJL7jYIUX+UYSXHEe6p8tKM78G0QfOZ8uQShcQA/eEKsxA0a7GCyaO
3N3qFyatGdm6nrcumoqAwbwBFFu9JlMiqvPr5LdKlObikF47BN+HyRryN/HOBTCPKofvirqimkAM
MZR7aDOCTTp+1J8ErWutdQ2zDm8XO+OyRB3VZNfqbgYWOxGg3HVQPQA6YAM7xaeJb6hz8wz4v2+i
NL3LJ6HnrNkFOlD45R7euR80WPCiQIIHw+vX8uz34yiPKrzLHlTn/750G7/z3E6ByZYbgB2KG4Si
vUdEPsqc/WZbxxf+zCAiBJqDTsBWgAP98nTFEpvFXHCo5NqV1dMchKZ40m02Tda5cs/FVkSFiBNm
33KD8XWYOWCIKEneUywgfBzkueVUYrf+5ZlQOdgBDotC0xxR/murxEN+l5Tiik35IxlI9+WPYY1H
2MqLoUOsJdFOcjJHk6h2EdWNmk+c5fklgwh/GTWZwZzabGaDw5wQ2Pi7XGmnpvA+VNLjOaZoNw6Q
pOPrDl06HBTRk4JSfPbdVwJAEOuweBChOy3bAlEvc7VADluVorPmQbHxCK1Dz1fyH1+8RE+XXqED
KO9ZvdQ1ibkq170cxyzyMztDGyF8SSr6PNIlxIoyyq5vR2VRxZ4cZItReFXMv8z96Deuxfr+VIy9
pY5HsEWKV8bvc4eq69g1YgcNws9bbOoTk3w+7uF7to4sju1bkRKRQw4I8b/PPqlfYzNHtCRODTWy
ozBZFnswDPPq6F37FPt0qmkZZi0u/XRiLio6GGTmphl79aaA/hGRsz/XljVMyN5sc0SX9NxdUb88
uT7olKZbqpewKGZldvv8HL4hgp1I6/NxPRHGVyKzmFs6Kj7mkisCIwSqQzPoB1x5D0U94ivKUdYf
edXnvytgV04Nij/a7ETvayrz02VsP44jmPmf0c6O/wZo1zphUM91OYM/U8J4WRZV6Obi68VtIIPp
bi1hW1j7eoBpzsMMYwc9NWBM3Bpk3G84ApSJgZ4l3xXD3/96Kkgmu+lekNlGGpVyAzad22jjTG2+
yyfBY9Vvm3NIMEgQQpAu8l6pqTqwZ9zBGB1+7vbef0h4LMtCLj/tst2aGcD8LX6EZn5KodtucAVF
IMkarsEuUYWEnmJFw9NLqrKRdZsWLXKLzWdyq7LVF/MHBwgjkPEkzyP6KzcDra5/VBlGdpwKBIgZ
Kdfozzg3oPEq01c5X2AXriK3ivNt7WArAVGuMhKvq2M6paG5gUL+//PO2jfb8cwyMIt+R8k0op/5
BZgwBwHKeLaML4bCzCcfpXqceXTQaKkweQrF6jKXW2jdTsVeMdPkh7WKBKWE1z5HkQE1W+3ZGteR
t0qCbzQzObTksepf2wbQtalRouEUBv3cM47qR0gYyZY9GPAYxnPcVuDYLN/L/LgXxVbw8snxn1zu
L10+9ReTz6erW3bpfc0i05UIlP+I7AeM87DAtXxwkrmPSm9GfDgnPwcXOUk/+prm+V4mI3lKDFBc
NsYF+CPaNFJG10wRxVHY0c8o04FiOBOxIwPZgbweSlBJx9mA607N31xPJJUxLd2Jvn8w57NCQy5P
0zFvvreMgcjBkd9Ch2/EaPLfVoZjFw7aKm3fqL+kAiJLEmrEGPdSvc+04dgkR28fpywv7usQR4eb
R4hiARfwpg4Qo4wTPuxaQ4PnoKlQJ8orsfBVBJb9lBW6Lf+Do9R0SOn9YY23RLigPv1oNKlRkzI4
PqFEs/6Unzdh9UT8XV5h2yZaCaUb52h1Y4IlX8xbAQ4LkI/y/4TWWdtaA9w++TwgCl8YERMGwWfu
IcJSi82GcmeLiBK1a607a8skM0q3+/HqnuFB+fhGfQW/BOYNvsmmvAmIo0234bFhME9K8r1aMxdH
S9fT9yWPDCjh0OxYszEuYAq7CsezWj1oy5lcjST/95PMW6zAHZtRUJu4pkZrSqQRNjxyipAUMzA/
aaMRPx24ENDL0gXO0YCqgu5ncOGhjbwDnRGyyEzph8pENdt43W0ULBjkMl+SxEEIrzWfaRGNeiYv
vNnrHzHcnuEQELqyJVyjNZNLHfipLgcEZeYrweIi78mV3rSruaCxQ/HBZi1ll7VBYiO4E3awiAbi
Y9VQFWhChfnaTMOJfnA5RBg0VvVFcXJ7Lv29lF2YbugVUHGFq4rIs3kc4kQ3OdNBxA40+Q1hWyDX
8XtG9HVup+3W1tN92B5tneMd/Bwrchm8vrbErDulipnEI8zAjqfKA9UzgpzYrUXdi9/7QrC+V8jk
qHzfbO04WRjr5+K083WoTvBlV4PnCjDwxXw2B0JhDo/hfr17Fjf6sggQCoNuXj8Dbrx88TsZpYYF
If8y6oH6a3XJPr+81o3jw36p/URqMgI6XAoop+LU6wmAKSPAGv+FvoybeqB2qmJCrjLCEOEnvNRN
eSW6Dl5Os64VQoITvyd8Y1Poe+l2yd4R0rARrWzuQ1JgLKTK/cYm09vTkuv1CTad7vtZa33X133g
rCi5TgcPVbkTeogPh4Rc7UDKL7CQzpsb4U8SDJ0WXDjjQq9uj/J9rHW1a/kKtdnxMFdI4EUmB3MU
/tRb/Aj9kGLra9AqwuLZMjxw6+0DRxGws98PbaJbfZCPj42L0gzO7HqVlkinj68i9jUPtyJuq6KE
ngyMapv0StUluI90IVD6bDHBw8la09x4lkCc/9M/dLlFTyiFcFP9Qrt/DPynwzJaXsCJUntjzFIP
NGwiUuki0+5RpxNCDrw4KdJSh3HConcvmewAmkFop2mq6LCDwKaytNVwtwV+W688qlDkiiKn8VRy
1e7HtnZKcmVk1wZ6etqhsjasP1IpTSslf7Js1jbgydnW5BPXR7EFjFV1GTFMibWkfVC0VZffc1nv
XhKaxp7U9d/JBvJxKLJKqfRVFSQ2EbYcNyaD9lmeB7cPpmVr4KRG7j7qGB8Wr3SU9B/dRGxjtK1O
GL1SdyEEdt9nBTbeMv1ceVltZJWtZ0KClG4Jznfdyj8ml+U4z8f8rO9U+EM3FKYu8rDnBGGKnQbQ
XnQCG0dm3BiImvgiZvFZ9IsUTGuwmcIvhS1eICNEiDYORgiDq2lMfMw1UYu88H0qc+kh1j4Gul1w
TQcDDC2PFTNeyMiBnqvbuhBMbvoJ/rYlsqJignfwZAxcjvMFZEl8FSqtQui0W+7BZKP/H4yUeRAo
FKlw7vQpkoAIQv0kRJd9JaQhB2I4ULV8j5UPQiL3ju/wV9KpMzNoI4teuUfNTDFihGuLrHO33DKn
3fl7sbjqc58uAYMYjQvqJ3DV/zuF39lM3miU1OGPtk/YXeDs4od6ecj82hFP2s826SOZlZnQF7AH
OO9wmuSvg++3Kf6xDL2IzmI0HErf6XrmELOjLE1CQSqoLh9suvyowP5b29BkxWPuShQMlymYogb6
Z0g0twcZ7wqsdzWL8ZpIreh1i+A6l8MYh1RNNqCzPprD7zm7LwMzL4oYd+4PLs2l/ZvLRqHeAshn
7/ZJ3JsKmNpF9stK39s2alHDvapC+G5MNxB3a+f4N+x4malTMg7E13F0uJEf3vYOQLTa9ksxNiQs
8J+eFQ/W8h8rgnl0t9kREk+bDrfeTC+AGdqIFhafAOejkEWxyhnHJd+VZI7e+pTE1ErzGVuT+yRA
P/mwAEp0IZaIqNgiyFgp8aR46LgjSti9U5ShM8mJ8HRHh8K0p4xP1JDXTtYgXy6WEWGV3CP+8nOE
/wXq2LdaHNruXGk8rFqv2UFGP/tG73SQ2HMwjAFvx/uicrfzMEL0PXyGLGOWOCuIlPeNdxDcww/c
TSvSpCwzQn9s/pIZlPURhhgPGgsyCzLdulrM3avcFuB8Y9fN7bwrdtkLokM/x8isLj4YrFI9Zx4U
yoISh6WCNOWcUX3fAk3WLmhqoPyJldeojBAyN6KfTDmaSM6/UTjuXW+i5wqMqG6iuTS4spmtJJyH
aslZZDhiKyVAh5BdOZhBGEg4TpENeeyGzu1dhMAXIFbO6shtSbSqM5sTkKu71AtSx7r4K9R1Ni+l
L1kp8lBPb8th3wCr4VROHE3lTCjHyXVOnwdmirhhU0fbFn66rUylOotG6iAC40jkjrd2+reyJnTU
alAXdkGWbvAFaF6XHbUTSxKAHTVJoabGRhVx1PS0SQRKyhyRWvFtNTcecce1Ssk2/4F/uluy3uPK
Mbbai1BQblqTez42v/KK7XciDo+YZlIhGdTV3UnXsud5++OpBP7fFAGvGDet39FpCScHCHekjUJ3
QxJojKBQOgjAIkH2UsnURB8cuB6NE1iREeJcPvXxx0HDraiS1XVBWtpCaHXNdgVOfK25wbpNnNdj
WTY8lE6h05hhwzL5Qyw0vxjdDcmc6jBC2vAlt1JRZBv7316KdJ3ieCu7q1sWskBFhOXEjIQYQxZ8
uKhXv8Vf54iDgalJ+n4N8E8NAGgSxrZJDAngmBS/8HMDk57aqlK61KFCPQKFrN9Oc5ECFOQdMHsP
otmnAaiQR8NH0tQWhcP8jviZMv4buvuvIOl6zq9aXEJfVPngj856ytvJp24n/mPPs4kkrNlZm1SG
qW7/hjVdSk+0bI6lR0Cu25ovwWUbcM1e61NDC6xjk3iOSK+ztRZcmEbnKk+5FA3WzzI4qabFysVS
ob1KWnWQjqKqsTIApPNLUBIA/KTw/GOFDAQqgNwHHgzNiBVJJ0mK2tq56PFoZTBoOdi05pHEM0rI
6w+Aauoixs7EnBC3lvxYgsCNr6PupeV9pX1OExrrzk++kenk2xgNsAiH+wWvezltDFjxh5P5OwiK
DmL0vfHNODJACEEq0sF+RMorGDyrsUEEP/3zird2dLkzxFAgHeGA8ivCNxiwJ85blASAElYbVpym
Ni7Iw/evRChnlFmX5Zokf5lFX0qQOv3Whr2bZ/HbIQ2X1TThWAVi41O/dK9LIp51zTOKlCZhY61h
VQWFu+qWBt+sqmymYDk4q8wMHenA7i3nDRMEgA8s21cFy5fmxHXV2KNxciaYIaVTNKx8YDqi2wyR
YLwDJTLS52grn67XJ7qkUGUW5FJaIAH5JLp3Tceoy9R4i9YnbdwpfPry66aYmfNTnDleOYQSz5WB
2t9RqLlsF8jdQCP9iB8sTJCI2vSFzXlEDynL3LuhJnIluZkpNhZEpqmX1smCmJQru2oVLAkC/Bhd
ZHlpxTmBOuAgwScdBetzRCRnqn4iwkFPgfZ8UHZdOYOCwROZTM0R4hnFEToKopY1QiHS/fSjcyW1
WzR5GrQjEASrpR1KD3XMMu0M9qLoBlCPo3YYPFbyidXNMRV4oWQk8kOoRmAc6x538NpyEMcQtB0V
9LPvzVexKZ2OAMkClz067JWZP7PToMDyRYcqYMfrgIlPRH6M7V/Z+q+xI1K8+PxFi8l1vUMEfeLk
YyJKc6x20O8WvPQ/qkgGAUn5oSGaqa/AY1I16C2iYH0hPnUGJONAaQKsFdphAuN0Ca4ju3e0bT7E
Ja49f8+NMV0/gKKPU7esbuRwxomFl8mYS1DS4v1udKEUUnrwaBCuTJtDc7StGB3BnZLPEo6mijec
Y1Y6KN9XDzhXTDirEsiIJ+eYrpvw+TYUMaXbJkzXVOtM2fpFuEqso57XECbQRfG8cLJTuVbyiQ0t
xw9yMK7gwtUIajJvWQ1gEL3ymQMirvDFwKjoW19By0VkG/qDs88Jn7bN7W7Tzx2pJEib4MxrP3mJ
Wae8B1q0wCaz+7uJCq1OmE94e3H7u6I3LtGewTPmuWOWHtc2E59uJ5uDsMnC0N6Q0qkxvCi0G+ZA
WXZ9OSKX36ZVyfM5tYwP2VTP9FTiSMmQHEeazzDz+sCR/KLI1GFy3OHuQN4mP/ctc4W9vMlk6SUE
Syg0if3Pi9x9c5g4fxvj5QT7eH0krbkrzVZnI2LOSQ5B6xG95xJEtycfvJwgxTaV3at9XnvK6+WI
mJG4xiB7wq+x+AHMm4Ap2HrsQN5y7nnzkFS9EsBCG8+g8T28g7jE+6aT7KIAwXOoJutUrequWSQF
SkU+Qm/9vpNsU1Ts/pMQ2oY1iCssgeH14yYW8iHp026lN2UPALlphHmurOACffvWLp9wh9hqcTn5
1egOHH9zvdvcJu4fSq6zyVpaamZCp2MPsieUiENtpnQmJVEko+c57GYG2cy7y1abC6+xuj7Mreok
7yIXD+j490tHRes8i+woQHVlIxuzS+qDEz/Q9UEWaQFkWDyeuUP6kCEy86+hyeSInCrQKWomkQNX
OIGo4go34dJPU6NNFNK3rn44E0ULS1iKlSxsh4SLKODLisQyw4q+U4ZyYi46hGJJG3KfAAUAmFEs
tQVhEvSIcBRs0XpW8VsprwdHIrqXgryWbkiWr+LR6TikiLYcoYhYFowibfqR8KL4Ahb+Ms5g3/JA
EExNjzidKJHXfXRuOpRY8gR5R4cU5/arwNuUYdQYUmNlf18x/pmlidj+0wU+EeLGOTa9ii3ol8sZ
RwZyCm+3Apgfa/1qZazWywl6rPAgKLGgkO3r23snRVcR59cjDPQa7tjcrRqpM5OrKiaaFhzzBQ5R
ligTQtHplDmtdzw/FoZItTnWaaO/NyAGJ0FG/xpt0MRCrMR2ABaL0ujSGh/X3t6gsmG2f7LzZUXE
eXTqe0WC+NYg9AQeDVTjNZMETGHTPAO3LXvIxpWP7jub6bPQJl9FFngTWULNijT7EzcO1nlO4nV4
h1CspCIqFC4kKVaB8D/9mPRibWDKkReNV9zX7TZzCvDz/9Ikm3QfjFo9PO0zIjcbtLJ4KRvhVm6B
xFSjWvDY17JzZo5ANyZb3SMRZV1WqyT67cvV3lOtIp8OPywHjw3M6t3W6S5W0aIusW3hAaQBovCN
luq+tgBu7q3uX7UMzV0z7PgriSFTUhwSqCCLKDuOTRHwaaQNEzhGZHFAC2b21W6Kz/aIDxx+8vNq
E80nkowocWN3ZcNfxvl6Gvao4+eegf7eJ6tSskbA0b4C+9Y/WwcZU3rnWxtePHvG/nz4xmImOHt0
uAW2vg0TEegN/7lbCO7UIiY3r+mq0xSBFYBXWRWsNIFCUH7ER68TloUUBxY6XLtA2yrfE9INY4Fp
UvXZRNX4Csi9P89s054YgA9ubZA9ZfHqiL/eXgv/yR2dwNnoMrvcAlKseX8tsfbOxQwja/CIRyqO
WfuELixNy6d09BLY0J3mAnqYH8BiOvVsYQJDUYTYZpVU1KvrLcsbL1xiJHPyGwNofoYAUwc5hxIC
RGfJCZZRspa/i99CiT2VfysOgqNhstKEm0p0LCg//sZvD2mF0cMDTgi75ZroaBKnVK49t4sGmX1E
JKwAVpk+7FBxiMBaZNTJXDuTMhCKfYeMWJ07Ns19jOxpOsT/IUN/JjlceANLY65/VDHxmPg9NXjk
2volv2vYs17bBQmYeJS0sJItdkTaIptRgX5ily/kl8+MW/12Xf5Tvf0ZCkbkNXoPSMkRTfb5CKyP
1+rYdAvvfyRyT94DER64v0T8TbES9x5eMlfIeuAQB4o8kezAZKCXY0leQMs1Uyx94CzMD7NjGx2j
oayj94BcQI0nRkSJMaANH9oqAK6OgjuHwlE506BLKfWlRHZCOFVCdhVja8ZnnMKalp3nS6DDOL46
dUpZTKftTGqBVI0sPlmmMYRNv6ClPUfIyoyk3hpAGPCILMa2W4JWrdCR7MOiYZwl8ZYSDtzwmAQ4
Puj9Nah4M/KfZpc5KWjwLZ+BdrTJUmVOE4tXCDMbeKKPnSlOMgA6M/pNCke+UBusjrbePBRX6uyB
WZzURiZgkpyS2JDXn72Y2NDq1yZvyWPxqECyzBY49j51H0bXxVuRTn79H5CGkHwh/rK1D60ZY3KS
p1GlAF8bVtJYnWD8JV+TtQINtuy8bo3GMJHLS88d5OS0NsLb3b5Lldv0/585jijOtrVgzaUBd/eX
ZUnkLlbO0HbpY/lGOevUpTh5utIEnZYxD1Wjm191wtva4IDEtKGfGGPMjf22yON6Dgt67395+NIl
JHHabTnGN8deW535An0lcmsWvFWCYPE+JEOm8DmkgkKtt8n3KJaW6ID4UW8P2/KduuBwNvtt28On
ifD9TGlHSBL3/QJ7qmeGlRXWjb9n/oqLvwWid77GPCA5ksmNpFyhIiAfOsyJbbk0393G47Xq1X+U
KsUAtnbsqafsy6LvI0lYonh3fV+39ri3kqcDQEQjHNOBXwQU5B/7uY4sMSiHWcjbSDQFkBb2Hlyc
67HXiJbDuanCFJAOI6MrrEAxXrPnLZB+pCDdHUKUJfZB/xIXxHkqfTv6YK0SqDKflyUPnbW1fzLt
ijdFoSj+3h8pttCv8WCmNJbLgpycd6hScKLZ4liy18SNQUPv+zXMgYiGOTUe2tkeqUqausns3yYC
EHHAV3ha9if6UDsHcbsc47jahRjaeKRvdaew6TFi7+xH9tKdCJe7xd1xC5zBsF4yLx1Kh7H3lNjA
R1zLoc/9UfAfBSmt2UEKmsOdjQGpU+4NwY38wnlyqBDC3q2/nterRRpBGpJ4cuc/TLfc3nasJZOO
k1RBnaU5JL5XQPkce9CTngVp2s0Utj0dzLT1+nqNrNUmVWi9/yhH4JfxN54wrQWsL7fNBHFrDLCc
5ldZpumTWBNpeCykSwTHEt4epsbWcekUKSmg4bKgLsf+dvuw6heEHaj0+3ixR/cEuWL5AXCj7wzI
/eeUzhACJq4okPavnkqyvZa/Ar89XHQpHFdrBPKZdvPUBKaqoNp1CdjpXQqDVVzB579TMGGpjt3X
KNbL41Enh8DWlE55PjZ7f3MJRF6XjDlk2LfMaFu/Sh1uMDVseoXkrwNxi/zM+VSaWgF3wRmrE37s
q8UXu7DcMzacqrZXnMtjr/sCu4dSrv50eGg1O8R1SyREE3Rzf7QgAfHVnx4ynufvHObR1GOrBtin
7WypEKatx9Q7zJMywtKiPtWZG8VhGJeUNMf6s8CsFxT9WK9WD+rAfM/devEllGUQXnVcNSSRcGiI
rC9S9H+8G+YahK8+Dx6uIA5j6MNnvKSGc6IR+WQVJimQr5J4HvmQLmtB/ABkeQ+TObYmQ21ygN2W
MH3dk0uVmCNCzShCtO8osrrvCv+H+UpkKJnLld58LY1xiUt6Rsi8gsBX0JIXx9ptED4cQ9kdo1PQ
XDl0JkgoB6eVuzTLxuldY47Qlsrjb+aRAaVDktmHv0qjMGn6i9++veZfdh6nuztTf5OtYVJfBoG3
ydw+Tc+hVzUVYTK92gM78T+bkFWu8wIAULsj/1v0HJZslkeJFSoLcK47DxXIrgTHksE4u1eu21r7
yZGM7AAzRCLYS76JI9WEc6o1hPOTZdLjNPfVrjknlppThZOow5JrVTZFSuklv75NhF3ESl+jxiJj
YNdPVPu2cDYQmCN3KS9NyD2LfDCOc/D0HJUub7kcFEAJLUDJnE0EzTBtOTRDfHV44JVRAmVuJ33K
U2BxDVXV9wX1lDkX8T43n5eVdr3AOxjhU6dEVpKFfvvyAImpgk7cEOpdn2Dh3mcBvMjCpHG14wm1
VuD74KfNIfC3vFt9yJqdbGj100QrdA3obBK99G5CABDRRELEhSuJfb9gdROUymuZg/LRz8KCnEOU
J5l6scj32+pcd+qbdEZWqB5vSYWNv54hCfg47SHG0ZgWPFMuGhzPwCVxIqap5Auq2PaMuLB001cT
Uld4njSbgo6J4FePYPq6sJLwKyr1Q/QQzmJCOf0PUZ//a8u1f8QxTqRfPfiLlJIorQW/TEeEKyTf
LAbtV6gi3wVPk+cn8zLU7G07wmG8Jfl2526cC8gE6KTfzhaYeKonzlqA+ZOsz/Nm5a+HuF5H4ZQn
xLxRUwPMUkatnUO1cO31OBPlD66GplWQHDRZDeJAd3FzLleAqIeOneOVuop4cOPH245u7JsX6meO
CQYDPW6kmpwK2IyA7+3lhARfLwIy06jmf9VfwF4EJV725FtItP5S/h0MMEyp6IFwCONwW3SRtyIR
P/KmRQMFPDKTi11AREL0hjeZaAXiq56xvz/PgmQlwAUk3U6XtcbH6Rqc+7SQ95lfLF3q/mX10fpi
CPd1dteX51UWj2VrADAU/e/aekatPChCZrVRask7z5dxwwMWcjocNWCS1FiyPLJ1Z+PbnCUrsi7O
quKfg/9BjC/Y19Zskn66FkL9qPNP1J2uQykYdkglplnGfyjqfcQQeuD6nCdiIzyS5nEZW+Q8gfpN
EP07EWOAO2m9dhO6bFIAeWZsl7pOuD3gX/+OQgfbxC162qIPcAtA5yAIo2yrRVWXDgY5waNka2Y5
Q/fbWbqinrTnN0oaZ9vFJrdR/OlTH6U1l0LmAxeFnFxm51y5rMk+Zp7cUPguVV/1gFQn4YQQ7lor
0tiI2Ijl6VdCOn8gH9Lotas/CPSIZmUYudwNCztYzImaK75qUrknW0Zv0t6/uFm5iT9OWuypCo35
25DcFpTjtqtvd/G8dTT178zXQiXs9bXvZSkXvQFEVmhZgMtoP7l2Ee+tRqO6wKWbI80e81Yaeyjo
pC1u7qkUUmVMMF/hMVb2wMOp54NuAkZ1H2uKm0i6kgDwa0pjm9sp3EQqQ1qMnlGOO/0EKcSYCy9u
JnGX6je7iKKvm59yGLFEOXKu+lUK13sFGNuvuccQXiyM1zqlXGTcai3hQ1oC+1e182YNaqHlNvy2
aQ8sW+idVnkxMITe5gRiwJ4rxbQgV/EbLcFmr56U16Qfya3nYzUM0y/UJpodkKoV6qQaL4WIxJBm
sU+mVE9zrXX2LP9iZeBEYQwSvWKeQL6K7ZNsSY9Xvt/49p2bwoBGjxxQett+XLN+wx5T0Uft19Az
KNWq67LaRhD4H4Wl3eJaDIB1tQ4OPnMr+aHijnVX6BzMppMVqlY1UF46pRkxJmVH4wpDzvWMnVfT
zmjQaxxthfytymMaS7vBOoaBgE5vYf0BlOqGLKtS4F9ro1JnLiFm/bGuVBS3UmSsTz3dEKyompSN
oAGA9GNjMOUGDciRC9VmECaLdxnHsi7t30p1zk2J4rcgv6DMxekbo3xu85IiJ8nGljK4FBIUrTME
EfC0hyASjJghyumCxP/SUSL2apSQkjjvtBvHK0A40lPynT5uwvsu5dmImu3hMHtiluJIfrjeJmnf
+N8WluPJuEVJ9cn6mHmfzVByJFkHOAmBBOaCgwDxv2Bfbgsmj1kk4FaDQE7GdE3kIQtrz718Xepc
XjGY0yGnw4tn2QHh8LzHVIoObHc7U6k6rVfSrgOTYirCXNmA5vIX1SFk0W5XvNu3lQL2C2P2h5Yl
a2mLGr/IbswUVd9mx7pGz5z6In7ki3vBkqLUSp/N5RVapiZNEtoLxXCH/5PTllQAQlbmL48aa10q
TWQgaibfr1HB+Nn4pP1uJJiVEF3ljqdpLGkOy/4q/f71CZGTQUXKxDyDT3QlAN3Bk7kTMg+wR0mt
ziUz7hyKwzWHkxUjGYKI63Sqm5Q5Y2Z1ixPWXwaLfsLIIO3QAgY3+1MjHPzON10Am8s0a9X5e8+M
bCu+N/QKyEFof1TDdpDc/WO+N8NpUXuUGZqS7KrjeRtEVKHoHyaYsOScPr4Q2bd+xkLebW8O33s9
/0nFJ1XRT7zPlo29jnKjSE9p64/ySxNRMNKG/HkS+zb7vDkY/c94eWNbt0p4N1cAJTCnGft2OiYn
7a92r61+Bel79TScsHeKd/gwUkvB5jfxmy2OLnt4yurePNlsOE5jGYpW6gzK1/kEp4ShzC/eNsa9
XCU95B69d/h8qT6uyeisnBjR/YU2i55kC10OWKXu3hCKuSKI6Y+PcLG2QsZmZDkftBRrF0UVY8L0
kT+fo7TlfhTaBkrCVkrhO/pqz9Zk/pDCqedsG/rvsmQdVLdxF/3QkbSnOhosZjc1FoXQq7K+wDTp
tmB2VM6vSsq54mMdGs19/d+SHWjmGAgsy8C8CKXKrnY6hG+mtn5Cih55RhOqI4NLgTFcybhb8LBV
fqG+CLutnM6GZCAWPBy2neXW6I2jnBe0rBHQmy/6dN+ViOR0Q1KDsKhwodtFVBw0yjfc0AyaFH72
Vywz4EXdd0J5po280bE/2Yk40jrdOKhk9uCkAlNRMFX2IzJQ3+FDQ3iedHffJ2DdjkB7lRZJUyTj
lCukQjM5ZV9VbZhuv2L0eQKCRDZ7ghJlXskZhW88M5HqfD96DdG3qjveyI9fPUqoTzOMJ1XWM6gt
GV74YceOcYbfJdX1eJPMfYp8OzNh+IAxcipEEFHgPsfKR1Xyk6PRgowmWKnnuf9HOzhxTOSPiG5k
wAM3aCV7/Se1TsOLxP8u2jJrBS209+/EYwKJPzZW52Aqmu1dIwxwsrl2KeWDRIT+nMBuda/YE+SS
4JA+/z8jussxv/nR8UkiL5CjZ2JGJqhVIssWu51KN22CXNE1wxSe9Wp6Hft/qsK9cKF/5tJTySKu
GiG2KZPKRtyHWcTMQ3HmVFwoFRqSJMfJwQj8vb+q1o7bp1LsPZihVGdSKpSKRdSWkpexE345D6c7
ap+sysCOoYaJxAAxJdsMYdYcmbWiURbOoR1RF1U1nHKc0bg6oGQkNo2oY4Wl3Tp4DHoExBkk5aPV
Gd5XDCgfsK77OlpkbqMAHmkw63sX0SqeAevIALd1tSqIpFJsn2pOdgtM47fpk7aXSeEy/spg1CxY
pRQy7q6OhjNA2YJYVlniPcKUoF1Y7i0360gezb1lhO8aEZf7c+1JPgPBQFWkG8IkUw7ZhT4H4GKR
HOP1JF1WIvhwyMAIiUkL29cQNWjWtgqEPCxirKC5KjF4hKuQup05udVeoS/fPOunKeFSs+Conqn3
W61tMZ1kiir5nbiHcEfKsBD+Fz+SH1F57Sq9CpL3CMFao4RF3CjMnhQ8eZRXqOp8rWURYiXjZTAe
gSAupUiPMYhvpNO8eXcpmOs+x96v7zMJN4XyRwltCuUwjGSVd70pe4rsOaVfWxbl5wt2yn9kRDAz
RM+iP8aYs1MSqbsdZyLPiwPUCR7vwSnzC+o+0kST9rf0I3F6SvBOAdiIMNmA2Vt55hJNogOhNByZ
LuexpS65T6Rt6v+zsgxiI0AnclcrwZMkyUXBI7iwpah9YmArz80+nn0oXxBnrCc9X3b/lwVFUVBQ
+JRHJ8Tf42TNAwpUTul+tq4f7XmXEZRXVwjFwt3UbrS/83AiRA/rFPG19y+BqxCcQnSsxGxv3ake
QjeEjj6XkjabCcZnRRSjdXN+cy1Z9hDGtgXe1dAc5Uq5hauEUjw/WRdSw7YZAWqtkQXqIldi0vkZ
FxkitvkGuq2zb4w6VKQiT0/VCu/47M8Z+gcUOUNC/q50Imr6kAHb4t2cy9UUdlCqeLk74Zs1WzKU
9Xip+KdEtnL1fvZ3N+bBlVQSAqACZ+cZiDutLzAk0T5XGHUv7BaWHEw0cghs3B+WpzGRVpwpHd1d
KWO4k/TVon08Y1a0yB04dAAknOZiA6DaJubQgnFg3IUTaZnAsHXk4X6SjAFvWEbQSHclgBHSSSou
YbpzqAyxWNXnXC7vC0zqeaXDEA7RahxdMJNSm00HuRKiWWfh0IZVe2vauVupydNgOc/CIe6r0xlx
h4nmy4+LyGdnspspOHJvJOizl3fnwXMLfMRuHM34qfyI8rPKTBwXHJeoQFDkzVzS1qx/sXVtAow4
91H97GjoKxoLbTErroWN4wiarTU+ejmU8I8N+8clj0XMqtdsCyC/d2BOch0BiZibj/HL+mlUuXBq
8XW480/H/jeItSpYbcK//Ob3WZrcQx3v8prATeAthpPHB33zPZ8hLLjbTg7kGFYPVvOPja+va28W
bJlyhg7wz2M+JArQQG20l0RbTPSuXo4mUnpup9aBnteDRoXj+irJ6f/EUq5P7Y26VTtZKxQocIi9
vwcXJe4uln/pPgOKuDVeemer+F9JkFq380t2+ljyY1Y6F9T9Jhll+TwIQwj+mZkWxn5dyCvBW3BK
rfzNObzNHyIS+a0Um2o6mmyRDM8258d9WgVGF83VsPlKceH2Tjl6G/R6AgKZiUnqFy7TvhUuOTXG
yuwn/JyeL+U4Bo4JKHsu4AIa9K0DWoUPcBDa5qMkZ5bjqiwtlqmsBRLoZ5s25D+mKixMKsrUNyEo
jFEBRNkuzvVeALo+R8UdQ4e5IL85xD48q1wOEO5usCUSETmZd2LNyo+x+jnHnbG6D7/A1nCFyO4k
kfSOp8keOleEcM2jQvd+XcsZ9wSVv9ca8Ag1xrmGAZYZmebfR/WSa4VNL9a8awuR5U/BSjm0TuFS
DkguCLXVXjO/tL4gSt4fvQNTxb5ArLeOPUdPgjTtHwsGkalNsgFLp0O+G9We8JDI5uMHWCiT19So
bY4D81EqdP1EVjHzvUKleiO995rEfvCJdf/ROobFdzSnTnrh/Nhvht2JA0Ai/YdyEgEHSqxnGCwo
ZCOhZk79lpUrTdrzDcIpezj/Km6GZ6girSQ+sCsmMHvaXmWYuBRSRo9WbyHoAp7ecB6qWxdHyAdU
xkA5aw8LBPTZpM+VtGHP3KcDkb1AsQPhi+ZmIxL5qF2dwW+/1SIWpIP813eBURp2B0+japmHvypz
VZyJEGEMoFZsjNnwteRYpkFwvjv3RcpfBvqj6GwjpzMpGzT4wBBvPqnqI7lPehVRf2uv8v2iirNS
FO617VPAVeUWJ5TV1CgaEixGqObORnQXz8dOJTbkWmTMdVqwFet59VKoz6+tIV8imLp2pTZpTML4
vbuy8pOJO4Xog6n1TWE6lZLwsZ4Okv7I7MM9wnzAVNQSCyqOQityC1mPPwyNwcKlrdPOs7tJ5WVF
PBx74ZKaiRHSBD5rDjMiOFxQTfsQidrXSvsNTDeaj8xeFSK/8uhvpRrTUh7DMnrWTYuGrRZV3tv4
HRobRl9RUp8DFezYkuaiVVkIhFU51WEr8dV1NucLdT5ISy0b4cLIZVpFGiUdyCzZEY+SClt1XBUI
mo0yfHsIlVtRqC9gnx1OmByKpwKzVl8r5CMPpK5oFXd8AzZ7Pk7FI241NzgmsNMYE3dOlYxqN5iY
XzF36yCyV60ykLkDCqh6C69nuysVO9Dbi1xjsKIaYn0ssGtFIRI/cUGsHm9i3okXfae220IOaIT5
NqeUdbKuvpQL7Ohv0Kp/DbZeYAf2PPPdNjuKo1nUnaY81mHVH4vjQ7lhwn1KoPd05na7/Ym8B7BY
LpQ6Uftw0T9+6jqUWsmP48fLJBHxJ2ZbY/sn2vI9338aV1maEq8Mkmwvjf5vLk67tGp4SIf1AL/f
Z6lWVvbefsIgAh7ZsM73Ah85qrSYoUd/6EcVaievy2bdfMUpWW0JDc2VN+ZS3sVibsUAKCq9EySm
MNyvkVxNphhOUaMSWA3bgR6oho6demp1jOY34d35PX0+xyfRoZJrG+3c/QD4Z/cIpCjQkJ2jaTz/
oNkhw4IZZpC+Kicn4wt/PC7yxE1A5M1RIkMUAdI8kI0HdTv5IOAfNgGkOHLK+vGd0lekRi/YIDOb
lIxYzc1UGaLWcvkTEWJUUD9/bQ4CMJI+doKIXvygWU9aIaW5OeTjOE3ipOGdwlhxg5DowkvYpD91
jx2V0GcULWPUxf3LaiLTaObU2zvnRnUjLptAf8QvjZHUYv6JW3y6lLXEc6UBUAEa37ftN9VSt594
SPVFc9us2mWClSGPN18c7rAP4w7eZ7QyzTlnlSNuNBzrc67NQFIGoHe4LJC6PqRrTsCGrZ9yiGQ9
ScHjYvoErozzKEuivYuavIFOvBd6AhPkSgjsTDraHJS+3Kb5R4HiPLi7RrHu7u96eSgTQ7laxJ+8
EXA03RXDvK6xJvM4YZ9Dtjv7uroYsV1+JS7KNnShrnr3xKNfzcdmY7huyDizfH0VUdzTe5VWPhW1
kxRi9Y1FnFI23aQV/FIokRFZ8J97Zhtf2DyPZkCtnnlDwfH33q8s1l1BTBBdB5OBrlFF+wo1xBB/
190PWUb8+fNPh8/fjoZUClSqU/czaSXk9c3RfucE16mktla24m67Uak7+2pVj1+2IwHdUajUSogx
/9HJzYt3YwJb49fMy7GRTz+UYAt4hTwWyTbtHm1t6P6vILa30Pyt3d3diIQyoq4x8XCXrzKq+AxF
+2J4ciRwGBZj6v+L0/iaYt/NHEwfqDX9ClrTfkyT1zcPI2AWgGsWvA8WjOr39OhKDlvH0JpNW6q5
dS8MVUsCdr9KsPMWmfEQcF9p/cR9klCMl/fhxtPSYCAX74R9rUm/rzRgIkicZ6w051sx5e7fnf2+
YuqOEDOthDSC91RDQ18xDMsgUhVv1JanBXpeG3QuyGbVwRWBeH1/6YUraRaPRzoJT3t1wO8RChhP
FlujWm1joAAM8wup09lpiMdUyLtSdIkL5VX6jdBYLxIXwT9GTxN/Y78lAnS2EI0dnKx2a93Uojg9
+kyQqJSfrlD3ZixYlPJZwdWsXuVEYCv2ifztv4ua6Z41kCAuLf1j2FTxrY4zuYlN0AKjv8E5NgVi
Zg5rD8IQrxaXLWlhtvXOqZCAt3HhtyTitDiwPNmJeZy9clC4XBaB7BNRUZB6D2mkYNVl26x1R38u
sp94Bi9clUP2c+0uRJgltQUGImLxJM1UZBCTzLa6hkx67pq+kvy9EeOB1zprY+lGiAB5ElsblxNx
7hBAx5Zad3W4uotioHnhXHoAxE+PazXVvpee6jO26RDzq4AstvjaigyTufh2xZnIwpIrpIoWSdYp
l2hwGw79PWY3sS/fANAiK3d5Fkc0sNiV3CVi8lqWcAtjXdjQr0nVCDCnZzQP4iC1FVEaB5KTmFqy
v40idqv5habpz3skEIXD2peLjLneISumdnbzTFiIQETrBQ1tQchd2+rlegDcR5DLTyKTp/n9zmuV
Evvb68AHebYHFGDtBTJAx7n+g633BZovCVY6fvAICiK2/LWTS5OC2pGrgvj8mkQdecy3Z14A29fy
rG/Hr/MtmzqFy4yimxHcthIunfK7/hLUDqS+40GIxf9t+ZucahDGzqk3E5VbxTwjjC09v7HfebDo
uiNPC/9rjfJZSYeiYydOGL9Z+9mGMGB1bZN1a9rR8AVqaTEovwqWtj6SsLVBejiRdjGkbEX1jrex
24lPWu/xIWLpbkfveyDobRK9V41N6PyIo0fZXhu0NoFQ88Zq3SeuamPpecju8mT2K2Rv+gCq7L2d
ZPSLMQ/DjHMHDPeiOzjpfRkviQaEqif9M6VWpq8K4PAL9OUjFvyn8vBYVwQjdiIWfvz+68E8F3Qa
58L6NPLr/vYogA/F0VMilOmKr5FO3wxNJ0/M2rQtutAMoC799zr3mUclXnHFpsUkMLOO2/F/jR3Z
QVmHzE6Bl7FoW9R4sysn+1sBt16he4l3jFF7OUx5KsliXiDPfCt4Yq6ihtlN18um8tj3awSMn6Iq
gt8uCXD5FVlF4vs8SQ2Zqa3PNqgNDI5XtoJbSRG9jNnJfI/CO2WTKFlWsxxk01O7/JDgEhSXs2zM
1vwGP7h4d5uzpl6bwMYaVDs1RcA8YxWrBiCRifSzspsl8PwLivID4EUfNw/lGYnNwEp3RW7Bb1XF
jwDqAoqqGlxfpbMQKsQVtVaRYENrL6RzgpG/1SXbnPK58UADdmu3hDmEZWSlvwWxcC/i26tiiv2h
fTaThAdn13EC9X8SSfFWKzmCeGkxuCIMuWU/UVTx7WTXlOUEWFpujOZ5oLKyHDmQxiJCYUAJ/EYk
6yOITbZH3ezyPgqdWgyEWAe67hGoxDYJreIjvxOd+ciJIbTJzadndUbJldBeP0cLhJlvjJsC6K0x
fDO1cU/j6WJuNUAfcUB2WVbDG2XcyhomhqW5HRgvyUOLTvPl+1si7MT3ayIeFZmF+EHkq/RD7v+a
JBrlBbgBbJUZCVAI7gXsqZxYiiRcrrH8TN+R1wroWHwWdpH3EL1hnqUSuBJY57YD4TBfMFgn+o1V
QurST3EZycU3OTbK6kEtd4of3xpmnOxwe4Jez/CcNXpNmQxLYe8BakSTFD14708zXOknF2rFnXzS
DxyMAgv4V+H1VvODkBkubYVdo3uI9S7W5uNr04EJ6WxBfXJ7OXaWO7tMAjWL1HSADH/31GpL+N8z
tehoF2rSieHxYBvBp4fokdRZqBOre2Mk3SqONsqH8AByCgFZapIAJula0SN/4GOxqMUvxiR4LUiz
P4jqXHENTjhvcM92v5bw7TMCyUWhZK62KlftEAYSo8yWtC3c+OFd6PQ7l9/RQ8l5qJUhq88yBeWk
CjoORvdOo0sOtJxTPZD2d7KQNv48HeFFtANKmtP7fZ21B6yQHmNb6YmzhRAo1yLUndwQqxd69n3J
cjazyEPqF1qiVpgm9G6FWwU+43E2PpVCw/H2/Kr79eJcqfaV56iytIhZbkoQ0leCFRbzMjwjuNSl
sLrIlmuzIg1ujK7GKRq1OyOa4qIb5lhS3mnnruze5+JzxYFwPb883O0myQHsrzc2PjmuojgOKdnv
vIT8nzgYCYx7vOu+0B5U4imGEzt89swak+2wStWkBaKOTVEgRlj8BILDckeehyYLbRzT/pAqe/7U
WvwlQ7U85Tq2b0CBR2pHMZrYHHWCmTiyVKqrosU3qsSbpqCyZevKry96b7syvVFcrKYdNyrxDuYN
dcnYeczwSuNtaNpKVRSTa5brIrvxctlUt1WtgKjef6+e0LAvvSJVj3S+JSF1rujB7DFcLNYnv+nm
lNO8CH3Lmgc02rCtGyHpkXTGYP++IRcMLwPSYBcDhSzUjkbl1STD6NdJk11W/15D+QmgX4Jv00f8
nF/tNSSZL5S5MflSN6e4DMY49/ERC29YD1Pl6IA/+FSrX7UCYGLKccBh7uYkvRWzgrv1i6xgtcEX
Rt1Hl1I54+HIW3MrLPkkun4RUr6J1DkgEfe3vF/dSouHhv4ts68Nh9F/Ab1vtQs4To/GkWHQnu4L
IGH4rJqPgzo4Bxvh3ivxYaIBY0gnv4RYKWkJPkKL424hFKJu8QeOQj2n3K4OkiSMRHozRPx/EvVj
nZrkD879aTpkP0Bu1FDIa1ZuHoT/r49eTnIlDkOIRlwGKAy2AVe4yX+uHbRzpr0xHZc61MDiYsQ/
efH2wHpQ6PtDv3QCXVwlpmLaQULA2NQKZ6OYwvKco3Q/W9u2NhYDBrxvah83VKymMXwpaFK8zOxb
Ycxwgrsqt/dipd0dfykKnJTsNyU/zhvfDE7N7GxmKfHWUXohbfdK61EfGuVQVhyRC8B/6pZd3V6/
DiXLfOexLCynNhRh5WcnHttDiZlIfZPf5D+dsHsyDtx8F7krnOhzEY3pN9d1SMqebTdHJcWCgBRJ
FKdmE2WCsMyhDDcuGhMitAmeB2WCw0bBcM7z1OhvZlCQEY3AkZHAPPZj2GPvDu8TYqW2vs5hSUbq
0B9qzfUomo81j4r64mRGV7RKCTZaZY1nnV7QiYaq4D0A7fC3/hRfw+XTvllOMZHC5E6sKG8zqRJS
lb5V09yhOzZdMDTr9jgXdGLVo+/oUx71t+c1gtG0k4Aibfhl4XGn44Np0Okz7+91jwKG7No27NMe
J+TFclMcv1yQKeHZV8pmdLy+cGorNjDaFkZTw7TPbWdMNCNNOtud76PpUEuQdxoPSRZcar8NX9Cp
8Ws13Zi9guM5mjyGV5jA6s5s7H0vTRjpDw8mSS7r48s92aKqFnjf1RgdfbqpLU+nJ5yREKnnssEw
SVGJGD6ohlziwvUtgiaHftNonoDi1xCFTCMkG/VrDlfqnRsd8+jj76bdUNCfWkZECWA0ozB6KisM
HWneLMnRMN/6KhuJ7pdG3ATUWKo5jSoxt6XOcvXE9hPslYzTgS9VRUOI6EjZHt8fILb4kALX5t6U
fkmb9nq4ZzpfxZKx5ZxCWEuU5DBhNuYoeSLFrHsRA3mVzwszlXvsf1Gq0AAemSUpKkknb2+4M6D7
zg369ucv+fZ5fNV4n05GeRTUVyKwPhwnItFumr8CNNCrcF+ZoPu828R0rervfHhVxq8KxzV9GhHd
7AzmAL+BOYOeyBT+QfatalFNQraVjJXycvj2fpgGadp3jqL2xFkVKVwNr++kFcr+vNnrcv02kvom
C0FpV9EBwYXXmKs6XZLySMXSK2+j4xf4/mBJIAMkBzLs1LfQgtJtlz0HXTlPQjxLSRbs8DBH1Ior
OdsJqTymUUWjvwsyouyJtcP1KsEfIjIfogW/zD4xbA3iSq6ioS95+X3NMQlm5ZyS6VM51S3ZPe/M
pOEAif1OadB12FO0xmOE1/xM236wg/chyh4XIB1pFWjuKlkLYv+iiWEx7ME2MjxTRwRTyvSVkP7A
D8El+Mj8yWTDnX+sDpSt4bxLMyGLb6zLSVobv+4f7O2IxEtXU9bzsQxcOBKsD7XPcNOPMTV2OUTg
GY1SIAwjYgkIBML7iGY5Vb1Q8+7RDJnYOTw/b/yFuULMyer6mWT7w0vPrMK86ARVUrUyxcBOXRzT
heNpVWfJk9G6ZC4rDIR5zYT9Beqd0IcSHiCBqiK30VAafd50XyLprHfMD+SdcuXZL89gDu1mIKgh
MZjF8SzDd8P+jMX52M9WtaObINbI4fQSAf1bRVuI3wXJ3bzTQ2kvf98GLofaDFhvu7vbyeghMaP4
Q5Syja4jjxpyuhrQvG/IZRgyA1Cbnonde8d0NTIgzqkzcd7WJSQu24pTL2e8KS0jlm1zP0MWsDit
MlJbh+/TbyCSHyOWWOlI2grenq9c9qhvUGT3wE3jwM2rTK513EI9rZnKLwf0TFaNaZZA55c7vlJS
+0tb9CwZXEN2vGqeUrliBGyfxtnMt9YVkuGm01rlsp3LPN8i6ALuy7flmaN/iRc2jpQ7Vt7ScG+c
jgDEOVguTsOhsHKS5SdjO32AzemNA8rHxi4AIRMJIgONLEKllDvicYAYdiEj4/d3XkQzwr3xJX9/
By1noeMHMbdUc3J1VJEe05adK7YrVP/rHSXD28KFfeL/gMc/mx0+TvUzXUK7nsUCDL69nuoCxqzq
ptzU2MufB5aPcWdHIn735yd5n614ZNaJrYasLgkzvs7JhhDOQrL4R5rBcszVi93MMeOTJTz0oCu4
OfzpMFMyPDhg6LNFRfcPU6631HpAgiyJsrkATmKsmrmBkUT8BJy9GoMu9AXH3UQ82T4ne2Tqvb+Z
MbHHJy8YOgFIRm/xbfk1WxznEX+/ItwdVLc76DU0SrQu6GidgIC/Rr3Agv6zwr8QQ9u7x9Y2JTK1
ka58z+ht/CdbIEMRRvLDB2afj5boc/XyH27ozZ5T61qesfjZVrXrcDLsprVM4GuYE4eOA132CY0d
3Q52no6o5uHB7z1Djp2w9LfSL6I8XyQ6L3vYtYiJD/3x96EgJrzxxFbOhfivjxDh4eHbiiBIwic8
fe24iaeCyeNPLmtMmqiBk2mERQMDRY25HI92aUfas9NlSouqAIUVk7jPyG0MnvOAP8bqjCZK87jG
UJ1WXYTij9PD6q6d+C0UCJVthwEF63VJBbRb+PB/suIllZK2A8uujgw35yabHkGVxQ4vpJLrZG5I
IYlc3CDSpf2Vxjlki/6R/1oYcTR067vMa/qFwn9ezDfzmqIjFgpVz0v3w0vNj6zF+bsfPxd0NsZY
WuNJBtIdIymvBThdQSL19ZxXIrBbC3T3hCIupA2prnks2fuWU6tPtwoeR9Cpq0LB4HyY9Py7erhS
FBRBPnyvuPWo4c/9Vr2FdveFG0opOuDK/v5UUZOYD5GrYahuuUkeDv9zNhJTYG0ExwmTbFRBXOKm
rpFwCK1UOdtWVcJF9wRX+WL6RBRg/Eb3mX9ZPuoqa8mQxqN4RgXgu8N9Q7p+N1B76b7Zepxqjbbd
WPTBUN1TzRhKxqVwR3udRkA7oN+0RTSDg7PIuPnLQxvie+9q9TGKYz5bbxmCx/WnCkZ/zjEMF0uk
iBOkzSse1Y8s1X7NLdvbCcB4vObg0Bq1ZJ+05ewL0k5kazUHnZsWpvfEL7B+LhHz7P1nam5JTYYC
EuFF9ltmFnnDrSRNDWlqAW21wBh5cf0ZK06phJEIsdUlskO3xUEzgd2Cqwn40y9eVJ8KVjpK+jaB
ur/kBV2W+qT8mtRZnl2PNc+8jpnZsVzpicKuHZNiUjesmZym3Yp49XEawNR7dUMEXvF+s4k4F4wp
YkDgjKF63EDN6Ka7X6bWkX9jaqoD9FexKeKHRMDp129akn1JUSzd6x3RkxdNzqlOJskUVWbg4rVv
j4YSMQid7WMRHQ0sHlCuA4q7tgtybfOtmmVWwfG4PdhU958+OiEjkXIlzYl6DUgM4AbSa2CNavsI
KJRu1glRxyQ1rQsjpaJfvlQQ/ucLJ1LQlO9twSljdDguqe9X6VHJmf3e/6TjWbM0mM0JBCNH+w0C
OOQEsUGEYiMzRS9KtMR092LlZ+syaYsNlCrwYsEeed9c3uQJRzFSQWuo3ZOv6MKqluHCOkws7Y6x
x5BrRvcM4awoFJC0p5FqIFyCsUIMu4ikhkS2qJydjcYXD57ifUCScKVnkiq7xUaNMZ7jrjYP4sUE
dTiXNZhbVZJVSXxKJxgK57XtIv+VkGL9zjduv+YBvzfGZT+G+mk8yQeGzNR1bzwNlT3DcTRsKz+l
uXR+ARavOAS8vqCj4IHOdo0KJriOzL+VqKXtsrpZuL/zJ6YEv3vKknyvg5fxWdTZF2MTBlimKe4o
yH9blVfW9ukDc1ftpWB4Kj4Iv5a7z0jTfyARwhPx7xWQUdEORncHsJrsUqDTogKTZADuGkwG8UvV
8NFGS83qCcrhVOxVnsqOlUuGSkXEtVXn/HPFTZU68AhinsNsaUwbreqXCJFV9A71wnydrzJDvLm9
QHJU4yRpjXrWZYreEO4H2WBifn0QUOE0Q4dqnuwPT+4y+Xy1BNFJXhAMt+PmUjie89RZSn9g5OrS
sky3a7QAw8/sKWMz8AS5qQxXYGY3YhKDpOiCHh53gFv3bNmw0pw8doFL8H33u4tvjhaAdTKWPhp9
+gV9wVdShoBVoYlpz/nCepQn6ni4COj7VeOR87Ce8C/XGioPKeHr03//+dibH189fdeqmHXtz7M9
dVSVT4tYWdHKI+r18v5PEECcuM2ROhaSjbtDnpFQxdI/VtxAdspCwmxgsqcSDLKX5X95wLjakRwD
xti9GlvyhJ51xB0g6LS7trNeKuyV2sYy5wHTDcQFHb/fz+Y2eA/FwqmdLQjWGhuvNPdDJZErTLWJ
AlJmApOU+ak5/9RblMIBCZVhq+OjgaFZKSGRw2ZTrozGvjUHcqx6wo2FaNUXd3coJKx5Jgbxtud2
I+QwfYbcuYeGTsXywAeH5YXsLLGwWgYLJK3GC+0a2JwFosFdzd8Nd7w31zRT5RmOjnKJQIwFBci9
SNH/PJaEr2QEvJQEy+ALjp23LCgWoCdxbEmv6W15S1glqBwoOV+vZ3YhkdKsLHuQKKsY2Z8FgmHA
V9oJdDjGRvrotkQP6s9unRE35Rr4bfSQq07VPrqGpYDWWd8fz7h2UTJr/yz5U/hsGcP+HQRULeGv
SE6RiXDiUYUCxaEY9F4AGHbnA/4sUeBnJP2E7ZBDRnhpb3YXUl10PhNfd2FCSuug8TJ8sBz9QwBK
TQiDe9FLwEWt+yiohHKxoyMaLyZPQ1eH9Uba+ZBTdVfG6xoNcK2o9rYwkFFibFRsHVdo32ZgygbT
Yo3DSm2ONBm+bYoJFJuw8TEjnqio4FllbSErhucVmK8q3ew1a0zM9DE89MMr4Hbw9nobfevS3Do3
49CwxcfBQSokc0746ZGFGGCHjX9xxnH6Mg/uJ+tkA4oSiEx/P8ha6++dA8bOHEI2ASBQxKSMjGVN
adEIU08qktiIwbHkibM1jcLVQPD+2GvZtbi0lE3D0BFT0XBOdki6q7vwCLo2gTNG4mO2CJBhA09y
wzoDp37StBwCqErTBIleApnGV/yfUGRmoGkZhzFMhFGvHrWME4aAR8plZWvrWi2o2+KOHb7q7WvP
Zjs6ucm9DZ+ifBm2A2uTmes7IRJ/JUfq3HwLDDYgPbfIBxBbriq9g1xCdizVpuKSiQkEzLCO/NWy
1sYslbwWV01aHtZe+QigCD1DjKaC6VdP3qIEhEtH67bq/UBpTVFJ3HHeS/0fzTRbB+lI6ZqT8lpF
jNMLKmbIqbVT1U5gTqEw4CUajbs43+gdfOz37aMfqipGcexoPTDhwlstsw6a41xJuBvNwo/YQ4xq
fW86UsCiU5sWn8NpjBdV7QN4oHsDBgM72/V37U2ptXBUPuU04opQFwEtAQthSDM/kWCk2MvQzn6/
cnuiW2feAbyTHcVFZ4lU+SWbh0zbYhuu35V5p0SecQRak8xzuw+/pCaQc9OsDtoBf33SvwB5Yaew
3U2HtRtEJICSZiE2EUsb0OKzNdIrZDlaKE4pgHaGHQd0SJTMQ5fzSD0+qDMYUFGUsuvDjEB1SHGN
fh4g1IoqDIYbK9yAwvKu0DdntaCBXAd90z5wkTi9oXopjD/nG73pZZMSpyDWjfCUh5pbAM25GfE6
+FhZgZGttnwDBANHAyocty7G41K1G9TRVoAfcJ1ofV2it+X87evB3jCUfZnt/b/XzQ4YixT6AT2G
05C2XueZU1T6TSCFwJOn6E5ogi00OlHEaiisKIHpxGBsAOak67jatoJACYIW2wi+CVIrWUmj2Q1d
P3CM/gII8xPnpoatt+BvlD6dLYEPtC9Q09XJsOOWpJ2G3MFLbIvspRe1pcgPPYgkqspRYnneN62G
whZn2p7Z6pp6GQUevGnFW6yxeB59TRanYqblxyx77TJTh2Q655G49A/vYZrRNkswpr2c+5owzQ9S
JbuhbQXIWUwk3EeyZPAUbfRFKZZBmop7l71hpOuIvuMMxW4NrYo8yz0Xx1fj7L2X2d8ex5TmwqsH
PTsj66FA0PUFRJKt0pZru3tauMbIn5pc+WT0ZLxOWRIAQgIHWspqJXKw1BnMv4lyesbp/surMeD/
hTslHttOBpki3r2H1cITI4sfsFeH/4UgGSk9kaglCHJha0m0jXH0iTsHgfk9YY2ihxcuba2CVPj3
OJD1g8UOlZPIyW2Y/HYDfH69ZNs+u2d9klteG4z2fkRYx6Jz7uN2gYnfhmRNVHdV7Vh01tIybtQQ
FXv62MS7Y+SQIxN/8nfIFlLVi5XD9uzNCqv/F363ARPRSrp5+pSwakahLPfzL1AhRqoOtS8kiU9g
bZ+q/NoB870eIBtZ4+h7WkjiwOPDNIAdq9zxmlWtu1RJBKehRuSWEPd0osB086yduFCbHEl67cJB
FxDrOHhdThMap395Z9AEdn5JI60+dQbAgksF4+gLy7NeqSAtGKKLFNIQplZtRGyeqPnsjvAlgRFQ
YnJxF2z11TE81d02PQf9uz7uiybMvRDX3r4X5jl+D9vUTa4PKTJmgyckhu5xDDd6tTHBwYk5Y45z
0R2N7pGyNsvz/qIaSY6yhcRuXbGJkyOHGOchyiocQpepuJcB8vKWXVQWXmyXGyh5fSG5QomrmCUV
/QLG3fd0uleQjfOBNuslLWNGzYidKrH8bNhqDWPT5X6rS98E/zb+8jjWCCYSOIVtvYbr1zfSdAZg
VfVQm5AHlf5nax6S82ZvyznsV8eCxRUjHbLenYsdxrD5omlekWyVvRIy/I2Swvu9lRfjdkdefI0x
qiGr3AILewHMhTMtit3ja49C4Oo0xw9L2vgYvrQUxuiFItlYW2Ll7N1zhy8q554TEtnpWOV8fYwu
f9/vhd03KyiFPgqasaDU1t90OZ+/y4Z7/s3pZAAfbBwUf6hZCJKUQZhCCTqHwTRJEvorU/P3JZc3
0M9iZkCMj2tP0CUx67GEPvGCeVi6uGCFCxLV8UTBQc+wsv65uvyuwfSPvr3yL7lKRc5czL7xlAYE
BL1muJctKIswa8LhAPI2BXaWj9dEeM0BACJOkAxkIptPlvdoJNViennlGeOEhRmNaQoNwFUo1uck
87BpHdxkJYLhx/6mjfLjDXo09TVoQn3KUp7lulwJ4g0KubFLlZrbrYPa6HTSSe7vC0eMhFck5Big
n/JO/q2U5z8Y4Uy87MHy//FbUJXFsGcDNJ9ABil8R084+9+HGR2SX48TM1i2K5BPLgH4i1LyT08b
uxZ9RxmWcQyjoTt4IovfZniXAOtX9K1qDwzeN6spjrv+PbLc/M7/JT9e2voWP5G78XMV7niWZcPR
gZhOu3NTzMe+EwI4290n+0zaAXdHSySNlrdZxZvGeb7OswjealOzc3oVYMWNeAQYsR0OlPscD7A+
c08ndua5T4Fx1ZruI4J6yYKCPcda2Je4AsR91h9xea1G5qQOcrtEP0+M3pfRUoK/0G5ZASXMADg3
B8Djaoe5GkqMdJ/8T+ZEq/VLLMVGm2y7W1KHMEP8TWHVgVa33bpCPrxymhZrfarbiAZV5ldDFMGy
wS3g460Lhq62gcDA5A1yeXAVraCCDy3LIFnakPVxHxgpfFuuSmLGEWMAwphY+KAzwrNRitFuGjx5
1rzRO3KJaFsTmf3hpsBrSbg+93wYlBECoHGjSjj3qJ6IoPWrRkTOkub9mdXhy2CIEtlopvpuG9w/
aOvGhYQWILYGbw2oWHPrmsXtICXoV9nAbwXGBeYsGmi292QJCVoVEOVJq/hhYzdEqXKHYWckGVhW
u+tmf8pUVqaidXKBxS2xJ+klvucNoELpyj7suHTO5wmUD+eh/Z/Rs7gKmRo/LKrIzib2fgBhq29a
O0ANE4DWrHiwbi3dZYhO9spbA5AXJmZpj+didYMwqBhCPTSIRKwA1E8y2GbGg1c6c/SdCr7MWcZv
o4wUlQFAK8Ifjq89B/A0gdVEUeL05dgs/83VqZX+1A0a8I2vLLwrfapnSRctaOY1PY08Vzsd8l5h
Z8cNzPrYHp0JuVUpSDiXkAP3LjolaEZemgeICJZthpA5f6M3i2DC+NZUkBtu9uYtwWddkFVDYVqy
JN3L42VmaPCk6avurXdWXHmMBuxsJo0x0lXvjUzNcfVweNMGZNdPbgL/3JJX/0mXIVLx8gXTZkRa
Hqn4PFU2v1Wj4SjB2p40yL62RozNp3sJnZZ74gueJla0e+kKF8bHY2jMydMlDOEUd2B5UIXW7u6b
IeW1nGzVxgSM6dLnZ/dQYEOzmAMLj7Yf3IzmDIacpbzMYThU7q06yahmka8GVh35fRGmlg5QAQWo
g4XOLFFcKrjbhGYzLtGw4IIVOM1kehyLJD807odb1p2hrA4uNMKrdqnKzPeOeOYPmHw7VKjRjDFu
R+FTqQGgr9Vnex2RSdP5VRVfATAT/vxjwk8vkkJRsOXL4NhQzt256xQbs/JvYvqbl/y+hYHBM4dR
SWd6oDNH6jkBwWbz6pnABphICXNJDHFwi3paVmDIRELvULhw8hGfBoAefWi5ovyOctf6JAq0VOD4
YqYW1GwvULs3+6Kn8pLKQfcYRJwB3Vv9uoSViZf82SGsuCe69Nf66J9uFCghtQWMkCUTpoBiA23+
yVOgVEgMWUOo1PmByVO3ErOBDS5QHPwb0EXw/Hbz2d6S5pHiujE+ANs+shrlXEZ4gkp0DL6SFOWW
e0bJsH0vh62EdyKlxAYMXReP1bbK5MrtrkxKhObS2EjD5wR+Th1gmfFYOYxXkQCEUWal3E7f+VT5
T4UKoTznZ7TEVZ7l4LrSu1ztgnTPA8KPSkDTLhqZOKOTyYavX2twhQRmCLukYtOd0OmPGYcey/bL
/9LZjdu77h7TNK3Cs7fHROZjBjDX8lzo/EcYjWlhs2YfX0PQ0zcpmUnAfpKTCn9jQmtI4jPm1EE0
O516m2NdifHmg/380tvkXZsFmVTvc0eYr96N2BoE4PSfxux3eJmDCGWjVDYGQ9sL5UmUX/+ovXRw
o8Z0TeikVd82gvGwFT9iEAp+yfO6n7LfigiFaHZpBqJX6fSIz0Idg1l4EKtE9wT0sRCi44WoLDW/
gY4xWdR4y173QH4Ws+PUfjlxE23j2DqG8QK6HTMsVmwHZxmgJTHc8kpPUfYgj5zeU4+RHITk/Gi1
gqhf49eX4Z1A9FHRatY2zN2Ce95RXoSHYdnWFUFkXIR0NwWl6dh/FZCZnYjW+hd9bb2RRY77DYUI
SzIFs3Uw7HkJT7pEwHDkh4xT3ejmUMk1xgRowcry+7shbYCMNtX9OnKTS92ux7ub2sXE0IRyKQZI
AxdY58AFttqK6IcotAwpiZRpKMZaIBPav0yBxmXLg7CWbSFJ3WY878IY/3LsPg4l/9g47CsOM/Y9
u/RurMMYifSznaxk8uHj3vqM0lLi6keiI+KbcTegJ8LwHATDgjKJm3aTKNqVKtOCWNbhfWOeSVzy
9dEHzNGtm83WKebfaModXflPA63bIYF+jxuM7QvCe1cy/ZRcVnuAJGNPqpL5omk1z8pO4tSvFb/f
bck+ntpbheQqW4gUL1OaWWiTDyn8GaOt1Z+KTg8sySuVrNykqJZuxFrG8lgGF32xBSlP3DuWw2mU
THR8sCeLsfb9ZQZpQoqUeJWNt2LZKzAe5eNlL5bC0L35obo1ovqeudOuTaLEx4tk1sEmiJ3BFPnW
8xXfzaXsYqf3jJjjHeLz6ZDQEqUEtCbsKVlUPcwT/xdrs8V0Ckl+FnQPKdndavOd/CZNTI3FhPPD
76XlMBAPfsNqRmJYwaLvc7G/a10r2W0w4+PDLnTdW86qoywBShQ23Gc9wQOKqVLKB4wanz++efO+
ptykLPdcK8Hm0Bq21sJ3Vj1jWqDZjJr2wo/stM7E33rVPJf3pa208jYDYpiGD79UXlfDmOO2C6KX
h00MHhpixT1lxLWjK3rEKJD0pnfxQYeCRC1Qlwi0okV5/HrIzEQ/gsadEhbQKB+xBXJHbBSS/2Ea
RZASvfSDdXc0WgxowDf8RoyBj5SgKazywC34FMpo+rQjjPfo8nqyB7bvYeCbBgAJpn55WVILss+Z
EjDxK5vVssRbWrAdF/TGjsA+WN9dozTniyBErwzYpqFph1wR0aGeI0/Aj3M7eb64g6321PJltTIV
tDEX86lTkPHrvZXnmeaWbgYY+UQhdw2OXmQ4guJaL/ygzf+980QeFPYqe8JZeVVmrPXTVeZxaekq
zwcGLoi5FtrcBv7pPWE5OIDtaUFy0sJuAoq5eeenL8LD3Xpv72/Gvl+OLN4T0TUARKQitI+cvmI1
8n1PfbUC2Mqh6VY+2wVJ/EfPTYBL/BoUKjQEI44OQoXEK11HmdWyO/8ZOpI+wAWZjMC07aM/CDzf
biBZAUgLWkw8awQlZ6VoMIaDpbXZW5l+fwQvtjlmfcjAkRhr1xZExPxcKDosT7y0/VZq0RGW2aM9
6MlrzzXUM60UFy6go5P/cLX8G4zx0O2y9ifiEBHQWh0SL2PsJEZqjKB9AJBiWcjB1JX9FO8cF//z
///OwpBS3uk1XGQzDFlftS8me1+4sn7eDU/rj4uRxgZWFJPzLEzWvWO7tHZbHbfYyqWnmYmZKj3x
LkVeO4YNUVQ40s3GKNNbixSBh7/IcD6umBjku7h1NoQgLtuuUD2BwjN4d5d5HawnQ9smW9IQa55c
8NYJC3xpH92YGcVFdQmYf67D6jQwrTecPlGY/uV1yK9AGxKaQj0cvRIma1IhVhDkTdGT9BKOBZtQ
BCQR5JyvGq8TfjF/8AQ4wgEfmqpxkyf1NRdUSBanaeLwqY52+Sx+QlcDnqpcOarcG3w3lGjCVZq7
nAHagIJB8YOWOpRQyKQMgWrpr6I0QSjiiOEhVsQ5stmLJkEze0sCaow0pGtl6iDe9mXmcLYDCUSu
TTLjXZYx5zNgm2suLDD5qVslPLCQKA8vwFB2xC1Diwbm4YaJIhQyN2eac+LL4MkIezob7zmEdgSl
kcrV2SwOfQYtlpWPR+/B/cR+m383ieNWM9BQ0zS7QEzZ6LfBxclUv4Qao89H6IfDrWMYlHzmEEzq
85D1ljggIfPgSpT2XJ2HvZksWMyoBt0OtLELOHYol2VPEcMLAEqYHjiRkEeIhjG82vxd8rSOSo0k
3igaea93yCelPTFic7EhDzg+keoPIAO+j52N0BVsyHyHlotRz14paPmx3YL8TJgaX7nDGNH10KD1
8yne+xJK9znRSpUd7ab7k7ycSUJdOohl2bxmzuNdN/9lc56sI5pQAAGK++z8Md7swHVDMS9V0Wnq
UM9FppyYz5ygkkEFGTPDdOzHO84DDzzjc5kwWJGp2PqQuYBoz21fbaxA4s8p+J9LfrbzvVCzB1EK
BjfQJAyKN3pm80BWgDIJw79zFedXNKNGqtDLnoFUAPvhQmSPxNF3CN3uDVhJrA/KAt1LYxcLy2vV
eJPCzisNpx2918I78RroPU4LL6+LDT/O2qhtEXTcn8ZNrSoD9XtzLwSiu2IpxnKXaLkHQaOWX/w/
ctC+ote5Wt1X6BNHBmaamQMbwGDNQWvXcCaDvjB2pEq5NmMzNDW1X+EgpCO9K3mv8RXStyDHvSlj
fuvjrCjNDx35LkOhfT3O78OIrDLY/lNJOmi2b0NzQL+OCIczZtWScawGGUwIhFRBzimY3gDt64ad
Ua4iKWHKv13VcgC5nKOL7/n/U+UtOti86RybwSYzade1QFx8JPfR+bcSPF7i4eA8YjfLBOvJmDQ9
iol8TC41nfZoxD+UHo4EkjGkrQ5sUuAgjgoOR6cd5HbKglRFrGCVF8L8nkxCA9Xc8BcbK1cYawJg
JFQmumQ0DC2SmfzSe4wgTbNCBrSD5z59wxr4ype2WJC6sfzG3SBYCqEnVNlyoh7VnOnHhB5d4WC+
Xu0UYWSWXbXPqamU4yHBR7kglsAsmB3z/3D465QsX/lhw/zRxc6oVqas1hvQ9B24oRa6mYdG4Ura
S9sNl2IYrWQtHU49rQMtsPm6hepRiCL/gv5BkxQ398IEHmD7+Z1t7mtFdQM9KqVpxec3oYilbkMM
hL6XKBD1XW/Guo0/jaNG4fdjGf5pTcjTSyn2bAn3ybm8TAzBu9hLiABojnwn3pG0iFYCdw72pXzU
+D4U9Qe8pVX47ll93sYWLDOfB0KzGn2lWgdk0KrMAH+Biw4V/GLDEqN6E86LBtaz0GWsKGB/B3Ds
xNBNVOp1WY1Qbxoty/+3S6zMqSlYskVQR20AoUiOFqOGjHgVYnkyaONFs/PRXqUKHOCjWND1xyIK
iZjOKJw95N0iF8eqs5L80pr3lJOh/+wD0vpdzCOOhl9CrePtBSyZi5MKohXzFlrtk43kxahJUtid
2A4cjm06bOA65xUyo7VfA1mm5yhufGWHKzdfEG8D070XRFdFzSig7J65sE+ZZWXm4shlWhJmbijE
fruuSorTX0BC8YD3MMzghMLgDvfjlXFqBMEqqGvTmikNFj+3QmBXbTa8D62eMAcIHKQKwQaMuB8V
o/d5jdWTXvaXpQxvqsuWiv/90Y+CFqxm/L5VIIh3hLCds8LNlp5g9QYcx2d0UO/4fFU4FyKAQZj3
HJkng0HiU8Ezqrzsm4fdtwoI9H0aGdNg39m5AMzES7mgkeWEr4IHCWOyA67PeIPPJHJY3IrgTeEI
G5B3ScxEWNMg9BCETy1oZesbb042s6E96O5eoEWMe5HcSstrYYK7jVcj6h5cFfgoTtErbMauEVxu
pcFK6hUGciOwA1ge0daEWK1i8TqEsjmnm3D1g3i5JHM6HWkzbTgaOSko7cjLPmZOy34YQIgpYyaA
c/YPKOD189PBdhhDasmk2CjitbpukOr8oDMFHKRrCfZUo/TLX9EXFbo+tdTkB/9QBfhUJrgAOmqM
V2hEw+lyhxDaGQVaEcqEpLqI37unw9Q8VTCS2e0lfsi7NZdIiJ7RzuXUuwSAAIpawoQYrHfvUWOM
u7GPb5OKwpg4giMkn+3gJjr2LhNrIOxF1sfh3QTurfIgbPadqLfVFh9BkI1ydrOznzZRI0kjHbEw
3BHuNln+4zDQrvnRVvRcgXdkTqFt2d+56kbeTKAhb4G3MO/u2p5Q7KRsU1KpsLtbjXQ3nkmZInSj
+JGFi7BJnk76B94EzMzTPQBvaJA35M4lJgMZEHe1h/uI45nbFm2amlOb2fZ7pvHEQYWmyKdXDiH9
mHHoSC6+wCk9OsSONyqUO8QJ7g3Mn51LW7IzDi+bRirjy0o3kOsqCFfBGEpBgF5GY37daNII8h3A
/41zQgZ/oQeQ5y16Wk0husGRzxpT+1UIfyaXmp+cvQigR2CTi65qQiwQocbi58iTAySly/oopaYP
zb8Ho60K6rNRFqEXBwJpfkpzqKsH8IyZ0+n3VtoXB/UYQtMXC1z/no7qAIMsBsyfHXlnlZjVtQP9
6eFtg8Znmy/3Y60lkjQ8fe0g8x2sf1CATZ1Sked/ujkKSBHrzTozPGJWL8ZNuR9uCDtr+iz9EtDv
rQ82bEGjMFwE1cXXvBZr9w/qFjzu9TjLSakAX+ux3TPEcWGM2LoInz3LjcGbu1/yUBk/72uZsOWz
TkT2XLvNBu1BYpR1g35mNByiTuO6FP80ja3oYsv/U1aZda80wJy/6hiybiRputYNGA1lTFFmcySq
VeDTuj3RKmZN28liS/l5o0iWC7jwHo2keVOc+amAvQVKoJKszQQ2TLa+GPAsSvDzoUUNCwppnDJ5
n1CISCHGNT7DCYA6CX5QwFCo/mwQE0wfwvRzVBcDcbnwy6uO2s/A47jrCFw5tLySBok0nmPL8iYP
0O6CJpun2bKbbkK0sYDjGuhwkDEeebfDpUNZ5OWuKbc35FAzH+jHU81ui+xFGpaHF6UxfQutrCob
nX997gdposn00YsJrPQ5S0vRZ5nsOKUIZae/Yo8pziX1G9Z8RTAPpBvmNzGGbFkddn+mmbQflayH
lmg/aQ6l6/ZIYUWelDF1rKK12G0sdoCPcB3I+apkp/bbD8Q90JstY8p2n8ygMbV1v1MEz0MgMAIo
Jf45g5lCryn9f1Nkas7EL7cB4QXT6mNg6tBKBuZjrt+l177gzu8qrzKZT8UuEHLGPp7RTHITCTYC
iS1ixVBzaNLJVmWRZLclJh6nPaSTESKj54BZQCAin49pC2/SyE/bRWiyrQRZjIIxsjk6mUPk0njM
FWVGOPq4KfxZIkjSnjXIQmIimXpO0OI8dMOqrdAmUY+w6e/Mu5VUEIpT8zw9sEPxZ/yT2TITEC1F
1EBj3I2zNUaaDC0G+BKYpdderTXgOvlqo+MT68ZsJZiZxlWXjmGUXZLoAoh2ZIN+p3CNrUsh0y0a
63wgKX2s7ynE1HefUcRFki7/5rh+2S986Q061oQvp+qv62csryap3rall1sk5nn28WRo/IYlt/UK
NdJ3vhjZahhYl63acl7RZLONbjfDDgSAhkJWJbmPrcouc0A8m7wrc7rpIoSzZzfpxREn5R1qQS/M
a6Y0Cxjq+9LXB8e4DV0PboJot7RttvXY1pcS1QxxQgVupUUyjcbx4G+5WXlVkYV6NrWcXLRZCbBX
rHpltupriUBJiNqrDqtLHNmH4YUQqPW89nwAO8GuMqlfy3NhVpc2S7nmPWctmEPIo+7q+JlOP9sr
ZmT3Em7RaUjS1V1hDJk3Wbx63h2LudSElPO/lv7Jq+N6o+Uda6iT+VMqc4HsMrLNK71cwRs0PCkw
Ts7M86pUt8scnZRD0vyB5OlB1AxNiv/CjZqIi5LegH+rL2vZFNI0erkfWY4Re5faLuRy1mVnB4sJ
LNM8I18TwNCPYVr93lqcDWgJRYmMcruH4lprQ8njtMc52IQQh0AlLPkkr3xU6EGwmclbCV+emyTX
A+8VYXL6IWgHF8svhZyypFnN5ubSKbldRT0y7ii/cYFOVvtYo928qKEj6jiAVq2QQlDmEYwHduTf
RF9FJxQ09kujIucPZ0cNVehgo6UiMFkubluq2ZUI9PfviplnuV2lAIg+caGUN8Ftp8kGVV89LWso
v2nIa79/PDBXF8y1QPekA6G2Wm6ua3KDc1UCfAPgHdLNptgdwQ/q7iEcIuJSBceOuv2XpppCq8A2
4d3C7zZMEOCZhsX+u6MmlycsXvrKFe4FlTU4hIFYaRRYIe88/XXxlv40D8e4wVYlRfsLec25rqZX
nY2wYfumoDC1WYzYrvIklefuFqWYDPFt0Ff7Wb6hffTHugk8fa9l6dE6CRRA47wu4QEHS+ne9Pke
Qknf4g+AAqcitXOWtXpkX4EqtgAQXAJGUaHDJY1NdNSQnIxrK9KLvj/eYavPeY+sg1reUmnvvTOK
1vI6/a5aznDyHsNrP+MqWlMGqmLtkI/zaixx5KVaQmRcYPgxJL+FNdEXzoZOsWmemEeHA4mEzc8Z
4zhKpkzqPPBv8jJ3VP1hvqBBavAF/2HKGT0BVmz/ijrVdfK36cxk5rYxxvg/sbK/Ubmwp0WJZX/a
q1XJyJdemGY1adb5epFN5PHkb/iTg98GlLVFToU7Ntn3bEgd7xhYJjJosSfIo+LIqsjBGjIl+j1q
KsGMhfWAoRv6sqwl+wSH5Xyae9Q6ZAktwZxQO4uaejRrCId06X2KN/Md7RwEAUQA7AJml1EJSjXf
NttAvlTarNOWwJ6ealOveEmeVW6yPwEiF5+EVvz86E7COC8Cs92+6Q/s1AShO8md3WQ6JYWh9in6
9IQWnYq75YJu3XN7ShTFZxKI2zKElTKRnpu3BUHmTS404cbgAZ5Y2v/S0FlDypliVSYX4rK2mPNp
JujgdmNA06eIjSRaIOOuc64Hf3oXIn5C63xaDTZajwZezXJZQdsRXvZNAdUNlzj8yP9rFpW6N+I7
lBs3t20mYVO5m9NF3rfFkK8qq+4j1CVEZK6SNIYGYExHcAngmp0VBiaWqPUr0ak1S3cHVq4CDoLw
a13GOpeDtm/NqW5xT94BW1mpCLvklvFqW7P6GlW+xt6bCN/TA9ZRH3LyIhsQ9cdpR3bEsiXbL0IN
WIt64OhlFLex0ayMiR6wW2TPv9xgEIfhP9G5bGJ5n47Yf46RB2o5u6cZ86RTIqqN2LgH5KABQvlL
jnM+AnV5m84kRrLJo5aiOETG+EEPnOe/qCo6UIL7buiIirYJkcgLggjMXsasHkABnceLMPm3jSpm
XgwkJtXBtTApgyckhIJmX8BJHsk8/9qFaXwNKyzv9J07pkBe5avshKYoNENtiHCXy/FYaBMXVPxn
6qeaqCtnpWqRly4DmdWkpupvlE/QGQNzwL25J+ZdhRym/q6LqSMFrWHsdS8mnDQ7O4/xbmNGX/iu
HllIgnkeI5rad2T/et1kGEDn+UTqe7ucC0SNVegNW/vj7jdWSXmpU7QkLSb6PGh1VuOUvmjQ1ptz
3F87GTx1OSwGrNZwmwDwHqxf+Y+BVZWP/SficT+1NHEZ7PQW9ArFrPKXUhQ0K+2BQc12RgsGoCKY
U7PumH/EVq1AS8BpJcgUig4+WyQPkZ0ucwR/IaiCQO5mt3mAOpb6OhqIaCb31DRAjSMUzcKdJ1Y7
Rzzu+7s8qAHYbiOOqxFZp8oxcKCgr9T0mBrN4+s5D9XY3PzdIpD/pHlEb5i2uJDXQTwmrKf7VDek
IKOuhegrgzky4OfBBsabQRwyKyZUJpF3e+evcAzoVNkO6peqgtFJhUupt77BbJoTzhJ4nkzavA9a
LiVfje4ZFmJClzS2n2pOTN33Iv8GUpY6aahuanYvkbw6YFDZ2ObdQfy+H0CndXkDvEQzUWoews4M
9xB/Jv3xCkebJ1snMwSFvNpqrMYYCU96XzvO96TQy/9iZLewsXqcxIhVT2frPT9QCbkg5+NeolQV
5Dpe+bFveq4T5rh/pOywIjECKhN9Q6zQ3W9dR7uS6qGNruJu9KdYwJMg9Mm4a22SdnenIi/37ZXX
KYpfbe2QsNavsy2ihm/Vf9ABpwMqMUxqPn279fxGotXVbApWUiew356KV0o5fqfbJSkQvLvJAQvb
EjbKBkWnkKRDL0WHdEZsAZ7dXaZms4Qlut8YWEwmqgpLc5i3XN6NalGWj7lu8drGQNDFmWYejRJt
0iWLKgkjmU7r97fQo7sG+LMABXMgUisSKFBKDL3xrSse+Tk70euqtWRAZkvEYQkzfEMKSEHt9+mc
XvgBLK/M2raUJZjBQhygMkd/uVqNPerSp0JWvDUvp4BPjmPa4T4PIC3zQ/n7Vr7m0dyHPO/k8k3N
latRk6jrvUzWUnhVMAQ7sIGuQEWE2Gx/Y2LBGJd21QvAWFRvPbvDIi/04NAOTXB0dXQH5C92JWmn
YocGlXHkclYF944mHcR8pCg5fKqFMSY2FDS7YX5Hvf7zv9oblX3X0MdyyxzCP4LuypOzpQkDtA8k
+1sUQCmCy/8nrR56TlGkDcYw5Tn9SdDpYMDzKY1eL2hfzYMDY8Z6bJ+Xg6EdxpWaG7Vx/P7Kn7Tb
r/KsQUSiY/gUTrC4EdS18WrZVi9i+ot5QpmbmhrNAz064jf2Cfw4/G2VdNw/eOmPrdVIh4zqC8rF
wC0p6UPI57zBNVXTq8l64MmOrkHaBtclQDzm8Nb5cJpXi3rMTxEliyh7gMvZrYVxsgeXmTOir+FS
0INkFuAjVISebyk4fanQCT3IdfGwPafC0ZwhfJniTJvVQTHgkcMMVm3cpYRIL7ksxA975rPonFBc
YIrMyf9zk+yv1TtLfsS877H7OABHizNy6aXym7C9h/smheSqDcjbQo7UtF5Z6rMmN2jfj7MLeBbn
9tFKaiwQ7jcgNvblvElb0U/wP3Q8YrTDOzJLqi4nVNa4AlGoZg6cwleM7mVz0r+OGv0PVFvAdZNx
xNifBKlBwwMRnlNFtrKv0zEQVGLa9NaT/K/KV6bf4J9gX3801nkAfzlIqqxFAuvnGMgI9eNdtyIS
U0QWdqitwPoIZeKwpet8AtEE04xW/2RL95guTbntfefTauqbFu85saegOwjrx9fCDH0j8EMsdypk
o3gDVp0brQSWnH6GzTVRB9cUiVlShDm3PDAOdw8WNJJq+T20sq6Ppp4A1cdL+sQA0RVtj0JUXYlJ
TiGqb+0iQfMJ1YVR3gqa7YCMJKBOip4XYQuqGMrh9EBJ8GbElRAijYFmxnf6t+TRZdRyc+ljfLu5
vZodeqRt33ji5+OipduHs2aZHOwTas1l8XAUhZixegKMlFMQ8F0CNZEozJsaD59YvC1qytkGEeTW
F09E9+oYlOrwkadu+X1vav9Hwior58UW+aP/OtwkEttRGLDsdJheXnw9HddRJGULyYpFB7ijNj30
yPYkqHpUfuF3gSIEVERMdfxgsUaRcmfRGl0R4HOg8BS8IxgUlcrxDvLHVv9/o9lYKb6w4AYOZvz/
i9gLwM+VTo1vsiqBUwPJlvzulnxqfgmbn91YG5vScWEFF1k9r5j4gah/TeS93rkAAP4tM1R2nn/j
07YvILVjafcYNBokXwAsokT6zGGLlYUreR+fgYT8qmXGqm7hDPodj/rNtfFXeDaUGnmghdvjQ2MR
9Wo05vy8M3X15caWon6wGMz/CBGOq2E7C5P9SpgmFB5sglWpg3FLK7BFffXBX/3ZpQWfzkjYLK8N
mN54YGOPqcgIhd7tn/n/Rkc0Wzl48n0OpyUAhxZ2k1YXCF2rlX/KXJJGaAvXQuckPmZI1OMQlg/I
mEfP+uun3a+IMhgBnh/Wn/KoDa5MBaqb6Rzv/LhrfzfzTpIhdjjDd84Lg1V+gY1vQcLeVqQFovx4
SI7vHP56IKFY1Or6Xfv67jiDySeV6xZ6k1LblnLgyffd3FhNK0n+ha0DbTHcJ584c4mSX/pJTqqz
rvHrla4b3puBAZY/c6QkLw0nP3IY4M27bSOoQ06S2tMaNJjsAJh4Y4hGahqNdYr1oh7JzLCE5K20
IYupOtqLT15EdU3rLzY0jdWGz52E5l70g0QWO8kLUZ65wE0lRTZeI9854lWqgYNw2WoZW5aDwfCj
ucGJ/EPHfhi9wntsh90ojucyO6yJ0QVu60VvU06GsjzBNWw3L7ZkvJsLE5R4UKilsZIsyWe9IXjX
27re1oKzJjMHKinhVzYu840JzrZR27AHzfJAnpUIX0qygiohD5LJ9ptDji9DxmCYiy/FFM6dnfIr
L1JyAL0wyz1spUj37PwxO9FQaBlDwt/lVujSDGHHwnZpJU+78CMvDyRj8Ve9BlqHlZShYPEYZ71u
izWYXWB/LwOgOjEb+sZU3syI6ON62BH0d/ChvDhynlrM/SIGwkdz/9dDlojdyvVTSq7RJe5yAl+0
vUOdfU2s+Vvjw3PPw2PaW8sI7K5OIYI1oqvJMH+4GUqzNxEiHRyc6jAnZUZbZ0mM37ubg5qcWvMJ
msRFqB9EiVlAAOzz8GAQJntwey7WB2i5+kgN+wpxrLNVkD6lPjfnrp5Fvo00UnaSg4X+9hnRewhJ
1r4GOoCm1fwmNpWOEFdkVTjCC5s1VU1+Ae9aKHXaWC7j2hn0eJos5m4YrgfOnK+LCTvrzSDQFG+m
06RPoDf9ipNskdirjPM0qWSPas97TnkEbMs7TS0Gy9LqgpcLXwZH658ZD9ghwlmIX1koKuhJ9MQr
aIBjR/QjETZDr1XSOPmbnROR+qpQgQNNMWwSm0WQ9f83MJXT+5Ga0PqjhnVmbwG7DPhFAVbEHNDn
tIAai6FHqBSkPxaSLXFNBfDxWH34Czt5dCQngzQgmoGQjB4ovaG87UjNVGQSiRKtKRBls68W/H57
z/1QV2avgB4o8Au/xXNOCBcabJBL2hqHFkBzeooAFhrt6xnVA6QVoNZSG6hW5diBxjZQln2na4VY
t3A0jjtNqip7op861p4DRHrlRtQEEaZz6EXWLDNPodz84WteTBFH6b/PyLQq+G1FtRvCq9AFRO8s
oqJ7EK+MQ9Dzi4sZnXfyj/iLPniRNaWlk7JVyHTksDux1FojnTu6lDsK1dP8yBYKMogqoIkw1Egv
K4ZIgDTtU3rpXLkLavq7QEzVAeJY4JQCf8L9/hj7qQ7Ahx+02I8BiTSu46s1X9xe2WLuah9ZRHev
J9nwo2HB4viJSUbbXd+U9II2VL3AuG9dtSweapPL898dp8vM9mK2YwuVRfL3RKCoD37bYgGhrHnz
uOPrydK4nmQaCg2ct/xlkErVFZFnI5QlL6VagguVBluBXviCb312OzbxdjGcmcfQrH5MLB82PpIh
hI6T87OAawHFJ1Fle/7neafrO4GaNHBK0R+LPlFTQlujqAk5qkrRdJ+gSyJpjo/V3iIY7TSzRdn+
5px/G8RPHZvpBeQMFo8WHXC0CR0TbpmsEVpotXXQAjLcrVu6Z0uwQaQh5UjUkkgJsjAl34h5vxQW
8fhni3HsS7QnLz+nSV5czq7FZ2b/THyftsFE5kdG7k4YjJ9UtIHmrEtCB1WQ/lx+rRY4c+XE40sB
YhjTIoHyg+9aZ/0WrRT8/vOWR9Kia0g1qUILnCWU6TGBz4h0HIqbJLhqbydhpAtUOFEebzaNUt1B
51HbobYJYbkdL3EhUjAcIySBclsM9ZxdpnQPLMloGTZ9ItJEL/zPMMFQ5WEC1U9WubLkpHMijZtZ
F2PCMtXE8lxjEK5FLNz5FKMY9vUdgjlqduhulXXQehC6ui95MeEMTO5JJ57CGq5g/jw6OiAlqU8f
B+QBvtL1aZX3BTltRRRVgtSFEKhVPfYc02nHMSD/yefNDTReD3PnudJd/RRCgZHtbUa0snq7gwxX
Y0f/UG6V8uUS1QmkOyzGPMjGtzqD+1v9xELJcCxYiUY0wJaK3Mg4r9YKJdWvRavBjdk2QBv4YVix
aPlyr7W3VW5uaTOvOUSNfeJowtFGuQQFm1u7ZUZ3Xeg3GX1H6jpM1teFSxfhuBHcBMjQrtbl2mzs
50L5Eo0p1MI++E2+e57QMEVEdfyqlR6rppD/J693SNXJFSccwjB78eh1USR8llZKjcejg+rd8DGS
SMc8HpnUoajBDoIoOBIcHI42PJY4K1yX7PeW8uSbCJrIseUYb4h9QpBhwIJyc6YlJTuHpcXeGsAQ
9zB/iubp2JgLtQ5RRGBwIVupTdmPVxF5U1g15G1VjSQZ+k4258x5LPqp4f1Q3inZuCzC7d+Qbm82
oRaLlyQ4IQ0zB3IojB4PSQdEmaV0L3aKB6MQ+ViLNVHYooGOL4TaZnRlkvCuPOgV57kHoCkOOP0y
9KZFxI3YxOSCrWQYMvLBY67gFy89YhMdTr6GH7eQw9sKlfiQvcoiWJKt4kKqOSIbjYBlrgCqDP5m
8H/2AdqzB4V/wZCAaOL3Sw3yaYEpfO03MojLEus1CHOjzSXiUhEI4NMI1BObYrO6bBR33FUvNk+K
WlWE9bGzLXEGL8pZKwenOELWUymqKkCYH8FsqwBJFR66/exUObnIQTU8LDJXVybpSNsfiYXKkXvE
DHi3T475+92lAaWYgxkkHubwZIh3x48XvDhUrQi+GYlSgqwy0pEwnCrVdExbuuYcZ+ZlF5yzY4RH
jPKapQxEnw/jTnOad4Fjx+Qw0bZTwWAQbheV3l47Jmo6O1q7XTYfl8uiGzHBkaq03dmHasIdiLCv
RiDT2u9bpCqaqwjFoF1pSjLUMfhQg4OagtLmwhsMwQ/bL5UpZWeWN8c20oupF61aZp3IbhtJPxgR
GpgvIJFFw/fCuHrUaWe+mYMl/W/ePKXFcbb2+MfZahh5jBLmDlhvIRrTp7u81nnaqeF9c5u2mmZj
pQUqQd9PA1WI64ZzPDmvR7jeXN7ykqH/af2sLVs9WxCQPkNYxhc0gQ5jDbkcyVj8x1AeC5ywosNN
rhZ/Rp51WuXzw8vATb9EXWbzjvoHcr2aSP2Wvn2aprRBxpJE26Yk0X6dauXV9GEbhpijt/UjGQds
odWPyJExRk+0puKDPEiYrcl4VWL9SLjU53b+9R9w35jgMO2feJc9PZR6k/Ol24EGJnqYuGqgtlxz
XxOY+kh0bTzaLc1jPhpYQ2Ym+8szeeuyxfk7L54Bv4k11h+j4Y7Z1FZG13OfrwqQxg2d65JSUtRL
idRZNHOHhx+ATXxyYBkiV1SCIq5rd3m+bg3kZfRqT0MLdV/ZzhuqqPuyUoDLWid15Jixo0rmiUZa
caReQL2uqDRypNgYkHdmuieUeuQQ/uiXbc/RPU7s9rpRjRDhksabAiEtxWf2+Srl7PJrPCNbI98Q
s9VD6MdYXoyhOMJMTIvS4eyFEwaTTAfB9nfPECgOxLaHuNhhk/a+uBq02I0n/ueYlgNBn/gcDBJp
4ohs3ZBEVKe0M6/yQ9LgosM1Yk8Pjl3pkAtc0Y2hT1Qic62gODmuaGTKNCltfmX/nj0NjK5kXrhV
BmSbwrMbJLEbAnhpOzA3nlzNgjNrLMAtQJBgUofwb3GEkcn938iTTlCJy6htz6pP0njATkd/dzHs
2pzXpne5eu6bAEG5N697fzhpO6UXbKZptct7JVQtJxaNCpeZTOCfgjY9o6YcRwOin4jr2xRqZ/ct
Ik+zyPOkePzTZZIrOLe8c8ec2vAS4XC94zHE1XB7ERnbtqYLsy2QeMPMWD6F4UpgRdMt0kpOlJJ6
miRdLACLWMY996yNsO+HcMImMMb0HCbc0Nt60nOZgEI0sCIBBVbb3rUGA1Vl32vcwklLrrcw119z
N1jjwn1PLbE5YKAgXmXjgh2lxV4qAo7HhNkiLsRFDrokmVPjpF5nb8R6zOM38iFV2bCDJwDGzXMK
O2nL5RIMYN9EqTkI+sm8vmi92+EXZZmQlAOlSUAY3CCKLy8o95kVVqZv34PoUNx6jPSRmJf1MoQW
L8WTwoDzxU8m7cJG7fyKVLwwwQCFf20XyAirF/RoSpwiI3DEjjY4I2hjMSImugI4rrgH7/ZmPR7r
9wU9blkeTEoEEwK8KUANrcXnX6999PJ1Kvji2K0WvLYH9X7qLXOqqt0ziIHbbat/r7Hgs8oLwY7z
t1xhmg4WDI/LybRDAi0ZIVdLgHr0NwHNVfc/XfNJgBSVaFjgcC8zpCNVF7uiRr9QRD/j3p+K7Vgx
77zM4+7rJzZZhNDMyauBe+avVsmgDqkRDIhuizyP9m7AwtU5F8mwJoqfhHrHfYRf+ah+NQpI9cNU
J8X6Vg3t0Guk3xSK9X/rkdUk6vFl3jNHPHIEI5AVj1VQxCzvhd48V3Y0qO63r2WPNBkblM7ae28q
8Qg7O7tiz/RmqQCH4joj1FGvhRLgN+Jxu5IPDAjxn5Ha6R1abz9DmKpVC32+kadtYJYM/3dRRK/m
p2o10vj2qvCmosQC7ZjxjtvFZEkOmc3CF3iF7r5CoAyQ0rHk+nkj8xbmpZLQ7nkaMdnqzVur7c3T
3cKQ04p/lY5YN3cehcWQboyNovtkFtN4YUoDRvg2MhlHh1HYM4qwAqwBlasfnAme6NMp2Hmueulo
ysrB6tzetalanY93dSRSbsHs5yHseJvEefH3hS8wF1aOzyer3bmxgkGm2gG82o2ulFjHDO4N/e2Q
+Borz2vjK5NnlrWLcoHeye8LRT2Qgb1huXnIfrtJxQslb9rr5WG4izlow0aaJqXmkKvWCsQOp3xG
E3LIk4O2hDuYFaCjA9g7kuFDtkUcgrlv6hPM/JXwKxY5Ihs3lvTYDRVY4B73MazY7fLdRLw428VD
igE1SKqlZYGhx/g+MjWNEE/hBc/FheFtllRMwqJ+bCEjpm3psDHqINtfNx3NRjfYgZzGQBstTOjt
BQbcA56dct9pNqWpkOsJIpb/H3RHuxk2vAm1yOmXaipKXWOEvCSspIYECyynxtFMcx46g3QkQcxc
y83nY45nzgIvFR6OXKnRYQN9+M5D8gS8pDmsOUlZMbT8TdJdtIFqBY4DOxSpfl3pqGb/wSklzuXT
b2h0uyu2EvIFpm12teeI7DiHI0PMfqIAR2bFWAiFzpev0HDM2BJY0MYvpfR4Va9kt3yZlq5cAirr
EftYWrXRzCB84jFTwgDmDeMYtR6GdxdEsqT5Q7/R7/vcJyabixuV2L+FMWZdfVVz4p6A0QFueXOG
RACSkDdbdZsktPQHdDszH7U/+z1RdU485XC3VXkCPHgM335wOQz+FAyhPAvXTLrK2LZZb2COCCOe
ks9zXCRO66aDtJ+CATSdNw9MX01HWGc6/SYgLzLrJDHpbaYEHNG62UDcecoCPed1BbAbjAQKnPtJ
kiEaVqu9XjBF2aI+E4AwFvq/GyfEWH2FI28ndGx0+8wDzwhB1GPq/pBYbOt4+dUcc2iB6jvRPsHD
fNOiQssqMQtmhOraIWCLxKGbHjeswR/dIX3JbDB4ImG27GdcAxwEmHPprAcfD0+8v7L2waGv13I7
ADNl1yrBNZPQ7GHN1/GyY6CyCsRQfps6DPG4AXJIovKqccvA2VDleD88X/ydS2tLevI7gIiaYWdG
THCs6gxMUw5YUQgOQUUy/goLZsaxiStlmi1ZEu6Ox1kCVf/m6jbsPiMzOBWn9puGpfyjCu9RtYGG
gxnu7aaTSYG77oAyKjXuSGMLbAV4l+FPpV3PIV5JN1X5hcBE+4bdiS28CMXODww2e2edzCzVWPzw
MqOc6zFOTO6WwpmTkMZNzISKNKH2//JoyokFRWeFNdLYZGCA90uvz65h6xvKmjUkOLOApMOOn0SS
8bItxtviAqfh/AWEaeQhB9bAb91jju5d0hOTNJaWrKILn+BLsupRXECbuAAJUXVEcwitCFkkpm2p
d3cbGkzhvPm1dqQVkqMCvl1pXrwnFwklR9RvNRd2peo4G/a4AQHsV8ige4cnJVKNewzrSNdlBfk0
5PlaPF3LULmASGve4GyJIw5pVJACGVSYJpp/5Qra1KSRnXxldUh8vnJp8HZ+ERMBNPXS5quYfHjw
hXG1nYiPOsee29yR5SljbS6jjG8b2AAzu+1VL1juSMwR4EfEvRnSUhOoJGmK/UkNRRk88cO9lBy1
y2hHDo/Y95oQcIF4B1WAi53vMP/RYFbngw2+jVwuOdTQF3+3b2H8SrgcYYUn1SjlUxgdKNQo9aCk
vSK1PrRwaqunb/MooAwXHyi1vNi3IOkXi+JKED2Er0DfZiJ4MZ1eDZxH3wUVUESWaHfv7mCPpiKS
AvCdQ/adMEMAfAfgwpLxLFIejLIOZPnxKRnwZ86TZE6FUYpoQPbMuTdPdTJVkv4n+JgfXlqBG0F5
9Q8oSVWGCvg5XLym3RRbzxM6KvtnO4I0ieRs25lMdRSy4WVQKUuA3qwALtFPnQMZoa1tG2gD/kNN
pAbs2sSkUnwQ0WolVnccxT//u5kkV+1vJsoE87kT0PRzzVIsd9fCKnKukdEXQWftMDaugj4pYjPK
lzzgbuh2WRWiZgi9XKesmmgqmRXSuYWOaRK19dAs432c3kEtRCyxXPfLZp3YcxZAKPbbtr8NEUXU
SIk9sRzpgx2vqyFd0dghgChG3FKx+ikeU/GZMAYLV4ILnXuYW+1TkjpaADzPTGYQ9GSd6M4tltbJ
7tNIRcQRFHJ9RTmOU8k5oScmxNgpqfplXC1YfmDpPov2Y9JDbmQ0OhwvJw/Gp7kPwn5qSpQSFXQZ
VC5RU1wP7W1i96VWIhbR1XQq4Q/h3VVklKOYtGwN5C+DZ9lLs9hWI8YdpNLhcX4FWJPbQl4209vY
h9Uw1Y+cbNSj5dGV35pnYoLA24biZ9OKT7QdmuHPKkKuVkDBmopGkvOnt9sKKNRh4EsNLdOcbzKS
vIxxZzpmjpSNZQWZ2nTRrkmK6p0YSWxH3JaztaSdEqT6mukh0DgEdoKuYrHZ5iILR9xgU82cBDgT
5V9/RgQPhZRNFWB6nXgd97GU24aaLpFWJt9oSrfIfThPAnW0J5yhPckctZf9CW5VkN4uC0Grv0gu
gtNlC6R5Ui4moT6ux9K4ZbzsDccVKqnINX5J/3FnAAnRTM34G7Jo/cusswNz7T8eiu+vzFxOrqWf
FeikHnENHFaDwjv3518q3Hzp4XQmAYq/64b+h100pl9oa/aXeW7H5z3+1NHwqtNFL/tVK1r8bQXi
54gs4q/o7YrfF9p8O5S0kv6ux/SC1Tfg4fCWmfc1MK6WsmV38lwTXDwDMmTu5kUGlLpqTaRlvKm/
NRCLcYgpKFASl1lvhrHJn4TkwmsFTafsYqe9Vj3yPPtDkXqgenb/TstClwd8PMU+XlkmLCbc9OGQ
DU6bugvd7bYihpY9JTnhUq0c6l2DrjpKnryy+e2ApN6mS49TyqxqqaAevXKxD+gNkgMdrRHg6FC8
TScEka4q/sCxwccA6OuKgv09L3Py+/B5l1iNyL4yKWskIPc2haZsqQXe+MkyJwsrgN5Y2wJjBvkn
xTjjgJrSiSJc1eUcfVBusptx487fT8hrKmYGrHYFwgZR3mP97j9MC7v8w715abKeovcGHvnl4wSG
AlN80wASmB5+xOahKh+AGpNbCu3v6GV6EBsc/+Ucobic75upErsMi43DyTPoVtn0dNMy/KqU199u
3OOVVKS1dBr1rwPBltyP8P3RTySTZfFIFhUKbrbMijE5xvBuTxuRMfUnj6xnVix12z1YVlvACofk
lBsOebMkV/0C45/dMtmvGpnWAB8Otrq1j36HVLy6we5R29I/RUA/sxsvcvibfQUuuh7K+Sjtb5Lm
WcEZbLYhZrINFCVRyr425G6FJAVR+MkIlcDIZYBPU+heGbHG5pwN8jEYxAeSQBF8FxVlbhoOlTmv
XY6BfqfGCaHPdz9KQ7CkqjOfRkbKoM+T4DeCbHallwmKsOgrFI+IXEvjVZ2XjgKzp6MjOP6dq2hx
T9ZJS/nSiiM5qYbtugVQ7xo9hT/zTevtWD1XoJkDHZMUW9IqtOiNG85FZwJQRQwJBVVFIbA/aODq
pp62j8n5oQshbq3aNkIeEW3bbrihyaS5VErgaa+H4glla9e8myJHXIJQuZxPNm1n9kKmHZMRJEvp
RIHrA2ycJu+0RzbzKfvj016NxTZYoFrJ7DYpqvZTPAWESJwv+r52T4LvpxcsCaTeyqouQvzADz4Z
dmD+aVghLnQGzCBWmbrfAUtzAJ75jBE0Qp1IMiE+CKQZES3Re5Cv0VnthaYDtvcRaJtN1T4RRguP
Xq4ZoCX2S3jK9OxlASMONVFWCwqUZcEXJ33m0JKieEB34+Lwv5w+pSzNtA5dv9XZyqSeOf/2Vum8
+bstEht21nHAxaPnUSBi9m1fGXvFOjpwCrh5fOPvnCmljH3wEAZJjF8AWd/nvsVa5gUowA7TiIoK
FPl00BZggYrQchCc4aCf92PfzdbJSFFYQaddndatGWtCXOG54Nx1MVqNYBzzEJNCo84l0zQg5/7Y
lr1xbL3IZ5V7a7grF3broMdzkdFN6Y4ykQ0MHuEcvyUibSd/FkvCZ8fwr3vrv9HuqT7q/y3SFq9O
nCYR2l51EYYlhvX5al+A0m7hR1n48QS2vj2+eJXLyGx1kTgaEdDj0S6KgJ1hKaJSxa9Sy/4kLkmv
VQz8XoUqxCNSzlSD4tZJB0TgqHyUlE9VNWeWKUBXAUF+xx5chaAIDpRUhKYSqmXl7bGxEfFm3A1z
Mt9kL3MWr1oDYH0q2INyCY/8vavrsfvb36lI4uBk9T9ZkK2uGOnrtjiLMsCd6KWA14gdu892pcjW
cDeBFpyPJYDZouCODHTWpNEsObYSqLfO5Dknlhh/qu3E0uJ8n91zi4Lnuv2krA+LU+WlJhTuQ8Ik
D1UgihvoWHsDYrdLD3RAbZL/RJ9u+VyzJ1rPon6XfdWLqtqiN3cExtrWAZGVkX41RRSE0/Udvk6u
CMTyfpB0u36IEJjpHG/T6lSLYN8lc6TM2KKJ6KWW1lWNRFqqD5klZaIpfCcUtCo0lJ5Jbz3TJEQt
4hIqcRw/Thtle9a8my6NE4zHwieKrMBGfqUETt8jXaE1tdriSGjBZOo9A3U9BZRzOtNWaQ7S46ZZ
2stKBXVyMzhYIY0fUsc1D1cgysggdgiyxeW+Ce9GQmrR20N6vX3w9I9fkqMV6a7XGBJiLCNgCJFw
DftgXFas/h+V7Vw5kTcMk/zWmMMZNGUDkiH+1qCLoBIPvZLtHEsUYUZD124JKa2hbbzuwVtHPblD
iK7H2MomllyQtN8loPV69xXrYWsR2dnX62mRcgqTZe4WhJiTTWz8Jg9xCAa8hK6fEN/9AHG5ExgA
nfBA0mSIQo21wYj9nN6WHu++cWYLVJWIgHQdLTkUOHsMmnOMgX6NOpOz1i8L5LletenmYp+JqCsX
ek9B8LJ6s6M0HFpBwxPb5sCxs4SmKd3pb9IXC8CzXyWCjzcSEjHuYEjWs3gprxqTBvOG2xvObwis
jBYrYqxrY02Bp9Yd1+Qe1LSKS9fuoeka2rDDBnmCztSPHWO2bcn/DefsjYi5FGagq9v63qqJIsR/
yOSlo7QPsFusiyMUpsWDsx2xaCawWs2tKFzQ8DYGq/uXybqHBe3hW1KfqiBRe/BAmBmuMbQWE4UO
1+ZY9gr/nUHEyg+mudE+SQDxkGOBKA9HeOwnigN/nGHdP5tiL4xxSDfrYYstErZTPPf5RT7kksSW
rSGzIAI5rReTR/TRYzRMIMMNjIo0nbwKkA1TBKE7YEK3bZMTuPv8TKk7gGA9kNIF9RhNHcZoz3TB
XJ+Fk83AmyBXalxmHGD+CJmhGksxk6xaN7g2G0keKFjMB1ZuiMVQU7d9CpWg7fcFUtORRQzPKo/Z
glp5fLB2zdvvGgBIWKWsVRAQfdz+uLJE15IX0cop9WDV1yEQXhxn6ruCTluCgQGR4FdA4GHMalbN
mkhxPvVY+o3l/Zkvfijv9fcLVuDGbLhjLs3lwm44QMgrRL32luPS7qyCsM7zRHx/zmbPc0VwuufU
KaYxIR3sB15ZPIlc3jA0LThHs45hZD0iT8ObD7tBtNCUEm7ykLAG1oxUBXpbyBB/qud5jk7GFuEr
qh29n+7LEw+Rqx0csmXZ29ChICEHdD5fVIt7ocJolQ2v2jPbPvB+oGq9arEQINtmxJXxc6BVEWLh
KH16E8pmQPapy+cEi5QUyEu9L7g9qqIvTyuPYuQ+qNSJWa5zmBpx2qN8ucjStwOYO8l2ewXdKX3U
uKlkFiWBb0MkaoIT2Gsh0/1fSljhmtDTRrK+RvX7q7l32DAKNYshbovuunXu0f0zi+Xi6f4KU5Lh
XEJOYw4yRm54Lu9fqE/hDm/iwUBxgcIa7B0gT9TWBKhI4eFbbr7ZWRXkAuu+vYeuh0HP8RTH4M+p
u5svT1i2xkra8yN7hIbyN5zYylgn5VXlQ8JraCHYC7ljJGXarxLzbsMgvosvE4IuqvONC8iyz/7a
DmKzlVTlKdlXCKI1cFpG+WyA0LtcWzXLilVXx2VomQRca2ey+xzXP9Cvg8ucrOaxQu9KyQaHilp4
eRX80n6YpDKCzteHrToqk8/250cquLORIK4UuCptTunLMZnLvjQf99XojznZjrgQrYEZ7qs25kBt
E82q763hFSWlK4sq+/gYG235l6PDiF6CaYeZ13TI8KAFeOR3ZsAmZmsKNDbfG4ZbqrvyC5vGNMKS
coTIs0p6Ds4kijkQbb3pqpjiG+7nFHNDtv+vQn4MhSXyj+a3WxS9VwYbKHDOqPB8QOHT2lgHSPb7
199NFx0ZMESU/5rzyGT5ikK6cvV2CPG39DF+q3scCJkH01zSIbIcrZwvBme2Vo7aFtWdlSSIRPNr
msCw1J4EDxYB7Ni3no/k8KnS2C4OEoD7HdlOrEdfIrabeceVtxFW2BuWSl84w8DW15QaoprEUc2s
7tPxan/blnvitJYpki9hVmsHZCoUkF8OoaSOGn9KmUIdTy2WY0UjOqESRIyyNOuZJxxuupsI2RAI
LcsffBJ2gOWDx82VU8nYXiCUHXtLhkPnDFHLipcNBCAX+SgxHHdTlxIAUajmA63BfRquOByEArMh
YElhrQJ/2Fe6VwQERiUtIeI442AGq4N7LyFgFteNBKOuDIce4ChHx/+tJpoNz5c3n72by5Q4ExVG
Bo9lEl2xqr4tvG8MgWXY/eDTjLHYDmZWtlfkT1go4VKLNWBbVPfAckrdQnyKTMTe+Z3ZrWCYchfB
NcMQr2AVHQ0Hjup9CqKDlDGm1Q4z0M4isqV8xuSYG6ygRMGixOPt3Zo35ymXngi9DouO613Ryu/G
WdYbHmpVyisE7Awynp56toa79BP1SShhBm+dUaW12kKiIpDJiAmqYNApPbQcTQ8JLiErd6fcKXqk
Tlzp44YpGJDMbkFbJCuCNDcRt1XxnMJKDuo7/THxPoTE5DmbqQhmhSYQXOps/rWpwCymf8xt6pVc
1NvaQgprFPnI9xjGxDpDDIrbBnigzf6MKXxZ1nQOiNkXFZ4rX2LOfqbwALN5rvlZYiwgdeN84dPS
MKqEfdTdKld5v52s6LZyMhAdreowgmHXQPZKgLv1NKCClYfyUuYq5kLRCMbb8MT5DCvit6PI6ODL
OuqGF+swOG1sHq2Is9wUOFpOofw7+L4+Jg1+YPc6YJFVa2HKTfvCVkBuEiMrNGTf4ypiT815SJ3S
aw3yhQV0EdAuG9oFLqDnYGDE6T8O2Wr7mv95AS7JDvOUFf8T5heU2vkWx40RKMQwU8TSbsHKVmch
S+lMUTPEDUyOcg2lt2cOvDKxDH6gj0bbIFx4KSMdhf4oOCDMYw0OIraUkAzdpVryqzdvo62zby6A
m0Alg1AkIiUWSm37X4wJqj1UC9rz/XeRw8CtruIVTm8mvyxhwqTHgyfXpxY381DoNQv/k/PPwrsl
wZPBSMR/ckEaLUJRFpWTn9GZaBL64dXrCN1DGpePsCwS94QiKEhEXDmXQi1YNSNLe4DVlCxxHdkL
yxDi2xXiGbl1J7z0jyc/Q0Iio5mz3cZNm06oPy5m5Kge5KL+Yl2/Tg9H0Cf12acLEl8BubAesk8W
T5wwujZi5NaJdTTg5wZ4eh+2vt85Nekh5j+xgnuGTv2CM3GAJkFEOYey+KPF5PFyJJa/zLNZ3Ev3
ujk7/fu0T6rgZdDpRzxAnKHwCrCNseVT4YsjETYG+olHAmGlT48zyWJM8EZECOeNyoaVeyoe8U/N
snslvXNkfydUctx1MMo9R3FZ4fatMiLsG7+UjeWyc87o1q4iebuTuwLxInrZaPHByn9ZrmCPsuEr
COS2ipUgndM/jo/t8L/tZSZDYFj1i6lrXLt7aComQ5luHD3Ii5ej5S766aP1IrVwRbdWSHaG/d8H
TQEXRhsNGZblen34PlrZLa6IiD7SbJ21kVLPnetIaD3yikpILwJNPrVqYxgVbY9yMjSdKZDf8uLy
uud4jyMVR6empxYEJZQzn2qgyjTYc857lcHLJ062y0g9Htu03ogX5SBQFWnxZIPQITgCAiEfHYp/
7Fge7zotBvigBmtL5yFMfltDzt2m6/i+qy7mcU+lQ4i5aLv6n1Cqa4qI3RwNNb4jJZFt5VUv34Po
lnT13HrgElwYNmpf1KnFNWhvpfzWuq2JdkzKelt1MwVEMOdrrB01du697pC2/fZGkjHbvJbjTFPk
Zy2ZiyVYWUR0t+hSaLnpjwhSUo48oaY1jaDjCK7d1Ldw51BpBtBx2VJXRX4Sq74aoT/MMw7I6crf
uT0vLQMhUAjRJKOLOGy3w15s0YB46x9WckhWHkH/11su7HRc41FFoYUfasXuzc98CbHXP1H0PX2W
zm8/qq6tfw77HIkIGB/ShulFqnu7eUWJOBa41/bkrAWIFjjDiZBwrEKg2QV4fcPQy69zYgH9SZxn
KM/5i2nZyKsK15YYlQ75Ux9SQjKmXgXHP295onMiFoFfK+08poyLeIMW7cbMfrYqbJl4h1jq/Jm4
zEdeWOzJvOidg8bTUBXJoEvodh3alfeZfHCuvdztHCPOyKkxxVHlwgU+mye4lHH5ZvvlvoGmqkUH
5eKdGnPu3MR0ec9GiASzl1cTcwNoVhNsbm+wvVnsvYwNEHINMVklyIdu2QJmunTqjNiVY9gXkvCF
8tVO4lD8r1/X54bInFFiqTheu6ueHpafAW+JXBzAlWIRuT9UOuzdCsdYU1MM89zkOVYXxsggVQhs
OAUQ8FIsuOsXdGTxH5WizYsE5fWKWkddJ89I9hDl73yCj8TxpKKE2SzQSXH+/gSxwfpHgBv4Tt6s
SnVorl0wan8tBTqhMYG8nMInnUPoqg1UsOH/bfOUUKsZoV9E6A4W2hbU0fTlR4Wi6b4n8R5m0G+6
x8K5qUJ6aUIL86xWYUIdaC1i+h9EKukDKsV5i9FOfwQ6yyu8qAIBgmL8uIC+3zerpBPTWi9f+vkp
aVZfT4PEPPVTJgCE0mJ/ZZCQEIshh2HhCfkbPVY1AMLUjVet3CZlfc9wuVUQK1Kq+d8FHYAx1lDx
eSDjF1H6h1Qpeel0Z7rTcktGKnLm97lnTvHLvWfDih9km0C8eUaj03YTTOeB/QpGpURrGADj4CC4
lWKNfDtaN5gZ+y6r2wAK97r+YYXGmaWM/Da/WpGGPjaq3BcV9pJd4zrf8r/C0M2UIzpuuYw402/B
1dSd4Ay3qdj61IL2bbYXbHYhsIxMwpi4JvXPBLWVJ8OcpuIVPvunIrtTLJlHc4CMG9NWlmH+yFrm
NAJJvN2MOH2GOz7QtQWyG2a+fg5b6rtCKmNA+BCObjUklOROkESJ5cBjzwg49seteg9sSdWG6t9a
XTgGDcTkWBM0j8kKe+P+HLmfX7vuJI2QPjNryPWZLZjccvIdu11cbKXzCZVH+unPc5E5WA+oA8L7
SWkLyWgLFMlspZ8mXsqQqRnnubdn3+rzufWZ6HKmty0p3hoHgAF//Xu6UK3VrgEYRc5ndfsGz8kb
zkoc8Ulx/E/VlOwfYfxunJIgLpdw5RvekQY/IGb82IxShKuS1GgrCfjLesoe+6i8jkO4oLIZi0On
Y1S5F5/3qKlTDNnXKxCLYBVjHasaPCbVpET1XIQND2DDJGLBC0W1wX8mgk7XGD+QFG5NEWx/e4ne
AzPkZ2kQ1Y53U9zEv3zc92vO7Rlc4zJNlvkuezVrzd7K6gPBNM2ywM2b2jGf778O7y1yo0hEaHJ/
eJo+7dVjEHcWdKl5gDwuL/GzXQtGd1zTFm//zivUv5HXGGoSrPZcHTvEsehJx9q+cY0JoIaH47jN
CG4aJqqM62VWTE25ZkOwU3Jfg+vKalUkXNJi1pijMUHOjoJzSRUWRuOPMOfER8Z97Ec6LyiWGr0W
GqCB4GvW46yXKiAHRIn4HKlSfYPmlEPDkgMECK3VASJpgkuuArKfNa4b+ePiahqr5BojlAXIhQIm
Sv7z+A1OvTTVN/x2kKDjjHnAWAn66h7AHVjAtrNzq6a4U2QYZwP3TMsKx59xUTEBkWUQFQRdK49B
SzOUCvYKb7S1OrrxLX2Pb+MzSi0tRFHs6X3kiClOvq0+KJS0X6MRgU5mmI7E7BmaQJB33uLNLj5x
tu4VtF78vMpQFltcB3ip0y7xsgBWb/jCW3GS6JPB7LIMAedLB6uLdUA5TziWqXY4VfhS3zJeRB9f
2kHB5o/ai6Qy+gne5dwCLgD7UPZ9jhMGexftziNR8Mqeq2c3L1WCXZ71F01OYIIUffFGighicJkX
MbwKGsSf5rRlmeP93Ec5/o712QlctKVFBymE0CvBheX0lRcxkkCUcFW6AihYA9NGuq1C5dkUm1FX
Mlo4NWHFZ42n+mCZDaXGS9PIlUw3PxQo+669404w2ZFF8SVtxfihnI0TdeinzzxbUqZdgYRuAPUJ
33XUsEwCrebGLZgqZJozrHYdM5MU0g5/uKFr2hud3ztbvRX9ERXqzKTHJyPNmdP7Ghw2g1kxmxRv
nc4lIlxru3W6FTShKxpXnCluVka0hVHwUL7CWtSXJyC68BG1r08OCrZq+0IKMummL/9ZlxHZ2a48
sjRx0Ws3BbP8ePz/k2KxGxMnZEZl2iw5eFAlmk99Szm5Y/ng07vrYL2vKj8apjWrg+/tWh97Fugf
NJqwiMuYHqDKd7uM5abxsOT1mSkOH1HZmq1Zd1iH/qvxQARopF1Soub2iS102gJ4jmsjWSF85Iml
T5+gKfHpAiHnMqI+mENa/S3uvfFC3OywUvH+QYi8dj7am2QeyJqVlmm9SNnp3y8bcxAW2rkGShng
BgYqRAGI7RaAH8kOGmJ3xhzNLnfgTKk1Ot2TJX7Bks5PSxWTSkhjkaO219IYYSnChTpWILVx0DtJ
grqpJc7YD7gi2EyfiGX5OjKc7M8P+beh8kZ55YnN2+aqGFyi9CBQlL+GcoqjI1XKOcAkpcDqieJE
gHWsUFV/9pZwLuixRPeicSez6FBTfUxaMQtqAIsJve9zyUl/spKCOiLCo/fkBL/PtaPpotDaQ6uk
64jlz9TD9hEBbW5aYIssFqzTFAWA0tubyi4emphzHEW9sGZSHm6b+Fkdx8KqteF8y+kjNypytCZg
6IqYuF82d0vBYy5aIKYkeKshtFnLrWWhZ+fhcNATIYC3AQGJyZa6ZKLKEned9I1as01x4rgjD2ZN
HontOCIoAzI0K2dX8Ijnn3/W5ty3VH1z0cCKtywooLnn0CtUBIfLKnoNUvXDYmLyqgf+Z+nZIO1k
oK5GpFK5hegpDN9+RVdZtad+5EgqcpRiTgMkVOjZEatrSL/jLrCUZUkaYgtLsoqDi7XpWT1850aS
9+x76v8Id7NFphPWIO0n9DQ1VU3rOinxnoFHBnt5V619fAd4qg6T6lGvF7aOylsg56OropVlIZ6A
tSJBkmbkMrCwWK3CkCfRgdiOE2rixFdi59NU7SmN0pFa1x1PcaqINaUggp4QQJ5V6WBaumc4gtjR
qYy5/ZKm/enC+JGW0DDm9mhZTDOcY0hW5GkxXbZX8AIQJ7bTEYVlaT94XjtrENVSqV/egLsb0eMG
xHD/PmPWJyehM1MBDGrB0YhUpwCL+vr4RfQcNv9BgwDvv5acSmUwX8ldw8rluxuQVJ3d5dy3s0MM
uBMVzRh/+whkrmcDVKB8gMKFvzXkKFiQdmCDqM5ahEbxDI9NauptqjML+oevHAKsa3dsEIuSFtlL
KfJwN95JNBCPPArRktD3KVU8Vry/Jpc8o55QED+hqncepELwfSJ4hz0ffwwnAojOchIf+qMj9RYy
d0Uve/gm8L9iWO9t7KgEUAILzfmvVv6e8KCb3aS0Gu42PzmIlLOIlp2eKeTd3QX8HRI8+kg3mFxE
JJMP7A/A3mxNH8OTdD1LCD+X0BihdrznTQEG5DZ7HTpQAXQP8HWqLNXlSPE7B08SS1HWdwCln/K5
YYUCsp0VAV++BatLuGXUayrWk6s1yiW5KgaObx1o/qwrvQPhPxTNboAHkFRbI7MB3mPyHPxUx2Rm
nyeIl2yqKg95rUD8eFRjczmMozMTfyVkGtUmnukb1zWRXB7MMf2svo2gmadwQoPEzzMRmxyBE7zp
oX4nJGp59sJDrbnNSwI3fyI/EAY7C1HYCBS3RY8w55aPCIp0AGLCywEMSvxtRLA+jGGNM0UAS9Ok
bf6OTgGv3dc++mkXU7S03E9aCv66i5kk4vss0UG5Jow9BF1JZLP1peJM7LSgGOCD2QxBHwe4ETpm
hApcnOWKVcX/DI73Eh8WSiYM9iVuCVVJY1msizVAhYeAb25Nb4+YNFWgHXPs6/eHQJsLY4H5Qm+S
AuGGVBgGMHtBBsOzOK7HeMw0vD6RLzqgIp4rXQCU3RC3OOtEhNqQg26+xpSKIx5eYHldKTrENBF3
GH2pej+UA0ik2robFnlH+1TOy5FV0yIzMy0B4NjyRqky3p5I4PVGu+d5xgajXntUW9t9oLM6sSvG
xCQkXI4T3kifg8ER8Syw9HRRpqtx6WsgJjyA5JXFu/FNTwNIqRuzeWKxNqK6Y166SplNJB7x2zXW
GgSRUCrLyLv9IMsorbz3bJ7V6O/0ttgqTx9J4f4GqRhisCViVxd0Svqwp+9I03IsZ+LzNJw2tETa
rUy2JSxXfs9V2DCh58iUTeitpeTNv3cn/R19Emc99X0e6DQWn28Tu2APXQbr+X8Ny3uWq65ICy7M
Id2fCxZ6eT5ErSeZViM0ihUcYumWeQ4Du6WCzKmoGHKtyGn80G60OqNTmOKC9TTl3QsWmEhBHfZR
0f2OOzydspqlNyXfFyGJ1uuH1QbXnMsWg13enWlIYYfPI8U8vck1FJMhf4hi0sV8ei/wzOgPt2Pw
ZvR47NFCfkKshhBINOP4Y+IbBtVLuTiugG4XfeSb9q2JOzTss9yxkqdtmrOkvlkhREaftNfoR4+y
NPdEK7JxzgAbiB+bNrlhDf32jjojW6bHunqV3TkBuFi98HwQ5priHtjQ7NVYZj+pFjGVxMZrl7sT
akwj8icu0UoWyHuuZ8Oy81kGa+CEdd9i5HVfM1MTdDT0HTA2HcHFNbaC+qWGh9ZeLVlbD3Y9Vnwn
Mif8C93XAVxwlqzkMEvCvlw+yLb+Q3NUm17HmThDyq74uz+xaXeeDEabtY/OSBDHwVcXBAkXq8VJ
Yx5u06SynhRC1V/A1/WxHLYyFVwVn5hAl7hAERUHDOhyXUVTkfaUhVM/j5SsmL1Dk+3ev2Xayz+s
W5viaPsSvhWuuFGjxHUI2NtPdQoEL4PokfZf82agteLs4ZB0Tcfn+1y0ISR8dQZoO8oqvKBeuXDV
tGebPmg7WaMzjrW7O1ssn/vqDE/kWhDvtcQkVAFK+9iFp0X9dger8D9ZeXgivBKOUVAJDOoZmZzR
GWNWcbPtklOvoIXhGcoWQ9ArbfgaXWdPdx8KcchwRaIwRytmnybvIWB9S7rpkCARTNQBrvmWBgdo
C8YtPN1SenJYVo4rPjwes6BNmN7oK9R9hr4dgOtnIIv8MRflHc0UDi0twaHR5oXDc3d5qMYJZLqh
PtTh9juHC2lfzz8WefxqHokM8s7wA4WewxzUPc+wkUF791pCEORNJMCD0VJnF/vdHfq5h0O4GPqA
KQzxq1gvPYbEIVVyY9OXhGeb4iCc20TKg/7ITnnixSWYxrTRgT084KFbgvM1loAXVrPbR6z+zdOi
JNlG6kYan5SRxEwBfJOHyTwAxKOQ4e4Ofph6yvgVM3luvrkGY/36l1J3TEbeOndu+gWpOp9QT11y
yiGARZgRnUNTbzaWzeGtEnJ6csWo/1EbLJaL92SmouO7terLdsnohfmDrD6Cf4Hw47Z3sm1lHmyR
7DXNoYGoRcnl2AmcXYKQUrFJAYvy3z4PWi1rLpirzRhr+wa5kmQJBxdbxnn0OaxwhipVwfJrTDuY
CflTX1BB9/fM2EypMpWD9/qnicHQQEEo9o6pDWVkMqnpps8TFY5rFxkxZdSV6jptKoCW8SaFdjxC
RpdAB/8fRXKKSZys6mIHrk917m1+5ZhRvtWaXkVyO3RSJayQxTtwsNNlaSEiCbM5IRTJY43CXL1e
46l/l/J4gjnL1BEpGskIIMiSc3i0HcmpGCBO4u8/MnsWg/afHGDBf71woJZ3EbyKL79CzO491o/k
zd+Fd17xje50T3JrgfUQM0OicKz3/AGw1WViAoLbN8rm+8c7T01HAUTMwlb0hsMk23XWmc6INYoX
E+JOp8x1SFAoQYUfciqeN4Y8e4/upz5mOho9KXZhKXcTgvEt4IF2hqtX+ECyvshg+zjU+bezftcW
Ig3GsZOlIQocZiTrYIzfcI6Xm1YJ1YQs72V5GHgpm6FTIPK8XAR1kCYeuI1qaDe2jiTmU77ftZKX
EiuLnR4A+IjRw2LUuPqBeXNKfPDGAF7mWyr9BDzdFiMZ6nW7wjg2bVToK7DFck8339D/W7UeVtdx
g3/MOcq4WuKCO/+k1fCbgUnzR2xKyQnUkb4EaF88MUAfgKlQRH+Se1gtBIq+G73K5tnQEPPvgDkS
fQOLDGOqrTXPdSXjeWwjEYdpJo3+LnCoMmEd/jZhXW7ej9CE1jpqIFShJUUk4sVnN2HIE7kYgA+z
W+onJbMl90nYDHPVHLEqll1Qj4CceR2VUz57s8ECmDk7pw/780FZmgoYIAebeDJaEeyGIzU69E5/
BYrIdmkuqtczc8XomtVx6nqp+ncvnJMjolsoM6S0CI4urInPFcraBTlzGz0Iaja7nQ86jsQTkXVd
wLN3nMlpfVTWK4sum0ZCgp9s7VrhWovi+9jofKpijzI1f3kvgADMTbVPLmjlpoTqvWXq/SMS6yAg
AlO3CgMfTwwwxpVoMhbkxiYUQZ96cY2GLglsxpqFg6cze1aiYHlysTB5inQffrWNeQlVjOYTPHJo
ODN6JlgKTRgHIRY+nTzkNuaEeO89txHr0puTpXz86S5pWE00wvkiaMxfQR1bePomhvH4Waq2autg
qpTbQJKE2SpxrLMh9a0BW9M+91feyCNQykvrXeof/5EK9q+z4k5PxaNqawG8EProePwjzotYCWZh
df7flcOcCJIwGrCHxdkADoqg2pr8gMD2DcqftxwhnBABQRyZxNGkLpK4FKwtPHMeHB1n5S5sQrq3
Ch2yK/vR7U5lAogXA0bnTisagedJy52FfghPb3a/8teMniNhAPuqTa5TX0Mi5tPOZIrcDgHF5T4u
y+nDISAv+4FKjeA/ISviwXCcZTYe4P9s7usYUAC7oJ7x9z1UWbqLx6qhEUVSdx3i7i3dpcD+9pn7
/1Plsa4MwHowLuTMuD+vGx9oT8AtuKt/gZiBibDYl9roiv1GVQAgk3YgMafITTOB270XE8Moa7z/
QPl25HWE81CMti0yVcQ2MCN2/exk4uKNUGzCRsLSrccmIavTjo3ER3FqEHj5MQGp8nBsr96R5Yec
F6wX4chnrEXNG2mipPiJX7SVP86O4ET6KB/CF5MtGIMkvvu7VwODWfDaPSBlVajwN39YPdJIVID2
+bpDsxTmo3TWQpwIIocNYAlZ+75RthID0crm/X9Spf48o8TnNL4QrKLT7HYedZ4V87lAlbweuk3a
uAr7r8BWRiq8SBK2HaGQbgjI2JZ8ft+OXKMC/4jSh0xaHVtS/ngjkiQ/0h5MUFQavusSrzl8Fyq4
3tlnvkHsIsHapHog9dAbrRTJw3VKqwzdtEcMuktBECkH7gcOyjJ8HFspYYYQwOnAKt7lVvE82vyQ
GmiacLofsK3Mw4BEl/DPGVXMujbXcUW68/1LBTr0R9hqgu9h+cHV8KteYG2GoTsfqA95kxEPbXcX
PyIZldomQISJKDB8ZR4u4hvoH5Y946WTe0I82kOFrSuDtmf6qeSss96/nrDeyf7favV3C69YnliZ
cJuNPt53pGu7mOmhSgt6PXpGTyae22bPjK9pILgJjZBV8WkaUrMWpOZhPoSg8iyYs+O2ksqUGFok
wOhaOvCLwV4BykKVtOYljMYJ68w4qFimXvyZytSAWWXJIdVzQE+KTOd0ESzczlZCWI9ptk7UBZVH
ePUpgM8hqC3C0i5b8mXcy2+HPitjLoQpZ4NMExzdOwkuYWwQebj9N2Xjfg4OPncm+JFPWCrVN28x
a8mDVrKLEKpZyGkwoxGmyxEgMWCRrm7o85fh0NvVV5+Lt50YRB3toiklc2b3zsGKjiEbJZs0a3V9
A+nwd9OJT7oZZ0w9bqClY3Prh+JpgazdicNxMlGsERzTqk43luFS6q4dWcyTiQrVJRcq3T8E0hqE
cl++I8iL/fp4HoWDoZI3711ZXwg0Tm2T5Ah+XxmjVPHT+sDhUr1pz7SSyrddh/mlaPCWKGIgb5/l
iA8jtoQtBnhyRxf9I8WGIwVHuAWdTRP76CTIStURyLz6z65yOfq/Or2KLeCWxwONo4Q2YuVE/p0o
8c2BVfb8WyTeeNzKtGuTzWA1KjVMWAi3e5fQssmerP/SZaT+YXFi0aapv93/8HTJ50gSSTISx3Ae
uPhRRoYGN6ZNg2rN/cuujvyzn39WROdL4pErTpcBpRfQEe7CBNd+Jqw3pPy03c5gNe+vGRDeAxUw
sQltCoW0gNwmaeXwOCsYSAiOsgjTUNRTSL5n3uxOxK8hxnNzSr35Z2OhmoFVgBS9SKEB8U5Bbo53
LA5l5cN6ET3SqO/7qltQopZUeab0Ml5R313dCpAj2HyPwTncqN8Ui5Ix4cKiW6tpXpwrx21uFU+e
6BrCgpyuU1IdQXsY51kNTtwFzFdGip2KsynpdqVahQuJ94Ri30OIYzjk98Et6SnFkcrC4GSkxXzP
zrqzXJg1ec+kK2YUPHGzrMCAQUTVVpVYry+fvul5g7GjvZfpI/DQnvqbi6FVTGyXHNvRu3f/vWLi
XAXiFf/zDz2InXT7BmXNKGKBm8PlzNIgOAb2FN9yptMmeFb6T4J28dBDF8ZDE4VjykmbrNc/Vo38
Q3SwXlv79KQTcQngT0n2wDz5IhIsusAVS2NcXGHZ2nGAIKfMkhzKUFQSLSfFAxWIUNaf+NFM7R94
y9BC08y6ew2r35VXz2xs47Yp8wo7GdAxFepi06slTuv6qZi9yrf3MbsJCuM5d8W4byysWhF25IN0
i5zZ3z5dqKXLqrHi88LZIMmf3SA1PN00xfZ6pP9rhVgDZz4cmK9MMb7ynQK0ZDG4zne7P+8GCA+l
8XcQVBJVlmM7PevKydaeJMoZ+qSThtwJGx6My6129eAIAxDzdTqp1Gu6MLmQe2x434QVe1sKvEi5
AQkxh22SUcdo1aAtMsGKAOKuEV5bIh/oxssNHgsOs4c0HszAwxtVLgo+tyZcRPHj3O1wWfsv469S
Acn59z1EcYxVlsMxun2e2QwSbB+oQsDbON++fK/0QrWfub/a0HyA07XK44BuKaKHD5FFlsIl8qIn
n/J+XxaEEn0jNiuKwdV8vJL0Lz7SkLvmcFch1qnaHfRbJUuP+oRh+3wBmO5eMGCGEdUNUn/MoHGE
9nZttP353ETYDh7ewUgTqTdEAlfR/+Jr/4KkbLwHwXaCquYAN652A48wr7lKFHsGC/mbb/qWXmnE
cNBD6IoK3GOa5agBXNR9N3awIURaueaGHhXNP7qdxfg1XOZU6F4FMraOJbogWNlVWKg0x1BVjDzg
yYM08Cq7SjNxaIhv7KQk+WLHAr0PRKAk1IeEH6C6UcHEYhw3IHa20SYZTAKLOFxFFX6pqc3qYWkt
2Vpav7MabfUCVFW04l01pWPGqRCEuVkfgvFdu6dGZPbmBo1RmNcoLKBNqXlpH+KBgJX+iNqh1qI0
yW5HqRYolfFw+CXhbKSYJupW1RcVNV/Zdx+ldRHJGawAhQ/laSnu97C+zEdoSVbJEhfiVGxFew/j
eQtfuOyu67RP9Tk5ffSpeCVVLyh+y+SeQtRmmc/TtmMRNjYpbo0zS637Drip3PMUSJOO9RqtKfrG
I11x5N7iqgbnm3BwRqDHtCgRr/EK0p8mrR792OKz2UxJbwFU1on8yrvsyQj/KIUPBf8ATeamsCT1
7npscDc3wFNgnelmAKMIdJ/MWECOwGknA/BSEjmFHdh07QdRAQClRBcbGZXBwuOUIh4QY9YIA8yM
Hjp9UH8Q6xRwZr4mRLVETc+ZM4Iak4qGw8tHBWkA7vmXjeKfhbhvQM6bpLZrkImDG8KDQCEGigpt
OQq8KYNSkCTgH3NZcxKlFFAbw7xs4HCPc3AxERvr9xbjEj9NmoV6iW4riKhIujcCGudL+ffmEsvv
HAN50rZ/VTDmcNpqsDLefy7Akv3j3dkTyFSCULvQwX+4kvy9E1O5cuOteMGDHvu+TCgp5O/ntkKw
iSZwTjISCvgrtbxIQf+Flh+/p4Lu5NLEpzUXZahM+B72glAaUbM3zemMgFKLkGWcqzCYbqT+b26i
qBUUnlFYEliZIp9vSllW1AqcpxrWjqM5xNzye43ggGTaN4zM6zBYRKcOBMeghLqSE8fEUpZ1cZYS
8LFdFy8XzqZSV8klTj3Oerqbeh90NCEnhnwbqdWKesE/F901/9oss36aiw4ggA2K+KACxSblUcg1
tX6M+LlGP4l8+lU7Gsctst1MhpELjz+po/FycWJc/QdnfH2AqgAIukQ3GYNLa7mlKYapztO4HsV4
6kT9pkVWvFSN3wzBshaNtt9MXgWUDfdSgLPVuPrua1Mrr9d1M2PajhpuAzYdx+SjW8e9owRMPAgP
X2eCT9nWSme5Tm+PBJm58Slgc6IdlVjopwygSgCHPXiodaxdxjrsjvG2P8/bHlQnoxCKwsfpRCuN
Wo9HMMcVwUzIHTvx+SUu/HK8wZa2gry1fi5m5/XRS/2TkI940k+60tEfu0OVVuiQi1vFbs1bfpPq
476Xekb43APt8wVtot7XskaOv48R7l7ezd4sKu3xzwMvvtINt1NmFGb5mXab+PL60vFTqToZgrRy
M8gMvAs7zstMdDOAZ7oBUzNPhXMoDtJxVtd3uGom1CwE81AtKHE6UEAwVQGyWgQzD3NJ3CR1Hpei
CWujzNSjwHcashive9V/w+pJxRyGJ3ACZ2hhWwIT5Ujnptpoyufngws3qCRRYMsha0Sp6bzIg/J+
EIWHDBV5hqaGveP4YUbURrzIxGnY3DXoH0hqoOA9lC4cwuMdr3RjwWrNTRZtY5xvfModoZ2sm/ha
5FQDvy4Ixq5MRpIiGdgeasuM/EQbT8laV5s+G6v8TauJvb6DHraCBiJR7TWZQdj1/ZKa2yGgXTjs
JrWj3/38KjyKq7E6jAePCAXYuVlZv+WaMYeWX3ep2e3viqvlDaGEhoYpSab5WQNeUKBUfYPTfkFP
8XktKqpi7qlBnRxmXxx4bHPuIZLOodtozEG0qeXANq2w7CH0XlNOsLIoITe6aRBXhMyIWpF3tP10
vy17LkWnQkN4R2DICOuO+XNigeOTZd+p5DyKVcOBNRUu31E5UR1hRjej+ram4HKB/7YVBHBL9Qet
/zl9pFj0i3uw2BaiLZCMRxF1N1kj7wfBN9rivaPkejsMU8wgP1F8F1yyWztV60bdI4xUzVFkkrLZ
apVaANx0s5iLTrdhZdDoUtUXCP/57oWCHSbQ2VHZNI55Z9Gpokmd+3Kgg8itQemN/Sr0CJkPh033
uZDHYLx44Kv2ZtUtJT3s9P++TnyoQ+PLcwKB54fIilz1d3D/G2aV2DlCV1XkZfC+oDKjzs7rGmew
IFzUvktg4DoT+2UvevgoYgY/fjABRWXuhv06Eltp3pg4dwnCQHgzixzWI3DGzEI1eTBsi32WMCY1
Wh+FS/V4IGCRquhT0igiO+XhzC08/8Cf6jkcRaynDVtGEgHtmKBT6IASlJXQHzx+IOSJhLO9AtCA
z4RlmLml9huNlTxmF207bY2CXkvKA/rJVtL+SSCAeL0S9smlsXWf1R5SzdfYUTffTMPWZ/1qgy0R
B8yoE/Yd9wa+E4GAv6G9gT9aKAAkzqGKkowkI2fl0uaFuszeGvByZtj2w36pePud3GWotlL1k0sI
JKD56yMpMeNokecC5ep9XzSC3AhTz/Vuz4Pobkh7C38ug4ktKW+Gq+W0foHaSUMJ6lulVLuvsQkp
1TaEfveTxs+SjheYyVE0kgSVHXoxlzA52SxTgtLpByWtzrk8G7XbbpkHkkQrtgq37mied0RH2PzX
vIE2i3LaNKp7VsI383Dn3A2kmdq8552f9gkJRiOA5PVVF9N0Ej0+fld+Llg9UVJQGB80WrNSg2mU
vQNRCwTLgZhc14y78u25jJo7Q+13sQFUIA2q9kiUJRR7pmJ4lLQar1lfhOHrgrzwIKNQiLdLjass
RKgVDmsQz/tE2crx4mcXlO6mQGfzxng0qXkbhcCSjJZMYrWk2F5agHz++lvImWNFRmaeW0tgArWH
Bd5a3CVYNzuoOHXlUqqY1o1Js9c8jEjtYxemtgJOjc/fdwbitvEr3kbA2FNKaqLHSXXcSdBltS2j
gPie6sgdz6hls8ECu2EYnkMeAH5RM0TpbA4t7Ou0rRT5baZ5SRItVZ0LLkWpl5VHgTPneRWySCCC
wCGeUjzt4Fq5YaBphJQCiR4qEhERkRr+qKsBwMWr4H7ehp3HCe3fig9j3aE8vaxNTRdxR2XdRFbt
+ooUEWU+qNQixuV++R0weGvGkdh+Rl/6u0wkXdqzTUJzvJN2+0I5Xq5HnLH1l9dY/69aaWBW02oX
F3D39jcZFJakQfU0lCn/xuDH+wVWsyAIy5QuE/OurZSsQXEx6apuNdw7haSlPQFsP0doeAZNS3Ie
6a9/7NKlHzhk0cG6CZNZ+rn66wIwEXUachCWfCBPRbOUfOr8ntIY2Sgd/LITGG6f3KGQfB2YD4NG
truvB+UXbElUtlYSvcvjrjvGzgu93j1EfnmcV4hc0zEMPlnF1Bel8/8vuDPVZL43Wk8+DH5NFO6N
Vd5JlMaBgapEGTiWabublq5p2wajDAkH0uhq8U9MUXCSJm5lrc41tyR9duby8JIxzTFrP1sJYwvd
wkJiVZpmSk0JacvA6GT9XiS0OA6RwnuieVb6bk4MsDrq1hGcESRO19a+0ylL69niZ51WUqMLgq/p
jfInD+ySB5VgkbQV/qLmto1D5EsHdHtjGzGnzcmxPM/sRm1DHaj+BzXfXDyLCTkygjwoRUdbgJjR
omexGxtK/WP985b0LatrUipbkUr123N7RewFunvSb1M3iyHFv1nayT4Gp8KBHLpnp9CvVkP+yf1u
RTg5TTsBr3s57YmuumRW/QNc75am2RBhRqDFmfZCW75/3/fBZSdMnD/MJ1a+7a4VZt8PhL4w/7Es
e7jVX3eC0DgGPmHDqw1oac/tau07FCthDUurj7AFhjHRg2U18hvYlEQRwbjYRCnlaGhFFpPdh5yH
jbCczUcvNdqKplPfFu0AUPZ3DuYcS8I1aItro/o3RB/ed4Ou8h3paazACALozRBLUkQGT7wp2eGo
31mTBbUHIlYBsKJF1wwNuAcelnwFhZfss9KOa6i/5o72QOv2gy7LbDC3gTdiKo+2WcY0ZuM9fvWv
cEpAbg3T1GRCy2PWeNoIz3K91pH6xTDU23ESLXh0j+gUqRc8YGGVlWMsYwxHzpEAvehOmyLGLWkS
i/LtRflVSylOOXLVzwe9D9O/GExpNLGSSYQUeNnqMTv0qxHlFeOH33twXwqeMgg602DhtE/VPWzr
0MYAqYh1vGtGvTHDS8UBykoMW5rmW1xxXACNXAvvMXt6Bh9lgHsdazzx6zO2UDyg/66FIXhkzH48
9BsAqkxWbN/DrU/bZORffNmk53kJuWf0VTBUUPNTDvm4J6/QWFbTFreyN93fjMF5/kG5NnaktyIg
PTjCCc2PkjV6ZLRxUWNzfj213Uh9IVv5qFebHgNITe0xmTSOdKj8HolGsqHz7ZGs+Y7yOtuVzCS8
btyfn8ikKtmqoxo3zfqmXTMviwfE1vlFMpPGKZYXa37qXYWtkOP3WT6EqfkP1Z7ksAH2HTfp51gc
FReoFabNdRQioISJCdUkmuglsZ6U4cYuj5JHZgqRfIxChUuDAguB+4V6zH36MDlHM9WBED5g0H51
u9EqmgL9wHTrH/1+f+Wcw4E9TFbw/XWbat6VJN6fKt9VoeIA79ZE9/VQAQy/JdTi2fTZuaSLQEPA
8ROmXOuORsqKPoUO0ThAD6DM2TOwV/2XDBPioiruDvIgZx9RH6l/NqsyAZQV3847tc3lcrDY5KwE
dv7g+zYC4U7Zzlu124WQxUtK7aKxQJm1WavFuldxnOkj9Mohe6/Lo/p+opxTpBGwP5V+LOdyNV9u
vxrdRFc6bMl0wqXvLW2kq8HV2Lw+lWK+jdhKlj47ehDd6q/pzNMDTcXEvxqHgVKq4jm0maLiCPqW
WVkoXDqrWEBU5OFhQpfCWLqvhUeyxvoU3Eh3lqoVmCwn5fwzxKFSXPrKR2IU4WgFfnqNFZitJCQ4
GnRmO4r1rC15PTM5CzLLh9cjSD6ijTmYAI4+g/fQAO2UGz/edf9Iv/89re2vhi4cjXyNTxp9Gi96
S1Vgf4HLikQ/WyOKftusbiYd1CV5UKBDYNTElOgBM0uLtGXfVRDs4/6KP/YycGK9Ghmd+H3aLjvd
HWQVkpPuH8REGL1hV5hEfgj0r6iBEqmc0eSgbw3b0OItSufrb82wa30+bsvF1ffWp/2vFm7BDlWZ
PTOm8PHlw/Y3Fik54iIjaiB6heBvkMm3Klf4TTO3Yjvcqhs0iPvnmTurkXpO8EAt4YKlsxvsrpAX
FdIXNjEN2zRa8YNG5JnFKzJH6iPB+A70wuWcI0kjSlVxOT9UgovkBsBLR/p40MB+BSfvQ93ahSlV
sW+ZktXq5/ShhgLTaouPoMgBJbxxLxDiBzl3xw1QaK484L1Le5vRO2K53p9d/k5moPZWjBW6EURH
nttqdcm03LF6py+XjpLrDlZ7vsYkOPnxZKK0DqPsf9QHy1/Zp03mDBeYXAXE6CEkZvjAgHjetn9p
TS7GiR0hJjQefjHbWMV0yPo9VKjiBb3c/EklAJvkjciaz7CAxyM+MbGRJIbuJrq+TMVM7k82OnJA
sYhSnb+LNPe+SoqVVeO5QgSVM56cXypPLwytL3wBHLVYo/EeDabH/di536g9lCiGRG3k0aS5viTr
lEquY5J+7MqIoyL0rURfffRUa1nJDDCcv7d5SbD+i9s6crV9ZAVz2gQJ9uisOgsLR9WsZDqnluZu
XiE8v6en2rYXAWp1ZprtNjhr0mx6tpO74KW0Q8IqHnYizpF6Ul4g5TEjuapqtMs1inCwZJXLiSFt
UV6lXTthv/L318pOgyXHv006FY9pzVtyJH1SROtJVTDrAANQvHAg1+9djGfOcrPlcqjKHcuaTHxD
XxCISltoDp/fw5hlKUrd/LjyVLueT4Lb1kZFLlWJiqNZXhDyss5M71W0MyWsP4yp35KhEAAIvhDc
sgHCAp8qhjZQ9WIHqmht0rcS/s7XpzyuQngEBiAw4P465Pp1uwmTb3o3IFJm/P/UZn7FoyFBuH/M
zwQU2kZktSpvIZmDr8ZtXPnZqWV149A4HswhCnWh6JPfU9bztrbgDLplzNw6MiylBzYMYhQtiYPJ
DfsoKxnSiKO7Kv4zL1PjUS9UVNUWp8ZA1GjtXFLKJExMqfW7e7eXGFLb+hbZlGS6lyaltmc57LIn
jF7j7NhQMYep3qRcg6X6oxXndM7IYKB4S2+1uLEmdcQ2I84xVCxFDBaVwkQxCK1Jbxx/HE6L2fDr
h+IETXuUbw813bk3Z3TrbtrvFhA7C43kYgMAn5CKaChmbnNRXSpnvMPO+exwieVsYH5V/9snd31H
ZtN1YBv4OXitayawuKFy8OB6oRb0hIyeKGZ3fIM47MecO8nZPubnrv+jVNIAGZltqvzYkep3GokL
izZZawdPyydg/knF9q2kqIbne9fTew69KM40YLhfaloYMqsfZ4KeLp6YqFF9Ulmf0ObSpiCVY4Jg
2SLuYgjaX4zk8H6bC0rcdP5cUnyXzXiIsG6BUcwjnoUb4vaOmLNSu1yWhDw90i8S+/rZ2AIc77pl
pkuTi9+cCJd6HpYrkbnwdqg8IXyTJh5qe8QmN1NC7wqvlLOGRxU540BiJaytEm7Us0afEuAAktc4
6TPdp7ItiUuJk0YnRzlRcRfMVjGoDCL5tnedlFAv27j0DYs7FHNzfIE4eFrJQtzWmhibY1ezEE8W
P3o42DXrVBfYRG8mHR9swVadVvA0bHF4BYUsqja6tcuBPam5/XX5xoMT7T2RI6a173oA0bJmmwSY
i7SCSM0FFm+OWlNNicFXK/fvdQ40orqdvGngp+Bz6N6iitW6KQurRgVUJdJUORFCIhYXOWGKsvsE
hyRj0nJsTwtfsbzJ4HltODl/RscnD2C0INDFqG2DBmg/NS8/N24eE0fyQ25Xd4b/YXf3XnqsImhc
H6iHSz2VkLBHjW6zp+csoUNU03yF/eaESzyhT8UllCC/GJ70n/jF4oVoBqxtzgtAXvHjZA3xeg1w
wKTq5/Wa+bBnr4oGMc3w8SGUO5RpHGf+XLh/RhaMHVrIdLFazjJMubMmQHUym9RDo5NbkwbFNdJw
PL9oqWy5sPBo+/s3O0LjzxFC7i1HfeWVfqufy06VRRIZFY8oHS0AeOlooHCuJ8QqwYW5sQL15RsS
xJE7FS9YqFzaNC0LON95t8etXMnzxnvTpSTzRo96GWht5g3UE4bm6gM3tvUynJwu+6InzAZU+76e
34e203B3x3T8kVkN4nMOiaM+sN9xSCvw4oTfPSzjfDrr4MOugaKv40soGCfbwqFo+0d/Fv5trRl8
dXnoKQtm7y1J/BkHJaWc5c1061eSocraUwQ7/mafrQIbJOPHPyJuoTbDRT3dzAUF5S0sJAMtntdX
r0rhJ+53dWB7Y9E1ij7igmMZImLKFYUjywkZ0N8h9Zq5pDYV+lKrQUpI8CdFRTl+eXAsaq73u0HH
2uNJfb3yS/uz9WQo+g+DVO14o7XulQqjqIP2G5HOpuwHfsQKHVFVwJM2GFGBGoAPO1av4+r338qk
oPpy6wVdIBMILPv4CFaF5wI6LO+aQ5Vz9E+JbV3N3NY8HA0FrzpJienP5+iCUT6B6lDTQuJw6r0/
8S/wyWoEJpUc8gxR4imYspoEnd/UpTW3X8guqj4zvlH6Fp48OKQP2QcZRm95ObZMQPiXskN1pPUR
rMDkHtoQVQB1F7DvhnqyQeHBFkRTkwJBMY4oT9JTJ+59E8FNoD+Wf3pcC17TwqFq5jPZUrvDwkai
G7xrFcfODLCkBAfkMealm33qXdLBOC9lSCatiNuXG/xzAbD+ULDkws0aE6UbSHSdgMv/9Lp8AOl4
F46S4tirh4xAD62BPq69gMtR2zTRDyu4kvAlHS6gxt9D4hv9NbuHe9JQUbC5EO13sknUl6+vFm+T
iRAwjXPQfiwfuP/rKW3ntI8bM6rrS2os3naoiDet5i54KajUTOeQ7liVFzIAKUh2BLHvz4GFKAW9
2G89JLY2f+V1rMqiO3vCrjPLc+/QUMc7kp46w075yx/Xq6M03cruyAK6cA5axZOHo+UPp2U2Utu/
f59kon6iyCXwqPxF6mMGC7cz1rNBjzytJtMM/VZaTDNZw7iwqUcuRFRGUvk9yamOsOKCB21kL5kP
EgiT+RQtWFMxL0+RDiJjSVHUFLQDo1hvgq7lVUKXonZ3lNAsp2bb7W+myCSrVXhCXCIzqfhTf9eg
6mX271KqTxHLtRHntgN2aTq2RLR2NDDL1k6kL6NhKV2BJpSP2wd/McsIJujC3ISNFSG5TgCDavdb
Esy/NP+WPR+b9rUKVk/0/kTtOCwKBFzyjck88fiDhuxY3xXWqlsD0QwIWblvPAExHNgETFzzxNC6
yKCpKxznMcWOx6ODt+m1K2sqmBirdSC4R3CpbwAMw63Rspv6lDXp2Erkls0bPevg2O3MnvCbT90e
XrgybhnVRIt2XC3B/RoHG/LbBpXZiRYYPRu3YG28fqRzyrh7r4S7NduRws7FaSbkN0YipRSLgWCp
PpN4EYFeXQqCTVJ6Q1DK1q/zh68h3bV0JHVMbGvTI/Bd/0ZfLA2xkVnAQJYUY8P1Von05j2bFQcS
v4Q2SwOFi5Aq5/UIaDWSj0NipOpMou85JP9rqUv8PtFmd/kLZ3Z0NEZr7fhspQF1JfsrYEUfUPLD
OVjQvvZ4S2W7/PlZajCZbPHEBgYH2IV35SM0r4SC9YMLU1NsbSEEvaFELukCFixeL45D1UeE9ULa
TtVBdum07mNzuMJOY7+sr4Urb5dk3G3VixUs/3hnWBUIblmh7tlSYiA+bOIqSTAR/+3nNAxHYBpv
Av1G1ZAJ/cI+dUU2GkXzCxmrHpkAlo3VyUhmIK+91+RqfkMCOeC40p4H5UW6c94wn0DcOw1doNdI
q3HU3Hj4IUSWOCIpuSZ9fO4e1kVpTbf/5UetYpmofc5zlVBgzHBh9y4NG8EK/jdThAdg/SUiMfiW
OK7Mp6eBq461ROzLvcdNW6eJ6u+ouxuzoXErzI/QdDK1C1Au/Gus7FIOJcFj/J/cXvxfroTpTK1/
2BoDiVPecFFydsCWB+C3BmOlGCdKBkL4/1Z4hxvQbyUzZItaEyFu7jqNumPepV1oVsD+/DBRe8gm
WeNhxTnPqauKkz0ZJ3SljPWyCbV/GrWw1s8Fil/Bi5er0iK78UPEYAt0316j36/F8mb3cA0xU//v
MKbA0xY8Kjyql4DHgXsgOC+QkYb9xymabWnglkPhIO3Ntyy9qS5g7So4v0Q1T+0UUsM8kWYiR8JR
fUUkq/E5jGwjV5XdnSxociDfdUKn5hLTqtwgaxYwLvwzLBK1KCXA9tuoTB9YeLo46+NyMXEObrRj
rorB58LudkLS+9kcI1yJ6L8IMMEPfpM3ovivVxH+5THSDLD1zA87TK741GL88C9OWap97CEcZjT2
mx13pQtWMxz4TId1IwXvHHQsAc5cD2/aQnJPpVZQcnw3XzY5EjbWgTYpiFZ1LlMfPaCbyQGCh84g
lgtgdM/gnuE4/Pa1gg5jodBeZ/mm6wC0/BsDcPkBMSTSjTvbKndk32ttxvRZanLMEa+lKRlviVVA
ywrpuzcK9OQX1gBi/Fc3v3gyY8+6gc5AJPxNuO908DkKShiQdx+T5/g3ifZfWnhBJkSbIPMETR/U
1PIKOvg2QZ0f3Wd+ox8OC6zyuY5tEAtN74ZF3GvkX7kFMcSmICL/r1xUITMEuWhUYbl2egaSLps0
FRHwemq7p/zsEdcsa8jYHeeYwmkDtu7VWBRrCE9EpDGijeJUzKORubX2uzvCjWBkBmv2S2zuH9vV
LM6bjHw3PzL0S0cfKEUEbCSy77co4ueaTypSRVCgt1DxyjJwcCXpuZuFyVza9wqR1e1iaxda0ijg
ShhaSHLDI+DvoL3YB/+O/EPf/BA5h+32mlwnZ8tkOSyS9YVyJoyCMf1mcy5tmeS3KelUgL3ihjb5
mSWOMPLiiRVmzo6L+gAHsyvDRSyGO+2rBeinqxywTw1GinR5LOKTTUtAzJCE7gymKaoWr3phOwxE
C+uPhy6Q6ybPFPnFf83hd/bCzLZeSlrG+ZvOC+da9nylyb9GXcu+++nVdGREc9qun2INYvyd6o35
RppNdTwP+r7tCCU1AHtcwBUAtY15LcKok2tX4Jztj0gjgcJlyiyC74HlH5ZxeGbq9X8zln7D3PXP
OWQJYJPnelmzmTYExnrlkUw7lFSHxeBZe0CM6PiBR/snqAup8b/jQAkYzCRv/vL+K6wZBn8kBPBI
hD/kU/JTlVww/Jc53vStr/6E/H5leq9J/S5JUIPqaGVYj8TYbseU4lXgHzD/SbyRBVkDn5F6ykgV
04OhHqox+8raBpHXd+kVfd86ktWUqbKvKjBu7i7nHU8C46d1HQm6ipJ5gPOFuYL7Ka47tOab7Fyp
wuuH8RBySBDhMVCXhj3ZyO1XTnEFJxD3yL80ZQUlOakvxHH9QpvMpDuVLDVpR92vKzMNI3iNj5Hx
Wvk2Uvkyy2rMOY1TtCu5AXFYfSMHdYIkAAMH4dqdIPtOXN07lLrIU+JivjV/SC6cTTFZRAAC+a8G
eVxTIBKnm3UROx6uAjBemn5609yAIS6xV6VQwLTYeqn6T3ujv3S06Xgytc+ks9wH7m/Y7zs8tsOq
FM/9ey3AWE3PmtJGfz6WqzltOcgnMv86btVZpoN/Xu5iXJZREgm1EmHvG7ZcfN/As4J9iPjY8U14
1XMSZbkMNukdJHh0kaQVuxKpfUeV+V5s1Mugz/EYinvzSZAWgKyDSpzubOScaq4WcOe1PPM+3J8w
a63ZA1jZN9stVuipdCXWqho7A3vCD2ahVbnJIZJvmz+N/N83FqODcsHTTDOhW+hbHuWrQE6gmxaB
+a+mg5vPwqpgNF9q7bX53EK7mqLQ7/snqB/f7n/IWtyTLvODIJMvLvT+thrICwQee0xsrFyCBRlo
eu6h8XNm2cuxNFtjasG97SAxv1hKaWvhUMbWg48kvFNWT67sXhHXNAXkeckx+W62YdM1Dh7oFGd1
mC1jkVo0bgV2LTDsFwlGAvmZTjW9GtmBHM8WlQ0kp6bkZb0G09xbPKFy+JORiAyWgbN9HGbiPJ7N
HdxDHA5Vx9EbEMGnMjNp9o8aAaYsqUZxvriWCmk5yOOhtHHIZcMjRdY15r/lIAx3ZNsEQ+Qeou8U
yq1nBsxOYj9pHfJmRipqsRcHAMYJpucdUs8iK+Uh1apNKIDMYFd42B3WbIABaIxRyBOZCcWG7e1x
n0wo0x6TTPRwW9eRAy/Bl2yFW6lqS8x+miVqtmur8MOADbuUix7yTHpzBs1WqVOPZyjHuU15UUxM
tVl+2sDE23snmmIopK9HaFJ3mUs8f9geb4/7l0ZfxnWzNvidY/f5zwFqmxXOij/qYSfUN+pA8jWc
IEFXrKstD4G19wK5Qj1Fr8iJTJDx/wZxy3RDNzLrc9o8OKPR9RBBMNJCe86QeDvzPXkQlQ+OapUP
tWPLqjhJUOAecl5K79YI1QBPVqa3kztFh+5Sg96SUFlW9+HqJV+Q1QJsA+53us63dZ9UwLsOWtbl
qyt7lBIS0DZzEyT44BoJoe/LoW4smzP01pMNjLPHrkRHTDTcGU5b0HRyZfF8/ryIiWSWJwIMvBvu
cljTsO2ZN5gUV0pKvr3yZu3u07vorG6aYXxUS0svTnNOL8IfW5Oll+CNwPMD7emPjRazo7P4zuil
SRcW9Ryl4b/QRAAnS1zotHLHd6KBQBnD9cHhQO1yCpgFRy094l4JXJWfxx+dAwW9nlFE3S7tEIO4
4oDnuxAyR/ntMwS3LSZ/QUOPs4GMFAB+bKsPL8OClQS6h2MMU2GOG7MAJwZoU6sts81pnObDyFQQ
ESWMz7yrnDVLt+gYdyNB+HICVH2ZHbsaxw7g/Fag5AUNo15Xw5Lr3RTtkfGVh7Wc0vznWkDlIQGB
OP12wY/VPx3ujSvo86AuYhvAipcgz6wo+3xcyZft74hM9xWmb9pqegKkHGpm0S2fBEVLV50lJljc
fM/rxM4Knw6FjVg7nFMOQuXFWUlmXZo9q7dQSETZHFWvxKvPguacsqaS4fmIrfyFqyVDBxbXZtR7
VNmQDqlpf+KuPA5+RX28HHXVZsTeK7YY5/QYSik+gvK0Mjmw99BYiF+IClCgSzBjGZ68roGH/v26
ay8nSHIYjRztIDgU0dLBCMWHFFjbtJqEwYeUDwmh9ntLEj0tzdyWV88/T9asyul2AiL1VxgTxBKg
k5jeqywDpdNWammsWMRYAF2XjF28lEfsOE2IPfuRHeZolIRpziSTLdrDhYnZ7q3X4ztgo0XiqgAI
0FFX4Yh4Rs4v8yWivIhSozaqVAN0PFZgtiRi/idc7uRxMIgdOav8sTPsVcR/9PqbkrVRykxO2ny+
emC92CcfrU9I8mg7fezxPAJ7KxBAT1DyQyCJITQuVUD5XN4/eNQDc4pX1MdkQlQ1s5O2IEZ6QwMV
yIct8UyhTtzAKM8cJI59bbw3FsDS++eEnntRhYM+/WsfqE7E32Sz69kGnkTPDtPG9CHsHw6EleYL
LSD5OcjpfWqJzU6Bt+d4NDMo3JL/MNPEBRy0KeSfzgbzuHtiQ2kq4qtOCEUdC8Vnu9AlTzlT6NUc
AyfOIhqo2sJS4OJpvU7GvxxRuyPPP0pgvdHPygYc5xjpgDcp+5/zxCfy8aTGmHyiyrUcYjEKYDmT
vNzSiLP21aTmIeps4sRPIGxoQEieg9mSSN/p4Wygp6cfBOvrbigPf1CuMnmuHXvWGjNbE2W/rh7l
cd8LwGgeF3jo97tn60gAwvUUWw44TAd7tKwQb+9vWyseng2PXFbqyXOlHUD3I+xFnKLX/gXnAkKP
Xhwd0S6xA2ZInu7ho5vwo18lNWJGyuCZQkOiUN45e+3YlZ1LVLLoiLZ+ukADnutpUdYRysa4Hj4x
zOX9z0nx7fE9LyVZoewfGK7S0lWW41EOj93PEJBnutLXkpqI3GtPC+mDAJjLgcByE6LvysZK3+4z
20LQj6iaBuNFvTKDsh3x1cUE3fHqmVHt6k3nEm9SwrFCO8ooxcpJs6q+MwVuMXVfWcWGpqIocgHF
8ndhvd9Z6S97dw/VaIKPhG08YgADnA6o+NukyFzgzPf4Fx35qT2YZket/a3u/kO2D1H90Gcf9904
AABGM+f24T34DTPdqFQ3tKBPhnwvjEfTNNjXVJkMwOn8LL/VIsUS9gsuZlXEorJUZ7TNZn5M3VPs
sN6LRtrkLwXdYlKtwh1ewTEcs+0u/dhOB4udoXDaRixWs6vFFEjTXnfToM4laDhQ73YNWANMYMNv
aCNfPa/vM5HmQOut8txDzkWf8UJUSmipd4wpnnXo3Bg3M14735EnkMNXjIh6qiIsYxCa4zjPsH4d
gEz34PGpf0IDHKuWVti9bZtj7XacjVL21564S+hJvrQ8xZk/FBaP/3DBjhgJE6+CxcLI4hQhQTMX
j4tXT8YB5ENvjlctMfLnQJTPI85BecFg94Odg+C5ubfherVNPAkH5nHpXeNBqx4ESnpeUattgTiB
Qe9LZdQFpLbQ0zwOuT0MX5McerIcYY1vzsVKS3w/I1i1rGZ6QUwPRM396Zr5npbAlJpKkG9469GV
6Z7J5Rqn75gC6OPZV2qlINMUrdEMhMN1VotGbpcYeL1RPK4tvHPXo6+0JlJAfM1ijTYqBVXLIuJc
N5CAzlU+yfkBmBVH3rDuIlFNPqd0n8YJis3lqPtjECODE/jG72agPlSQUwDDhXNVOjYM2QpHEcPl
M/9BQqURPCLOcyFe2whgehWic30shEZzXKDYm/yCOP1Fh39qUbDVFQm/d63UbYtLSBTFWTwZMHpC
t8BVqVWehLv/3mU2N5LZgtlNLk7QlsPSdgPZBRLdP1uW1iqk5J550g+XBn/RCV5/ZdVjbKdHqTDm
m9UB+E0gi01U7PMoEa+7d7dZBy0UD3fdukIvHWwyR6W0MTjjEZSen7WI0jH9nHklg49gDm18YEbj
jV4Cs5scFVZXWNdpH1LkbOtn5DN0qlav8JFJifPi8I5sOdty6r2ZlB/ZH5AhLdCU2qrgOjNtvj3X
7xBHIcN838LqYfo5dZORcb/S8hRTKEUGPlgotyqXLsiYD43jAkAeenlLD1S6sUOaOseYDbmodSau
eKWLar1SbOf8Z9TvpyQ3lafPSKgfmLrvCz3jkztbGcUOq3u7P4v25bom09/I8EukNHdOPCV/+VrM
vieX8WS9Qwvt46amd0tOpXi3bIgsLi+zOvhQAd0wu53PIbm+XS+l7jI3eLeMefx+J6J0qyISWqm6
LJIUBdMKJFwEsoYvHvk2Ieumb+qzCpxvBfMb3od+imQC3EYauJhpDvR+GvKk8Qj7N0lq2MEtOu3r
wI1Hc9am66hQxdzsFYqeT83NJIHajQs/G/K1xdffSlz24tFc8QjE7Xf94XlAWORZU2JNaZ0DTDRy
yWwbeSThtU79dlVm1VuWi4yF8qwLcf9Tr5MjqnusHIzSc3fhlTEioWUGRzG4HJXhu/fmKSrMULx+
dGr1D6lBXXdJ8oJo7VoYnyxqU+TIDtGgmAWWjynydSl7sItGsCogjpY+Pmw85PDCsYG3rbOHqk86
9MqaWU6OWVyVHvUsvVytkn8k8qxVeHWotzRpYL3FpIrk39RKO5DIewuqqK8l8bmKxkmzWHgzd4zL
TahazHbUrTocHMouqG1F6R5Ppwhn3HrMrGuJquqNA22fQyBcEKLLyfI7JyoJZfjh/08hzXID5BDz
2vsaA2u/pVAFebZtq0yxfbkzBZGqE7ugVi9G16XFYPFAbj2yWAxYSn9+DHqOqlYmi5TkPrY2UXrP
1FSatcTJemJfvkYbt/HCRIxxK/d3dDujwP8aJwBdkUbshKmvsxwUrdSBtuGIUmJJzOWvVBc2vGNa
zEP7pP3xS9tQtegztYohHHH2uYJTKH91MuP3PFkUAOPg6luaYZz98w79NYdll/DSI934hOkh3WIZ
wWfvlL1BHstFus+lZXLiiCk6hvREvAdQbRDBmT6PF0zksoYivsAzdp0cXuXQ9pffe0tqh/kmSm2x
t7EeJTBxycuMqzgUTdV9Gr5huBVvMb7hrmW+41c7va0Sjnlx7Hnw/xfhCzVTRfnIUPsIRZXc5X7r
nxwB0E0UdmjVVAgw5XuG+IwlZcNB7TksoEyCY7U18HjtTRQM6ZvO2b1VXhbpoU0TE/Tohv3x/HoA
9ciOQJSOhCxzbfvbUucePKnnktBaNL0ubdISMiO2rUM6RvzWnPo+sV97GgOZ2LhQE2mV6yydKuX0
hqNIfwd2LF0YXgs85OdeMJ/rP4QF0uvnPEM6wOwRVJ5xqeh+agsDw5LfvuW8gwt/ETesSMLOBkdk
4qFyZhQYT3YgAp8/yoIbsv88Ct22EsmKfMxqFLIXQ1b2fPDTRsMwi2f1++eNW7Po3YYaR1gyGgOC
ualVkZwXTqu4NJ3HdeK8pM8wIns2WviiaC7Hh2WgaFIpBYVvJyE1fkpEHNMcojbuf/BSwtW0J6Q3
8zCW290SzLXpr0ORHKCBuEm4N/2JAjCaGrAehafWiNoNGy90rBH4R7sIoqvxzKroIHZYOa0mS1iJ
r2k62QGs3BZu7v0DH6nobGkWalFLJVw6P+K7AkZKmgtgik5Mli4Wfrdb0zd9xIvXaQSCTjErkB7q
qEeOfupwmzCsm0zEYIHWJSpJgebyWwWRHX71pFw6Jd/92ophf8gVfmSnU9NjPjF4MnU0oujZm1wc
MqRrY4Y5n37854nMHQjFKgBIfQMr6NBb3wzrk/lWpiHKMkbJnFj2TF3/PFYeERVfhf4K0P+yBirA
xroAV8IA+vZtn6ZM1h99A752l6K70Jcfuh5N/c+b8hdw7cZAl6Kzot05d+evaJGZMTlJT0YE78C7
8Fwwkv/E8QLq2NKkCTR138QKcqw5Unb4ZHz856rDOoNhJaTguMzq63BQT7Ngwm8g0Uu8I8OxiaUu
dhDit2xmaqJjy9Wmy1ZgNYvIKWkP2o1JNbSCcJkQu2jx09xYsIhL5K5p0BgoKffuQDwCZygYXLKe
cYE9c8B/hSpcE3to2M0jSsi/DHzbliaORqtqIOH5CPqea4gWymvvJF6/xd4hTAp0s0RnNIVnw4rT
q2uMIQ00sftH2H5+ONPOamshN4+EjIFKSThR1UAYPAjkHIXdiDaRSytG6U/2rPCutamxUFRzW3q7
NMi8oF7RuBPBfgp1W7EXW1IOtqG1CpVmR6UdHCat1r8/ocqlkwO1gbqdByYtiiOQ/AL3b/5Pc4Xh
7cPngTVCXn+GcHB3WoDLQHdVZ9Ty5ZpXMwbS4IlkSd4zl07J8X9eOBBfJycThL5InzsubNFsJTPt
2T+9kusehC4A+2wacYz4cN48zJVTfCbRcas2bmysRCnfpI79BttINbGuIC2faO1w/56PNekE8zV9
ePQ9o7DRhKw2NwAzaeYdM1eMcpaCiBfKNT2NeoUMj7BooiAeayVVa5x20jBQiJXYLzsj8EUyfc3I
EpNUDwtqTSUvgdPO0VsG0Cp/PlAT37o6EV8f2jPygy3+ORTkHUq7U8Q2sxmHo911MBJoy41RrmJI
tP100npZEZMPCiAXvDMlldK2Xk2ue74OpchPPRpXXHUxsS+4UEUXMv6nKwHgYqaf3zt/nEEJ5uqp
uBt4w8GrdWLlpg/Ych3wScPbgkH7KwWnpOkODKJxaM2HFAbDvStFrGeAHdNeAXyRCpuNSB1ADi3j
JGRhVFR5ap+P0cT4a1GOPaUX6U8GA7TpEXC66555Kmd5LpT9lEi67EPGkQdJyWYk5J/4H2++Q+gd
XaJn+l686NRP7ZmtPhwcjmgZ8ZTWjnlNa51lLS4hxU0sDdx1o9o9HVgcYklDc6dTAK2xDCBRWjQu
Gjeg5gk/CsqsZpwd15a6pepjWzpHZ9rYEQMf4K1XcgWj7sHgGtQrbDijnOmsnVkHhJeRliA3HhSQ
i04s2OtXOk8nr2h08W5/FSEGI1GNKXe1rcCvePOICbJjJ7QHEY9FRf9uwLn1J7RTxCMtY98iQIM+
g7RdiZ2rOAxIqmyPDPk3/UUO2xv/3uIPtbg0yaCK31ks1VAh9fOjITD3CEUqD8K3xcglU6PkM0HW
k60ooRDWYwMy3QHgMse2/Yum9m9YlvTn4xTHMuqF8AN5o7Gix1OYVH8q/uoiR+C/1ovzV5aMsxx1
CGwSGA7RhmMMXOSWWR9WehLAc4TfN1DOC2ZpEpX+4dAQMBpUi0pPVT+2l9Vtz+/fmXvRCc/z3Bkw
W/YwCXFYZ3veJKZr+XfcAzeybP0GiEudIz2CnnENpR1r/G32PswVGo1oHqPp/hDr/Ec+Xa3/kSRx
j0+XWv+CTFG3N5F9wIh9HhSqO3sO8Z7PPsFfSBMBAOUZKHJgxvqq959MVwZvYTGjDXFMK+ao3qd6
5eu4mQpgVBZUwFEcFHRBbg1XA1l4jHBP+X+GbpzNmQjWB8FFeO6xbZMQBVTqFuIylW6JD5ioit1f
CTKlVbcv6dbrtEdRjhVG9X0xzIzshq/7GG7YPBz1mSESuNdxW4/gKrBBdMcLAPKcIj/BofU+KB82
SIO+2KdETdQz+RNZQk0eWLnICLQNlv/E9uQ4CjzVw7stiIU+Rarg600YKp6PssUTcoITKxAo4l65
2pBZQQsDJHCl6VxACvrbCdcQhz0BJlRpjmgaZIsxE/77J/HwiWhiwha+rlrN9AxxDD2Qxxp/GXl3
isBUmSIeqARI6Aac0UO7Xs5T14NLofnMeIKqobZaAcDVOmkSlbFAM1HZa3m+zih0w4ceywKRB/Kg
d9dJQSsrwKLFFLSvxo2zx2hZlYGMPXhUxqzG7NHmKmUtlpiEjAn9jdxjB6InbyNHEd6Dsgu8bA6D
MmKyruccxsMhjW92Rsky4Sv5QFD6RD8EIuP2Q4eqgZdQcapr95EyVnw1apTUCA9Wdmtqw1lrGDVB
imIiExivJ6BdOfJi2V6kK8mVumXy1btkyfWbR9yRT7evAoXBvGzpu62P2aiHjI7rizQvXv/qdmeH
2+dO4dBLkfpctIkGLtzVeFQcdvXNkyXyZq15TA40lDeNLRtE4T+0/MXdPDqMskOfQ+VEVb08MYgE
i7vMiMz2qm7mX6sTO5MRBECJPX0NGoPJmThsxSXD6e6gZ0RCw1mJYRZEdfZwOw1vbqnKVjrP8Tlp
6WDuD8kmSWOi/MJgPvH3XyiY7JPiyakG79pQH6DhDf/hp4/bPLOoZMEq9DKOVobOQg1foKusIhQE
y69e/ZIfZG/DY4sWGOlOq+tfWGyETSzWCe4ma9AXkNQW/zq5fb77sHEiKpIWgYHY/f5mYqkNIa7f
auV7vUo/z6YgsJvWy3aH7uPFA7nT/xTBMguLicxbvBBkWhXTY9r3zjFWTB/zSJgLj5rZSKCVPmVe
/atQPaqG3DE+W9EZPXHC3We3zfygaXOS0s4Jm2wK8DPQy6naLCVwGmTzWM98ajdl92PF3MlHr1JB
ec0j1frBmBpir3z2o5eOX/HKeLHi4I1/bPRu0ZZL6H+No1X0g+2uOL5dbD5zqRJFIzp6jL7cu+om
+GyUVZn+G6MG2ER7Jm5b/SFrTXCTV941I2hv+8GJdjvRdATxUNXkmCa1xFjuiGLS7C3FD4wCavj3
hbWwqeMOp3hhKvafkbEuM7mLLjReRGFRSC2zCdLC4CCUe4NOFOx+N7I7Rqwt0NYGCokrlxs/mBD6
9U9wFzBhNsOl5hSJcUcUzLAZaVGiBYt7QJfM+iJ5KVtY2TXIwQ5ftmZw
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
