zycap_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../../zycap_dcp.srcs/sources_1/ip/zycap_axi_dma_0_0/sim/zycap_axi_dma_0_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
