Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep 25 17:05:35 2024
| Host         : tmdu185u running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file ariane_xilinx_control_sets_placed.rpt
| Design       : ariane_xilinx
| Device       : xc7vx485t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1261 |
|    Minimum number of control sets                        |  1053 |
|    Addition due to synthesis replication                 |   208 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3511 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1261 |
| >= 0 to < 4        |    89 |
| >= 4 to < 6        |   170 |
| >= 6 to < 8        |   126 |
| >= 8 to < 10       |   232 |
| >= 10 to < 12      |   106 |
| >= 12 to < 14      |    38 |
| >= 14 to < 16      |     8 |
| >= 16              |   492 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4151 |         1253 |
| No           | No                    | Yes                    |            3116 |         1374 |
| No           | Yes                   | No                     |            2289 |          925 |
| Yes          | No                    | No                     |            4664 |         1402 |
| Yes          | No                    | Yes                    |           16457 |         6608 |
| Yes          | Yes                   | No                     |            3060 |         1176 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                            Clock Signal                                           |                                                                                                                                            Enable Signal                                                                                                                                            |                                                                                                                 Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~tck_IBUF_BUFG                                                                                    |                                                                                                                                                                                                                                                                                                     | trst_IBUF                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/p_403_in                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[resp][1]_i_1_n_0                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[resp][1]_i_1__0_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                                                       | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                          |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                            |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[0]_i_1_n_0                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                           |                2 |              2 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                               |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                    |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                    |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                2 |              2 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                    |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                3 |              3 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__17_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__23_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__36_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                3 |              3 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                              | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__103_n_0                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__69_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__75_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                2 |              3 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]               |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr[2]_i_2_n_0                                                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                            |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__51_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__88_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                4 |              4 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                  |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                               |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                                                                                           |                4 |              4 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                                                                                        |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_1[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                               |                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg_0[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg_1[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/status_cnt_q_reg[1]_0                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                 |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                      |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_select][3]_0                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                     |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi_master/FSM_sequential_state_q[3]_i_1_n_0                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                4 |              4 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              4 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                    |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                            |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                     |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_0[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/wrlvl_final_r_reg                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                      |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_demux.lock_aw_valid_q_reg                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg_1[0]                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2][0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__5_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_fan_ctrl/ms_clock_q[3]_i_1_n_0                                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/p_1_out[3]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                                                   |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                                                        |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/E[0]                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/state_q[3]_i_1_n_0                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__6_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                                                        |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_MVF/iCounter[3]_i_1__1_n_0                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                4 |              4 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                           |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                                                          |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                             |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                           |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                           |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__3_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                           |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                            |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                           |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                      |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                 |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__7_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                4 |              5 |         1.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                             | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                               |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_12[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              5 |         1.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                1 |              5 |         5.00 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                                                                                                                                                                                                                | trst_IBUF                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                              |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/FSM_sequential_state_q_reg[2]_0[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                             | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                               |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iUSAGE[4]_i_1_n_0                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                           |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_6[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                           |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/cnt_q[4]_i_1__0_n_0                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                                                                                                                                                                                                                      | trst_IBUF                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                           |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                          |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                           | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_3[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_2[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                           |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                              | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                                                               |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                                                               |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                                                               |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                                                               |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                                                               |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_3[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                                       |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                    |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                     |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                                               |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mstatus_d33_out                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                                                             | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                          |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_rep_2[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/p_403_in                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iUSAGE[5]_i_1_n_0                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                                  |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[1][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/p_403_in                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                       |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                                                                             |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                         |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                                                                       |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb47_out                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb35_out                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_BG2/E[0]                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                            |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                           |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                                            |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                4 |              6 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/E[0]                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iRDAddr[6]_i_1__0_n_0                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iWRAddr[6]_i_1__0_n_0                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                          | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                3 |              7 |         2.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                       |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                4 |              7 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iWRAddr[6]_i_1_n_0                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out0_1                                                                                                                            |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__4_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/E[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1[0]                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.rr_q_reg[1]_1[0]                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.rr_q_reg[1]_2[0]                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[6]_i_2_n_0                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                          |                2 |              7 |         3.50 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/E[0]                                                                                                                                                                                                                                                                      | trst_IBUF                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iRDAddr[6]_i_1_n_0                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/iTXFIFORead                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/iDLLWrite                                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_2[0]                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                4 |              8 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                6 |              8 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                1 |              8 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                5 |              8 |         1.60 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi2rom/cnt_q[7]_i_1__0_n_0                                                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_1[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                              |                5 |              8 |         1.60 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/cnt_q[7]_i_1_n_0                                                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                4 |              8 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr[7]_i_1_n_0                                                                                                                                        |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_5[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_2[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                4 |              8 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___180_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[15]_175                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[14]_174                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[13]_165                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[12]_164                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[11]_163                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[10]_157                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[0]_166                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/update_lfsr                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___182_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___181_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[16]_153                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___179_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_7[1]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___176_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_7[2]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___175_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___174_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___173_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_req_q_reg_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[23]_146                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_6[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_6[1]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[2]_168                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_6[2]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[29]_150                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[28]_151                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[27]_152                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[26]_135                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[25]_147                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[24]_134                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[22]_145                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_6[3]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[21]_129                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[20]_128                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[1]_167                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[19]_156                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_7[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[18]_155                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[17]_154                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_3[0]                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                      |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                                             |                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/E[0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/E[0]                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                1 |              8 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_10[0]                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_11[0]                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                1 |              8 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_12[0]                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_7[3]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_8[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                                                |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_8[1]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_8[2]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/flush_cnt_q[7]_i_1_n_0                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[2].tag_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/E[0]                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_5[3]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_8[3]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_9[0]                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                          |                6 |              8 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_6[0]                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_4[0]                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][5]_18[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_3[3]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_1[3]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_2[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_2[1]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_2[2]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_2[3]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_3[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_3[1]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_3[2]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_4[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_4[1]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0                                                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                 |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[9]_131                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[8]_130                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[7]_173                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[6]_172                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[63][7]_i_1_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[61]_137                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_1[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                                                        |                4 |              8 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[62]_132                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_1[1]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_1[2]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_5[1]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[60]_138                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[44]_184                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[43]_183                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[42]_179                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[41]_178                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_5[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[40]_182                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[3]_169                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[39]_181                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[38]_162                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[45]_180                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[37]_177                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[36]_161                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_5[2]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[35]_176                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[34]_160                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[33]_159                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[32]_158                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[31]_149                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[30]_148                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[52]_136                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[5]_171                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_4[2]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |              8 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[59]_189                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[58]_139                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[57]_140                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[56]_188                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[55][7]_i_1_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[54]_142                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[53]_143                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][valid]_4[3]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[51]_144                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[50]_141                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[4]_170                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[49]_187                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[48]_133                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[47]_186                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[46]_185                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/rom_req                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                       |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                               |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                               |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                       |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                9 |              9 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                       |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_1                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                               |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                                                                       | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                5 |              9 |         1.80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                9 |              9 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_0[0]                                                                                                                                     |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                  |                5 |              9 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/p_9_in                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]_7[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                4 |              9 |         2.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                               |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                      |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                6 |              9 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_3                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                    |                5 |             10 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                5 |             10 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0[0]                                                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                            |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                           | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                                         |                6 |             10 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |             10 |         3.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                |                5 |             10 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                          |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                          |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                    |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                         | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[56]_245                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[37]_229                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[28]_208                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[29]_207                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[2]_222                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[30]_206                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[31][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[32]_212                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[33]_213                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[34]_236                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[35]_228                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[36]_214                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[27]_209                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[38]_237                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[39]_238                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[3]_223                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[40]_235                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[41]_230                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[42]_231                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[43]_234                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[44]_233                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[45]_232                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[19]_201                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[0]_218                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[10]_211                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[11]_224                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[12]_225                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[13]_226                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[14]_215                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[15]_227                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[16]_193                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[17]_203                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[18]_202                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[46]_239                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[1]_221                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[20]_242                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[21]_243                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[22]_204                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[0][data_gnt]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |             11 |         1.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[23]_205                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[24]_190                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[25]_210                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[26]_191                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[63][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[6]_217                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[7]_216                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[8]_240                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[9]_241                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/UART_RXPROC.State_reg[0]                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][119]_i_1__0_n_0                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_1[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[47][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][119]_i_1__2_n_0                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi2rom/req_addr_q[13]_i_1_n_0                                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                9 |             11 |         1.22 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                               |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[61]_196                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[48][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[49]_244                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[4]_219                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[50][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[51]_200                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[52]_192                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[53]_199                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[54][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[55][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[57]_198                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[58]_197                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[59]_246                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[5]_220                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[60]_194                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[62]_195                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                5 |             12 |         2.40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                       |                3 |             12 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                       |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                8 |             12 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                               |                4 |             12 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___23_n_0                                                                                                                                                                         |                2 |             12 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                         |                2 |             12 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                             |                3 |             12 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                3 |             12 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                2 |             12 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                                              |                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |               12 |             12 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             12 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                      |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/req_addr_q[11]_i_1_n_0                                                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                9 |             12 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                      |                2 |             12 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_valid_d[1]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_valid_d[0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             12 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                       |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                      |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_rep_4[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__16_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                6 |             12 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0                                                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |                8 |             12 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TX/CState                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                 |                7 |             13 |         1.86 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                         |                2 |             13 |         6.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |                6 |             14 |         2.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                               |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                     |                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                                     | cpu_reset_IBUF                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                9 |             15 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                5 |             15 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__17_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                8 |             16 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                3 |             16 |         5.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/sc_fail21_out                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                9 |             16 |         1.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/gen_asic_queue.mem_q_reg[0][op][2]_0[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_2                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                             |                7 |             16 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                       | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                5 |             16 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg[0]_0                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                               |               12 |             17 |         1.42 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                3 |             17 |         5.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                5 |             18 |         3.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][119]_i_1_n_0                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/dcsr_d93_out                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             19 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][119]_i_1__1_n_0                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                             | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |               11 |             19 |         1.73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             19 |         4.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__32_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__8_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__18_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |             20 |         2.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             20 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                               |                9 |             20 |         2.22 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                              |                5 |             20 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][103]_i_1__1_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_1[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/ax_req_d                                                                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                8 |             21 |         2.62 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                9 |             21 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q[21]_i_1__0_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi2rom/ax_req_d                                                                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                9 |             22 |         2.44 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_2                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                9 |             22 |         2.44 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/not_strict_mode.app_rd_data_valid_reg                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |                7 |             22 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0_0[0]                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                7 |             22 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q[21]_i_1_n_0                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             22 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_3                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_rtrn_vld_q_reg                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             24 |         2.18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |               14 |             24 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |               14 |             24 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                9 |             24 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |               12 |             24 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]_0[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                       |                8 |             24 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                   |                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__0_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                              |                7 |             25 |         3.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 |                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                       |                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                7 |             25 |         3.57 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |                9 |             25 |         2.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                                                    |               15 |             25 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |               11 |             26 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                               |               10 |             26 |         2.60 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |               11 |             26 |         2.36 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                         |                                                                                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                 |                5 |             26 |         5.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                 |                5 |             26 |         5.20 |
|  tck_IBUF_BUFG                                                                                    |                                                                                                                                                                                                                                                                                                     | trst_IBUF                                                                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                 |               12 |             27 |         2.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                8 |             27 |         3.38 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               11 |             27 |         2.45 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                8 |             27 |         3.38 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               11 |             27 |         2.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               11 |             28 |         2.55 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |               12 |             28 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             28 |         2.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             28 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |               16 |             29 |         1.81 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                |               22 |             29 |         1.32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                                                                                        |               14 |             30 |         2.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[0]                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             30 |         1.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_2[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             30 |         1.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[1]                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             30 |         2.31 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |               21 |             30 |         1.43 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                |               14 |             30 |         2.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_4[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               10 |             30 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                5 |             30 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]_1[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             31 |         2.07 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             31 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             31 |         2.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/csr_regfile_i/mtvec_q[31]_i_1_n_0                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             31 |         2.07 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_asic_queue.mem_q[0][paddr][33]_i_1__0_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             31 |         2.07 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/wbuffer_q_reg[3][valid][1]_4[0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_0[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_4[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_1[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_15[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_14[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3][0]                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_13[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_12[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[1].timer_i/regs_q[0][31]_i_1__0_n_0                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[0].timer_i/regs_q[0][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/wbuffer_q_reg[3][valid][1]_5[0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][7]_4[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/wbuffer_q_reg[3][valid][1]_3[0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/wbuffer_q_reg[3][valid][1]_2[0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/wbuffer_q_reg[3][valid][1]_0[0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/wbuffer_q_reg[3][valid][1][0]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             32 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/debug_mode_q_reg[0]                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/E[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/wbuffer_q_reg[3][valid][1]_1                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/debug_mode_q_reg[1]                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_rep_5[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                             |                8 |             32 |         4.00 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                                                                                                                                                                                                                      | trst_IBUF                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d                                                                                                                                                                                                                                                                   | trst_IBUF                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/FSM_sequential_state_q_reg[2][0]                                                                                                                                                                                                                              | trst_IBUF                                                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/csr_regfile_i/cycle_q[31]_i_1_n_0                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_2[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_5[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_3[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_4[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_6[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_rep_3[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q[2][31]_i_2__0_0[0]                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_rep__1_3[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_rep__1_4[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_rep_2[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_3[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_4[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][8]_17[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_11[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q[2][31]_i_4_0[0]                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_21[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_23[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_21[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_asic_queue.mem_q[0][31]_i_1_n_0                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_19[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             32 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_17[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             32 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_15[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_13[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_11[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_24[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_23[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             32 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_22[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_25[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/mem_q                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_pc_q_with_c.pc_q[31]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_10[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_11[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_20[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             32 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_12[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_13[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_19[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_18[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_14[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_17[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_16[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_15[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/mem_q                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i___483_n_0                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/a_reg_en2_out                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/op_b_q[31]_i_1_n_0                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/res_q[31]_i_1_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_9[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_7[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_31[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_3[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_29[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]_27[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][2]_0[0]                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][2]_0[1]                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_clint/axi_lite_interface_i/E[0]                                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_clint/axi_lite_interface_i/E[1]                                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q                                                                                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q[0][31]_i_1__3_n_0                                                                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_5[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_0[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               22 |             32 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi_master/cache_line_d                                                                                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                5 |             32 |         6.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_4[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_6[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                              | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_5[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_4[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_5[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_7[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                             | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                             |                7 |             32 |         4.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep_0[0]                                                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]_1[1]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               23 |             32 |         1.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_6[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]_1[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_realign/E[0]                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             33 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_realign/stack_q_reg[0][valid]_2[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             33 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_0[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_29[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_1[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             33 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_2[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             33 |         1.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_3[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             33 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_4[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_5[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             33 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_6[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_7[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             33 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/asid_to_be_flushed0                                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_8[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             33 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_14[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             33 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_15[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             33 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_28[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             33 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_16[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_27[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             33 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_26[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_25[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                8 |             33 |         4.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_24[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_23[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_9[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             33 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_8[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_17[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             33 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_6[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             33 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_7[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_16[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             33 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_17[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             33 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_18[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             33 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/shared_tlb_miss                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             33 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_19[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             33 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                |               18 |             33 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_22[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             33 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_21[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_30[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             33 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_20[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             33 |         1.57 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_1[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                         |                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/p_2_out                                                                                                                                                                                                                                                       | trst_IBUF                                                                                                                                                                                                                                       |               10 |             34 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/E[0]                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_2[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_3[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             34 |         2.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_4[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_5[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_6[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             34 |         2.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_7[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             34 |         2.27 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_dtlb/en_ld_st_translation_q_reg                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             34 |         2.27 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1__0_n_0                                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                8 |             35 |         4.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                 |               19 |             35 |         1.84 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][data][31]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             36 |         2.77 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][31]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             36 |         2.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_n                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             36 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][data][31]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             36 |         2.77 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/E[0]                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             37 |         2.47 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               15 |             37 |         2.47 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |               13 |             37 |         2.85 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             38 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             38 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             38 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_1[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             38 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             38 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             38 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             38 |         2.53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             38 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             38 |         2.53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_n_0                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             38 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][119]_i_1__4_n_0                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             38 |         2.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             38 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/E[0]                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             38 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             39 |         2.44 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               13 |             39 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[ar_chan][addr][31]_i_1_n_0                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             39 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                           | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                       |               19 |             40 |         2.11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/p_2_out                                                                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               11 |             41 |         3.73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             41 |         2.28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][31]_i_1_n_0                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               10 |             41 |         4.10 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]_0[0]                                                                                                                                                                                                                                       | trst_IBUF                                                                                                                                                                                                                                       |               15 |             41 |         2.73 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                          |                                                                                                                                                                                                                                                 |               11 |             42 |         3.82 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               11 |             42 |         3.82 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               10 |             42 |         4.20 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/E[0]                                                                                                                                                                                                                                                           | trst_IBUF                                                                                                                                                                                                                                       |               13 |             42 |         3.23 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               11 |             43 |         3.91 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                 |               12 |             43 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                 |               17 |             43 |         2.53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             43 |         2.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg[0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             43 |         2.87 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                        |                                                                                                                                                                                                                                                 |               12 |             43 |         3.58 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                               |               13 |             43 |         3.31 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               27 |             44 |         1.63 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[ar_chan][id][0]_i_1_n_0                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             44 |         2.93 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                 |               20 |             44 |         2.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                |               16 |             44 |         2.75 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                               |               14 |             46 |         3.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             46 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][119]_i_1__3_n_0                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             46 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             46 |         4.18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             46 |         2.09 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___137_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             47 |         2.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___321_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             47 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/addr_d                                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             47 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___318_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             47 |         2.35 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/tags_q[0][is_page][0][0]_i_1_n_0                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             47 |         2.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/icache_valid_q                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             47 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/tags_n                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             47 |         2.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___323_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             47 |         2.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___142_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             47 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___140_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             47 |         2.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___135_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             47 |         2.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___325_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               26 |             47 |         1.81 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[aw_chan][addr][31]_i_1_n_0                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             48 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             48 |         2.09 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                               |               12 |             49 |         4.08 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                |               28 |             49 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/E[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             49 |         2.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/itlb_req_q_reg[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             49 |         2.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[aw_chan][id][1]_i_1_n_0                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               15 |             50 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/FSM_sequential_wr_state_q_reg[1]_2[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             50 |         2.27 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               12 |             52 |         4.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                            |                                                                                                                                                                                                                                                 |               12 |             52 |         4.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                 |               11 |             52 |         4.73 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               12 |             52 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               26 |             56 |         2.15 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               30 |             56 |         1.87 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |                8 |             60 |         7.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/result_q[63]_i_1_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               59 |             64 |         1.08 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rd_shift_user_d                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               30 |             64 |         2.13 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                    |                                                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                           |               21 |             64 |         3.05 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/E[0]                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               37 |             64 |         1.73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][result][31]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             64 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][result][31]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               22 |             64 |         2.91 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               27 |             64 |         2.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___317_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               42 |             64 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___281_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               35 |             64 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___247_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               37 |             64 |         1.73 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                 |                                                                                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___213_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               39 |             64 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___176_n_0                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               36 |             64 |         1.78 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                |               31 |             64 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/r_data_d                                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                 |               21 |             64 |         3.05 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_rd_en                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               26 |             65 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                 |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][63]_i_1__3_n_0                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             65 |         3.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                 |               13 |             65 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][103]_i_1__0_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             66 |         4.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               11 |             66 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             66 |         4.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__10_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             66 |         2.87 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_n                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               25 |             68 |         2.72 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__11_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             68 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             68 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][103]_i_1_n_0                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             68 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             68 |         4.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__15_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               24 |             68 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_clint/axi_lite_interface_i/FSM_sequential_state_q_reg[0]_2[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               21 |             68 |         3.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               12 |             68 |         5.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__14_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             68 |         3.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__9_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               27 |             68 |         2.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             68 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__12_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             68 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               16 |             68 |         4.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_4                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             68 |         2.96 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[2][address][33]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               27 |             68 |         2.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][address][33]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             68 |         2.96 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][address][33]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               25 |             68 |         2.72 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[0][instr][31]_i_1__0_n_0                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               33 |             69 |         2.09 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][3]_i_1_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               24 |             69 |         2.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[1][instr][31]_i_1__0_n_0                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               37 |             69 |         1.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[2][instr][31]_i_1__0_n_0                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               35 |             69 |         1.97 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               31 |             69 |         2.23 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[0][instr][31]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               32 |             69 |         2.16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[1][instr][31]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               29 |             69 |         2.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[2][instr][31]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               31 |             69 |         2.23 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               36 |             69 |         1.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               31 |             69 |         2.23 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                            |                                                                                                                                                                                                                                                 |               16 |             70 |         4.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               19 |             70 |         3.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_8                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             70 |         3.04 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/id_stage_i/E[0]                                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             70 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__1_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             70 |         3.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               20 |             70 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               31 |             70 |         2.26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__13_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               45 |             70 |         1.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                 |               15 |             70 |         4.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_7                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               24 |             72 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_6                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               26 |             72 |         2.77 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             72 |         4.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/strb_d                                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               23 |             72 |         3.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/write_pointer_q0                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               27 |             72 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1_n_0                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               17 |             72 |         4.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               28 |             73 |         2.61 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                 |               17 |             73 |         4.29 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |               25 |             73 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][63]_i_1__2_n_0                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             73 |         5.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_0                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               14 |             73 |         5.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               24 |             73 |         3.04 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               35 |             73 |         2.09 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                 |               17 |             73 |         4.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               36 |             77 |         2.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/gen_asic_queue.mem_q[0][rtype][1]_i_1_n_0                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               33 |             77 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/E[0]                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               34 |             81 |         2.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/write_pointer_q_reg[0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               29 |             81 |         2.79 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__18_n_0                                                                                                                                                                |               51 |             88 |         1.73 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                |               28 |             91 |         3.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                 |               12 |             92 |         7.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                 |               12 |             92 |         7.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                 |               12 |             92 |         7.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                 |               12 |             92 |         7.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                 |               12 |             92 |         7.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                 |               12 |             92 |         7.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                 |               32 |             96 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                 |               28 |             96 |         3.43 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                 |               34 |             96 |         2.82 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                                                 |               34 |             97 |         2.85 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                 |               36 |             97 |         2.69 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                 |               41 |             97 |         2.37 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__14_n_0                                                                                                                                                                |               42 |             97 |         2.31 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__15_n_0                                                                                                                                                                |               35 |             97 |         2.77 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__16_n_0                                                                                                                                                                |               34 |             97 |         2.85 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                 |               39 |             97 |         2.49 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__17_n_0                                                                                                                                                                |               45 |             97 |         2.16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                 |               49 |             97 |         1.98 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                 |               39 |             97 |         2.49 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                    |               38 |             97 |         2.55 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                                                 |               34 |             97 |         2.85 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                 |               13 |             98 |         7.54 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                 |               13 |            100 |         7.69 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                 |               13 |            100 |         7.69 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               65 |            102 |         1.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[valid]                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               48 |            109 |         2.27 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rtrn_rd_en                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               35 |            129 |         3.69 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/id_stage_i/issue_q[0][sbe][pc][31]_i_1_n_0                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |               64 |            167 |         2.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               60 |            236 |         3.93 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |              187 |            512 |         2.74 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |              130 |            512 |         3.94 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/USE_FPGA.and_inst_1[0]                                                                                                                  |                                                                                                                                                                                                                                                 |              167 |            518 |         3.10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[519]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                 |              107 |            518 |         4.84 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |              192 |            576 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |              187 |            576 |         3.08 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_indx.ram_init_done_r_lcl_reg                                                                                                                                                            |                                                                                                                                                                                                                                                 |               86 |            688 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |               96 |            768 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                                                             |             1188 |           2682 |         2.26 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |             1191 |           3947 |         3.31 |
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


