/*************************************************************************************
 *************************************************************************************
 *                                                                                   *
 *  Revision      :  $Id: merlin_sesto_fields.h 661 2014-08-14 23:20:49Z kirand $ *
 *                                                                                   *
 *  Description   :  Register access macros for MERLIN_SESTO                           *
 *                                                                                   *
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$                                                             *
 *  No portions of this material may be reproduced in any form without               *
 *  the written permission of:                                                       *
 *      Broadcom Corporation                                                         *
 *      5300 California Avenue                                                       *
 *      Irvine, CA  92617                                                            *
 *                                                                                   *
 *  All information contained in this document is Broadcom Corporation               *
 *  company private proprietary, and trade secret.                                   *
 *                                                                                   *
 *************************************************************************************
 *************************************************************************************/

/** @file merlin_sesto_fields.h 
 * Register access macros for MERLIN_SESTO 
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */

#ifndef MERLIN_SESTO_FIELDS_H
#define MERLIN_SESTO_FIELDS_H

#define rd_ams_rx_term_lowzvdd()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd090,0,15,__ERR)
#define wr_ams_rx_term_lowzvdd(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x8000,15,wr_val)
#define rd_ams_rx_term_lowzgnd()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd090,1,15,__ERR)
#define wr_ams_rx_term_lowzgnd(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x4000,14,wr_val)
#define rd_ams_rx_term_cmult_ena()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd090,2,15,__ERR)
#define wr_ams_rx_term_cmult_ena(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x2000,13,wr_val)
#define rd_ams_rx_term_cm_ena()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd090,3,15,__ERR)
#define wr_ams_rx_term_cm_ena(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x1000,12,wr_val)
#define rd_ams_rx_en_rxck_test()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd090,4,14,__ERR)
#define wr_ams_rx_en_rxck_test(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x0c00,10,wr_val)
#define rd_ams_rx_en_rxck_testport()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd090,6,15,__ERR)
#define wr_ams_rx_en_rxck_testport(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x0200,9,wr_val)
#define rd_ams_rx_8_5()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd090,7,12,__ERR)
#define wr_ams_rx_8_5(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x01e0,5,wr_val)
#define rd_ams_rx_sigdet_modesel()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd090,11,15,__ERR)
#define wr_ams_rx_sigdet_modesel(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x0010,4,wr_val)
#define rd_ams_rx_sigdet_bypass()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd090,12,15,__ERR)
#define wr_ams_rx_sigdet_bypass(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x0008,3,wr_val)
#define rd_ams_rx_sigdet_pwrdn()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd090,13,15,__ERR)
#define wr_ams_rx_sigdet_pwrdn(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x0004,2,wr_val)
#define rd_ams_rx_spare_0_0()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd090,14,14,__ERR)
#define wr_ams_rx_spare_0_0(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd090,0x0003,0,wr_val)
#define rd_ams_rx_curr_dfe_taps()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd091,2,13,__ERR)
#define wr_ams_rx_curr_dfe_taps(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd091,0x3800,11,wr_val)
#define rd_ams_rx_curr_vga()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd091,5,13,__ERR)
#define wr_ams_rx_curr_vga(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd091,0x0700,8,wr_val)
#define rd_ams_rx_curr_pi()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd091,8,13,__ERR)
#define wr_ams_rx_curr_pi(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd091,0x00e0,5,wr_val)
#define rd_ams_rx_spare_1_0()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd091,11,12,__ERR)
#define wr_ams_rx_spare_1_0(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd091,0x001e,1,wr_val)
#define rd_ams_rx_vga_out_idle()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd091,15,15,__ERR)
#define wr_ams_rx_vga_out_idle(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd091,0x0001,0,wr_val)
#define rd_ams_rx_sel_th4dfe()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd092,0,14,__ERR)
#define wr_ams_rx_sel_th4dfe(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd092,0xc000,14,wr_val)
#define rd_ams_rx_spare_2_0()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd092,2,11,__ERR)
#define wr_ams_rx_spare_2_0(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd092,0x3e00,9,wr_val)
#define rd_ams_rx_curr_dfe_summer()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd092,7,13,__ERR)
#define wr_ams_rx_curr_dfe_summer(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd092,0x01c0,6,wr_val)
#define rd_ams_rx_curr_dfe_ref()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd092,10,13,__ERR)
#define wr_ams_rx_curr_dfe_ref(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd092,0x0038,3,wr_val)
#define rd_ams_rx_curr_ctle()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd092,13,13,__ERR)
#define wr_ams_rx_curr_ctle(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd092,0x0007,0,wr_val)
#define rd_ams_rx_ll_en()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd093,1,15,__ERR)
#define wr_ams_rx_ll_en(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x4000,14,wr_val)
#define rd_ams_rx_seli1p25dfe()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd093,2,15,__ERR)
#define wr_ams_rx_seli1p25dfe(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x2000,13,wr_val)
#define rd_ams_rx_i4deadzone()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd093,3,15,__ERR)
#define wr_ams_rx_i4deadzone(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x1000,12,wr_val)
#define rd_ams_rx_curr_sigdet()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd093,4,13,__ERR)
#define wr_ams_rx_curr_sigdet(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x0e00,9,wr_val)
#define rd_ams_rx_spare_3_1()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd093,7,13,__ERR)
#define wr_ams_rx_spare_3_1(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x01c0,6,wr_val)
#define rd_ams_rx_spare_3_0()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd093,10,13,__ERR)
#define wr_ams_rx_spare_3_0(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x0038,3,wr_val)
#define rd_ams_rx_en_clk16()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd093,13,15,__ERR)
#define wr_ams_rx_en_clk16(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x0004,2,wr_val)
#define rd_ams_rx_en_clk33()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd093,14,15,__ERR)
#define wr_ams_rx_en_clk33(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x0002,1,wr_val)
#define rd_ams_rx_en_vcctrl()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd093,15,15,__ERR)
#define wr_ams_rx_en_vcctrl(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd093,0x0001,0,wr_val)
#define rd_ams_rx_vga_pon()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd094,0,12,__ERR)
#define wr_ams_rx_vga_pon(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd094,0xf000,12,wr_val)
#define rd_ams_rx_oc_2x()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd094,4,15,__ERR)
#define wr_ams_rx_oc_2x(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd094,0x0800,11,wr_val)
#define rd_ams_rx_spare_4_0()                         _merlin_sesto_pmd_rde_field(pa,0xd094,5,5,__ERR)
#define wr_ams_rx_spare_4_0(wr_val)                   merlin_sesto_pmd_mwr_reg(pa,0xd094,0x07ff,0,wr_val)
#define rd_ams_rx_slcr_calib_range_sel()              _merlin_sesto_pmd_rde_field_byte(pa,0xd095,0,14,__ERR)
#define wr_ams_rx_slcr_calib_range_sel(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd095,0xc000,14,wr_val)
#define rd_ams_rx_pi_pd()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd095,2,15,__ERR)
#define wr_ams_rx_pi_pd(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd095,0x2000,13,wr_val)
#define rd_ams_rx_degcap_adj()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd095,3,13,__ERR)
#define wr_ams_rx_degcap_adj(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd095,0x1c00,10,wr_val)
#define rd_ams_rx_en_dfeclk()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd095,6,15,__ERR)
#define wr_ams_rx_en_dfeclk(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd095,0x0200,9,wr_val)
#define rd_ams_rx_pkbst()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd095,7,14,__ERR)
#define wr_ams_rx_pkbst(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd095,0x0180,7,wr_val)
#define rd_ams_rx_curr_in_offset()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd095,9,13,__ERR)
#define wr_ams_rx_curr_in_offset(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd095,0x0070,4,wr_val)
#define rd_ams_rx_pon()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd095,12,12,__ERR)
#define wr_ams_rx_pon(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd095,0x000f,0,wr_val)
#define rd_ams_rx_spare_6_0()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd096,13,15,__ERR)
#define wr_ams_rx_spare_6_0(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd096,0x0004,2,wr_val)
#define rd_ams_rx_vga_peaking_mode()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd096,14,15,__ERR)
#define wr_ams_rx_vga_peaking_mode(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd096,0x0002,1,wr_val)
#define rd_ams_rx_m1_sign()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd096,15,15,__ERR)
#define wr_ams_rx_m1_sign(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd096,0x0001,0,wr_val)
#define rd_ams_rx_rxpon_sel()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd098,14,15,__ERR)
#define wr_ams_rx_rxpon_sel(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd098,0x0002,1,wr_val)
#define rd_ams_rx_vgapon_sel()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd098,15,15,__ERR)
#define wr_ams_rx_vgapon_sel(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd098,0x0001,0,wr_val)
#define rd_ams_rx_vgapon_mux()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd099,8,12,__ERR)
#define rd_ams_rx_rxpon_mux()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd099,12,12,__ERR)
#define rd_ams_tx_lowlatency_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,0,15,__ERR)
#define wr_ams_tx_lowlatency_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x8000,15,wr_val)
#define rd_ams_tx_14()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,1,15,__ERR)
#define wr_ams_tx_14(wr_val)                          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x4000,14,wr_val)
#define rd_ams_tx_ll_fifo_ctrl()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,2,13,__ERR)
#define wr_ams_tx_ll_fifo_ctrl(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x3800,11,wr_val)
#define rd_ams_tx_ll_fifo_zero_out()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,5,15,__ERR)
#define wr_ams_tx_ll_fifo_zero_out(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x0400,10,wr_val)
#define rd_ams_tx_ll_polarity_flip()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,6,15,__ERR)
#define wr_ams_tx_ll_polarity_flip(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x0200,9,wr_val)
#define rd_ams_tx_ll_selpath_tx()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,7,15,__ERR)
#define wr_ams_tx_ll_selpath_tx(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x0100,8,wr_val)
#define rd_ams_tx_noise_cancel_ctrl_0()               _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,8,15,__ERR)
#define wr_ams_tx_noise_cancel_ctrl_0(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x0080,7,wr_val)
#define rd_ams_tx_pon()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,9,12,__ERR)
#define wr_ams_tx_pon(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x0078,3,wr_val)
#define rd_ams_tx_ticksel()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,13,14,__ERR)
#define wr_ams_tx_ticksel(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x0006,1,wr_val)
#define rd_ams_tx_pwrdn()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd0a0,15,15,__ERR)
#define wr_ams_tx_pwrdn(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a0,0x0001,0,wr_val)
#define rd_ams_tx_en_slow()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0a1,1,12,__ERR)
#define wr_ams_tx_en_slow(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a1,0x7800,11,wr_val)
#define rd_ams_tx_en_wclk33()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0a1,5,15,__ERR)
#define wr_ams_tx_en_wclk33(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a1,0x0400,10,wr_val)
#define rd_ams_tx_en_wclk20()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0a1,6,15,__ERR)
#define wr_ams_tx_en_wclk20(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a1,0x0200,9,wr_val)
#define rd_ams_tx_en_wclk16()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0a1,7,15,__ERR)
#define wr_ams_tx_en_wclk16(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a1,0x0100,8,wr_val)
#define rd_ams_tx_testclk_ena()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0a1,8,15,__ERR)
#define wr_ams_tx_testclk_ena(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a1,0x0080,7,wr_val)
#define rd_ams_tx_testsel()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0a1,9,14,__ERR)
#define wr_ams_tx_testsel(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a1,0x0060,5,wr_val)
#define rd_ams_tx_noise_cancel_ctrl_1()               _merlin_sesto_pmd_rde_field_byte(pa,0xd0a1,11,15,__ERR)
#define wr_ams_tx_noise_cancel_ctrl_1(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a1,0x0010,4,wr_val)
#define rd_ams_tx_shunt_dc_level_post2()              _merlin_sesto_pmd_rde_field_byte(pa,0xd0a1,12,12,__ERR)
#define wr_ams_tx_shunt_dc_level_post2(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a1,0x000f,0,wr_val)
#define rd_ams_tx_fifo_phsdetect_mode()               _merlin_sesto_pmd_rde_field_byte(pa,0xd0a2,1,15,__ERR)
#define wr_ams_tx_fifo_phsdetect_mode(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a2,0x4000,14,wr_val)
#define rd_ams_tx_ibias_pibuf_cntl()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0a2,2,13,__ERR)
#define wr_ams_tx_ibias_pibuf_cntl(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a2,0x3800,11,wr_val)
#define rd_ams_tx_ibias_pi_cntl()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0a2,5,13,__ERR)
#define wr_ams_tx_ibias_pi_cntl(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a2,0x0700,8,wr_val)
#define rd_ams_tx_ibias_opamp_cntl()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0a2,8,13,__ERR)
#define wr_ams_tx_ibias_opamp_cntl(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a2,0x00e0,5,wr_val)
#define rd_ams_tx_dcc_en()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0a2,11,15,__ERR)
#define wr_ams_tx_dcc_en(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a2,0x0010,4,wr_val)
#define rd_ams_tx_en_hpf()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0a2,12,12,__ERR)
#define wr_ams_tx_en_hpf(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a2,0x000f,0,wr_val)
#define rd_ams_tx_refcalm()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0a3,2,12,__ERR)
#define wr_ams_tx_refcalm(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a3,0x3c00,10,wr_val)
#define rd_ams_tx_refcalp()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0a3,6,12,__ERR)
#define wr_ams_tx_refcalp(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a3,0x03c0,6,wr_val)
#define rd_ams_tx_refcalshunt()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0a3,10,12,__ERR)
#define wr_ams_tx_refcalshunt(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a3,0x003c,2,wr_val)
#define rd_ams_tx_refnwbias()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0a3,14,14,__ERR)
#define wr_ams_tx_refnwbias(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a3,0x0003,0,wr_val)
#define rd_ams_tx_pd_phasedet()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0a4,0,15,__ERR)
#define wr_ams_tx_pd_phasedet(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a4,0x8000,15,wr_val)
#define rd_ams_tx_en_shuntmode()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0a4,1,15,__ERR)
#define wr_ams_tx_en_shuntmode(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a4,0x4000,14,wr_val)
#define rd_ams_tx_shunt_pre_shared()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0a4,2,13,__ERR)
#define wr_ams_tx_shunt_pre_shared(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a4,0x3800,11,wr_val)
#define rd_ams_tx_shunt_dc_level()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0a4,5,15,__ERR)
#define wr_ams_tx_shunt_dc_level(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a4,0x0400,10,wr_val)
#define rd_ams_tx_shunt_dc_level_pre()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0a4,6,13,__ERR)
#define wr_ams_tx_shunt_dc_level_pre(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a4,0x0380,7,wr_val)
#define rd_ams_tx_shunt_dc_level_post1()              _merlin_sesto_pmd_rde_field_byte(pa,0xd0a4,9,12,__ERR)
#define wr_ams_tx_shunt_dc_level_post1(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a4,0x0078,3,wr_val)
#define rd_ams_tx_shunt_dc_level_shared()             _merlin_sesto_pmd_rde_field_byte(pa,0xd0a4,13,13,__ERR)
#define wr_ams_tx_shunt_dc_level_shared(wr_val)       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a4,0x0007,0,wr_val)
#define rd_ams_tx_post2to1()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0a5,0,15,__ERR)
#define wr_ams_tx_post2to1(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a5,0x8000,15,wr_val)
#define rd_ams_tx_en_pre()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0a5,1,15,__ERR)
#define wr_ams_tx_en_pre(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a5,0x4000,14,wr_val)
#define rd_ams_tx_en_post1()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0a5,2,15,__ERR)
#define wr_ams_tx_en_post1(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a5,0x2000,13,wr_val)
#define rd_ams_tx_en_post2()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0a5,3,15,__ERR)
#define wr_ams_tx_en_post2(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a5,0x1000,12,wr_val)
#define rd_ams_tx_shunt_post2()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0a5,4,12,__ERR)
#define wr_ams_tx_shunt_post2(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a5,0x0f00,8,wr_val)
#define rd_ams_tx_shunt_post1()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0a5,8,11,__ERR)
#define wr_ams_tx_shunt_post1(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a5,0x00f8,3,wr_val)
#define rd_ams_tx_shunt_pre()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0a5,13,13,__ERR)
#define wr_ams_tx_shunt_pre(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a5,0x0007,0,wr_val)
#define rd_ams_tx_auto_ll_selpath_tx_dis()            _merlin_sesto_pmd_rde_field_byte(pa,0xd0a8,13,15,__ERR)
#define wr_ams_tx_auto_ll_selpath_tx_dis(wr_val)      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a8,0x0004,2,wr_val)
#define rd_ams_tx_txpon_sel()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0a8,14,15,__ERR)
#define wr_ams_tx_txpon_sel(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0a8,0x0002,1,wr_val)
#define rd_ams_tx_rescal()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0a9,8,12,__ERR)
#define rd_ams_tx_txpon_mux()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0a9,12,12,__ERR)
#define rdc_ams_pll_cpar()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0b0,0,14,__ERR)
#define wrc_ams_pll_cpar(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b0,0xc000,14,wr_val)
#define rdc_ams_pll_term_cm_en()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0b0,2,15,__ERR)
#define wrc_ams_pll_term_cm_en(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b0,0x2000,13,wr_val)
#define rdc_ams_pll_rpar()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0b0,3,12,__ERR)
#define wrc_ams_pll_rpar(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b0,0x1e00,9,wr_val)
#define rdc_ams_pll_xtal_core_bias()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0b0,7,12,__ERR)
#define wrc_ams_pll_xtal_core_bias(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b0,0x01e0,5,wr_val)
#define rdc_ams_pll_xtal_bias()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0b0,11,13,__ERR)
#define wrc_ams_pll_xtal_bias(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b0,0x001c,2,wr_val)
#define rdc_ams_pll_hipass()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0b0,14,15,__ERR)
#define wrc_ams_pll_hipass(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b0,0x0002,1,wr_val)
#define rdc_ams_pll_xtal_cm_sel()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0b0,15,15,__ERR)
#define wrc_ams_pll_xtal_cm_sel(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b0,0x0001,0,wr_val)
#define rdc_ams_pll_en_hcur_vco()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0b1,0,15,__ERR)
#define wrc_ams_pll_en_hcur_vco(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b1,0x8000,15,wr_val)
#define rdc_ams_pll_spare1_0()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b1,1,14,__ERR)
#define wrc_ams_pll_spare1_0(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b1,0x6000,13,wr_val)
#define rdc_ams_pll_vco_range()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0b1,3,9,__ERR)
#define wrc_ams_pll_vco_range(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b1,0x1fc0,6,wr_val)
#define rdc_ams_pll_en_8p5g_vco()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0b1,10,15,__ERR)
#define wrc_ams_pll_en_8p5g_vco(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b1,0x0020,5,wr_val)
#define rdc_ams_pll_xtal_cm_en()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0b1,11,15,__ERR)
#define wrc_ams_pll_xtal_cm_en(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b1,0x0010,4,wr_val)
#define rdc_ams_pll_curr_sel()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b1,12,12,__ERR)
#define wrc_ams_pll_curr_sel(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b1,0x000f,0,wr_val)
#define rdc_ams_pll_en_i4iqbuf()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0b2,0,13,__ERR)
#define wrc_ams_pll_en_i4iqbuf(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b2,0xe000,13,wr_val)
#define rdc_ams_pll_vco_buf_pon()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0b2,3,12,__ERR)
#define wrc_ams_pll_vco_buf_pon(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b2,0x1e00,9,wr_val)
#define rdc_ams_pll_en_cmos_refclk_ch()               _merlin_sesto_pmd_rde_field_byte(pa,0xd0b2,7,15,__ERR)
#define wrc_ams_pll_en_cmos_refclk_ch(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b2,0x0100,8,wr_val)
#define rdc_ams_pll_calib_adj()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0b2,8,13,__ERR)
#define wrc_ams_pll_calib_adj(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b2,0x00e0,5,wr_val)
#define rdc_ams_pll_en_8p5g()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0b2,11,15,__ERR)
#define wrc_ams_pll_en_8p5g(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b2,0x0010,4,wr_val)
#define rdc_ams_pll_vco_pon()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0b2,12,12,__ERR)
#define wrc_ams_pll_vco_pon(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b2,0x000f,0,wr_val)
#define rdc_ams_pll_div()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,0,11,__ERR)
#define wrc_ams_pll_div(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0xf800,11,wr_val)
#define rdc_ams_pll_en_cmos_refout()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,5,15,__ERR)
#define wrc_ams_pll_en_cmos_refout(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0400,10,wr_val)
#define rdc_ams_pll_en_cml_refout()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,6,15,__ERR)
#define wrc_ams_pll_en_cml_refout(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0200,9,wr_val)
#define rdc_ams_pll_clksel()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,7,15,__ERR)
#define wrc_ams_pll_clksel(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0100,8,wr_val)
#define rdc_ams_pll_en_rclk_refout()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,8,15,__ERR)
#define wrc_ams_pll_en_rclk_refout(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0080,7,wr_val)
#define rdc_ams_pll_en_cmos_refout_overwr()           _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,9,15,__ERR)
#define wrc_ams_pll_en_cmos_refout_overwr(wr_val)     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0040,6,wr_val)
#define rdc_ams_pll_en_cml_refout_overwr()            _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,10,15,__ERR)
#define wrc_ams_pll_en_cml_refout_overwr(wr_val)      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0020,5,wr_val)
#define rdc_ams_pll_en_test_frac_clk()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,11,15,__ERR)
#define wrc_ams_pll_en_test_frac_clk(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0010,4,wr_val)
#define rdc_ams_pll_en_test_integer_clk()             _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,12,15,__ERR)
#define wrc_ams_pll_en_test_integer_clk(wr_val)       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0008,3,wr_val)
#define rdc_ams_pll_spare3_0()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,13,14,__ERR)
#define wrc_ams_pll_spare3_0(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0006,1,wr_val)
#define rdc_ams_pll_clkvco_cal_invert()               _merlin_sesto_pmd_rde_field_byte(pa,0xd0b3,15,15,__ERR)
#define wrc_ams_pll_clkvco_cal_invert(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b3,0x0001,0,wr_val)
#define rdc_ams_pll_test_sel()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b4,1,13,__ERR)
#define wrc_ams_pll_test_sel(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b4,0x7000,12,wr_val)
#define rdc_ams_pll_test_amp()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b4,4,14,__ERR)
#define wrc_ams_pll_test_amp(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b4,0x0c00,10,wr_val)
#define rdc_ams_pll_spare4_1()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b4,6,11,__ERR)
#define wrc_ams_pll_spare4_1(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b4,0x03e0,5,wr_val)
#define rdc_ams_pll_lp_adj()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0b4,11,13,__ERR)
#define wrc_ams_pll_lp_adj(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b4,0x001c,2,wr_val)
#define rdc_ams_pll_spare4_0()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b4,14,15,__ERR)
#define wrc_ams_pll_spare4_0(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b4,0x0002,1,wr_val)
#define rdc_ams_pll_test_pll_mode()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0b4,15,15,__ERR)
#define wrc_ams_pll_test_pll_mode(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b4,0x0001,0,wr_val)
#define rdc_ams_pll_en_cur()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0b5,3,13,__ERR)
#define wrc_ams_pll_en_cur(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b5,0x1c00,10,wr_val)
#define rdc_ams_pll_pwdb_dum()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b5,6,15,__ERR)
#define wrc_ams_pll_pwdb_dum(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b5,0x0200,9,wr_val)
#define rdc_ams_pll_bias_pwd()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b5,7,15,__ERR)
#define wrc_ams_pll_bias_pwd(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b5,0x0100,8,wr_val)
#define rdc_ams_pll_pwrdn()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0b5,8,15,__ERR)
#define wrc_ams_pll_pwrdn(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b5,0x0080,7,wr_val)
#define rdc_ams_pll_term_sel()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b5,9,14,__ERR)
#define wrc_ams_pll_term_sel(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b5,0x0060,5,wr_val)
#define rdc_ams_pll_test_sel_overwrite()              _merlin_sesto_pmd_rde_field_byte(pa,0xd0b5,11,15,__ERR)
#define wrc_ams_pll_test_sel_overwrite(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b5,0x0010,4,wr_val)
#define rdc_ams_pll_test_vc()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0b5,12,15,__ERR)
#define wrc_ams_pll_test_vc(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b5,0x0008,3,wr_val)
#define rdc_ams_pll_clk_test_sel()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0b5,13,13,__ERR)
#define wrc_ams_pll_clk_test_sel(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b5,0x0007,0,wr_val)
#define rdc_ams_pll_i_ndiv_frac_l()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0b6,0,12,__ERR)
#define wrc_ams_pll_i_ndiv_frac_l(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b6,0xf000,12,wr_val)
#define rdc_ams_pll_i_pfd_offset()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0b6,4,14,__ERR)
#define wrc_ams_pll_i_pfd_offset(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b6,0x0c00,10,wr_val)
#define rdc_ams_pll_ref_doubler_en()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0b6,6,15,__ERR)
#define wrc_ams_pll_ref_doubler_en(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b6,0x0200,9,wr_val)
#define rdc_ams_pll_i_pfd_offset_enlarge()            _merlin_sesto_pmd_rde_field_byte(pa,0xd0b6,7,15,__ERR)
#define wrc_ams_pll_i_pfd_offset_enlarge(wr_val)      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b6,0x0100,8,wr_val)
#define rdc_ams_pll_en_cap()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0b6,8,13,__ERR)
#define wrc_ams_pll_en_cap(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b6,0x00e0,5,wr_val)
#define rdc_ams_pll_spare6_0()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0b6,11,15,__ERR)
#define wrc_ams_pll_spare6_0(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b6,0x0010,4,wr_val)
#define rdc_ams_pll_pon()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd0b6,12,12,__ERR)
#define wrc_ams_pll_pon(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b6,0x000f,0,wr_val)
#define rdc_ams_pll_i_ndiv_frac_h()                   _merlin_sesto_pmd_rde_field(pa,0xd0b7,2,2,__ERR)
#define wrc_ams_pll_i_ndiv_frac_h(wr_val)             merlin_sesto_pmd_mwr_reg(pa,0xd0b7,0x3fff,0,wr_val)
#define rdc_ams_pll_i_ndiv_dither_en()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0b8,0,15,__ERR)
#define wrc_ams_pll_i_ndiv_dither_en(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b8,0x8000,15,wr_val)
#define rdc_ams_pll_i_pll_sdm_pwrdnb()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0b8,1,15,__ERR)
#define wrc_ams_pll_i_pll_sdm_pwrdnb(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b8,0x4000,14,wr_val)
#define rdc_ams_pll_mmd_en()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0b8,2,15,__ERR)
#define wrc_ams_pll_mmd_en(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b8,0x2000,13,wr_val)
#define rdc_ams_pll_mmd_prsc4or5pwdb()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0b8,3,15,__ERR)
#define wrc_ams_pll_mmd_prsc4or5pwdb(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b8,0x1000,12,wr_val)
#define rdc_ams_pll_mmd_prsc8or9pwdb()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0b8,4,15,__ERR)
#define wrc_ams_pll_mmd_prsc8or9pwdb(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b8,0x0800,11,wr_val)
#define rdc_ams_pll_mmd_div_range()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0b8,5,15,__ERR)
#define wrc_ams_pll_mmd_div_range(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b8,0x0400,10,wr_val)
#define rdc_ams_pll_i_ndiv_int()                      _merlin_sesto_pmd_rde_field(pa,0xd0b8,6,6,__ERR)
#define wrc_ams_pll_i_ndiv_int(wr_val)                merlin_sesto_pmd_mwr_reg(pa,0xd0b8,0x03ff,0,wr_val)
#define rdc_ams_pll_refclk_out_bias()                 _merlin_sesto_pmd_rde_field_byte(pa,0xd0b9,0,14,__ERR)
#define wrc_ams_pll_refclk_out_bias(wr_val)           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b9,0xc000,14,wr_val)
#define rdc_ams_pll_bias_iq_ctrl()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0b9,2,13,__ERR)
#define wrc_ams_pll_bias_iq_ctrl(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b9,0x3800,11,wr_val)
#define rdc_ams_pll_bias_div_ctrl()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0b9,5,13,__ERR)
#define wrc_ams_pll_bias_div_ctrl(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b9,0x0700,8,wr_val)
#define rdc_ams_pll_low_supply_en()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0b9,8,15,__ERR)
#define wrc_ams_pll_low_supply_en(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b9,0x0080,7,wr_val)
#define rdc_ams_pll_sel_fp3cap()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0b9,9,12,__ERR)
#define wrc_ams_pll_sel_fp3cap(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b9,0x0078,3,wr_val)
#define rdc_ams_pll_i_pll_frac_mode()                 _merlin_sesto_pmd_rde_field_byte(pa,0xd0b9,13,14,__ERR)
#define wrc_ams_pll_i_pll_frac_mode(wr_val)           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b9,0x0006,1,wr_val)
#define rdc_ams_pll_mmd_resetb()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0b9,15,15,__ERR)
#define wrc_ams_pll_mmd_resetb(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0b9,0x0001,0,wr_val)
#define rdc_ams_pll_band_iqbuf_ctr()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0ba,2,13,__ERR)
#define wrc_ams_pll_band_iqbuf_ctr(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0ba,0x3800,11,wr_val)
#define rdc_ams_pll_en_dqr()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0ba,5,14,__ERR)
#define wrc_ams_pll_en_dqr(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0ba,0x0600,9,wr_val)
#define rdc_ams_pll_sel_dqr()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0ba,7,15,__ERR)
#define wrc_ams_pll_sel_dqr(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0ba,0x0100,8,wr_val)
#define rdc_ams_pll_div_ref()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0ba,8,14,__ERR)
#define wrc_ams_pll_div_ref(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0ba,0x00c0,6,wr_val)
#define rdc_ams_pll_refclk_in_bias()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0ba,10,10,__ERR)
#define wrc_ams_pll_refclk_in_bias(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0ba,0x003f,0,wr_val)
#define rdc_ams_pll_spare11_0()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0bb,12,12,__ERR)
#define wrc_ams_pll_spare11_0(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0bb,0x000f,0,wr_val)
#define rdc_ams_pll_sel_txmaster()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0be,13,15,__ERR)
#define wrc_ams_pll_sel_txmaster(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0be,0x0004,2,wr_val)
#define rdc_ams_pll_refclk_term_frc()                 _merlin_sesto_pmd_rde_field_byte(pa,0xd0be,14,15,__ERR)
#define wrc_ams_pll_refclk_term_frc(wr_val)           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0be,0x0002,1,wr_val)
#define rdc_ams_pll_refclk_div_frc()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0be,15,15,__ERR)
#define wrc_ams_pll_refclk_div_frc(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0be,0x0001,0,wr_val)
#define rd_osr_mode_frc()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd080,0,15,__ERR)
#define wr_osr_mode_frc(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd080,0x8000,15,wr_val)
#define rd_osr_mode_frc_val()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd080,12,12,__ERR)
#define wr_osr_mode_frc_val(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd080,0x000f,0,wr_val)
#define rd_pmd_rx_clk_vld_frc_val()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd081,0,15,__ERR)
#define wr_pmd_rx_clk_vld_frc_val(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x8000,15,wr_val)
#define rd_pmd_rx_clk_vld_frc()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd081,1,15,__ERR)
#define wr_pmd_rx_clk_vld_frc(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x4000,14,wr_val)
#define rd_pmd_tx_clk_vld_frc_val()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd081,2,15,__ERR)
#define wr_pmd_tx_clk_vld_frc_val(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x2000,13,wr_val)
#define rd_pmd_tx_clk_vld_frc()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd081,3,15,__ERR)
#define wr_pmd_tx_clk_vld_frc(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x1000,12,wr_val)
#define rd_ln_tx_s_pwrdn()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd081,4,15,__ERR)
#define wr_ln_tx_s_pwrdn(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0800,11,wr_val)
#define rd_ln_tx_s_comclk_frc_on()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd081,5,15,__ERR)
#define wr_ln_tx_s_comclk_frc_on(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0400,10,wr_val)
#define rd_ln_tx_s_comclk_sel()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd081,6,15,__ERR)
#define wr_ln_tx_s_comclk_sel(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0200,9,wr_val)
#define rd_ln_tx_s_clkgate_frc()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd081,7,15,__ERR)
#define wr_ln_tx_s_clkgate_frc(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0100,8,wr_val)
#define rd_ln_tx_s_clkgate_frc_val()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd081,8,15,__ERR)
#define wr_ln_tx_s_clkgate_frc_val(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0080,7,wr_val)
#define rd_ln_rx_s_pwrdn()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd081,9,15,__ERR)
#define wr_ln_rx_s_pwrdn(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0040,6,wr_val)
#define rd_ln_rx_s_comclk_frc_on()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd081,10,15,__ERR)
#define wr_ln_rx_s_comclk_frc_on(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0020,5,wr_val)
#define rd_ln_rx_s_comclk_sel()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd081,11,15,__ERR)
#define wr_ln_rx_s_comclk_sel(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0010,4,wr_val)
#define rd_ln_rx_s_clkgate_frc()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd081,12,15,__ERR)
#define wr_ln_rx_s_clkgate_frc(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0008,3,wr_val)
#define rd_ln_rx_s_clkgate_frc_val()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd081,13,15,__ERR)
#define wr_ln_rx_s_clkgate_frc_val(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0004,2,wr_val)
#define rd_ln_dp_s_rstb()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd081,14,15,__ERR)
#define wr_ln_dp_s_rstb(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0002,1,wr_val)
#define rd_ln_s_rstb()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd081,15,15,__ERR)
#define wr_ln_s_rstb(wr_val)                          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd081,0x0001,0,wr_val)
#define rd_ln_tx_dp_s_rstb()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd084,6,15,__ERR)
#define wr_ln_tx_dp_s_rstb(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd084,0x0200,9,wr_val)
#define rd_ln_tx_s_rstb()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd084,7,15,__ERR)
#define wr_ln_tx_s_rstb(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd084,0x0100,8,wr_val)
#define rd_sigdet_dp_rstb_en()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd084,13,15,__ERR)
#define wr_sigdet_dp_rstb_en(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd084,0x0004,2,wr_val)
#define rd_ln_rx_dp_s_rstb()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd084,14,15,__ERR)
#define wr_ln_rx_dp_s_rstb(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd084,0x0002,1,wr_val)
#define rd_ln_rx_s_rstb()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd084,15,15,__ERR)
#define wr_ln_rx_s_rstb(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd084,0x0001,0,wr_val)
#define rd_afe_txclk_reset_frc_val()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd082,5,15,__ERR)
#define wr_afe_txclk_reset_frc_val(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0400,10,wr_val)
#define rd_afe_txclk_reset_frc()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd082,6,15,__ERR)
#define wr_afe_txclk_reset_frc(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0200,9,wr_val)
#define rd_afe_sigdet_pwrdn()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd082,7,15,__ERR)
#define wr_afe_sigdet_pwrdn(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0100,8,wr_val)
#define rd_afe_tx_reset_frc_val()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd082,8,15,__ERR)
#define wr_afe_tx_reset_frc_val(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0080,7,wr_val)
#define rd_afe_tx_reset_frc()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd082,9,15,__ERR)
#define wr_afe_tx_reset_frc(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0040,6,wr_val)
#define rd_afe_tx_pwrdn_frc_val()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd082,10,15,__ERR)
#define wr_afe_tx_pwrdn_frc_val(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0020,5,wr_val)
#define rd_afe_tx_pwrdn_frc()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd082,11,15,__ERR)
#define wr_afe_tx_pwrdn_frc(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0010,4,wr_val)
#define rd_afe_rx_reset_frc_val()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd082,12,15,__ERR)
#define wr_afe_rx_reset_frc_val(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0008,3,wr_val)
#define rd_afe_rx_reset_frc()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd082,13,15,__ERR)
#define wr_afe_rx_reset_frc(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0004,2,wr_val)
#define rd_afe_rx_pwrdn_frc_val()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd082,14,15,__ERR)
#define wr_afe_rx_pwrdn_frc_val(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0002,1,wr_val)
#define rd_afe_rx_pwrdn_frc()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd082,15,15,__ERR)
#define wr_afe_rx_pwrdn_frc(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd082,0x0001,0,wr_val)
#define rd_pmd_ln_tx_h_pwrdn_pkill()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd083,12,15,__ERR)
#define wr_pmd_ln_tx_h_pwrdn_pkill(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd083,0x0008,3,wr_val)
#define rd_pmd_ln_rx_h_pwrdn_pkill()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd083,13,15,__ERR)
#define wr_pmd_ln_rx_h_pwrdn_pkill(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd083,0x0004,2,wr_val)
#define rd_pmd_ln_dp_h_rstb_pkill()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd083,14,15,__ERR)
#define wr_pmd_ln_dp_h_rstb_pkill(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd083,0x0002,1,wr_val)
#define rd_pmd_ln_h_rstb_pkill()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd083,15,15,__ERR)
#define wr_pmd_ln_h_rstb_pkill(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd083,0x0001,0,wr_val)
#define rd_pmd_lane_mode()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd088,8,8,__ERR)
#define rd_uc_ack_lane_dp_reset()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd085,14,15,__ERR)
#define wr_uc_ack_lane_dp_reset(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd085,0x0002,1,wr_val)
#define rd_uc_ack_lane_cfg_done()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd085,15,15,__ERR)
#define wr_uc_ack_lane_cfg_done(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd085,0x0001,0,wr_val)
#define rd_lane_dp_reset_state()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd089,13,13,__ERR)
#define rd_lane_reg_reset_occurred()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd086,15,15,__ERR)
#define wr_lane_reg_reset_occurred(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd086,0x0001,0,wr_val)
#define rd_lane_multicast_mask_control()              _merlin_sesto_pmd_rde_field_byte(pa,0xd08a,15,15,__ERR)
#define wr_lane_multicast_mask_control(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd08a,0x0001,0,wr_val)
#define rd_osr_mode()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd08b,12,12,__ERR)
#define rd_osr_mode_pin()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd08c,12,12,__ERR)
#define rd_tx_pi_loop_filter_stable()                 _merlin_sesto_pmd_rde_field_byte(pa,0xd08d,15,15,__ERR)
#define wr_tx_pi_loop_filter_stable(wr_val)           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd08d,0x0001,0,wr_val)
#define rd_afe_txclk_reset()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd087,5,15,__ERR)
#define rd_afe_tx_reset()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd087,6,15,__ERR)
#define rd_afe_tx_pwrdn()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd087,7,15,__ERR)
#define rd_afe_rx_reset()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd087,14,15,__ERR)
#define rd_afe_rx_pwrdn()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd087,15,15,__ERR)
#define rd_cl72_ieee_lp_status_report()               _merlin_sesto_pmd_rde_reg(pa,0x0099,__ERR)
#define rd_cl72_ieee_training_enable()                _merlin_sesto_pmd_rde_field_byte(pa,0x0096,14,15,__ERR)
#define wr_cl72_ieee_training_enable(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0x0096,0x0002,1,wr_val)
#define rd_cl72_ieee_restart_training()               _merlin_sesto_pmd_rde_field_byte(pa,0x0096,15,15,__ERR)
#define wr_cl72_ieee_restart_training(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0x0096,0x0001,0,wr_val)
#define rd_cl72_ieee_training_failure()               _merlin_sesto_pmd_rde_field_byte(pa,0x0097,12,15,__ERR)
#define rd_cl72_ieee_training_status()                _merlin_sesto_pmd_rde_field_byte(pa,0x0097,13,15,__ERR)
#define rd_cl72_ieee_frame_lock()                     _merlin_sesto_pmd_rde_field_byte(pa,0x0097,14,15,__ERR)
#define rd_cl72_ieee_receiver_status()                _merlin_sesto_pmd_rde_field_byte(pa,0x0097,15,15,__ERR)
#define rd_cl72_ieee_lp_coeff_update()                _merlin_sesto_pmd_rde_reg(pa,0x0098,__ERR)
#define rd_cl72_ieee_ld_coeff_update()                _merlin_sesto_pmd_rde_reg(pa,0x009a,__ERR)
#define rd_cl72_ieee_ld_status_report()               _merlin_sesto_pmd_rde_reg(pa,0x009b,__ERR)
#define rd_cl72_rcvd_status_page()                    _merlin_sesto_pmd_rde_reg(pa,0xd050,__ERR)
#define rd_cl72_rx_dp_ln_clk_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd051,13,15,__ERR)
#define wr_cl72_rx_dp_ln_clk_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd051,0x0004,2,wr_val)
#define rd_cl72_tr_coarse_lock()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd051,14,15,__ERR)
#define wr_cl72_tr_coarse_lock(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd051,0x0002,1,wr_val)
#define rd_cl72_ppm_offset_en()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd052,1,15,__ERR)
#define wr_cl72_ppm_offset_en(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd052,0x4000,14,wr_val)
#define rd_cl72_strict_marker_chk()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd052,2,15,__ERR)
#define wr_cl72_strict_marker_chk(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd052,0x2000,13,wr_val)
#define rd_cl72_strict_dme_chk()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd052,3,15,__ERR)
#define wr_cl72_strict_dme_chk(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd052,0x1000,12,wr_val)
#define rd_cl72_ctrl_frame_dly()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd052,4,12,__ERR)
#define wr_cl72_ctrl_frame_dly(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd052,0x0f00,8,wr_val)
#define rd_cl72_dme_cell_boundary_chk()               _merlin_sesto_pmd_rde_field_byte(pa,0xd052,8,15,__ERR)
#define wr_cl72_dme_cell_boundary_chk(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd052,0x0080,7,wr_val)
#define rd_cl72_bad_marker_cnt()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd052,11,13,__ERR)
#define wr_cl72_bad_marker_cnt(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd052,0x001c,2,wr_val)
#define rd_cl72_good_marker_cnt()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd052,14,14,__ERR)
#define wr_cl72_good_marker_cnt(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd052,0x0003,0,wr_val)
#define rd_cl72_lp_control_page()                     _merlin_sesto_pmd_rde_reg(pa,0xd053,__ERR)
#define rd_cl72_signal_detect()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd054,15,15,__ERR)
#define rd_cl72_xmt_update_page()                     _merlin_sesto_pmd_rde_reg(pa,0xd060,__ERR)
#define wr_cl72_xmt_update_page(wr_val)               merlin_sesto_pmd_wr_reg(pa,0xd060,wr_val)
#define rd_cl72_double_cmd_en()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd068,3,15,__ERR)
#define wr_cl72_double_cmd_en(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd068,0x1000,12,wr_val)
#define rd_cl72_dis_lp_coeff_updates_to_ld()          _merlin_sesto_pmd_rde_field_byte(pa,0xd068,4,15,__ERR)
#define wr_cl72_dis_lp_coeff_updates_to_ld(wr_val)    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd068,0x0800,11,wr_val)
#define rd_cl72_ld_xmt_status_override()              _merlin_sesto_pmd_rde_field_byte(pa,0xd068,5,15,__ERR)
#define wr_cl72_ld_xmt_status_override(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd068,0x0400,10,wr_val)
#define rd_cl72_ld_xmt_status_load()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd068,6,15,__ERR)
#define wr_cl72_ld_xmt_status_load(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd068,0x0200,9,wr_val)
#define rd_cl72_v2_constraint_dis()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd068,7,15,__ERR)
#define wr_cl72_v2_constraint_dis(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd068,0x0100,8,wr_val)
#define rd_cl72_tap_v2_val()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd068,9,11,__ERR)
#define wr_cl72_tap_v2_val(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd068,0x007c,2,wr_val)
#define rd_cl72_inc_dec_val_sel()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd068,14,14,__ERR)
#define wr_cl72_inc_dec_val_sel(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd068,0x0003,0,wr_val)
#define rd_cl72_tx_dp_ln_clk_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd061,13,15,__ERR)
#define wr_cl72_tx_dp_ln_clk_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd061,0x0004,2,wr_val)
#define rd_cl72_signal_det_force()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd061,14,15,__ERR)
#define wr_cl72_signal_det_force(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd061,0x0002,1,wr_val)
#define rd_cl72_rx_trained()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd061,15,15,__ERR)
#define wr_cl72_rx_trained(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd061,0x0001,0,wr_val)
#define rd_cl72_frame_lock_rdy_for_cmd_en()           _merlin_sesto_pmd_rde_field_byte(pa,0xd062,14,15,__ERR)
#define wr_cl72_frame_lock_rdy_for_cmd_en(wr_val)     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd062,0x0002,1,wr_val)
#define rd_cl72_brk_ring_osc()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd062,15,15,__ERR)
#define wr_cl72_brk_ring_osc(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd062,0x0001,0,wr_val)
#define rd_cl72_dis_max_wait_timer()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd063,15,15,__ERR)
#define wr_cl72_dis_max_wait_timer(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd063,0x0001,0,wr_val)
#define rd_cl72_ld_status_page()                      _merlin_sesto_pmd_rde_reg(pa,0xd064,__ERR)
#define rd_cl72_ready_for_cmd()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd065,15,15,__ERR)
#define rd_cl72_tx_fir_tap_post_kr_init_val()         _merlin_sesto_pmd_rde_field_byte(pa,0xd066,6,11,__ERR)
#define wr_cl72_tx_fir_tap_post_kr_init_val(wr_val)   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd066,0x03e0,5,wr_val)
#define rd_cl72_tx_fir_tap_pre_kr_init_val()          _merlin_sesto_pmd_rde_field_byte(pa,0xd066,12,12,__ERR)
#define wr_cl72_tx_fir_tap_pre_kr_init_val(wr_val)    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd066,0x000f,0,wr_val)
#define rd_cl72_tx_fir_tap_main_kr_init_val()         _merlin_sesto_pmd_rde_field_byte(pa,0xd067,10,10,__ERR)
#define wr_cl72_tx_fir_tap_main_kr_init_val(wr_val)   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd067,0x003f,0,wr_val)
#define rd_cl72_overide_ld_status_page()              _merlin_sesto_pmd_rde_reg(pa,0xd069,__ERR)
#define wr_cl72_overide_ld_status_page(wr_val)        merlin_sesto_pmd_wr_reg(pa,0xd069,wr_val)
#define rd_cl72_frame_lock_lh()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd06a,4,15,__ERR)
#define rd_cl72_ld_coeff_cmd_hist()                   _merlin_sesto_pmd_rde_field(pa,0xd06a,5,5,__ERR)
#define rdc_revid_rev_letter()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0f0,0,14,__ERR)
#define rdc_revid_rev_number()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0f0,2,13,__ERR)
#define rdc_revid_bonding()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0f0,5,14,__ERR)
#define rdc_revid_process()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0f0,7,13,__ERR)
#define rdc_revid_model()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd0f0,10,10,__ERR)
#define rdc_revid_multiplicity()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0fa,0,12,__ERR)
#define rdc_revid_mdio()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0fa,10,15,__ERR)
#define rdc_revid_micro()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd0fa,11,15,__ERR)
#define rdc_revid_cl72()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0fa,12,15,__ERR)
#define rdc_revid_pir()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd0fa,13,15,__ERR)
#define rdc_revid_llp()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd0fa,14,15,__ERR)
#define rdc_revid_eee()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd0fa,15,15,__ERR)
#define rdc_revid2()                                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0fe,12,12,__ERR)
#define rdc_pmd_s_rstb()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0f1,15,15,__ERR)
#define wrc_pmd_s_rstb(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f1,0x0001,0,wr_val)
#define rdc_uc_active()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd0f2,9,15,__ERR)
#define wrc_uc_active(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f2,0x0040,6,wr_val)
#define rdc_pmd_mdio_trans_pkill()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0f2,10,15,__ERR)
#define wrc_pmd_mdio_trans_pkill(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f2,0x0020,5,wr_val)
#define rdc_sup_rst_seq_frc()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0f2,11,15,__ERR)
#define wrc_sup_rst_seq_frc(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f2,0x0010,4,wr_val)
#define rdc_sup_rst_seq_frc_val()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0f2,12,15,__ERR)
#define wrc_sup_rst_seq_frc_val(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f2,0x0008,3,wr_val)
#define rdc_afe_s_pll_pwrdn()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0f2,13,15,__ERR)
#define wrc_afe_s_pll_pwrdn(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f2,0x0004,2,wr_val)
#define rdc_pmd_core_dp_h_rstb_pkill()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0f2,14,15,__ERR)
#define wrc_pmd_core_dp_h_rstb_pkill(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f2,0x0002,1,wr_val)
#define rdc_core_dp_s_rstb()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd0f2,15,15,__ERR)
#define wrc_core_dp_s_rstb(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f2,0x0001,0,wr_val)
#define rdc_disable_ack_timeout()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0f3,0,15,__ERR)
#define wrc_disable_ack_timeout(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f3,0x8000,15,wr_val)
#define rdc_core_multicast_mask_control()             _merlin_sesto_pmd_rde_field(pa,0xd0f3,6,6,__ERR)
#define wrc_core_multicast_mask_control(wr_val)       merlin_sesto_pmd_mwr_reg(pa,0xd0f3,0x03ff,0,wr_val)
#define rdc_heartbeat_count_1us()                     _merlin_sesto_pmd_rde_field(pa,0xd0f4,6,6,__ERR)
#define wrc_heartbeat_count_1us(wr_val)               merlin_sesto_pmd_mwr_reg(pa,0xd0f4,0x03ff,0,wr_val)
#define rdc_uc_ack_core_dp_reset()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0f5,14,15,__ERR)
#define wrc_uc_ack_core_dp_reset(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f5,0x0002,1,wr_val)
#define rdc_uc_ack_core_cfg_done()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0f5,15,15,__ERR)
#define wrc_uc_ack_core_cfg_done(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f5,0x0001,0,wr_val)
#define rdc_lane_reset_released()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0f8,1,15,__ERR)
#define rdc_lane_reset_released_index()               _merlin_sesto_pmd_rde_field_byte(pa,0xd0f8,3,11,__ERR)
#define rdc_core_dp_reset_state()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0f8,13,13,__ERR)
#define rdc_core_reg_reset_occurred()                 _merlin_sesto_pmd_rde_field_byte(pa,0xd0f6,15,15,__ERR)
#define wrc_core_reg_reset_occurred(wr_val)           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f6,0x0001,0,wr_val)
#define rdc_rst_seq_dis_flt_mode()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0f7,0,14,__ERR)
#define wrc_rst_seq_dis_flt_mode(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f7,0xc000,14,wr_val)
#define rdc_pwrdn_seq_timer()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0f7,4,13,__ERR)
#define wrc_pwrdn_seq_timer(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f7,0x0e00,9,wr_val)
#define rdc_rst_seq_timer_en_clkgate()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0f7,7,15,__ERR)
#define wrc_rst_seq_timer_en_clkgate(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f7,0x0100,8,wr_val)
#define rdc_rst_seq_timer()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0f7,12,12,__ERR)
#define wrc_rst_seq_timer(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0f7,0x000f,0,wr_val)
#define rdc_pmd_core_mode()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0f9,8,8,__ERR)
#define rd_cdr_integ_reg()                            _merlin_sesto_pmd_rde_field_signed(pa,0xd005,0,0,__ERR)
#define rd_cdr_lm_outoflock()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd006,7,15,__ERR)
#define rd_cdr_phase_err()                            _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd006,11,11,__ERR)
#define rd_cnt_bin_p1_dreg()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd007,1,9,__ERR)
#define rd_cnt_bin_d_dreg()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd007,9,9,__ERR)
#define rd_cnt_bin_m1_preg()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd008,1,9,__ERR)
#define rd_cnt_bin_p1_preg()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd008,9,9,__ERR)
#define rd_cnt_bin_d_mreg()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd009,1,9,__ERR)
#define rd_cnt_bin_m1_mreg()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd009,9,9,__ERR)
#define rd_cnt_d_minus_p1()                           _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd00a,0,8,__ERR)
#define rd_cnt_d_minus_m1()                           _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd00a,8,8,__ERR)
#define rd_cdr_lm_thr_sel()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd001,5,13,__ERR)
#define wr_cdr_lm_thr_sel(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd001,0x0700,8,wr_val)
#define rd_cdr_freq_override_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd001,8,15,__ERR)
#define wr_cdr_freq_override_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd001,0x0080,7,wr_val)
#define rd_cdr_integ_sat_sel()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd001,9,15,__ERR)
#define wr_cdr_integ_sat_sel(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd001,0x0040,6,wr_val)
#define rd_cdr_phase_err_frz()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd001,10,15,__ERR)
#define wr_cdr_phase_err_frz(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd001,0x0020,5,wr_val)
#define rd_cdr_integ_reg_clr()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd001,11,15,__ERR)
#define wr_cdr_integ_reg_clr(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd001,0x0010,4,wr_val)
#define rd_cdr_freq_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd001,13,15,__ERR)
#define wr_cdr_freq_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd001,0x0004,2,wr_val)
#define rd_br_pd_en()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd001,14,15,__ERR)
#define wr_br_pd_en(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd001,0x0002,1,wr_val)
#define rd_cdr_phase_sat_ctrl()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd001,15,15,__ERR)
#define wr_cdr_phase_sat_ctrl(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd001,0x0001,0,wr_val)
#define rd_cdr_freq_override_val()                    _merlin_sesto_pmd_rde_field_signed(pa,0xd002,0,1,__ERR)
#define wr_cdr_freq_override_val(wr_val)              merlin_sesto_pmd_mwr_reg(pa,0xd002,0xfffe,1,wr_val)
#define rd_dfe_vga_unfreeze()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd002,15,15,__ERR)
#define wr_dfe_vga_unfreeze(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd002,0x0001,0,wr_val)
#define rd_m10g_f25g_slow_toggle_mode()               _merlin_sesto_pmd_rde_field_byte(pa,0xd003,0,15,__ERR)
#define wr_m10g_f25g_slow_toggle_mode(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd003,0x8000,15,wr_val)
#define rd_rx_pi_transfer_mode_frc()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd003,3,15,__ERR)
#define wr_rx_pi_transfer_mode_frc(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd003,0x1000,12,wr_val)
#define rd_rx_pi_transfer_mode_frc_val()              _merlin_sesto_pmd_rde_field_byte(pa,0xd003,4,14,__ERR)
#define wr_rx_pi_transfer_mode_frc_val(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd003,0x0c00,10,wr_val)
#define rd_osx2p_pherr_gain()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd003,6,14,__ERR)
#define wr_osx2p_pherr_gain(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd003,0x0300,8,wr_val)
#define rd_pattern_sel()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd003,8,12,__ERR)
#define wr_pattern_sel(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd003,0x00f0,4,wr_val)
#define rd_cdr_peak_polarity()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd003,14,15,__ERR)
#define wr_cdr_peak_polarity(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd003,0x0002,1,wr_val)
#define rd_cdr_zero_polarity()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd003,15,15,__ERR)
#define wr_cdr_zero_polarity(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd003,0x0001,0,wr_val)
#define rd_edge_count_refless_en()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd00b,0,15,__ERR)
#define wr_edge_count_refless_en(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd00b,0x8000,15,wr_val)
#define rd_send_lms_to_pcs()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd00b,1,15,__ERR)
#define wr_send_lms_to_pcs(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd00b,0x4000,14,wr_val)
#define rd_rx_pi_manual_reset()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd004,0,15,__ERR)
#define wr_rx_pi_manual_reset(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd004,0x8000,15,wr_val)
#define rd_rx_pi_manual_strobe()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd004,3,15,__ERR)
#define wr_rx_pi_manual_strobe(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd004,0x1000,12,wr_val)
#define rd_rx_pi_manual_mode()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd004,4,15,__ERR)
#define wr_rx_pi_manual_mode(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd004,0x0800,11,wr_val)
#define rd_rx_pi_phase_step_dir()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd004,5,15,__ERR)
#define wr_rx_pi_phase_step_dir(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd004,0x0400,10,wr_val)
#define rd_rx_pi_slicers_en()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd004,6,13,__ERR)
#define wr_rx_pi_slicers_en(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd004,0x0380,7,wr_val)
#define rd_rx_pi_phase_step_cnt()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd004,9,9,__ERR)
#define wr_rx_pi_phase_step_cnt(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd004,0x007f,0,wr_val)
#define rd_uc_dsc_supp_info()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd00d,0,8,__ERR)
#define wr_uc_dsc_supp_info(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd00d,0xff00,8,wr_val)
#define rd_uc_dsc_ready_for_cmd()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd00d,8,15,__ERR)
#define wr_uc_dsc_ready_for_cmd(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd00d,0x0080,7,wr_val)
#define rd_uc_dsc_error_found()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd00d,9,15,__ERR)
#define wr_uc_dsc_error_found(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd00d,0x0040,6,wr_val)
#define rd_uc_dsc_gp_uc_req()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd00d,10,10,__ERR)
#define wr_uc_dsc_gp_uc_req(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd00d,0x003f,0,wr_val)
#define rd_uc_dsc_data()                              _merlin_sesto_pmd_rde_reg(pa,0xd00e,__ERR)
#define wr_uc_dsc_data(wr_val)                        merlin_sesto_pmd_wr_reg(pa,0xd00e,wr_val)
#define rd_rx_restart_pmd_hold()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd010,15,15,__ERR)
#define wr_rx_restart_pmd_hold(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0001,0,wr_val)
#define rd_eee_mode_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd010,14,15,__ERR)
#define wr_eee_mode_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0002,1,wr_val)
#define rd_eee_quiet_rx_afe_pwrdwn_val()              _merlin_sesto_pmd_rde_field_byte(pa,0xd010,13,15,__ERR)
#define wr_eee_quiet_rx_afe_pwrdwn_val(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0004,2,wr_val)
#define rd_ignore_rx_mode()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd010,12,15,__ERR)
#define wr_ignore_rx_mode(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0008,3,wr_val)
#define rd_cl72_timer_en()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd010,11,15,__ERR)
#define wr_cl72_timer_en(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0010,4,wr_val)
#define rd_uc_tune_en()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd010,10,15,__ERR)
#define wr_uc_tune_en(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0020,5,wr_val)
#define rd_hw_tune_en()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd010,9,15,__ERR)
#define wr_hw_tune_en(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0040,6,wr_val)
#define rd_uc_trnsum_en()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd010,8,15,__ERR)
#define wr_uc_trnsum_en(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0080,7,wr_val)
#define rd_eee_measure_en()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd010,7,15,__ERR)
#define wr_eee_measure_en(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0100,8,wr_val)
#define rd_uc_ack_dsc_eee_done()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd010,4,15,__ERR)
#define wr_uc_ack_dsc_eee_done(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x0800,11,wr_val)
#define rd_uc_ack_dsc_reset()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd010,3,15,__ERR)
#define wr_uc_ack_dsc_reset(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x1000,12,wr_val)
#define rd_uc_ack_dsc_restart()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd010,2,15,__ERR)
#define wr_uc_ack_dsc_restart(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x2000,13,wr_val)
#define rd_uc_ack_dsc_config()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd010,1,15,__ERR)
#define wr_uc_ack_dsc_config(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd010,0x4000,14,wr_val)
#define rd_rx_dsc_lock_frc()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd011,15,15,__ERR)
#define wr_rx_dsc_lock_frc(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0001,0,wr_val)
#define rd_rx_dsc_lock_frc_val()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd011,14,15,__ERR)
#define wr_rx_dsc_lock_frc_val(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0002,1,wr_val)
#define rd_dsc_clr_frc()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd011,13,15,__ERR)
#define wr_dsc_clr_frc(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0004,2,wr_val)
#define rd_dsc_clr_frc_val()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd011,12,15,__ERR)
#define wr_dsc_clr_frc_val(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0008,3,wr_val)
#define rd_trnsum_frz_frc()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd011,11,15,__ERR)
#define wr_trnsum_frz_frc(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0010,4,wr_val)
#define rd_trnsum_frz_frc_val()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd011,10,15,__ERR)
#define wr_trnsum_frz_frc_val(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0020,5,wr_val)
#define rd_timer_done_frc()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd011,9,15,__ERR)
#define wr_timer_done_frc(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0040,6,wr_val)
#define rd_timer_done_frc_val()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd011,8,15,__ERR)
#define wr_timer_done_frc_val(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0080,7,wr_val)
#define rd_freq_upd_en_frc()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd011,7,15,__ERR)
#define wr_freq_upd_en_frc(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0100,8,wr_val)
#define rd_freq_upd_en_frc_val()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd011,6,15,__ERR)
#define wr_freq_upd_en_frc_val(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0200,9,wr_val)
#define rd_cdr_frz_frc()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd011,5,15,__ERR)
#define wr_cdr_frz_frc(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0400,10,wr_val)
#define rd_cdr_frz_frc_val()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd011,4,15,__ERR)
#define wr_cdr_frz_frc_val(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x0800,11,wr_val)
#define rd_trnsum_clr_frc()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd011,3,15,__ERR)
#define wr_trnsum_clr_frc(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x1000,12,wr_val)
#define rd_trnsum_clr_frc_val()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd011,2,15,__ERR)
#define wr_trnsum_clr_frc_val(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd011,0x2000,13,wr_val)
#define rd_eee_lfsr_cnt()                             _merlin_sesto_pmd_rde_field(pa,0xd012,3,3,__ERR)
#define wr_eee_lfsr_cnt(wr_val)                       merlin_sesto_pmd_mwr_reg(pa,0xd012,0x1fff,0,wr_val)
#define rd_measure_lfsr_cnt()                         _merlin_sesto_pmd_rde_field(pa,0xd013,3,3,__ERR)
#define wr_measure_lfsr_cnt(wr_val)                   merlin_sesto_pmd_mwr_reg(pa,0xd013,0x1fff,0,wr_val)
#define rd_acq_cdr_timeout()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd014,11,11,__ERR)
#define wr_acq_cdr_timeout(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd014,0x001f,0,wr_val)
#define rd_cdr_settle_timeout()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd014,6,11,__ERR)
#define wr_cdr_settle_timeout(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd014,0x03e0,5,wr_val)
#define rd_hw_tune_timeout()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd014,1,11,__ERR)
#define wr_hw_tune_timeout(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd014,0x7c00,10,wr_val)
#define rd_measure_timeout()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd015,11,11,__ERR)
#define wr_measure_timeout(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd015,0x001f,0,wr_val)
#define rd_eee_acq_cdr_timeout()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd015,6,11,__ERR)
#define wr_eee_acq_cdr_timeout(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd015,0x03e0,5,wr_val)
#define rd_eee_cdr_settle_timeout()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd015,1,11,__ERR)
#define wr_eee_cdr_settle_timeout(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd015,0x7c00,10,wr_val)
#define rd_eee_hw_tune_timeout()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd016,11,11,__ERR)
#define wr_eee_hw_tune_timeout(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd016,0x001f,0,wr_val)
#define rd_eee_ana_pwr_timeout()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd016,6,11,__ERR)
#define wr_eee_ana_pwr_timeout(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd016,0x03e0,5,wr_val)
#define rd_cdr_bwsel_integ_acqcdr()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd017,12,12,__ERR)
#define wr_cdr_bwsel_integ_acqcdr(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd017,0x000f,0,wr_val)
#define rd_cdr_bwsel_integ_eee_acqcdr()               _merlin_sesto_pmd_rde_field_byte(pa,0xd017,8,12,__ERR)
#define wr_cdr_bwsel_integ_eee_acqcdr(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd017,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_norm()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd017,4,12,__ERR)
#define wr_cdr_bwsel_integ_norm(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd017,0x0f00,8,wr_val)
#define rd_cdr_bwsel_prop_acqcdr()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd017,2,14,__ERR)
#define wr_cdr_bwsel_prop_acqcdr(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd017,0x3000,12,wr_val)
#define rd_cdr_bwsel_prop_norm()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd017,0,14,__ERR)
#define wr_cdr_bwsel_prop_norm(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd017,0xc000,14,wr_val)
#define rd_phase_err_offset()                         _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd018,12,12,__ERR)
#define wr_phase_err_offset(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd018,0x000f,0,wr_val)
#define rd_eee_phase_err_offset()                     _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd018,8,12,__ERR)
#define wr_eee_phase_err_offset(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd018,0x00f0,4,wr_val)
#define rd_phase_err_offset_en()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd018,6,14,__ERR)
#define wr_phase_err_offset_en(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd018,0x0300,8,wr_val)
#define rd_eee_phase_err_offset_en()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd018,4,14,__ERR)
#define wr_eee_phase_err_offset_en(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd018,0x0c00,10,wr_val)
#define rd_cdr_bwsel_prop_eee_acqcdr()                _merlin_sesto_pmd_rde_field_byte(pa,0xd018,0,14,__ERR)
#define wr_cdr_bwsel_prop_eee_acqcdr(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd018,0xc000,14,wr_val)
#define rd_rx_restart_pmd()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd019,15,15,__ERR)
#define wr_rx_restart_pmd(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd019,0x0001,0,wr_val)
#define rd_dsc_state_one_hot()                        _merlin_sesto_pmd_rde_field(pa,0xd01b,6,6,__ERR)
#define rd_dsc_state_eee_one_hot()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd01c,9,9,__ERR)
#define rd_restart_pi_ext_mode()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd01d,15,15,__ERR)
#define rd_restart_sigdet()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd01d,14,15,__ERR)
#define rd_restart_pmd_restart()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd01d,13,15,__ERR)
#define rd_eee_quiet_from_eee_states()                _merlin_sesto_pmd_rde_field_byte(pa,0xd01d,12,15,__ERR)
#define rd_dsc_state()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd01e,0,11,__ERR)
#define rd_dsc_sm_gp_uc_req()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd01e,5,10,__ERR)
#define rd_dsc_sm_ready_for_cmd()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd01e,11,15,__ERR)
#define rd_dsc_sm_scratch()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd01e,12,12,__ERR)
#define rd_rx_dsc_lock()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd01a,15,15,__ERR)
#define rd_dfe_1_en()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd021,0,15,__ERR)
#define wr_dfe_1_en(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd021,0x8000,15,wr_val)
#define rd_dfe_1_err_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd021,1,14,__ERR)
#define wr_dfe_1_err_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd021,0x6000,13,wr_val)
#define rd_dfe_1_gradient_invert()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd021,3,15,__ERR)
#define wr_dfe_1_gradient_invert(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd021,0x1000,12,wr_val)
#define rd_dfe_1_err_gain()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd021,4,14,__ERR)
#define wr_dfe_1_err_gain(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd021,0x0c00,10,wr_val)
#define rd_dfe_1_inv_m1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd021,6,15,__ERR)
#define wr_dfe_1_inv_m1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd021,0x0200,9,wr_val)
#define rd_dfe_1_inv_p1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd021,7,15,__ERR)
#define wr_dfe_1_inv_p1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd021,0x0100,8,wr_val)
#define rd_dfe_1_cmn_only()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd021,14,15,__ERR)
#define wr_dfe_1_cmn_only(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd021,0x0002,1,wr_val)
#define rd_dfe_1_tap_clr()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd021,15,15,__ERR)
#define wr_dfe_1_tap_clr(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd021,0x0001,0,wr_val)
#define rd_dfe_1_pattern_bit_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd022,2,10,__ERR)
#define wr_dfe_1_pattern_bit_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd022,0x3f00,8,wr_val)
#define rd_dfe_1_pattern()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd022,10,10,__ERR)
#define wr_dfe_1_pattern(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd022,0x003f,0,wr_val)
#define rd_dfe_2_en()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd023,0,15,__ERR)
#define wr_dfe_2_en(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd023,0x8000,15,wr_val)
#define rd_dfe_2_err_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd023,1,14,__ERR)
#define wr_dfe_2_err_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd023,0x6000,13,wr_val)
#define rd_dfe_2_gradient_invert()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd023,3,15,__ERR)
#define wr_dfe_2_gradient_invert(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd023,0x1000,12,wr_val)
#define rd_dfe_2_err_gain()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd023,4,14,__ERR)
#define wr_dfe_2_err_gain(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd023,0x0c00,10,wr_val)
#define rd_dfe_2_inv_m1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd023,6,15,__ERR)
#define wr_dfe_2_inv_m1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd023,0x0200,9,wr_val)
#define rd_dfe_2_inv_p1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd023,7,15,__ERR)
#define wr_dfe_2_inv_p1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd023,0x0100,8,wr_val)
#define rd_dfe_2_cmn_only()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd023,14,15,__ERR)
#define wr_dfe_2_cmn_only(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd023,0x0002,1,wr_val)
#define rd_dfe_2_tap_clr()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd023,15,15,__ERR)
#define wr_dfe_2_tap_clr(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd023,0x0001,0,wr_val)
#define rd_dfe_2_pattern_bit_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd024,2,10,__ERR)
#define wr_dfe_2_pattern_bit_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd024,0x3f00,8,wr_val)
#define rd_dfe_2_pattern()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd024,10,10,__ERR)
#define wr_dfe_2_pattern(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd024,0x003f,0,wr_val)
#define rd_dfe_3_en()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd025,0,15,__ERR)
#define wr_dfe_3_en(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd025,0x8000,15,wr_val)
#define rd_dfe_3_err_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd025,1,14,__ERR)
#define wr_dfe_3_err_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd025,0x6000,13,wr_val)
#define rd_dfe_3_gradient_invert()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd025,3,15,__ERR)
#define wr_dfe_3_gradient_invert(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd025,0x1000,12,wr_val)
#define rd_dfe_3_err_gain()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd025,4,14,__ERR)
#define wr_dfe_3_err_gain(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd025,0x0c00,10,wr_val)
#define rd_dfe_3_inv_m1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd025,6,15,__ERR)
#define wr_dfe_3_inv_m1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd025,0x0200,9,wr_val)
#define rd_dfe_3_inv_p1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd025,7,15,__ERR)
#define wr_dfe_3_inv_p1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd025,0x0100,8,wr_val)
#define rd_dfe_3_tap_clr()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd025,15,15,__ERR)
#define wr_dfe_3_tap_clr(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd025,0x0001,0,wr_val)
#define rd_dfe_3_pattern_bit_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd026,2,10,__ERR)
#define wr_dfe_3_pattern_bit_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd026,0x3f00,8,wr_val)
#define rd_dfe_3_pattern()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd026,10,10,__ERR)
#define wr_dfe_3_pattern(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd026,0x003f,0,wr_val)
#define rd_dfe_4_en()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd027,0,15,__ERR)
#define wr_dfe_4_en(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd027,0x8000,15,wr_val)
#define rd_dfe_4_err_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd027,1,14,__ERR)
#define wr_dfe_4_err_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd027,0x6000,13,wr_val)
#define rd_dfe_4_gradient_invert()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd027,3,15,__ERR)
#define wr_dfe_4_gradient_invert(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd027,0x1000,12,wr_val)
#define rd_dfe_4_err_gain()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd027,4,14,__ERR)
#define wr_dfe_4_err_gain(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd027,0x0c00,10,wr_val)
#define rd_dfe_4_inv_m1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd027,6,15,__ERR)
#define wr_dfe_4_inv_m1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd027,0x0200,9,wr_val)
#define rd_dfe_4_inv_p1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd027,7,15,__ERR)
#define wr_dfe_4_inv_p1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd027,0x0100,8,wr_val)
#define rd_dfe_4_tap_clr()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd027,15,15,__ERR)
#define wr_dfe_4_tap_clr(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd027,0x0001,0,wr_val)
#define rd_dfe_4_pattern_bit_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd028,2,10,__ERR)
#define wr_dfe_4_pattern_bit_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd028,0x3f00,8,wr_val)
#define rd_dfe_4_pattern()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd028,10,10,__ERR)
#define wr_dfe_4_pattern(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd028,0x003f,0,wr_val)
#define rd_dfe_5_en()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd029,0,15,__ERR)
#define wr_dfe_5_en(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd029,0x8000,15,wr_val)
#define rd_dfe_5_err_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd029,1,14,__ERR)
#define wr_dfe_5_err_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd029,0x6000,13,wr_val)
#define rd_dfe_5_gradient_invert()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd029,3,15,__ERR)
#define wr_dfe_5_gradient_invert(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd029,0x1000,12,wr_val)
#define rd_dfe_5_err_gain()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd029,4,14,__ERR)
#define wr_dfe_5_err_gain(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd029,0x0c00,10,wr_val)
#define rd_dfe_5_inv_m1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd029,6,15,__ERR)
#define wr_dfe_5_inv_m1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd029,0x0200,9,wr_val)
#define rd_dfe_5_inv_p1()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd029,7,15,__ERR)
#define wr_dfe_5_inv_p1(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd029,0x0100,8,wr_val)
#define rd_dfe_5_tap_clr()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd029,15,15,__ERR)
#define wr_dfe_5_tap_clr(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd029,0x0001,0,wr_val)
#define rd_dfe_5_pattern_bit_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd02a,2,10,__ERR)
#define wr_dfe_5_pattern_bit_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02a,0x3f00,8,wr_val)
#define rd_dfe_5_pattern()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd02a,10,10,__ERR)
#define wr_dfe_5_pattern(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02a,0x003f,0,wr_val)
#define rd_dfe_acc_hys_en()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd020,0,15,__ERR)
#define wr_dfe_acc_hys_en(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd020,0x8000,15,wr_val)
#define rd_dfe_allow_simult()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd020,1,15,__ERR)
#define wr_dfe_allow_simult(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd020,0x4000,14,wr_val)
#define rd_dfe_update_gain()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd020,2,15,__ERR)
#define wr_dfe_update_gain(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd020,0x2000,13,wr_val)
#define rd_dfe_vga_write_en()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd02b,0,15,__ERR)
#define wr_dfe_vga_write_en(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02b,0x8000,15,wr_val)
#define rd_dfe_vga_write_tapsel()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd02b,2,11,__ERR)
#define wr_dfe_vga_write_tapsel(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02b,0x3e00,9,wr_val)
#define rd_dfe_vga_write_val()                        _merlin_sesto_pmd_rde_field(pa,0xd02b,7,7,__ERR)
#define wr_dfe_vga_write_val(wr_val)                  merlin_sesto_pmd_mwr_reg(pa,0xd02b,0x01ff,0,wr_val)
#define rd_vga_en()                                   _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,0,15,__ERR)
#define wr_vga_en(wr_val)                             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x8000,15,wr_val)
#define rd_vga_err_sel()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,1,14,__ERR)
#define wr_vga_err_sel(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x6000,13,wr_val)
#define rd_vga_gradient_invert()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,3,15,__ERR)
#define wr_vga_gradient_invert(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x1000,12,wr_val)
#define rd_vga_err_gain()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,4,14,__ERR)
#define wr_vga_err_gain(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x0c00,10,wr_val)
#define rd_vga_inv_m1()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,6,15,__ERR)
#define wr_vga_inv_m1(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x0200,9,wr_val)
#define rd_vga_inv_p1()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,7,15,__ERR)
#define wr_vga_inv_p1(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x0100,8,wr_val)
#define rd_vga_update_gain()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,8,14,__ERR)
#define wr_vga_update_gain(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x00c0,6,wr_val)
#define rd_vga_update_style()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,12,14,__ERR)
#define wr_vga_update_style(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x000c,2,wr_val)
#define rd_vga_acc_hys_en()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,14,15,__ERR)
#define wr_vga_acc_hys_en(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x0002,1,wr_val)
#define rd_vga_tap_clr()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd02c,15,15,__ERR)
#define wr_vga_tap_clr(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02c,0x0001,0,wr_val)
#define rd_p1_eyediag_en()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd02d,0,15,__ERR)
#define wr_p1_eyediag_en(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02d,0x8000,15,wr_val)
#define rd_p1_eyediag_clr()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd02d,1,15,__ERR)
#define wr_p1_eyediag_clr(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02d,0x4000,14,wr_val)
#define rd_vga_pattern_bit_en()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd02d,8,12,__ERR)
#define wr_vga_pattern_bit_en(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02d,0x00f0,4,wr_val)
#define rd_vga_pattern()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd02d,12,12,__ERR)
#define wr_vga_pattern(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd02d,0x000f,0,wr_val)
#define rd_trnsum_en()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd030,0,15,__ERR)
#define wr_trnsum_en(wr_val)                          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x8000,15,wr_val)
#define rd_trnsum_err_sel()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd030,1,13,__ERR)
#define wr_trnsum_err_sel(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x7000,12,wr_val)
#define rd_trnsum_random_tapsel_disable()             _merlin_sesto_pmd_rde_field_byte(pa,0xd030,4,15,__ERR)
#define wr_trnsum_random_tapsel_disable(wr_val)       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x0800,11,wr_val)
#define rd_trnsum_inv_pattern_en()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd030,5,15,__ERR)
#define wr_trnsum_inv_pattern_en(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x0400,10,wr_val)
#define rd_trnsum_pattern_full_check_off()            _merlin_sesto_pmd_rde_field_byte(pa,0xd030,6,15,__ERR)
#define wr_trnsum_pattern_full_check_off(wr_val)      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x0200,9,wr_val)
#define rd_trnsum_gain()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd030,8,14,__ERR)
#define wr_trnsum_gain(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x00c0,6,wr_val)
#define rd_trnsum_eye_closure_en()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd030,10,15,__ERR)
#define wr_trnsum_eye_closure_en(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x0020,5,wr_val)
#define rd_cdr_qphase_mult_en()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd030,11,15,__ERR)
#define wr_cdr_qphase_mult_en(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x0010,4,wr_val)
#define rd_trnsum_tap_range_sel()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd030,12,14,__ERR)
#define wr_trnsum_tap_range_sel(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd030,0x000c,2,wr_val)
#define rd_trnsum_pattern()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd031,0,8,__ERR)
#define wr_trnsum_pattern(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd031,0xff00,8,wr_val)
#define rd_trnsum_pattern_bit_en()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd031,8,8,__ERR)
#define wr_trnsum_pattern_bit_en(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd031,0x00ff,0,wr_val)
#define rd_trnsum_tap_en()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd032,0,8,__ERR)
#define wr_trnsum_tap_en(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd032,0xff00,8,wr_val)
#define rd_trnsum_tap_sign()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd032,8,8,__ERR)
#define wr_trnsum_tap_sign(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd032,0x00ff,0,wr_val)
#define rd_tdr_trnsum_en()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd033,0,15,__ERR)
#define wr_tdr_trnsum_en(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd033,0x8000,15,wr_val)
#define rd_tdr_cycle_bin()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd033,1,12,__ERR)
#define wr_tdr_cycle_bin(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd033,0x7800,11,wr_val)
#define rd_tdr_cycle_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd033,5,12,__ERR)
#define wr_tdr_cycle_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd033,0x0780,7,wr_val)
#define rd_tdr_bit_sel()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd033,9,11,__ERR)
#define wr_tdr_bit_sel(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd033,0x007c,2,wr_val)
#define rd_trnsum_unsigned_flip()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd033,14,15,__ERR)
#define wr_trnsum_unsigned_flip(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd033,0x0002,1,wr_val)
#define rd_trnsum_unsigned_corr()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd033,15,15,__ERR)
#define wr_trnsum_unsigned_corr(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd033,0x0001,0,wr_val)
#define rd_trnsum_e_high()                            _merlin_sesto_pmd_rde_field_signed(pa,0xd034,0,0,__ERR)
#define rd_trnsum_e_low()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd035,8,8,__ERR)
#define rd_trnsum_o_high()                            _merlin_sesto_pmd_rde_field_signed(pa,0xd036,0,0,__ERR)
#define rd_trnsum_o_low()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd037,8,8,__ERR)
#define rd_trnsum_high()                              _merlin_sesto_pmd_rde_field_signed(pa,0xd038,0,0,__ERR)
#define rd_trnsum_low()                               _merlin_sesto_pmd_rde_field(pa,0xd039,6,6,__ERR)
#define rd_p1_eyediag_bin()                           _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd03a,2,10,__ERR)
#define rd_vga_bin()                                  _merlin_sesto_pmd_rde_field_byte(pa,0xd03a,10,10,__ERR)
#define rd_dfe_1_wants_negative()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd03b,0,15,__ERR)
#define rd_dfe_1_e()                                  _merlin_sesto_pmd_rde_field_byte(pa,0xd03b,2,13,__ERR)
#define rd_dfe_1_o()                                  _merlin_sesto_pmd_rde_field_byte(pa,0xd03b,5,13,__ERR)
#define rd_dfe_1_cmn()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd03b,10,10,__ERR)
#define rd_dfe_2_wants_negative()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd03c,0,15,__ERR)
#define rd_dfe_2_e()                                  _merlin_sesto_pmd_rde_field_byte(pa,0xd03c,2,13,__ERR)
#define rd_dfe_2_o()                                  _merlin_sesto_pmd_rde_field_byte(pa,0xd03c,5,13,__ERR)
#define rd_dfe_2_se()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd03c,9,15,__ERR)
#define rd_dfe_2_so()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd03c,10,15,__ERR)
#define rd_dfe_2_cmn()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd03c,11,11,__ERR)
#define rd_dfe_5_cmn()                                _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd03d,0,11,__ERR)
#define rd_dfe_4_cmn()                                _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd03d,5,11,__ERR)
#define rd_dfe_3_cmn()                                _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd03d,10,10,__ERR)
#define rd_vga3_ctrl_bin()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd03e,4,12,__ERR)
#define rd_vga2_ctrl_bin()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd03e,8,12,__ERR)
#define rd_vga1_ctrl_bin()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd03e,12,12,__ERR)
#define rd_pf_hiz()                                   _merlin_sesto_pmd_rde_field_byte(pa,0xd040,8,15,__ERR)
#define wr_pf_hiz(wr_val)                             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd040,0x0080,7,wr_val)
#define rd_m1_thresh_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd040,9,14,__ERR)
#define wr_m1_thresh_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd040,0x0060,5,wr_val)
#define rd_m1_thresh_zero()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd040,11,15,__ERR)
#define wr_m1_thresh_zero(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd040,0x0010,4,wr_val)
#define rd_p1_thresh_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd040,12,15,__ERR)
#define wr_p1_thresh_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd040,0x0008,3,wr_val)
#define rd_en_hgain()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd040,13,15,__ERR)
#define wr_en_hgain(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd040,0x0004,2,wr_val)
#define rd_offset_pd()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd040,14,15,__ERR)
#define wr_offset_pd(wr_val)                          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd040,0x0002,1,wr_val)
#define rd_pd_ch_p1()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd040,15,15,__ERR)
#define wr_pd_ch_p1(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd040,0x0001,0,wr_val)
#define rd_pf_ctrl()                                  _merlin_sesto_pmd_rde_field_byte(pa,0xd041,12,12,__ERR)
#define wr_pf_ctrl(wr_val)                            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd041,0x000f,0,wr_val)
#define rd_pf2_lowp_ctrl()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd042,13,13,__ERR)
#define wr_pf2_lowp_ctrl(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd042,0x0007,0,wr_val)
#define rd_dfe_offset_adj_data_odd()                  _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd043,10,10,__ERR)
#define wr_dfe_offset_adj_data_odd(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd043,0x003f,0,wr_val)
#define rd_dfe_offset_adj_data_even()                 _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd044,10,10,__ERR)
#define wr_dfe_offset_adj_data_even(wr_val)           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd044,0x003f,0,wr_val)
#define rd_dfe_offset_adj_p1_odd()                    _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd045,10,10,__ERR)
#define wr_dfe_offset_adj_p1_odd(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd045,0x003f,0,wr_val)
#define rd_dfe_offset_adj_p1_even()                   _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd046,10,10,__ERR)
#define wr_dfe_offset_adj_p1_even(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd046,0x003f,0,wr_val)
#define rd_dfe_offset_adj_m1_odd()                    _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd047,10,10,__ERR)
#define wr_dfe_offset_adj_m1_odd(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd047,0x003f,0,wr_val)
#define rd_dfe_offset_adj_m1_even()                   _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd048,10,10,__ERR)
#define wr_dfe_offset_adj_m1_even(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd048,0x003f,0,wr_val)
#define rd_dc_offset()                                _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd049,9,9,__ERR)
#define wr_dc_offset(wr_val)                          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd049,0x007f,0,wr_val)
#define rdc_patt_gen_seq_0()                          _merlin_sesto_pmd_rde_reg(pa,0xd100,__ERR)
#define wrc_patt_gen_seq_0(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd100,wr_val)
#define rdc_patt_gen_seq_1()                          _merlin_sesto_pmd_rde_reg(pa,0xd101,__ERR)
#define wrc_patt_gen_seq_1(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd101,wr_val)
#define rdc_patt_gen_seq_2()                          _merlin_sesto_pmd_rde_reg(pa,0xd102,__ERR)
#define wrc_patt_gen_seq_2(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd102,wr_val)
#define rdc_patt_gen_seq_3()                          _merlin_sesto_pmd_rde_reg(pa,0xd103,__ERR)
#define wrc_patt_gen_seq_3(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd103,wr_val)
#define rdc_patt_gen_seq_4()                          _merlin_sesto_pmd_rde_reg(pa,0xd104,__ERR)
#define wrc_patt_gen_seq_4(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd104,wr_val)
#define rdc_patt_gen_seq_5()                          _merlin_sesto_pmd_rde_reg(pa,0xd105,__ERR)
#define wrc_patt_gen_seq_5(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd105,wr_val)
#define rdc_patt_gen_seq_6()                          _merlin_sesto_pmd_rde_reg(pa,0xd106,__ERR)
#define wrc_patt_gen_seq_6(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd106,wr_val)
#define rdc_patt_gen_seq_7()                          _merlin_sesto_pmd_rde_reg(pa,0xd107,__ERR)
#define wrc_patt_gen_seq_7(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd107,wr_val)
#define rdc_patt_gen_seq_8()                          _merlin_sesto_pmd_rde_reg(pa,0xd108,__ERR)
#define wrc_patt_gen_seq_8(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd108,wr_val)
#define rdc_patt_gen_seq_9()                          _merlin_sesto_pmd_rde_reg(pa,0xd109,__ERR)
#define wrc_patt_gen_seq_9(wr_val)                    merlin_sesto_pmd_wr_reg(pa,0xd109,wr_val)
#define rdc_patt_gen_seq_10()                         _merlin_sesto_pmd_rde_reg(pa,0xd10a,__ERR)
#define wrc_patt_gen_seq_10(wr_val)                   merlin_sesto_pmd_wr_reg(pa,0xd10a,wr_val)
#define rdc_patt_gen_seq_11()                         _merlin_sesto_pmd_rde_reg(pa,0xd10b,__ERR)
#define wrc_patt_gen_seq_11(wr_val)                   merlin_sesto_pmd_wr_reg(pa,0xd10b,wr_val)
#define rdc_patt_gen_seq_12()                         _merlin_sesto_pmd_rde_reg(pa,0xd10c,__ERR)
#define wrc_patt_gen_seq_12(wr_val)                   merlin_sesto_pmd_wr_reg(pa,0xd10c,wr_val)
#define rdc_patt_gen_seq_13()                         _merlin_sesto_pmd_rde_reg(pa,0xd10d,__ERR)
#define wrc_patt_gen_seq_13(wr_val)                   merlin_sesto_pmd_wr_reg(pa,0xd10d,wr_val)
#define rdc_patt_gen_seq_14()                         _merlin_sesto_pmd_rde_reg(pa,0xd10e,__ERR)
#define wrc_patt_gen_seq_14(wr_val)                   merlin_sesto_pmd_wr_reg(pa,0xd10e,wr_val)
#define rdc_cal_th()                                  _merlin_sesto_pmd_rde_field_byte(pa,0xd120,0,14,__ERR)
#define wrc_cal_th(wr_val)                            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd120,0xc000,14,wr_val)
#define rdc_calib_step_time()                         _merlin_sesto_pmd_rde_field(pa,0xd120,3,3,__ERR)
#define wrc_calib_step_time(wr_val)                   merlin_sesto_pmd_mwr_reg(pa,0xd120,0x1fff,0,wr_val)
#define rdc_freqdet_time()                            _merlin_sesto_pmd_rde_reg(pa,0xd121,__ERR)
#define wrc_freqdet_time(wr_val)                      merlin_sesto_pmd_wr_reg(pa,0xd121,wr_val)
#define rdc_calib_cap_charge_time()                   _merlin_sesto_pmd_rde_field(pa,0xd122,4,4,__ERR)
#define wrc_calib_cap_charge_time(wr_val)             merlin_sesto_pmd_mwr_reg(pa,0xd122,0x0fff,0,wr_val)
#define rdc_ext_state()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd123,0,12,__ERR)
#define wrc_ext_state(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd123,0xf000,12,wr_val)
#define rdc_accel_en()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd123,4,15,__ERR)
#define wrc_accel_en(wr_val)                          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd123,0x0800,11,wr_val)
#define rdc_debug_clr()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd123,5,15,__ERR)
#define wrc_debug_clr(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd123,0x0400,10,wr_val)
#define rdc_freqdet_time_msb()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd123,6,15,__ERR)
#define wrc_freqdet_time_msb(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd123,0x0200,9,wr_val)
#define rdc_freqdet_win()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd123,8,8,__ERR)
#define wrc_freqdet_win(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd123,0x00ff,0,wr_val)
#define rdc_halfstep_en()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd124,0,15,__ERR)
#define wrc_halfstep_en(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x8000,15,wr_val)
#define rdc_pll_force_cap_pass_en()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd124,1,15,__ERR)
#define wrc_pll_force_cap_pass_en(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x4000,14,wr_val)
#define rdc_pll_force_cap_pass()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd124,2,15,__ERR)
#define wrc_pll_force_cap_pass(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x2000,13,wr_val)
#define rdc_cal_pause_en()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd124,3,15,__ERR)
#define wrc_cal_pause_en(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x1000,12,wr_val)
#define rdc_cal_pause_rel()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd124,4,15,__ERR)
#define wrc_cal_pause_rel(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x0800,11,wr_val)
#define rdc_cap_delay()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd124,5,15,__ERR)
#define wrc_cap_delay(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x0400,10,wr_val)
#define rdc_calib_start()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd124,6,15,__ERR)
#define wrc_calib_start(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x0200,9,wr_val)
#define rdc_en_calib_n()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd124,7,15,__ERR)
#define wrc_en_calib_n(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x0100,8,wr_val)
#define rdc_ext_range()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd124,9,9,__ERR)
#define wrc_ext_range(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd124,0x007f,0,wr_val)
#define rdc_pll_seq_start()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd125,0,15,__ERR)
#define wrc_pll_seq_start(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x8000,15,wr_val)
#define rdc_lkdt_pause_en()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd125,1,15,__ERR)
#define wrc_lkdt_pause_en(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x4000,14,wr_val)
#define rdc_lkdt_pause_rel()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd125,2,15,__ERR)
#define wrc_lkdt_pause_rel(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x2000,13,wr_val)
#define rdc_vco_rst_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd125,3,15,__ERR)
#define wrc_vco_rst_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x1000,12,wr_val)
#define rdc_autocal_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd125,7,15,__ERR)
#define wrc_autocal_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x0100,8,wr_val)
#define rdc_autocal_cnt()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd125,8,13,__ERR)
#define wrc_autocal_cnt(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x00e0,5,wr_val)
#define rdc_lkdt_byp()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd125,11,15,__ERR)
#define wrc_lkdt_byp(wr_val)                          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x0010,4,wr_val)
#define rdc_pll_lock_frc_val()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd125,12,15,__ERR)
#define wrc_pll_lock_frc_val(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x0008,3,wr_val)
#define rdc_pll_lock_frc()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd125,13,15,__ERR)
#define wrc_pll_lock_frc(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x0004,2,wr_val)
#define rdc_pllforce_fdone()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd125,14,15,__ERR)
#define wrc_pllforce_fdone(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x0002,1,wr_val)
#define rdc_pllforce_fdone_en()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd125,15,15,__ERR)
#define wrc_pllforce_fdone_en(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd125,0x0001,0,wr_val)
#define rdc_band_iqbuf_sel()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd126,8,15,__ERR)
#define wrc_band_iqbuf_sel(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd126,0x0080,7,wr_val)
#define rdc_vcorange_sel()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd126,9,15,__ERR)
#define wrc_vcorange_sel(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd126,0x0040,6,wr_val)
#define rdc_vcobufpon_sel()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd126,10,15,__ERR)
#define wrc_vcobufpon_sel(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd126,0x0020,5,wr_val)
#define rdc_vcopon_sel()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd126,12,15,__ERR)
#define wrc_vcopon_sel(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd126,0x0008,3,wr_val)
#define rdc_pllpon_sel()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd126,14,15,__ERR)
#define wrc_pllpon_sel(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd126,0x0002,1,wr_val)
#define rdc_pll_fail_stky()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd128,0,15,__ERR)
#define rdc_cal_state()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd128,1,12,__ERR)
#define rdc_cal_valid()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd128,5,15,__ERR)
#define rdc_pll_lock()                                _merlin_sesto_pmd_rde_field_byte(pa,0xd128,6,15,__ERR)
#define rdc_pll_lock_bar_stky()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd128,7,15,__ERR)
#define rdc_pll_range()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd128,9,9,__ERR)
#define rdc_lkdtref_counter_msb()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd129,0,15,__ERR)
#define rdc_lkdtvco_counter_msb()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd129,1,15,__ERR)
#define rdc_calref_counter()                          _merlin_sesto_pmd_rde_field(pa,0xd129,3,3,__ERR)
#define rdc_band_iqbuf_mux()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd12a,0,13,__ERR)
#define rdc_calvco_counter()                          _merlin_sesto_pmd_rde_field(pa,0xd12a,3,3,__ERR)
#define rdc_lkdtref_counter()                         _merlin_sesto_pmd_rde_reg(pa,0xd12b,__ERR)
#define rdc_lkdtvco_counter()                         _merlin_sesto_pmd_rde_reg(pa,0xd12c,__ERR)
#define rdc_vcobufpon_mux()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd12d,2,12,__ERR)
#define rdc_calstate_onehot()                         _merlin_sesto_pmd_rde_field(pa,0xd12d,6,6,__ERR)
#define rdc_pll_pwrdn_or()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd12e,0,15,__ERR)
#define rdc_vco_range_mux()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd12e,1,9,__ERR)
#define rdc_vcopon_mux()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd12e,8,12,__ERR)
#define rdc_pllpon_mux()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd12e,12,12,__ERR)
#define rd_signal_detect_filter_count()               _merlin_sesto_pmd_rde_field_byte(pa,0xd0c0,11,11,__ERR)
#define wr_signal_detect_filter_count(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c0,0x001f,0,wr_val)
#define rd_los_filter_count()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0c0,6,11,__ERR)
#define wr_los_filter_count(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c0,0x03e0,5,wr_val)
#define rd_energy_detect_mask_count()                 _merlin_sesto_pmd_rde_field_byte(pa,0xd0c0,1,11,__ERR)
#define wr_energy_detect_mask_count(wr_val)           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c0,0x7c00,10,wr_val)
#define rd_afe_signal_detect_dis()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,15,15,__ERR)
#define wr_afe_signal_detect_dis(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0001,0,wr_val)
#define rd_ext_los_en()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,14,15,__ERR)
#define wr_ext_los_en(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0002,1,wr_val)
#define rd_ext_los_inv()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,13,15,__ERR)
#define wr_ext_los_inv(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0004,2,wr_val)
#define rd_ignore_lp_mode()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,12,15,__ERR)
#define wr_ignore_lp_mode(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0008,3,wr_val)
#define rd_signal_detect_filter_1us()                 _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,11,15,__ERR)
#define wr_signal_detect_filter_1us(wr_val)           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0010,4,wr_val)
#define rd_energy_detect_frc()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,10,15,__ERR)
#define wr_energy_detect_frc(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0020,5,wr_val)
#define rd_energy_detect_frc_val()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,9,15,__ERR)
#define wr_energy_detect_frc_val(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0040,6,wr_val)
#define rd_signal_detect_frc()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,8,15,__ERR)
#define wr_signal_detect_frc(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0080,7,wr_val)
#define rd_signal_detect_frc_val()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0c1,7,15,__ERR)
#define wr_signal_detect_frc_val(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c1,0x0100,8,wr_val)
#define rd_los_thresh()                               _merlin_sesto_pmd_rde_field_byte(pa,0xd0c2,12,12,__ERR)
#define wr_los_thresh(wr_val)                         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c2,0x000f,0,wr_val)
#define rd_signal_detect_thresh()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0c2,8,12,__ERR)
#define wr_signal_detect_thresh(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c2,0x00f0,4,wr_val)
#define rd_hold_los_count()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd0c2,5,13,__ERR)
#define wr_hold_los_count(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c2,0x0700,8,wr_val)
#define rd_hold_sd_count()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0c2,2,13,__ERR)
#define wr_hold_sd_count(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0c2,0x3800,11,wr_val)
#define rd_signal_detect()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0c8,15,15,__ERR)
#define rd_signal_detect_change()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0c8,14,15,__ERR)
#define rd_energy_detect()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0c8,13,15,__ERR)
#define rd_energy_detect_change()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0c8,12,15,__ERR)
#define rd_signal_detect_raw()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0c8,11,15,__ERR)
#define rd_signal_detect_raw_change()                 _merlin_sesto_pmd_rde_field_byte(pa,0xd0c8,10,15,__ERR)
#define rd_afe_sigdet_thresh()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0c8,4,12,__ERR)
#define rd_prbs_chk_clk_en_frc_on()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,4,15,__ERR)
#define wr_prbs_chk_clk_en_frc_on(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x0800,11,wr_val)
#define rd_trnsum_error_count_en()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,5,15,__ERR)
#define wr_trnsum_error_count_en(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x0400,10,wr_val)
#define rd_prbs_chk_err_cnt_burst_mode()              _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,6,15,__ERR)
#define wr_prbs_chk_err_cnt_burst_mode(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x0200,9,wr_val)
#define rd_prbs_chk_out_of_lock_mode_31()             _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,7,15,__ERR)
#define wr_prbs_chk_out_of_lock_mode_31(wr_val)       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x0100,8,wr_val)
#define rd_prbs_chk_en_auto_mode()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,8,15,__ERR)
#define wr_prbs_chk_en_auto_mode(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x0080,7,wr_val)
#define rd_prbs_chk_mode()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,9,14,__ERR)
#define wr_prbs_chk_mode(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x0060,5,wr_val)
#define rd_prbs_chk_inv()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,11,15,__ERR)
#define wr_prbs_chk_inv(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x0010,4,wr_val)
#define rd_prbs_chk_mode_sel()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,12,13,__ERR)
#define wr_prbs_chk_mode_sel(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x000e,1,wr_val)
#define rd_prbs_chk_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0d1,15,15,__ERR)
#define wr_prbs_chk_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d1,0x0001,0,wr_val)
#define rd_dig_lpbk_pd_bias_en()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0d2,12,15,__ERR)
#define wr_dig_lpbk_pd_bias_en(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d2,0x0008,3,wr_val)
#define rd_dig_lpbk_pd_flt_bypass()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0d2,13,15,__ERR)
#define wr_dig_lpbk_pd_flt_bypass(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d2,0x0004,2,wr_val)
#define rd_dig_lpbk_pd_mode()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0d2,14,15,__ERR)
#define wr_dig_lpbk_pd_mode(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d2,0x0002,1,wr_val)
#define rd_dig_lpbk_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0d2,15,15,__ERR)
#define wr_dig_lpbk_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d2,0x0001,0,wr_val)
#define rd_dbg_mask_dig_lpbk_en()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0d3,13,15,__ERR)
#define wr_dbg_mask_dig_lpbk_en(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d3,0x0004,2,wr_val)
#define rd_rx_aggregator_bypass_en()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd0d3,14,15,__ERR)
#define wr_rx_aggregator_bypass_en(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d3,0x0002,1,wr_val)
#define rd_rx_pmd_dp_invert()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0d3,15,15,__ERR)
#define wr_rx_pmd_dp_invert(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d3,0x0001,0,wr_val)
#define rd_prbs_chk_en_timeout()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd0d4,7,11,__ERR)
#define wr_prbs_chk_en_timeout(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d4,0x01f0,4,wr_val)
#define rd_prbs_chk_en_timer_mode()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd0d4,14,14,__ERR)
#define wr_prbs_chk_en_timer_mode(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0d4,0x0003,0,wr_val)
#define rd_dig_lpbk_pd_early_ind()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0d8,14,15,__ERR)
#define rd_dig_lpbk_pd_late_ind()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0d8,15,15,__ERR)
#define rd_prbs_chk_lock()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd0d9,15,15,__ERR)
#define rd_prbs_chk_lock_lost_lh()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0da,0,15,__ERR)
#define rd_prbs_chk_err_cnt_msb()                     _merlin_sesto_pmd_rde_field(pa,0xd0da,1,1,__ERR)
#define rd_prbs_chk_err_cnt_lsb()                     _merlin_sesto_pmd_rde_reg(pa,0xd0db,__ERR)
#define rd_pmd_rx_lock()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0dc,15,15,__ERR)
#define rd_pmd_rx_lock_change()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0dc,14,15,__ERR)
#define rd_patt_gen_start_pos()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0e0,0,12,__ERR)
#define wr_patt_gen_start_pos(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e0,0xf000,12,wr_val)
#define rd_patt_gen_stop_pos()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0e0,4,12,__ERR)
#define wr_patt_gen_stop_pos(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e0,0x0f00,8,wr_val)
#define rd_patt_gen_mode_sel()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0e0,12,13,__ERR)
#define wr_patt_gen_mode_sel(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e0,0x000e,1,wr_val)
#define rd_patt_gen_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0e0,15,15,__ERR)
#define wr_patt_gen_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e0,0x0001,0,wr_val)
#define rd_prbs_gen_err_ins()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0e1,10,15,__ERR)
#define wr_prbs_gen_err_ins(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e1,0x0020,5,wr_val)
#define rd_prbs_gen_inv()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd0e1,11,15,__ERR)
#define wr_prbs_gen_inv(wr_val)                       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e1,0x0010,4,wr_val)
#define rd_prbs_gen_mode_sel()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd0e1,12,13,__ERR)
#define wr_prbs_gen_mode_sel(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e1,0x000e,1,wr_val)
#define rd_prbs_gen_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0e1,15,15,__ERR)
#define wr_prbs_gen_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e1,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_frc_on()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd0e2,13,15,__ERR)
#define wr_rmt_lpbk_pd_frc_on(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e2,0x0004,2,wr_val)
#define rd_rmt_lpbk_pd_mode()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0e2,14,15,__ERR)
#define wr_rmt_lpbk_pd_mode(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e2,0x0002,1,wr_val)
#define rd_rmt_lpbk_en()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd0e2,15,15,__ERR)
#define wr_rmt_lpbk_en(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e2,0x0001,0,wr_val)
#define rd_tx_mux_sel_order()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0e3,13,15,__ERR)
#define wr_tx_mux_sel_order(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e3,0x0004,2,wr_val)
#define rd_tx_pcs_native_ana_frmt_en()                _merlin_sesto_pmd_rde_field_byte(pa,0xd0e3,14,15,__ERR)
#define wr_tx_pcs_native_ana_frmt_en(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e3,0x0002,1,wr_val)
#define rd_tx_pmd_dp_invert()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd0e3,15,15,__ERR)
#define wr_tx_pmd_dp_invert(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd0e3,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_early_ind()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd0e8,14,15,__ERR)
#define rd_rmt_lpbk_pd_late_ind()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd0e8,15,15,__ERR)
#define rd_txfir_post_override()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd110,6,11,__ERR)
#define wr_txfir_post_override(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd110,0x03e0,5,wr_val)
#define rd_txfir_pre_override()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd110,12,12,__ERR)
#define wr_txfir_pre_override(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd110,0x000f,0,wr_val)
#define rd_txfir_override_en()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd111,0,15,__ERR)
#define wr_txfir_override_en(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd111,0x8000,15,wr_val)
#define rd_txfir_post2()                              _merlin_sesto_pmd_rde_field_byte(pa,0xd111,5,12,__ERR)
#define wr_txfir_post2(wr_val)                        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd111,0x0780,7,wr_val)
#define rd_txfir_main_override()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd111,10,10,__ERR)
#define wr_txfir_main_override(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd111,0x003f,0,wr_val)
#define rd_txfir_post2_offset()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd112,0,12,__ERR)
#define wr_txfir_post2_offset(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd112,0xf000,12,wr_val)
#define rd_txfir_post_offset()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd112,4,12,__ERR)
#define wr_txfir_post_offset(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd112,0x0f00,8,wr_val)
#define rd_txfir_main_offset()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd112,8,12,__ERR)
#define wr_txfir_main_offset(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd112,0x00f0,4,wr_val)
#define rd_txfir_pre_offset()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd112,12,12,__ERR)
#define wr_txfir_pre_offset(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd112,0x000f,0,wr_val)
#define rd_txfir_post_after_ovr()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd113,6,11,__ERR)
#define rd_txfir_pre_after_ovr()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd113,12,12,__ERR)
#define rd_txfir_main_after_ovr()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd114,10,10,__ERR)
#define rd_txfir_post_adjusted()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd115,6,11,__ERR)
#define rd_txfir_pre_adjusted()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd115,12,12,__ERR)
#define rd_txfir_post2_adjusted()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd116,5,12,__ERR)
#define rd_txfir_main_adjusted()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd116,10,10,__ERR)
#define rd_micro_tx_disable()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd117,15,15,__ERR)
#define wr_micro_tx_disable(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd117,0x0001,0,wr_val)
#define rd_dp_reset_tx_disable_dis()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd118,3,15,__ERR)
#define wr_dp_reset_tx_disable_dis(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd118,0x1000,12,wr_val)
#define rd_tx_disable_output_sel()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd118,4,14,__ERR)
#define wr_tx_disable_output_sel(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd118,0x0c00,10,wr_val)
#define rd_tx_eee_alert_en()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd118,6,15,__ERR)
#define wr_tx_eee_alert_en(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd118,0x0200,9,wr_val)
#define rd_tx_eee_quiet_en()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd118,7,15,__ERR)
#define wr_tx_eee_quiet_en(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd118,0x0100,8,wr_val)
#define rd_tx_disable_timer_ctrl()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd118,8,10,__ERR)
#define wr_tx_disable_timer_ctrl(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd118,0x00fc,2,wr_val)
#define rd_pmd_tx_disable_pkill()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd118,14,15,__ERR)
#define wr_pmd_tx_disable_pkill(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd118,0x0002,1,wr_val)
#define rd_sdk_tx_disable()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd118,15,15,__ERR)
#define wr_sdk_tx_disable(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd118,0x0001,0,wr_val)
#define rd_txfir_dc_level_frc_en()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd119,0,15,__ERR)
#define wr_txfir_dc_level_frc_en(wr_val)              _merlin_sesto_pmd_mwr_reg_byte(pa,0xd119,0x8000,15,wr_val)
#define rd_txfir_dc_level_lsb_frc_val()               _merlin_sesto_pmd_rde_field_byte(pa,0xd119,1,15,__ERR)
#define wr_txfir_dc_level_lsb_frc_val(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd119,0x4000,14,wr_val)
#define rd_txfir_dc_level_pre_frc_val()               _merlin_sesto_pmd_rde_field_byte(pa,0xd119,2,13,__ERR)
#define wr_txfir_dc_level_pre_frc_val(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd119,0x3800,11,wr_val)
#define rd_txfir_dc_level_post1_frc_val()             _merlin_sesto_pmd_rde_field_byte(pa,0xd119,5,12,__ERR)
#define wr_txfir_dc_level_post1_frc_val(wr_val)       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd119,0x0780,7,wr_val)
#define rd_txfir_dc_level_post2_frc_val()             _merlin_sesto_pmd_rde_field_byte(pa,0xd119,9,12,__ERR)
#define wr_txfir_dc_level_post2_frc_val(wr_val)       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd119,0x0078,3,wr_val)
#define rd_txfir_dc_level_shared_frc_val()            _merlin_sesto_pmd_rde_field_byte(pa,0xd119,13,13,__ERR)
#define wr_txfir_dc_level_shared_frc_val(wr_val)      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd119,0x0007,0,wr_val)
#define rd_txfir_post2_hw_limit_max_sel()             _merlin_sesto_pmd_rde_field_byte(pa,0xd11a,15,15,__ERR)
#define wr_txfir_post2_hw_limit_max_sel(wr_val)       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd11a,0x0001,0,wr_val)
#define rd_tx_elec_idle_status()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd11b,14,15,__ERR)
#define rd_tx_disable_status()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd11b,15,15,__ERR)
#define rd_tx_pi_en()                                 _merlin_sesto_pmd_rde_field_byte(pa,0xd070,15,15,__ERR)
#define wr_tx_pi_en(wr_val)                           _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0001,0,wr_val)
#define rd_tx_pi_jitter_filter_en()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd070,14,15,__ERR)
#define wr_tx_pi_jitter_filter_en(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0002,1,wr_val)
#define rd_tx_pi_ext_ctrl_en()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd070,13,15,__ERR)
#define wr_tx_pi_ext_ctrl_en(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0004,2,wr_val)
#define rd_tx_pi_freq_override_en()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd070,12,15,__ERR)
#define wr_tx_pi_freq_override_en(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0008,3,wr_val)
#define rd_tx_pi_sj_gen_en()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd070,11,15,__ERR)
#define wr_tx_pi_sj_gen_en(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0010,4,wr_val)
#define rd_tx_pi_ssc_gen_en()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd070,10,15,__ERR)
#define wr_tx_pi_ssc_gen_en(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0020,5,wr_val)
#define rd_tx_pi_jit_ssc_freq_mode()                  _merlin_sesto_pmd_rde_field_byte(pa,0xd070,9,15,__ERR)
#define wr_tx_pi_jit_ssc_freq_mode(wr_val)            _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0040,6,wr_val)
#define rd_tx_pi_reset_code_dbg()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd070,8,15,__ERR)
#define wr_tx_pi_reset_code_dbg(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0080,7,wr_val)
#define rd_tx_pi_second_order_loop_en()               _merlin_sesto_pmd_rde_field_byte(pa,0xd070,7,15,__ERR)
#define wr_tx_pi_second_order_loop_en(wr_val)         _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0100,8,wr_val)
#define rd_tx_pi_rmt_lpbk_bypass_flt()                _merlin_sesto_pmd_rde_field_byte(pa,0xd070,6,15,__ERR)
#define wr_tx_pi_rmt_lpbk_bypass_flt(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0200,9,wr_val)
#define rd_tx_pi_first_order_bwsel_integ()            _merlin_sesto_pmd_rde_field_byte(pa,0xd070,4,14,__ERR)
#define wr_tx_pi_first_order_bwsel_integ(wr_val)      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x0c00,10,wr_val)
#define rd_tx_pi_second_order_bwsel_integ()           _merlin_sesto_pmd_rde_field_byte(pa,0xd070,2,14,__ERR)
#define wr_tx_pi_second_order_bwsel_integ(wr_val)     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x3000,12,wr_val)
#define rd_tx_pi_frc_phase_step_mux_sel()             _merlin_sesto_pmd_rde_field_byte(pa,0xd070,0,15,__ERR)
#define wr_tx_pi_frc_phase_step_mux_sel(wr_val)       _merlin_sesto_pmd_mwr_reg_byte(pa,0xd070,0x8000,15,wr_val)
#define rd_tx_pi_freq_override_val()                  _merlin_sesto_pmd_rde_field_signed(pa,0xd071,1,1,__ERR)
#define wr_tx_pi_freq_override_val(wr_val)            merlin_sesto_pmd_mwr_reg(pa,0xd071,0x7fff,0,wr_val)
#define rd_tx_pi_jit_freq_idx()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd072,10,10,__ERR)
#define wr_tx_pi_jit_freq_idx(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd072,0x003f,0,wr_val)
#define rd_tx_pi_jit_amp()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd072,4,10,__ERR)
#define wr_tx_pi_jit_amp(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd072,0x0fc0,6,wr_val)
#define rd_tx_pi_phase_override()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd073,15,15,__ERR)
#define wr_tx_pi_phase_override(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd073,0x0001,0,wr_val)
#define rd_tx_pi_phase_strobe()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd073,14,15,__ERR)
#define wr_tx_pi_phase_strobe(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd073,0x0002,1,wr_val)
#define rd_tx_pi_phase_step_dir()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd073,13,15,__ERR)
#define wr_tx_pi_phase_step_dir(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd073,0x0004,2,wr_val)
#define rd_tx_pi_phase_step_osr()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd073,12,15,__ERR)
#define wr_tx_pi_phase_step_osr(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd073,0x0008,3,wr_val)
#define rd_tx_pi_phase_invert()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd073,11,15,__ERR)
#define wr_tx_pi_phase_invert(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd073,0x0010,4,wr_val)
#define rd_tx_pi_ext_phase_bwsel_integ()              _merlin_sesto_pmd_rde_field_byte(pa,0xd073,1,13,__ERR)
#define wr_tx_pi_ext_phase_bwsel_integ(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd073,0x7000,12,wr_val)
#define rd_tx_pi_frz_frc()                            _merlin_sesto_pmd_rde_field_byte(pa,0xd074,15,15,__ERR)
#define wr_tx_pi_frz_frc(wr_val)                      _merlin_sesto_pmd_mwr_reg_byte(pa,0xd074,0x0001,0,wr_val)
#define rd_tx_pi_frz_frc_val()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd074,14,15,__ERR)
#define wr_tx_pi_frz_frc_val(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd074,0x0002,1,wr_val)
#define rd_tx_pi_frz_mode()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd074,13,15,__ERR)
#define wr_tx_pi_frz_mode(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd074,0x0004,2,wr_val)
#define rd_tx_pi_hs_fifo_phserr_invert()              _merlin_sesto_pmd_rde_field_byte(pa,0xd075,14,15,__ERR)
#define wr_tx_pi_hs_fifo_phserr_invert(wr_val)        _merlin_sesto_pmd_mwr_reg_byte(pa,0xd075,0x0002,1,wr_val)
#define rd_tx_pi_repeater_mode_en()                   _merlin_sesto_pmd_rde_field_byte(pa,0xd075,13,15,__ERR)
#define wr_tx_pi_repeater_mode_en(wr_val)             _merlin_sesto_pmd_mwr_reg_byte(pa,0xd075,0x0004,2,wr_val)
#define rd_tx_pi_ext_pd_sel()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd075,12,15,__ERR)
#define wr_tx_pi_ext_pd_sel(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd075,0x0008,3,wr_val)
#define rd_afe_tx_fifo_resetb()                       _merlin_sesto_pmd_rde_field_byte(pa,0xd075,7,15,__ERR)
#define wr_afe_tx_fifo_resetb(wr_val)                 _merlin_sesto_pmd_mwr_reg_byte(pa,0xd075,0x0100,8,wr_val)
#define rd_afe_tx_fifo_resetb_frc_on()                _merlin_sesto_pmd_rde_field_byte(pa,0xd075,6,15,__ERR)
#define wr_afe_tx_fifo_resetb_frc_on(wr_val)          _merlin_sesto_pmd_mwr_reg_byte(pa,0xd075,0x0200,9,wr_val)
#define rd_tx_pi_pd_bypass_flt()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd075,5,15,__ERR)
#define wr_tx_pi_pd_bypass_flt(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd075,0x0400,10,wr_val)
#define rd_tx_pi_pd_bypass_vco()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd075,4,15,__ERR)
#define wr_tx_pi_pd_bypass_vco(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd075,0x0800,11,wr_val)
#define rd_tx_pi_phase_cntr()                         _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd078,9,9,__ERR)
#define rd_tx_pi_integ1_reg()                         _merlin_sesto_pmd_rde_field_signed(pa,0xd079,2,2,__ERR)
#define rd_tx_pi_integ2_reg()                         _merlin_sesto_pmd_rde_field_signed(pa,0xd07a,1,1,__ERR)
#define rd_tx_pi_phase_err()                          _merlin_sesto_pmd_rde_field_signed_byte(pa,0xd07b,10,10,__ERR)
#define rd_st_afe_tx_fifo_resetb()                    _merlin_sesto_pmd_rde_field_byte(pa,0xd07c,14,15,__ERR)
#define rd_tx_pi_hs_fifo_phserr()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd07c,15,15,__ERR)
#define rd_tx_fifo_ovfb_fall_edge_lh()                _merlin_sesto_pmd_rde_field_byte(pa,0xd07d,14,15,__ERR)
#define rd_tx_fifo_ovfb()                             _merlin_sesto_pmd_rde_field_byte(pa,0xd07d,15,15,__ERR)
#define rdc_post_tap_limit()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd130,6,11,__ERR)
#define wrc_post_tap_limit(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd130,0x03e0,5,wr_val)
#define rdc_pre_tap_limit()                           _merlin_sesto_pmd_rde_field_byte(pa,0xd130,12,12,__ERR)
#define wrc_pre_tap_limit(wr_val)                     _merlin_sesto_pmd_mwr_reg_byte(pa,0xd130,0x000f,0,wr_val)
#define rdc_main_tap_limit()                          _merlin_sesto_pmd_rde_field_byte(pa,0xd131,10,10,__ERR)
#define wrc_main_tap_limit(wr_val)                    _merlin_sesto_pmd_mwr_reg_byte(pa,0xd131,0x003f,0,wr_val)
#define rdc_pre_tap_preset_val()                      _merlin_sesto_pmd_rde_field_byte(pa,0xd132,6,12,__ERR)
#define wrc_pre_tap_preset_val(wr_val)                _merlin_sesto_pmd_mwr_reg_byte(pa,0xd132,0x03c0,6,wr_val)
#define rdc_post_tap_preset_val()                     _merlin_sesto_pmd_rde_field_byte(pa,0xd132,11,11,__ERR)
#define wrc_post_tap_preset_val(wr_val)               _merlin_sesto_pmd_mwr_reg_byte(pa,0xd132,0x001f,0,wr_val)
#define rdc_tap_sum_max_val()                         _merlin_sesto_pmd_rde_field_byte(pa,0xd133,2,9,__ERR)
#define wrc_tap_sum_max_val(wr_val)                   _merlin_sesto_pmd_mwr_reg_byte(pa,0xd133,0x3f80,7,wr_val)
#define rdc_main_tap_min_val()                        _merlin_sesto_pmd_rde_field_byte(pa,0xd133,10,10,__ERR)
#define wrc_main_tap_min_val(wr_val)                  _merlin_sesto_pmd_mwr_reg_byte(pa,0xd133,0x003f,0,wr_val)
#define rdc_max_wait_timer_period()                   _merlin_sesto_pmd_rde_reg(pa,0xd134,__ERR)
#define wrc_max_wait_timer_period(wr_val)             merlin_sesto_pmd_wr_reg(pa,0xd134,wr_val)
#define rdc_wait_cntr_limit()                         _merlin_sesto_pmd_rde_field(pa,0xd135,7,7,__ERR)
#define wrc_wait_cntr_limit(wr_val)                   merlin_sesto_pmd_mwr_reg(pa,0xd135,0x01ff,0,wr_val)

#endif
