-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_compute_linear is
port (
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    dst : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    src : IN STD_LOGIC_VECTOR (63 downto 0);
    weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights_ce0 : OUT STD_LOGIC;
    weights_d0 : OUT STD_LOGIC_VECTOR (4095 downto 0);
    weights_q0 : IN STD_LOGIC_VECTOR (4095 downto 0);
    weights_we0 : OUT STD_LOGIC;
    weights_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights_ce1 : OUT STD_LOGIC;
    weights_d1 : OUT STD_LOGIC_VECTOR (4095 downto 0);
    weights_q1 : IN STD_LOGIC_VECTOR (4095 downto 0);
    weights_we1 : OUT STD_LOGIC;
    bias_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_ce0 : OUT STD_LOGIC;
    bias_d0 : OUT STD_LOGIC_VECTOR (287 downto 0);
    bias_q0 : IN STD_LOGIC_VECTOR (287 downto 0);
    bias_we0 : OUT STD_LOGIC;
    bias_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_ce1 : OUT STD_LOGIC;
    bias_d1 : OUT STD_LOGIC_VECTOR (287 downto 0);
    bias_q1 : IN STD_LOGIC_VECTOR (287 downto 0);
    bias_we1 : OUT STD_LOGIC;
    out_dim_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    in_dim_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    use_gelu_offset : IN STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    dst_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    src_ap_vld : IN STD_LOGIC;
    in_dim_offset_ap_vld : IN STD_LOGIC;
    out_dim_offset_ap_vld : IN STD_LOGIC;
    use_gelu_offset_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of ViT_act_compute_linear is 
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv4096_lc_1 : STD_LOGIC_VECTOR (4095 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv288_lc_1 : STD_LOGIC_VECTOR (287 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal entry_proc24_U0_ap_start : STD_LOGIC;
    signal entry_proc24_U0_ap_done : STD_LOGIC;
    signal entry_proc24_U0_ap_continue : STD_LOGIC;
    signal entry_proc24_U0_ap_idle : STD_LOGIC;
    signal entry_proc24_U0_ap_ready : STD_LOGIC;
    signal entry_proc24_U0_start_out : STD_LOGIC;
    signal entry_proc24_U0_start_write : STD_LOGIC;
    signal entry_proc24_U0_dst_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc24_U0_dst_c_write : STD_LOGIC;
    signal read_in_stream_direct_U0_ap_start : STD_LOGIC;
    signal read_in_stream_direct_U0_ap_done : STD_LOGIC;
    signal read_in_stream_direct_U0_ap_continue : STD_LOGIC;
    signal read_in_stream_direct_U0_ap_idle : STD_LOGIC;
    signal read_in_stream_direct_U0_ap_ready : STD_LOGIC;
    signal read_in_stream_direct_U0_in_stream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal read_in_stream_direct_U0_in_stream_write : STD_LOGIC;
    signal read_in_stream_direct_U0_m_axi_inout1_AWVALID : STD_LOGIC;
    signal read_in_stream_direct_U0_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_WVALID : STD_LOGIC;
    signal read_in_stream_direct_U0_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_WLAST : STD_LOGIC;
    signal read_in_stream_direct_U0_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARVALID : STD_LOGIC;
    signal read_in_stream_direct_U0_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_stream_direct_U0_m_axi_inout1_RREADY : STD_LOGIC;
    signal read_in_stream_direct_U0_m_axi_inout1_BREADY : STD_LOGIC;
    signal read_in_stream_direct_U0_in_dim_offset : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_linear_on_stream_U0_ap_start : STD_LOGIC;
    signal compute_linear_on_stream_U0_ap_done : STD_LOGIC;
    signal compute_linear_on_stream_U0_ap_continue : STD_LOGIC;
    signal compute_linear_on_stream_U0_ap_idle : STD_LOGIC;
    signal compute_linear_on_stream_U0_ap_ready : STD_LOGIC;
    signal compute_linear_on_stream_U0_out_stream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal compute_linear_on_stream_U0_out_stream_write : STD_LOGIC;
    signal compute_linear_on_stream_U0_in_stream_read : STD_LOGIC;
    signal compute_linear_on_stream_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_linear_on_stream_U0_weights_ce0 : STD_LOGIC;
    signal compute_linear_on_stream_U0_bias_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal compute_linear_on_stream_U0_bias_ce0 : STD_LOGIC;
    signal compute_linear_on_stream_U0_out_dim_offset : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_linear_on_stream_U0_in_dim_offset : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_linear_on_stream_U0_use_gelu_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal compute_linear_on_stream_U0_out_dim_offset_c_din : STD_LOGIC_VECTOR (9 downto 0);
    signal compute_linear_on_stream_U0_out_dim_offset_c_write : STD_LOGIC;
    signal write_out_stream_direct_U0_ap_start : STD_LOGIC;
    signal write_out_stream_direct_U0_ap_done : STD_LOGIC;
    signal write_out_stream_direct_U0_ap_continue : STD_LOGIC;
    signal write_out_stream_direct_U0_ap_idle : STD_LOGIC;
    signal write_out_stream_direct_U0_ap_ready : STD_LOGIC;
    signal write_out_stream_direct_U0_m_axi_inout2_AWVALID : STD_LOGIC;
    signal write_out_stream_direct_U0_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_WVALID : STD_LOGIC;
    signal write_out_stream_direct_U0_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_WLAST : STD_LOGIC;
    signal write_out_stream_direct_U0_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARVALID : STD_LOGIC;
    signal write_out_stream_direct_U0_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_out_stream_direct_U0_m_axi_inout2_RREADY : STD_LOGIC;
    signal write_out_stream_direct_U0_m_axi_inout2_BREADY : STD_LOGIC;
    signal write_out_stream_direct_U0_dst_read : STD_LOGIC;
    signal write_out_stream_direct_U0_out_stream_read : STD_LOGIC;
    signal write_out_stream_direct_U0_out_dim_offset_read : STD_LOGIC;
    signal dst_c_full_n : STD_LOGIC;
    signal dst_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal dst_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dst_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dst_c_empty_n : STD_LOGIC;
    signal in_stream_full_n : STD_LOGIC;
    signal in_stream_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal in_stream_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal in_stream_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal in_stream_empty_n : STD_LOGIC;
    signal out_stream_full_n : STD_LOGIC;
    signal out_stream_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal out_stream_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal out_stream_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal out_stream_empty_n : STD_LOGIC;
    signal out_dim_offset_c_full_n : STD_LOGIC;
    signal out_dim_offset_c_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal out_dim_offset_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal out_dim_offset_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal out_dim_offset_c_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc24_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc24_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_read_in_stream_direct_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_in_stream_direct_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_compute_linear_on_stream_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_compute_linear_on_stream_U0_ap_ready : STD_LOGIC;
    signal start_for_write_out_stream_direct_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_out_stream_direct_U0_full_n : STD_LOGIC;
    signal start_for_write_out_stream_direct_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_out_stream_direct_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_entry_proc24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        dst : IN STD_LOGIC_VECTOR (63 downto 0);
        dst_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dst_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dst_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dst_c_full_n : IN STD_LOGIC;
        dst_c_write : OUT STD_LOGIC );
    end component;


    component ViT_act_read_in_stream_direct IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        in_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        in_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        in_stream_full_n : IN STD_LOGIC;
        in_stream_write : OUT STD_LOGIC;
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        src : IN STD_LOGIC_VECTOR (63 downto 0);
        in_dim_offset : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ViT_act_compute_linear_on_stream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        out_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        out_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        out_stream_full_n : IN STD_LOGIC;
        out_stream_write : OUT STD_LOGIC;
        in_stream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        in_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        in_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        in_stream_empty_n : IN STD_LOGIC;
        in_stream_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (4095 downto 0);
        bias_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_ce0 : OUT STD_LOGIC;
        bias_q0 : IN STD_LOGIC_VECTOR (287 downto 0);
        out_dim_offset : IN STD_LOGIC_VECTOR (9 downto 0);
        in_dim_offset : IN STD_LOGIC_VECTOR (9 downto 0);
        use_gelu_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        out_dim_offset_c_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_dim_offset_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        out_dim_offset_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        out_dim_offset_c_full_n : IN STD_LOGIC;
        out_dim_offset_c_write : OUT STD_LOGIC );
    end component;


    component ViT_act_write_out_stream_direct IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dst_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        dst_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dst_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dst_empty_n : IN STD_LOGIC;
        dst_read : OUT STD_LOGIC;
        out_stream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        out_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        out_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        out_stream_empty_n : IN STD_LOGIC;
        out_stream_read : OUT STD_LOGIC;
        out_dim_offset_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        out_dim_offset_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        out_dim_offset_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        out_dim_offset_empty_n : IN STD_LOGIC;
        out_dim_offset_read : OUT STD_LOGIC );
    end component;


    component ViT_act_fifo_w64_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ViT_act_fifo_w512_d48_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ViT_act_fifo_w512_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ViT_act_fifo_w10_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ViT_act_start_for_write_out_stream_direct_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc24_U0 : component ViT_act_entry_proc24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc24_U0_ap_start,
        start_full_n => start_for_write_out_stream_direct_U0_full_n,
        ap_done => entry_proc24_U0_ap_done,
        ap_continue => entry_proc24_U0_ap_continue,
        ap_idle => entry_proc24_U0_ap_idle,
        ap_ready => entry_proc24_U0_ap_ready,
        start_out => entry_proc24_U0_start_out,
        start_write => entry_proc24_U0_start_write,
        dst => dst,
        dst_c_din => entry_proc24_U0_dst_c_din,
        dst_c_num_data_valid => dst_c_num_data_valid,
        dst_c_fifo_cap => dst_c_fifo_cap,
        dst_c_full_n => dst_c_full_n,
        dst_c_write => entry_proc24_U0_dst_c_write);

    read_in_stream_direct_U0 : component ViT_act_read_in_stream_direct
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => read_in_stream_direct_U0_ap_start,
        ap_done => read_in_stream_direct_U0_ap_done,
        ap_continue => read_in_stream_direct_U0_ap_continue,
        ap_idle => read_in_stream_direct_U0_ap_idle,
        ap_ready => read_in_stream_direct_U0_ap_ready,
        in_stream_din => read_in_stream_direct_U0_in_stream_din,
        in_stream_num_data_valid => in_stream_num_data_valid,
        in_stream_fifo_cap => in_stream_fifo_cap,
        in_stream_full_n => in_stream_full_n,
        in_stream_write => read_in_stream_direct_U0_in_stream_write,
        m_axi_inout1_AWVALID => read_in_stream_direct_U0_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => ap_const_logic_0,
        m_axi_inout1_AWADDR => read_in_stream_direct_U0_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => read_in_stream_direct_U0_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => read_in_stream_direct_U0_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => read_in_stream_direct_U0_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => read_in_stream_direct_U0_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => read_in_stream_direct_U0_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => read_in_stream_direct_U0_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => read_in_stream_direct_U0_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => read_in_stream_direct_U0_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => read_in_stream_direct_U0_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => read_in_stream_direct_U0_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => read_in_stream_direct_U0_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => ap_const_logic_0,
        m_axi_inout1_WDATA => read_in_stream_direct_U0_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => read_in_stream_direct_U0_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => read_in_stream_direct_U0_m_axi_inout1_WLAST,
        m_axi_inout1_WID => read_in_stream_direct_U0_m_axi_inout1_WID,
        m_axi_inout1_WUSER => read_in_stream_direct_U0_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => read_in_stream_direct_U0_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR => read_in_stream_direct_U0_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => read_in_stream_direct_U0_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => read_in_stream_direct_U0_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => read_in_stream_direct_U0_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => read_in_stream_direct_U0_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => read_in_stream_direct_U0_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => read_in_stream_direct_U0_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => read_in_stream_direct_U0_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => read_in_stream_direct_U0_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => read_in_stream_direct_U0_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => read_in_stream_direct_U0_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => m_axi_inout1_RVALID,
        m_axi_inout1_RREADY => read_in_stream_direct_U0_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => m_axi_inout1_RDATA,
        m_axi_inout1_RLAST => m_axi_inout1_RLAST,
        m_axi_inout1_RID => m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM => m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER => m_axi_inout1_RUSER,
        m_axi_inout1_RRESP => m_axi_inout1_RRESP,
        m_axi_inout1_BVALID => ap_const_logic_0,
        m_axi_inout1_BREADY => read_in_stream_direct_U0_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        src => src,
        in_dim_offset => read_in_stream_direct_U0_in_dim_offset);

    compute_linear_on_stream_U0 : component ViT_act_compute_linear_on_stream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => compute_linear_on_stream_U0_ap_start,
        ap_done => compute_linear_on_stream_U0_ap_done,
        ap_continue => compute_linear_on_stream_U0_ap_continue,
        ap_idle => compute_linear_on_stream_U0_ap_idle,
        ap_ready => compute_linear_on_stream_U0_ap_ready,
        out_stream_din => compute_linear_on_stream_U0_out_stream_din,
        out_stream_num_data_valid => out_stream_num_data_valid,
        out_stream_fifo_cap => out_stream_fifo_cap,
        out_stream_full_n => out_stream_full_n,
        out_stream_write => compute_linear_on_stream_U0_out_stream_write,
        in_stream_dout => in_stream_dout,
        in_stream_num_data_valid => in_stream_num_data_valid,
        in_stream_fifo_cap => in_stream_fifo_cap,
        in_stream_empty_n => in_stream_empty_n,
        in_stream_read => compute_linear_on_stream_U0_in_stream_read,
        weights_address0 => compute_linear_on_stream_U0_weights_address0,
        weights_ce0 => compute_linear_on_stream_U0_weights_ce0,
        weights_q0 => weights_q0,
        bias_address0 => compute_linear_on_stream_U0_bias_address0,
        bias_ce0 => compute_linear_on_stream_U0_bias_ce0,
        bias_q0 => bias_q0,
        out_dim_offset => compute_linear_on_stream_U0_out_dim_offset,
        in_dim_offset => compute_linear_on_stream_U0_in_dim_offset,
        use_gelu_offset => compute_linear_on_stream_U0_use_gelu_offset,
        out_dim_offset_c_din => compute_linear_on_stream_U0_out_dim_offset_c_din,
        out_dim_offset_c_num_data_valid => out_dim_offset_c_num_data_valid,
        out_dim_offset_c_fifo_cap => out_dim_offset_c_fifo_cap,
        out_dim_offset_c_full_n => out_dim_offset_c_full_n,
        out_dim_offset_c_write => compute_linear_on_stream_U0_out_dim_offset_c_write);

    write_out_stream_direct_U0 : component ViT_act_write_out_stream_direct
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => write_out_stream_direct_U0_ap_start,
        ap_done => write_out_stream_direct_U0_ap_done,
        ap_continue => write_out_stream_direct_U0_ap_continue,
        ap_idle => write_out_stream_direct_U0_ap_idle,
        ap_ready => write_out_stream_direct_U0_ap_ready,
        m_axi_inout2_AWVALID => write_out_stream_direct_U0_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR => write_out_stream_direct_U0_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => write_out_stream_direct_U0_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => write_out_stream_direct_U0_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => write_out_stream_direct_U0_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => write_out_stream_direct_U0_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => write_out_stream_direct_U0_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => write_out_stream_direct_U0_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => write_out_stream_direct_U0_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => write_out_stream_direct_U0_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => write_out_stream_direct_U0_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => write_out_stream_direct_U0_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => write_out_stream_direct_U0_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => m_axi_inout2_WREADY,
        m_axi_inout2_WDATA => write_out_stream_direct_U0_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => write_out_stream_direct_U0_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => write_out_stream_direct_U0_m_axi_inout2_WLAST,
        m_axi_inout2_WID => write_out_stream_direct_U0_m_axi_inout2_WID,
        m_axi_inout2_WUSER => write_out_stream_direct_U0_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => write_out_stream_direct_U0_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => ap_const_logic_0,
        m_axi_inout2_ARADDR => write_out_stream_direct_U0_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => write_out_stream_direct_U0_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => write_out_stream_direct_U0_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => write_out_stream_direct_U0_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => write_out_stream_direct_U0_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => write_out_stream_direct_U0_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => write_out_stream_direct_U0_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => write_out_stream_direct_U0_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => write_out_stream_direct_U0_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => write_out_stream_direct_U0_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => write_out_stream_direct_U0_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => ap_const_logic_0,
        m_axi_inout2_RREADY => write_out_stream_direct_U0_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => ap_const_lv256_lc_1,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => ap_const_lv9_0,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => m_axi_inout2_BVALID,
        m_axi_inout2_BREADY => write_out_stream_direct_U0_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => m_axi_inout2_BRESP,
        m_axi_inout2_BID => m_axi_inout2_BID,
        m_axi_inout2_BUSER => m_axi_inout2_BUSER,
        dst_dout => dst_c_dout,
        dst_num_data_valid => dst_c_num_data_valid,
        dst_fifo_cap => dst_c_fifo_cap,
        dst_empty_n => dst_c_empty_n,
        dst_read => write_out_stream_direct_U0_dst_read,
        out_stream_dout => out_stream_dout,
        out_stream_num_data_valid => out_stream_num_data_valid,
        out_stream_fifo_cap => out_stream_fifo_cap,
        out_stream_empty_n => out_stream_empty_n,
        out_stream_read => write_out_stream_direct_U0_out_stream_read,
        out_dim_offset_dout => out_dim_offset_c_dout,
        out_dim_offset_num_data_valid => out_dim_offset_c_num_data_valid,
        out_dim_offset_fifo_cap => out_dim_offset_c_fifo_cap,
        out_dim_offset_empty_n => out_dim_offset_c_empty_n,
        out_dim_offset_read => write_out_stream_direct_U0_out_dim_offset_read);

    dst_c_U : component ViT_act_fifo_w64_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc24_U0_dst_c_din,
        if_full_n => dst_c_full_n,
        if_write => entry_proc24_U0_dst_c_write,
        if_dout => dst_c_dout,
        if_num_data_valid => dst_c_num_data_valid,
        if_fifo_cap => dst_c_fifo_cap,
        if_empty_n => dst_c_empty_n,
        if_read => write_out_stream_direct_U0_dst_read);

    in_stream_U : component ViT_act_fifo_w512_d48_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_stream_direct_U0_in_stream_din,
        if_full_n => in_stream_full_n,
        if_write => read_in_stream_direct_U0_in_stream_write,
        if_dout => in_stream_dout,
        if_num_data_valid => in_stream_num_data_valid,
        if_fifo_cap => in_stream_fifo_cap,
        if_empty_n => in_stream_empty_n,
        if_read => compute_linear_on_stream_U0_in_stream_read);

    out_stream_U : component ViT_act_fifo_w512_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => compute_linear_on_stream_U0_out_stream_din,
        if_full_n => out_stream_full_n,
        if_write => compute_linear_on_stream_U0_out_stream_write,
        if_dout => out_stream_dout,
        if_num_data_valid => out_stream_num_data_valid,
        if_fifo_cap => out_stream_fifo_cap,
        if_empty_n => out_stream_empty_n,
        if_read => write_out_stream_direct_U0_out_stream_read);

    out_dim_offset_c_U : component ViT_act_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => compute_linear_on_stream_U0_out_dim_offset_c_din,
        if_full_n => out_dim_offset_c_full_n,
        if_write => compute_linear_on_stream_U0_out_dim_offset_c_write,
        if_dout => out_dim_offset_c_dout,
        if_num_data_valid => out_dim_offset_c_num_data_valid,
        if_fifo_cap => out_dim_offset_c_fifo_cap,
        if_empty_n => out_dim_offset_c_empty_n,
        if_read => write_out_stream_direct_U0_out_dim_offset_read);

    start_for_write_out_stream_direct_U0_U : component ViT_act_start_for_write_out_stream_direct_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_write_out_stream_direct_U0_din,
        if_full_n => start_for_write_out_stream_direct_U0_full_n,
        if_write => entry_proc24_U0_start_write,
        if_dout => start_for_write_out_stream_direct_U0_dout,
        if_empty_n => start_for_write_out_stream_direct_U0_empty_n,
        if_read => write_out_stream_direct_U0_ap_ready);





    ap_sync_reg_compute_linear_on_stream_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_compute_linear_on_stream_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_compute_linear_on_stream_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_compute_linear_on_stream_U0_ap_ready <= ap_sync_compute_linear_on_stream_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc24_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc24_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc24_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc24_U0_ap_ready <= ap_sync_entry_proc24_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_in_stream_direct_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_read_in_stream_direct_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_in_stream_direct_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_in_stream_direct_U0_ap_ready <= ap_sync_read_in_stream_direct_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= write_out_stream_direct_U0_ap_done;
    ap_idle <= (write_out_stream_direct_U0_ap_idle and read_in_stream_direct_U0_ap_idle and entry_proc24_U0_ap_idle and compute_linear_on_stream_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_compute_linear_on_stream_U0_ap_ready <= (compute_linear_on_stream_U0_ap_ready or ap_sync_reg_compute_linear_on_stream_U0_ap_ready);
    ap_sync_entry_proc24_U0_ap_ready <= (entry_proc24_U0_ap_ready or ap_sync_reg_entry_proc24_U0_ap_ready);
    ap_sync_read_in_stream_direct_U0_ap_ready <= (read_in_stream_direct_U0_ap_ready or ap_sync_reg_read_in_stream_direct_U0_ap_ready);
    ap_sync_ready <= (ap_sync_read_in_stream_direct_U0_ap_ready and ap_sync_entry_proc24_U0_ap_ready and ap_sync_compute_linear_on_stream_U0_ap_ready);
    bias_address0 <= compute_linear_on_stream_U0_bias_address0;
    bias_address1 <= ap_const_lv6_0;
    bias_ce0 <= compute_linear_on_stream_U0_bias_ce0;
    bias_ce1 <= ap_const_logic_0;
    bias_d0 <= ap_const_lv288_lc_1;
    bias_d1 <= ap_const_lv288_lc_1;
    bias_we0 <= ap_const_logic_0;
    bias_we1 <= ap_const_logic_0;
    compute_linear_on_stream_U0_ap_continue <= ap_const_logic_1;
    compute_linear_on_stream_U0_ap_start <= ((ap_sync_reg_compute_linear_on_stream_U0_ap_ready xor ap_const_logic_1) and ap_start);
    
    compute_linear_on_stream_U0_in_dim_offset_proc : process(in_dim_offset)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable compute_linear_on_stream_U0_in_dim_offset_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_A(5 - 1 downto 0);
        v0_cpy := in_dim_offset;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_A(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            for compute_linear_on_stream_U0_in_dim_offset_i in 0 to 32-1 loop
                v0_cpy(compute_linear_on_stream_U0_in_dim_offset_i) := in_dim_offset(32-1-compute_linear_on_stream_U0_in_dim_offset_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        compute_linear_on_stream_U0_in_dim_offset <= resvalue(10-1 downto 0);
    end process;

    
    compute_linear_on_stream_U0_out_dim_offset_proc : process(out_dim_offset)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable compute_linear_on_stream_U0_out_dim_offset_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_A(5 - 1 downto 0);
        v0_cpy := out_dim_offset;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_A(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            for compute_linear_on_stream_U0_out_dim_offset_i in 0 to 32-1 loop
                v0_cpy(compute_linear_on_stream_U0_out_dim_offset_i) := out_dim_offset(32-1-compute_linear_on_stream_U0_out_dim_offset_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        compute_linear_on_stream_U0_out_dim_offset <= resvalue(10-1 downto 0);
    end process;

    compute_linear_on_stream_U0_use_gelu_offset <= (0=>use_gelu_offset, others=>'-');
    entry_proc24_U0_ap_continue <= ap_const_logic_1;
    entry_proc24_U0_ap_start <= ((ap_sync_reg_entry_proc24_U0_ap_ready xor ap_const_logic_1) and ap_start);
    m_axi_inout1_ARADDR <= read_in_stream_direct_U0_m_axi_inout1_ARADDR;
    m_axi_inout1_ARBURST <= read_in_stream_direct_U0_m_axi_inout1_ARBURST;
    m_axi_inout1_ARCACHE <= read_in_stream_direct_U0_m_axi_inout1_ARCACHE;
    m_axi_inout1_ARID <= read_in_stream_direct_U0_m_axi_inout1_ARID;
    m_axi_inout1_ARLEN <= read_in_stream_direct_U0_m_axi_inout1_ARLEN;
    m_axi_inout1_ARLOCK <= read_in_stream_direct_U0_m_axi_inout1_ARLOCK;
    m_axi_inout1_ARPROT <= read_in_stream_direct_U0_m_axi_inout1_ARPROT;
    m_axi_inout1_ARQOS <= read_in_stream_direct_U0_m_axi_inout1_ARQOS;
    m_axi_inout1_ARREGION <= read_in_stream_direct_U0_m_axi_inout1_ARREGION;
    m_axi_inout1_ARSIZE <= read_in_stream_direct_U0_m_axi_inout1_ARSIZE;
    m_axi_inout1_ARUSER <= read_in_stream_direct_U0_m_axi_inout1_ARUSER;
    m_axi_inout1_ARVALID <= read_in_stream_direct_U0_m_axi_inout1_ARVALID;
    m_axi_inout1_AWADDR <= ap_const_lv64_0;
    m_axi_inout1_AWBURST <= ap_const_lv2_0;
    m_axi_inout1_AWCACHE <= ap_const_lv4_0;
    m_axi_inout1_AWID <= ap_const_lv1_0;
    m_axi_inout1_AWLEN <= ap_const_lv32_0;
    m_axi_inout1_AWLOCK <= ap_const_lv2_0;
    m_axi_inout1_AWPROT <= ap_const_lv3_0;
    m_axi_inout1_AWQOS <= ap_const_lv4_0;
    m_axi_inout1_AWREGION <= ap_const_lv4_0;
    m_axi_inout1_AWSIZE <= ap_const_lv3_0;
    m_axi_inout1_AWUSER <= ap_const_lv1_0;
    m_axi_inout1_AWVALID <= ap_const_logic_0;
    m_axi_inout1_BREADY <= ap_const_logic_0;
    m_axi_inout1_RREADY <= read_in_stream_direct_U0_m_axi_inout1_RREADY;
    m_axi_inout1_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout1_WID <= ap_const_lv1_0;
    m_axi_inout1_WLAST <= ap_const_logic_0;
    m_axi_inout1_WSTRB <= ap_const_lv32_0;
    m_axi_inout1_WUSER <= ap_const_lv1_0;
    m_axi_inout1_WVALID <= ap_const_logic_0;
    m_axi_inout2_ARADDR <= ap_const_lv64_0;
    m_axi_inout2_ARBURST <= ap_const_lv2_0;
    m_axi_inout2_ARCACHE <= ap_const_lv4_0;
    m_axi_inout2_ARID <= ap_const_lv1_0;
    m_axi_inout2_ARLEN <= ap_const_lv32_0;
    m_axi_inout2_ARLOCK <= ap_const_lv2_0;
    m_axi_inout2_ARPROT <= ap_const_lv3_0;
    m_axi_inout2_ARQOS <= ap_const_lv4_0;
    m_axi_inout2_ARREGION <= ap_const_lv4_0;
    m_axi_inout2_ARSIZE <= ap_const_lv3_0;
    m_axi_inout2_ARUSER <= ap_const_lv1_0;
    m_axi_inout2_ARVALID <= ap_const_logic_0;
    m_axi_inout2_AWADDR <= write_out_stream_direct_U0_m_axi_inout2_AWADDR;
    m_axi_inout2_AWBURST <= write_out_stream_direct_U0_m_axi_inout2_AWBURST;
    m_axi_inout2_AWCACHE <= write_out_stream_direct_U0_m_axi_inout2_AWCACHE;
    m_axi_inout2_AWID <= write_out_stream_direct_U0_m_axi_inout2_AWID;
    m_axi_inout2_AWLEN <= write_out_stream_direct_U0_m_axi_inout2_AWLEN;
    m_axi_inout2_AWLOCK <= write_out_stream_direct_U0_m_axi_inout2_AWLOCK;
    m_axi_inout2_AWPROT <= write_out_stream_direct_U0_m_axi_inout2_AWPROT;
    m_axi_inout2_AWQOS <= write_out_stream_direct_U0_m_axi_inout2_AWQOS;
    m_axi_inout2_AWREGION <= write_out_stream_direct_U0_m_axi_inout2_AWREGION;
    m_axi_inout2_AWSIZE <= write_out_stream_direct_U0_m_axi_inout2_AWSIZE;
    m_axi_inout2_AWUSER <= write_out_stream_direct_U0_m_axi_inout2_AWUSER;
    m_axi_inout2_AWVALID <= write_out_stream_direct_U0_m_axi_inout2_AWVALID;
    m_axi_inout2_BREADY <= write_out_stream_direct_U0_m_axi_inout2_BREADY;
    m_axi_inout2_RREADY <= ap_const_logic_0;
    m_axi_inout2_WDATA <= write_out_stream_direct_U0_m_axi_inout2_WDATA;
    m_axi_inout2_WID <= write_out_stream_direct_U0_m_axi_inout2_WID;
    m_axi_inout2_WLAST <= write_out_stream_direct_U0_m_axi_inout2_WLAST;
    m_axi_inout2_WSTRB <= write_out_stream_direct_U0_m_axi_inout2_WSTRB;
    m_axi_inout2_WUSER <= write_out_stream_direct_U0_m_axi_inout2_WUSER;
    m_axi_inout2_WVALID <= write_out_stream_direct_U0_m_axi_inout2_WVALID;
    read_in_stream_direct_U0_ap_continue <= ap_const_logic_1;
    read_in_stream_direct_U0_ap_start <= ((ap_sync_reg_read_in_stream_direct_U0_ap_ready xor ap_const_logic_1) and ap_start);
    
    read_in_stream_direct_U0_in_dim_offset_proc : process(in_dim_offset)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable read_in_stream_direct_U0_in_dim_offset_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_A(5 - 1 downto 0);
        v0_cpy := in_dim_offset;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_A(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            for read_in_stream_direct_U0_in_dim_offset_i in 0 to 32-1 loop
                v0_cpy(read_in_stream_direct_U0_in_dim_offset_i) := in_dim_offset(32-1-read_in_stream_direct_U0_in_dim_offset_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        read_in_stream_direct_U0_in_dim_offset <= resvalue(10-1 downto 0);
    end process;

    start_for_write_out_stream_direct_U0_din <= (0=>ap_const_logic_1, others=>'-');
    weights_address0 <= compute_linear_on_stream_U0_weights_address0;
    weights_address1 <= ap_const_lv10_0;
    weights_ce0 <= compute_linear_on_stream_U0_weights_ce0;
    weights_ce1 <= ap_const_logic_0;
    weights_d0 <= ap_const_lv4096_lc_1;
    weights_d1 <= ap_const_lv4096_lc_1;
    weights_we0 <= ap_const_logic_0;
    weights_we1 <= ap_const_logic_0;
    write_out_stream_direct_U0_ap_continue <= ap_continue;
    write_out_stream_direct_U0_ap_start <= start_for_write_out_stream_direct_U0_empty_n;
end behav;
