
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: VITTORIO

Implementation : brainfuck_uP

# Written on Sun Dec 27 19:59:37 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                     Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------
0 -       brainfuck_uP|bfup_clk     80.0 MHz      12.500        inferred     Inferred_clkgroup_0     94   
==========================================================================================================


Clock Load Summary
******************

                          Clock     Source             Clock Pin          Non-clock Pin     Non-clock Pin
Clock                     Load      Pin                Seq Example        Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------
brainfuck_uP|bfup_clk     94        bfup_clk(port)     outPort[7:0].C     -                 -            
=========================================================================================================
