<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › math-emu › math_32.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>math_32.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sparc/math-emu/math.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1998 Peter Maydell (pmaydell@chiark.greenend.org.uk)</span>
<span class="cm"> * Copyright (C) 1997, 1999 Jakub Jelinek (jj@ultra.linux.cz)</span>
<span class="cm"> * Copyright (C) 1999 David S. Miller (davem@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This is a good place to start if you&#39;re trying to understand the</span>
<span class="cm"> * emulation code, because it&#39;s pretty simple. What we do is</span>
<span class="cm"> * essentially analyse the instruction to work out what the operation</span>
<span class="cm"> * is and which registers are involved. We then execute the appropriate</span>
<span class="cm"> * FXXXX function. [The floating point queue introduces a minor wrinkle;</span>
<span class="cm"> * see below...]</span>
<span class="cm"> * The fxxxxx.c files each emulate a single insn. They look relatively</span>
<span class="cm"> * simple because the complexity is hidden away in an unholy tangle</span>
<span class="cm"> * of preprocessor macros.</span>
<span class="cm"> *</span>
<span class="cm"> * The first layer of macros is single.h, double.h, quad.h. Generally</span>
<span class="cm"> * these files define macros for working with floating point numbers</span>
<span class="cm"> * of the three IEEE formats. FP_ADD_D(R,A,B) is for adding doubles,</span>
<span class="cm"> * for instance. These macros are usually defined as calls to more</span>
<span class="cm"> * generic macros (in this case _FP_ADD(D,2,R,X,Y) where the number</span>
<span class="cm"> * of machine words required to store the given IEEE format is passed</span>
<span class="cm"> * as a parameter. [double.h and co check the number of bits in a word</span>
<span class="cm"> * and define FP_ADD_D &amp; co appropriately].</span>
<span class="cm"> * The generic macros are defined in op-common.h. This is where all</span>
<span class="cm"> * the grotty stuff like handling NaNs is coded. To handle the possible</span>
<span class="cm"> * word sizes macros in op-common.h use macros like _FP_FRAC_SLL_##wc()</span>
<span class="cm"> * where wc is the &#39;number of machine words&#39; parameter (here 2).</span>
<span class="cm"> * These are defined in the third layer of macros: op-1.h, op-2.h</span>
<span class="cm"> * and op-4.h. These handle operations on floating point numbers composed</span>
<span class="cm"> * of 1,2 and 4 machine words respectively. [For example, on sparc64</span>
<span class="cm"> * doubles are one machine word so macros in double.h eventually use</span>
<span class="cm"> * constructs in op-1.h, but on sparc32 they use op-2.h definitions.]</span>
<span class="cm"> * soft-fp.h is on the same level as op-common.h, and defines some</span>
<span class="cm"> * macros which are independent of both word size and FP format.</span>
<span class="cm"> * Finally, sfp-machine.h is the machine dependent part of the</span>
<span class="cm"> * code: it defines the word size and what type a word is. It also</span>
<span class="cm"> * defines how _FP_MUL_MEAT_t() maps to _FP_MUL_MEAT_n_* : op-n.h</span>
<span class="cm"> * provide several possible flavours of multiply algorithm, most</span>
<span class="cm"> * of which require that you supply some form of asm or C primitive to</span>
<span class="cm"> * do the actual multiply. (such asm primitives should be defined</span>
<span class="cm"> * in sfp-machine.h too). udivmodti4.c is the same sort of thing.</span>
<span class="cm"> *</span>
<span class="cm"> * There may be some errors here because I&#39;m working from a</span>
<span class="cm"> * SPARC architecture manual V9, and what I really want is V8...</span>
<span class="cm"> * Also, the insns which can generate exceptions seem to be a</span>
<span class="cm"> * greater subset of the FPops than for V9 (for example, FCMPED</span>
<span class="cm"> * has to be emulated on V8). So I think I&#39;m going to have</span>
<span class="cm"> * to emulate them all just to be on the safe side...</span>
<span class="cm"> *</span>
<span class="cm"> * Emulation routines originate from soft-fp package, which is</span>
<span class="cm"> * part of glibc and has appropriate copyrights in it (allegedly).</span>
<span class="cm"> *</span>
<span class="cm"> * NB: on sparc int == long == 4 bytes, long long == 8 bytes.</span>
<span class="cm"> * Most bits of the kernel seem to go for long rather than int,</span>
<span class="cm"> * so we follow that practice...</span>
<span class="cm"> */</span>

<span class="cm">/* TODO:</span>
<span class="cm"> * fpsave() saves the FP queue but fpload() doesn&#39;t reload it.</span>
<span class="cm"> * Therefore when we context switch or change FPU ownership</span>
<span class="cm"> * we have to check to see if the queue had anything in it and</span>
<span class="cm"> * emulate it if it did. This is going to be a pain.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/perf_event.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>

<span class="cp">#include &quot;sfp-util_32.h&quot;</span>
<span class="cp">#include &lt;math-emu/soft-fp.h&gt;</span>
<span class="cp">#include &lt;math-emu/single.h&gt;</span>
<span class="cp">#include &lt;math-emu/double.h&gt;</span>
<span class="cp">#include &lt;math-emu/quad.h&gt;</span>

<span class="cp">#define FLOATFUNC(x) extern int x(void *,void *,void *)</span>

<span class="cm">/* The Vn labels indicate what version of the SPARC architecture gas thinks</span>
<span class="cm"> * each insn is. This is from the binutils source :-&gt;</span>
<span class="cm"> */</span>
<span class="cm">/* quadword instructions */</span>
<span class="cp">#define FSQRTQ	0x02b		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FADDQ	0x043		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FSUBQ	0x047		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FMULQ	0x04b		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FDIVQ	0x04f		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FDMULQ	0x06e		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FQTOS	0x0c7		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FQTOD	0x0cb		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FITOQ	0x0cc		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FSTOQ	0x0cd		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FDTOQ	0x0ce		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FQTOI	0x0d3		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FCMPQ	0x053		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cp">#define FCMPEQ	0x057		</span><span class="cm">/* v8 */</span><span class="cp"></span>
<span class="cm">/* single/double instructions (subnormal): should all work */</span>
<span class="cp">#define FSQRTS	0x029		</span><span class="cm">/* v7 */</span><span class="cp"></span>
<span class="cp">#define FSQRTD	0x02a		</span><span class="cm">/* v7 */</span><span class="cp"></span>
<span class="cp">#define FADDS	0x041		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FADDD	0x042		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FSUBS	0x045		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FSUBD	0x046		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FMULS	0x049		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FMULD	0x04a		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FDIVS	0x04d		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FDIVD	0x04e		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FSMULD	0x069		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FDTOS	0x0c6		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FSTOD	0x0c9		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FSTOI	0x0d1		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FDTOI	0x0d2		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FABSS	0x009		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FCMPS	0x051		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FCMPES	0x055		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FCMPD	0x052		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FCMPED	0x056		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FMOVS	0x001		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FNEGS	0x005		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FITOS	0x0c4		</span><span class="cm">/* v6 */</span><span class="cp"></span>
<span class="cp">#define FITOD	0x0c8		</span><span class="cm">/* v6 */</span><span class="cp"></span>

<span class="cp">#define FSR_TEM_SHIFT	23UL</span>
<span class="cp">#define FSR_TEM_MASK	(0x1fUL &lt;&lt; FSR_TEM_SHIFT)</span>
<span class="cp">#define FSR_AEXC_SHIFT	5UL</span>
<span class="cp">#define FSR_AEXC_MASK	(0x1fUL &lt;&lt; FSR_AEXC_SHIFT)</span>
<span class="cp">#define FSR_CEXC_SHIFT	0UL</span>
<span class="cp">#define FSR_CEXC_MASK	(0x1fUL &lt;&lt; FSR_CEXC_SHIFT)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">do_one_mathemu</span><span class="p">(</span><span class="n">u32</span> <span class="n">insn</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fsr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fregs</span><span class="p">);</span>

<span class="cm">/* Unlike the Sparc64 version (which has a struct fpustate), we</span>
<span class="cm"> * pass the taskstruct corresponding to the task which currently owns the</span>
<span class="cm"> * FPU. This is partly because we don&#39;t have the fpustate struct and</span>
<span class="cm"> * partly because the task owning the FPU isn&#39;t always current (as is</span>
<span class="cm"> * the case for the Sparc64 port). This is probably SMP-related...</span>
<span class="cm"> * This function returns 1 if all queued insns were emulated successfully.</span>
<span class="cm"> * The test for unimplemented FPop in kernel mode has been moved into</span>
<span class="cm"> * kernel/traps.c for simplicity.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">do_mathemu</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">fpt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* regs-&gt;pc isn&#39;t necessarily the PC at which the offending insn is sitting.</span>
<span class="cm">	 * The FPU maintains a queue of FPops which cause traps.</span>
<span class="cm">	 * When it hits an instruction that requires that the trapped op succeeded</span>
<span class="cm">	 * (usually because it reads a reg. that the trapped op wrote) then it</span>
<span class="cm">	 * causes this exception. We need to emulate all the insns on the queue</span>
<span class="cm">	 * and then allow the op to proceed.</span>
<span class="cm">	 * This code should also handle the case where the trap was precise,</span>
<span class="cm">	 * in which case the queue length is zero and regs-&gt;pc points at the</span>
<span class="cm">	 * single FPop to be emulated. (this case is untested, though :-&gt;)</span>
<span class="cm">	 * You&#39;ll need this case if you want to be able to emulate all FPops</span>
<span class="cm">	 * because the FPU either doesn&#39;t exist or has been software-disabled.</span>
<span class="cm">	 * [The UltraSPARC makes FP a precise trap; this isn&#39;t as stupid as it</span>
<span class="cm">	 * might sound because the Ultra does funky things with a superscalar</span>
<span class="cm">	 * architecture.]</span>
<span class="cm">	 */</span>

	<span class="cm">/* You wouldn&#39;t believe how often I typed &#39;ftp&#39; when I meant &#39;fpt&#39; :-&gt; */</span>

	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retcode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>                               <span class="cm">/* assume all succeed */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">insn</span><span class="p">;</span>

	<span class="n">perf_sw_event</span><span class="p">(</span><span class="n">PERF_COUNT_SW_EMULATION_FAULTS</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="cp">#ifdef DEBUG_MATHEMU</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;In do_mathemu()... pc is %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;fpqdepth is %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpqdepth</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpqdepth</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%d: %08lx at %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpqueue</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">insn</span><span class="p">,</span>
		       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpqueue</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">insn_addr</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpqdepth</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>                   <span class="cm">/* no queue, guilty insn is at regs-&gt;pc */</span>
<span class="cp">#ifdef DEBUG_MATHEMU</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;precise trap at %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">get_user</span><span class="p">(</span><span class="n">insn</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">retcode</span> <span class="o">=</span> <span class="n">do_one_mathemu</span><span class="p">(</span><span class="n">insn</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fsr</span><span class="p">,</span> <span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">float_regs</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">retcode</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* in this case we need to fix up PC &amp; nPC */</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">npc</span><span class="p">;</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">npc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="n">retcode</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Normal case: need to empty the queue... */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpqdepth</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retcode</span> <span class="o">=</span> <span class="n">do_one_mathemu</span><span class="p">(</span><span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpqueue</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">insn</span><span class="p">,</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fsr</span><span class="p">),</span> <span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">float_regs</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">retcode</span><span class="p">)</span>                               <span class="cm">/* insn failed, no point doing any more */</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Now empty the queue and clear the queue_not_empty flag */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retcode</span><span class="p">)</span>
		<span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3000</span> <span class="o">|</span> <span class="n">FSR_CEXC_MASK</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x3000</span><span class="p">;</span>
	<span class="n">fpt</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpqdepth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">retcode</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* All routines returning an exception to raise should detect</span>
<span class="cm"> * such exceptions _before_ rounding to be consistent with</span>
<span class="cm"> * the behavior of the hardware in the implemented cases</span>
<span class="cm"> * (and thus with the recommendations in the V9 architecture</span>
<span class="cm"> * manual).</span>
<span class="cm"> *</span>
<span class="cm"> * We return 0 if a SIGFPE should be sent, 1 otherwise.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">record_exception</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pfsr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">eflag</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fsr</span> <span class="o">=</span> <span class="o">*</span><span class="n">pfsr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">would_trap</span><span class="p">;</span>

	<span class="cm">/* Determine if this exception would have generated a trap. */</span>
	<span class="n">would_trap</span> <span class="o">=</span> <span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">eflag</span> <span class="o">&lt;&lt;</span> <span class="n">FSR_TEM_SHIFT</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0UL</span><span class="p">;</span>

	<span class="cm">/* If trapping, we only want to signal one bit. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">would_trap</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">eflag</span> <span class="o">&amp;=</span> <span class="p">((</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="n">FSR_TEM_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">FSR_TEM_SHIFT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">eflag</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_INVALID</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_INVALID</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_OVERFLOW</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_OVERFLOW</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_UNDERFLOW</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_UNDERFLOW</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_DIVZERO</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_DIVZERO</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_INEXACT</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_INEXACT</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Set CEXC, here is the rule:</span>
<span class="cm">	 *</span>
<span class="cm">	 *    In general all FPU ops will set one and only one</span>
<span class="cm">	 *    bit in the CEXC field, this is always the case</span>
<span class="cm">	 *    when the IEEE exception trap is enabled in TEM.</span>
<span class="cm">	 */</span>
	<span class="n">fsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">FSR_CEXC_MASK</span><span class="p">);</span>
	<span class="n">fsr</span> <span class="o">|=</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">eflag</span> <span class="o">&lt;&lt;</span> <span class="n">FSR_CEXC_SHIFT</span><span class="p">);</span>

	<span class="cm">/* Set the AEXC field, rule is:</span>
<span class="cm">	 *</span>
<span class="cm">	 *    If a trap would not be generated, the</span>
<span class="cm">	 *    CEXC just generated is OR&#39;d into the</span>
<span class="cm">	 *    existing value of AEXC.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">would_trap</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">fsr</span> <span class="o">|=</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">eflag</span> <span class="o">&lt;&lt;</span> <span class="n">FSR_AEXC_SHIFT</span><span class="p">);</span>

	<span class="cm">/* If trapping, indicate fault trap type IEEE. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">would_trap</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">fsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>

	<span class="o">*</span><span class="n">pfsr</span> <span class="o">=</span> <span class="n">fsr</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">would_trap</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">s</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">d</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">q</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">}</span> <span class="o">*</span><span class="n">argp</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">do_one_mathemu</span><span class="p">(</span><span class="n">u32</span> <span class="n">insn</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pfsr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fregs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Emulate the given insn, updating fsr and fregs appropriately. */</span>
	<span class="kt">int</span> <span class="n">type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* r is rd, b is rs2 and a is rs1. The *u arg tells</span>
<span class="cm">	   whether the argument should be packed/unpacked (0 - do not unpack/pack, 1 - unpack/pack)</span>
<span class="cm">	   non-u args tells the size of the argument (0 - no argument, 1 - single, 2 - double, 3 - quad */</span>
<span class="cp">#define TYPE(dummy, r, ru, b, bu, a, au) type = (au &lt;&lt; 2) | (a &lt;&lt; 0) | (bu &lt;&lt; 5) | (b &lt;&lt; 3) | (ru &lt;&lt; 8) | (r &lt;&lt; 6)</span>
	<span class="kt">int</span> <span class="n">freg</span><span class="p">;</span>
	<span class="n">argp</span> <span class="n">rs1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">rs2</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">rd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">FP_DECL_EX</span><span class="p">;</span>
	<span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SA</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SB</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SR</span><span class="p">);</span>
	<span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DA</span><span class="p">);</span> <span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DB</span><span class="p">);</span> <span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DR</span><span class="p">);</span>
	<span class="n">FP_DECL_Q</span><span class="p">(</span><span class="n">QA</span><span class="p">);</span> <span class="n">FP_DECL_Q</span><span class="p">(</span><span class="n">QB</span><span class="p">);</span> <span class="n">FP_DECL_Q</span><span class="p">(</span><span class="n">QR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">IR</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">fsr</span><span class="p">;</span>

<span class="cp">#ifdef DEBUG_MATHEMU</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;In do_mathemu(), emulating %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">insn</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xc1f80000</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x81a00000</span><span class="p">)</span>	<span class="cm">/* FPOP1 */</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">FSQRTQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FADDQ</span>:
		<span class="k">case</span> <span class="n">FSUBQ</span>:
		<span class="k">case</span> <span class="n">FMULQ</span>:
		<span class="k">case</span> <span class="n">FDIVQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDMULQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FQTOS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FQTOD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FITOQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSTOQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDTOQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FQTOI</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSQRTS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSQRTD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FADDD</span>:
		<span class="k">case</span> <span class="n">FSUBD</span>:
		<span class="k">case</span> <span class="n">FMULD</span>:
		<span class="k">case</span> <span class="n">FDIVD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FADDS</span>:
		<span class="k">case</span> <span class="n">FSUBS</span>:
		<span class="k">case</span> <span class="n">FMULS</span>:
		<span class="k">case</span> <span class="n">FDIVS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSMULD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDTOS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSTOD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSTOI</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDTOI</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FITOS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FITOD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FMOVS</span>:
		<span class="k">case</span> <span class="n">FABSS</span>:
		<span class="k">case</span> <span class="n">FNEGS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xc1f80000</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x81a80000</span><span class="p">)</span>	<span class="cm">/* FPOP2 */</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">FCMPS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FCMPES</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FCMPD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FCMPED</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FCMPQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FCMPEQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* oops, didn&#39;t recognise that FPop */</span>
<span class="cp">#ifdef DEBUG_MATHEMU</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;attempt to emulate unrecognised FPop!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Decode the registers to be used */</span>
	<span class="n">freg</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">pfsr</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>

	<span class="o">*</span><span class="n">pfsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x1c000</span><span class="p">;</span>				<span class="cm">/* clear the traptype bits */</span>
	
	<span class="n">freg</span> <span class="o">=</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>				<span class="cm">/* is rs1 single, double or quad? */</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>				<span class="cm">/* quadwords must have bits 4&amp;5 of the */</span>
							<span class="cm">/* encoded reg. number set to zero. */</span>
			<span class="o">*</span><span class="n">pfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>			<span class="cm">/* simulate invalid_fp_register exception */</span>
		<span class="p">}</span>
	<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>				<span class="cm">/* doublewords must have bit 5 zeroed */</span>
			<span class="o">*</span><span class="n">pfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">rs1</span> <span class="o">=</span> <span class="p">(</span><span class="n">argp</span><span class="p">)</span><span class="o">&amp;</span><span class="n">fregs</span><span class="p">[</span><span class="n">freg</span><span class="p">];</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">7</span>: <span class="n">FP_UNPACK_QP</span> <span class="p">(</span><span class="n">QA</span><span class="p">,</span> <span class="n">rs1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>: <span class="n">FP_UNPACK_DP</span> <span class="p">(</span><span class="n">DA</span><span class="p">,</span> <span class="n">rs1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>: <span class="n">FP_UNPACK_SP</span> <span class="p">(</span><span class="n">SA</span><span class="p">,</span> <span class="n">rs1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">freg</span> <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>			<span class="cm">/* same again for rs2 */</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>				<span class="cm">/* quadwords must have bits 4&amp;5 of the */</span>
							<span class="cm">/* encoded reg. number set to zero. */</span>
			<span class="o">*</span><span class="n">pfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>			<span class="cm">/* simulate invalid_fp_register exception */</span>
		<span class="p">}</span>
	<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>				<span class="cm">/* doublewords must have bit 5 zeroed */</span>
			<span class="o">*</span><span class="n">pfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">rs2</span> <span class="o">=</span> <span class="p">(</span><span class="n">argp</span><span class="p">)</span><span class="o">&amp;</span><span class="n">fregs</span><span class="p">[</span><span class="n">freg</span><span class="p">];</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">7</span>: <span class="n">FP_UNPACK_QP</span> <span class="p">(</span><span class="n">QB</span><span class="p">,</span> <span class="n">rs2</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>: <span class="n">FP_UNPACK_DP</span> <span class="p">(</span><span class="n">DB</span><span class="p">,</span> <span class="n">rs2</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>: <span class="n">FP_UNPACK_SP</span> <span class="p">(</span><span class="n">SB</span><span class="p">,</span> <span class="n">rs2</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">freg</span> <span class="o">=</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">25</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>			<span class="cm">/* and finally rd. This one&#39;s a bit different */</span>
	<span class="k">case</span> <span class="mi">0</span>:						<span class="cm">/* dest is fcc. (this must be FCMPQ or FCMPEQ) */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">freg</span><span class="p">)</span> <span class="p">{</span>				<span class="cm">/* V8 has only one set of condition codes, so */</span>
							<span class="cm">/* anything but 0 in the rd field is an error */</span>
			<span class="o">*</span><span class="n">pfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>		<span class="cm">/* (should probably flag as invalid opcode */</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>			<span class="cm">/* but SIGFPE will do :-&gt; ) */</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>				<span class="cm">/* quadwords must have bits 4&amp;5 of the */</span>
							<span class="cm">/* encoded reg. number set to zero. */</span>
			<span class="o">*</span><span class="n">pfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>			<span class="cm">/* simulate invalid_fp_register exception */</span>
		<span class="p">}</span>
	<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>				<span class="cm">/* doublewords must have bit 5 zeroed */</span>
			<span class="o">*</span><span class="n">pfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">rd</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">fregs</span><span class="p">[</span><span class="n">freg</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#ifdef DEBUG_MATHEMU</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;executing insn...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="cm">/* do the Right Thing */</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="p">{</span>
	<span class="cm">/* + */</span>
	<span class="k">case</span> <span class="n">FADDS</span>: <span class="n">FP_ADD_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FADDD</span>: <span class="n">FP_ADD_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FADDQ</span>: <span class="n">FP_ADD_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* - */</span>
	<span class="k">case</span> <span class="n">FSUBS</span>: <span class="n">FP_SUB_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FSUBD</span>: <span class="n">FP_SUB_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FSUBQ</span>: <span class="n">FP_SUB_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* * */</span>
	<span class="k">case</span> <span class="n">FMULS</span>: <span class="n">FP_MUL_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FSMULD</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">SA</span><span class="p">);</span>
		     <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">FMULD</span>: <span class="n">FP_MUL_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FDMULQ</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">Q</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">DA</span><span class="p">);</span>
		     <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">Q</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">QB</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">FMULQ</span>: <span class="n">FP_MUL_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* / */</span>
	<span class="k">case</span> <span class="n">FDIVS</span>: <span class="n">FP_DIV_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FDIVD</span>: <span class="n">FP_DIV_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FDIVQ</span>: <span class="n">FP_DIV_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* sqrt */</span>
	<span class="k">case</span> <span class="n">FSQRTS</span>: <span class="n">FP_SQRT_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FSQRTD</span>: <span class="n">FP_SQRT_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FSQRTQ</span>: <span class="n">FP_SQRT_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* mov */</span>
	<span class="k">case</span> <span class="n">FMOVS</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">s</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">s</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FABSS</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">s</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">s</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FNEGS</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">s</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">s</span> <span class="o">^</span> <span class="mh">0x80000000</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* float to int */</span>
	<span class="k">case</span> <span class="n">FSTOI</span>: <span class="n">FP_TO_INT_S</span> <span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">SB</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FDTOI</span>: <span class="n">FP_TO_INT_D</span> <span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FQTOI</span>: <span class="n">FP_TO_INT_Q</span> <span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">QB</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* int to float */</span>
	<span class="k">case</span> <span class="n">FITOS</span>: <span class="n">IR</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">s</span><span class="p">;</span> <span class="n">FP_FROM_INT_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">IR</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FITOD</span>: <span class="n">IR</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">s</span><span class="p">;</span> <span class="n">FP_FROM_INT_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">IR</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FITOQ</span>: <span class="n">IR</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">s</span><span class="p">;</span> <span class="n">FP_FROM_INT_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">IR</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* float to float */</span>
	<span class="k">case</span> <span class="n">FSTOD</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DR</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FSTOQ</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">Q</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">QR</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FDTOQ</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">Q</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">QR</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FDTOS</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">S</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">SR</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FQTOS</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">S</span><span class="p">,</span> <span class="n">Q</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">SR</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FQTOD</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">Q</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">DR</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
	<span class="cm">/* comparison */</span>
	<span class="k">case</span> <span class="n">FCMPS</span>:
	<span class="k">case</span> <span class="n">FCMPES</span>:
		<span class="n">FP_CMP_S</span><span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">SB</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">==</span> <span class="n">FCMPES</span> <span class="o">||</span>
		     <span class="n">FP_ISSIGNAN_S</span><span class="p">(</span><span class="n">SA</span><span class="p">)</span> <span class="o">||</span>
		     <span class="n">FP_ISSIGNAN_S</span><span class="p">(</span><span class="n">SB</span><span class="p">)))</span>
			<span class="n">FP_SET_EXCEPTION</span> <span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FCMPD</span>:
	<span class="k">case</span> <span class="n">FCMPED</span>:
		<span class="n">FP_CMP_D</span><span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">==</span> <span class="n">FCMPED</span> <span class="o">||</span>
		     <span class="n">FP_ISSIGNAN_D</span><span class="p">(</span><span class="n">DA</span><span class="p">)</span> <span class="o">||</span>
		     <span class="n">FP_ISSIGNAN_D</span><span class="p">(</span><span class="n">DB</span><span class="p">)))</span>
			<span class="n">FP_SET_EXCEPTION</span> <span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FCMPQ</span>:
	<span class="k">case</span> <span class="n">FCMPEQ</span>:
		<span class="n">FP_CMP_Q</span><span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">QB</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">==</span> <span class="n">FCMPEQ</span> <span class="o">||</span>
		     <span class="n">FP_ISSIGNAN_Q</span><span class="p">(</span><span class="n">QA</span><span class="p">)</span> <span class="o">||</span>
		     <span class="n">FP_ISSIGNAN_Q</span><span class="p">(</span><span class="n">QB</span><span class="p">)))</span>
			<span class="n">FP_SET_EXCEPTION</span> <span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">FP_INHIBIT_RESULTS</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>: <span class="n">fsr</span> <span class="o">=</span> <span class="o">*</span><span class="n">pfsr</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="cm">/* fcc is always fcc0 */</span>
			<span class="n">fsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xc00</span><span class="p">;</span> <span class="n">fsr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">IR</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="o">*</span><span class="n">pfsr</span> <span class="o">=</span> <span class="n">fsr</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">s</span> <span class="o">=</span> <span class="n">IR</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>: <span class="n">FP_PACK_SP</span> <span class="p">(</span><span class="n">rd</span><span class="p">,</span> <span class="n">SR</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>: <span class="n">FP_PACK_DP</span> <span class="p">(</span><span class="n">rd</span><span class="p">,</span> <span class="n">DR</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7</span>: <span class="n">FP_PACK_QP</span> <span class="p">(</span><span class="n">rd</span><span class="p">,</span> <span class="n">QR</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>				<span class="cm">/* success! */</span>
	<span class="k">return</span> <span class="n">record_exception</span><span class="p">(</span><span class="n">pfsr</span><span class="p">,</span> <span class="n">_fex</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
