<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Dhanasankar K | VLSI Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.0/css/all.min.css" />
</head>
<body>

  <!-- Navigation Bar -->
  <nav>
    <ul>
      <li><a href="index.html" class="active">Home</a></li>
      <li><a href="about.html">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="academic_projects.html">Academic Projects</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </nav>

 <!-- Hero Section with Typewriter -->
  <!-- ğŸ” Scrolling News Banner -->
<div class="scroll-container">
  <div class="scroll-text" id="scrollText">
    Hi, I'm Dhanasankar ğŸš€â€ƒâ€ƒâ€¢â€ƒâ€ƒVLSI Enthusiast ğŸ§ â€ƒâ€ƒâ€¢â€ƒâ€ƒRTL & FPGA Designer ğŸ’¡â€ƒâ€ƒâ€¢â€ƒâ€ƒVerilog | Vivado | Icarus ğŸ’»â€ƒâ€ƒâ€¢â€ƒâ€ƒLet's build silicon together!
  </div>
</div>






 <!-- Header with Photo and Intro -->
 <header>
   <div class="tech-contact-wrapper">
  <div class="container">
      <div class="photo">
        <img src="your-photo.jpg" alt="Dhanasankar K Photo" />
      </div>
      <div class="intro">
        <h1>Dhanasankar K</h1>
        <h2>Electronics & Communication Engineer (2021â€“2025)</h2>
        <p class="aspiration">
    <span class="highlight-line">Motivated and detail-oriented</span> VLSI-trained fresher with a strong passion for <span class="highlight-line">digital system design</span> and <span class="highlight-line">functional verification</span>. Proficient in <span class="highlight-line">Verilog and SystemVerilog</span>, with hands-on experience in writing RTL code, 
    simulating digital circuits, and debugging timing issues. Known for <span class="highlight-line">quick learning</span>, <span class="highlight-line">analytical thinking</span>, and strong problem-solving skills. Currently undergoing advanced training in <span class="highlight-line">UVM-based verification</span> to strengthen practical knowledge in protocol-level testing 
    and coverage-driven verification. Eager to contribute to <span class="highlight-line">real-time hardware projects</span> and grow within a <span class="highlight-line">fast-paced, innovation-driven</span> VLSI development environment.
  </p>
        <div class="links">
          <a href="mailto:kdhanasankar7@gmail.com"><i class="fas fa-envelope"></i></a>
          <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank"><i class="fab fa-linkedin"></i></a>
          <a href="https://github.com/" target="_blank"><i class="fab fa-github"></i></a>
        </div>
        <a class="resume-button" href="resume.pdf" download>Download Resume</a>
      </div>
    </div>
  </div>
</header>


  <!-- Main Content -->
  <main
    <div class="tech-contact-wrapper">

    <!-- Projects Section -->
      <h2>Projects</h2>
    <div class="projects">

      <div class="project-card" data-title="IÂ²C Protocol in Verilog (Master + 5 Slaves)" data-content='
  <strong>ğŸš€ Successfully Designed Bit-Level IÂ²C Protocol using Verilog!</strong><br><br>

  This project simulates a complete <strong>IÂ²C Master-Slave Communication System</strong> with <span class="highlight-line">1 Master</span> and <span class="highlight-line">5 unique Slaves</span>, each identified by its 7-bit address. Designed fully in <strong>Verilog HDL</strong>, this project explores FSM-based protocol logic, data transfer, and ACK/NACK handling.<br><br>

  <strong>ğŸ“Œ Core Features:</strong><br>
  âœ… Master initiates START & STOP conditions<br>
  âœ… Slave address decoding logic<br>
  âœ… FSM for both master & slaves<br>
  âœ… ACK/NACK response system<br>
  âœ… Read and Write data support<br>
  âœ… SDA line handling with tri-state control<br><br>

  <strong>ğŸ§  Tools Used:</strong><br>
  â€¢ Verilog HDL<br>
  â€¢ Icarus Verilog (Simulation)<br>
  â€¢ GTKWave (Waveform Viewer)<br><br>

  <strong>ğŸ”— GitHub:</strong><br>
  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/Verilog%20Project/I2C%20Protocol" target="_blank">
    <i class="fab fa-github"></i> GitHub
  </a><br><br>

  <strong>ğŸ“· Project Snapshots:</strong><br>

  <img src="images/i2c_master_code.jpeg" alt="I2C Master Verilog Code" style="max-width:100%; border-radius:8px; margin:10px 0;">
  <em style="color:#aaa">Figure 1: IÂ²C Master FSM Code (Verilog)</em><br><br>

  <img src="images/i2c_slave1_code.jpeg" alt="Slave 1 Code" style="max-width:100%; border-radius:8px; margin:10px 0;">
  <em style="color:#aaa">Figure 2: Slave 1 Verilog RTL</em><br><br>

  <img src="images/i2c_slave2_code.jpeg" alt="Slave 2 Code" style="max-width:100%; border-radius:8px; margin:10px 0;">
  <em style="color:#aaa">Figure 3: Slave 2 Verilog RTL</em><br><br>

  <img src="images/i2c_slave3_code.jpeg" alt="Slave 3 Code" style="max-width:100%; border-radius:8px; margin:10px 0;">
  <em style="color:#aaa">Figure 4: Slave 3 Verilog RTL</em><br><br>

  <img src="images/i2c_slave4_code.jpeg" alt="Slave 4 Code" style="max-width:100%; border-radius:8px; margin:10px 0;">
  <em style="color:#aaa">Figure 5: Slave 4 Verilog RTL</em><br><br>

  <img src="images/i2c_slave5_code.jpeg" alt="Slave 5 Code" style="max-width:100%; border-radius:8px; margin:10px 0;">
  <em style="color:#aaa">Figure 6: Slave 5 Verilog RTL</em><br><br>

  <img src="images/i2c_waveform.jpeg" alt="I2C Waveform" style="max-width:100%; border-radius:8px; margin:10px 0;">
  <em style="color:#aaa">Figure 7: GTKWave Output â€“ SDA and SCL line transitions</em><br><br>
'>
  <img src="images/i2c_waveform.jpeg" alt="I2C Protocol Thumbnail" />
  <p><strong><span class="highlight-line">IÂ²C Protocol (Master + 5 Slaves)</span></strong></p>
  <p><strong>Click to view full project</strong></p>
</div>


      
      <div class="project-card" data-title="Sobel Edge Detection using Verilog + Python Automation" data-content='
  <strong>ğŸ“ Acknowledgements:</strong><br>
  I would like to express my sincere gratitude to <span class="highlight-line">Dr. Swami, Ph.D, iFellow</span> from Silicon Craft VLSI for his exceptional guidance, as well as <span class="highlight-line">Prof. Raja (HoD/ECE, GCE-Erode)</span> and <span class="highlight-line">Dr. Senthilkumar R & Prof. Fairose Banu A</span> for inspiring me throughout this project journey.<br><br>

  <strong>ğŸ” Project Title:</strong><br>
  <span class="highlight-line">High-Performance Sobel Edge Detection using Verilog + Python Automation</span><br><br>

  <strong>ğŸ“Œ Objective:</strong><br>
  To implement a real-time hardware-based edge detection module using the Sobel filter in Verilog, integrating Python for image preprocessing and post-simulation reconstruction. This project demonstrates how image processing can be translated to RTL hardware logic.<br><br>

  <strong>ğŸ› ï¸ Tools Used:</strong><br>
  â€¢ Verilog HDL for RTL design<br>
  â€¢ Icarus Verilog and GTKWave for simulation and debugging<br>
  â€¢ Python (NumPy, PIL, OpenCV) for image processing and automation<br>
  â€¢ Ubuntu Linux environment for build automation<br><br>

  <strong>ğŸ§  Core Concepts:</strong><br>
  â€¢ Line Buffering and 3Ã—3 kernel sliding window<br>
  â€¢ Horizontal and Vertical edge gradient calculation<br>
  â€¢ Signed to unsigned conversion<br>
  â€¢ Thresholding and clamping for visualization<br>
  â€¢ File I/O interfacing between Python and Verilog<br><br>

  <strong>ğŸ“ Project Flow:</strong><br>
  <u>Step 1: Image Preprocessing using Python</u><br>
  â€¢ 256Ã—256 grayscale image loaded and converted to 8-bit pixel values<br>
  â€¢ Pixel values exported into a text file formatted for the Verilog testbench<br><br>

  <u>Step 2: RTL Design in Verilog</u><br>
  â€¢ Designed a 3Ã—3 Sobel filter module with horizontal (Gx) and vertical (Gy) masks:<br>
  &nbsp;&nbsp;&nbsp;&nbsp;Gx = [[-1, 0, 1], [-2, 0, 2], [-1, 0, 1]]<br>
  &nbsp;&nbsp;&nbsp;&nbsp;Gy = [[1, 2, 1], [0, 0, 0], [-1, -2, -1]]<br>
  â€¢ Used three line buffers to implement a sliding 3x3 window<br>
  â€¢ Computed gradient magnitude using: <code>G = |Gx| + |Gy|</code><br>
  â€¢ Output pixels were written to a simulation text file<br><br>

  <u>Step 3: Testbench Simulation</u><br>
  â€¢ Verilog testbench read pixel input file and generated synchronized pixel streams<br>
  â€¢ Collected filtered edge output (sobel_out)<br>
  â€¢ Debugged simulation using GTKWave to verify timing, values, and correctness<br><br>

  <u>Step 4: Image Reconstruction using Python</u><br>
  â€¢ Parsed Verilog output into a new grayscale matrix<br>
  â€¢ Saved output image using Python Pillow/OpenCV libraries<br><br>

  <strong>ğŸ“ˆ Performance & Output:</strong><br>
  â€¢ Accurately detected horizontal, vertical, and diagonal edges<br>
  â€¢ Latency: 3 clock cycles after window fill<br>
  â€¢ Achieved strong contrast between edges and flat regions<br><br>

  <strong>ğŸ“¸ Project Visuals:</strong><br><br>

  <img src="sobel_output.png" alt="Sobel Output Image" style="width:100%; border-radius:10px; margin-bottom:12px;" />
  <em>â–² Final edge-detected image from Verilog output</em><br><br>

  <img src="sobel_design_code.png" alt="RTL Code" style="width:100%; border-radius:10px; margin-bottom:12px;" />
  <em>â–² Sobel filter RTL design module (Verilog)</em><br><br>

  <img src="sobel_testbench.png" alt="Testbench Code" style="width:100%; border-radius:10px; margin-bottom:12px;" />
  <em>â–² Testbench to feed image pixel data</em><br><br>

  <img src="sobel_waveform.png" alt="Waveform Output" style="width:100%; border-radius:10px; margin-bottom:12px;" />
  <em>â–² GTKWave simulation output (sobel_out)</em><br><br>

  <strong>ğŸ† Achievements:</strong><br>
  â€¢ Successfully implemented a scalable edge detection architecture in RTL<br>
  â€¢ Learned real-time image-to-pixel conversion techniques<br>
  â€¢ Developed simulation automation flow using Python and Verilog<br><br>

  <strong>ğŸš€ Future Work:</strong><br>
  â€¢ Deploy design on DE2-70 FPGA with camera interface (OV5640)<br>
  â€¢ Real-time VGA output display for hardware-based image edge detection<br>
  â€¢ Implement additional filters (Gaussian blur, sharpening, erosion)<br><br>

  <strong>ğŸ“š Learning Outcome:</strong><br>
  â€¢ RTL pipelining, convolution kernel implementation<br>
  â€¢ Pythonâ€“Verilog integration via file I/O<br>
  â€¢ Debugging Verilog designs using GTKWave<br>
  â€¢ FPGA implementation planning and performance optimization<br><br>

  <strong>ğŸ’¬ Final Thought:</strong><br>
  This project solidified my passion for image processing in hardware. The satisfaction of reconstructing a full image from pixel outputs proves the power of RTL design.<br><br>

  <strong>ğŸ”— GitHub:</strong>
  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/Verilog%20Project/256_x_256_Image_Processing" 
   target="_blank" 
   style="display:inline-flex; align-items:center; gap:6px; text-decoration:none; color:#00ffe7; font-weight:bold;">
  <i class="fab fa-github" style="font-size: 20px;"></i>
  <span>GitHub</span>
</a>
'>
  <img src="sobel_output1.png" alt="Sobel Edge Detection" />
  <p><strong><span class="highlight-line">Sobel Edge Detection (Verilog + Python)</span></strong></p>
  <p><strong>Click to view full project details</strong></p>
</div>

      <div class="project-card" data-title="46-Filter Image Processing Engine (Verilog + Python)" data-content='
  <strong>ğŸš€ Successfully Simulated 46-Filter Image Processing Engine in Verilog!</strong><br><br>

  Iâ€™ve completed the simulation of a high-performance image processing pipeline using <span class="highlight-line">Verilog HDL</span>, featuring 46 individual filters and effects applied on an 8-bit grayscale image. All simulations were performed using <strong>Icarus Verilog</strong> and visualized using Python.<br><br>

  <strong>ğŸ’¡ Features of This Engine:</strong><br>
  ğŸ”¹ Brightness/Contrast Filters (Brighten, Darken, Contrast Boost)<br>
  ğŸ”¹ Bitwise Filters (Mask, XOR, Invert)<br>
  ğŸ”¹ Thresholding & Edge Detection (Sobel, Laplacian, Binarize, Edge Map)<br>
  ğŸ”¹ Morphological Operations (Erosion, Dilation)<br>
  ğŸ”¹ Histogram Equalization, Gaussian Blur, Custom Kernels<br><br>

  <strong>ğŸ§ª Workflow:</strong><br>
  1ï¸âƒ£ <span class="highlight-line">Python Preprocessing</span>: Converted 256Ã—256 grayscale image to memory file for Verilog<br>
  2ï¸âƒ£ <span class="highlight-line">Verilog Testbench</span>: Pixel stream driven through all 46 filters<br>
  3ï¸âƒ£ <span class="highlight-line">Waveform Simulation</span>: Verified output timing using GTKWave<br>
  4ï¸âƒ£ <span class="highlight-line">Python Postprocessing</span>: Converted Verilog output into 46 image previews<br><br>

  <strong>ğŸ“Š Tools Used:</strong><br>
  â€¢ Verilog (Icarus Verilog, GTKWave)<br>
  â€¢ Python (NumPy, Matplotlib, PIL)<br><br>

  <strong>ğŸ”— GitHub:</strong>
  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/Verilog%20Project/256_x_256_Image_Processing" 
   target="_blank" 
   style="display:inline-flex; align-items:center; gap:6px; text-decoration:none; color:#00ffe7; font-weight:bold;">
  <i class="fab fa-github" style="font-size: 20px;"></i>
  <span>GitHub</span>
</a>

  <strong>ğŸ–¼ï¸ Project Snapshots:</strong><br>

  <img src="images/46filters_code.png" alt="Verilog Code" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 1: Sample Verilog RTL for Filter Selection</em><br><br>

  <img src="images/46filters_waveform.png" alt="GTKWave Simulation" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 2: GTKWave output for selected filter with valid/ready handshake</em><br><br>

  <img src="images/46filters_input.png" alt="Input Image" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 3: Original 256Ã—256 grayscale input image</em><br><br>

  <img src="images/46filters_alloutput.png" alt="All Filters Output" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 4: Python visualization of all 46 filtered outputs</em><br><br>

  <strong>ğŸ¯ Next Step:</strong> Implement this design on an <span class="highlight-line">Artix-7 FPGA board</span> for real-time camera-based image processing!
'>
  <img src="images/46filters_alloutput.png" alt="46 Filter Output Preview" />
  <p><strong><span class="highlight-line">46-Filter Verilog Image Engine</span></strong></p>
  <p><strong>Click to view full project</strong></p>
</div>


      <div class="project-card" data-title="Synchronous FIFO Design in Verilog" data-content='
  <strong>ğŸš€ Successfully Completed a Synchronous FIFO Design in Verilog!</strong><br><br>

  <strong>ğŸ“Œ Highlights of the Design:</strong><br>
  â€¢ Parameterized <span class="highlight-line">depth</span> and <span class="highlight-line">data width</span><br>
  â€¢ Used <code>$clog2</code> for pointer sizing (write/read pointers)<br>
  â€¢ Full and Empty status flag logic<br>
  â€¢ <span class="highlight-line">Self-checking Verilog testbench</span> for simulation<br>
  â€¢ Verified using <span class="highlight-line">Icarus Verilog (iverilog)</span> and GTKWave<br><br>

  <strong>ğŸ§ª Key Testing Scenarios:</strong><br>
  â€¢ Multiple write/read cycles with varying gaps<br>
  â€¢ Full â†’ empty â†’ full cycles<br>
  â€¢ Edge case debugging (e.g., invalid pointer wrap, data overwrite prevention)<br><br>

  <strong>ğŸ’¡ What I Learned:</strong><br>
  â€¢ Sequential logic design (FSM-style FIFO logic)<br>
  â€¢ Circular buffer implementation with careful pointer wrapping<br>
  â€¢ Importance of accurate timing and handshaking in RTL<br>
  â€¢ Debugging waveform-based RTL errors<br><br>

  <strong>ğŸ“Š Tools Used:</strong><br>
  â€¢ Verilog HDL<br>
  â€¢ Icarus Verilog, GTKWave<br><br>

  <strong>ğŸ”— GitHub:</strong>
  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/COMBINATIONAL/DAY%207%20" 
   target="_blank" 
   style="display:inline-flex; align-items:center; gap:6px; text-decoration:none; color:#00ffe7; font-weight:bold;">
  <i class="fab fa-github" style="font-size: 20px;"></i>
  <span>GitHub</span>
</a>

  <strong>ğŸ–¼ï¸ Project Images:</strong><br>

  <img src="images/fifo_code.png" alt="FIFO Verilog Code" style="max-width:100%; border-radius:8px; margin:8px 0;"><br>
  <em style="color: #aaa;">Figure 1: Verilog RTL Code (FIFO Logic)</em><br><br>

  <img src="images/fifo_output.png" alt="FIFO Simulation Output" style="max-width:100%; border-radius:8px; margin:8px 0;"><br>
  <em style="color: #aaa;">Figure 2: FIFO Console Output from Simulation</em><br><br>

  <img src="images/fifo_waveform.png" alt="FIFO GTKWave" style="max-width:100%; border-radius:8px; margin:8px 0;"><br>
  <em style="color: #aaa;">Figure 3: Waveform in GTKWave showing Write/Read Pointers</em><br><br>
'>
  <img src="images/fifo_code1.png" alt="FIFO Design Project Thumbnail" />
  <p><strong><span class="highlight-line">Synchronous FIFO (Verilog)</span></strong></p>
  <p><strong>Click to view full project details</strong></p>
</div>

      <div class="project-card" data-title="Smart Traffic Light Controller (Verilog FSM)" data-content='
  <strong>ğŸš¦ Successfully Designed a Smart Traffic Light Controller using Verilog!</strong><br><br>

  Iâ€™ve designed a real-time Traffic Light Controller that simulates a <strong>4-way intersection</strong> using <span class="highlight-line">Verilog FSM (Finite State Machine)</span>. This design supports:<br>
  âœ… Adaptive signal timing based on traffic sensor input<br>
  âœ… Pedestrian crossing control with countdown indicators<br>
  âœ… Emergency vehicle priority override logic<br><br>

  <strong>ğŸ’¡ Core Concepts Implemented:</strong><br>
  â€¢ Mealy & Moore FSM principles<br>
  â€¢ Timer counters for red/yellow/green sequencing<br>
  â€¢ Edge detection for emergency signal & pedestrian button<br>
  â€¢ Output encoding for LEDs and countdown displays<br>
  â€¢ Simulation via Icarus Verilog and waveform debug in GTKWave<br><br>

  <strong>ğŸ› ï¸ Tools & Skills:</strong><br>
  â€¢ Verilog HDL<br>
  â€¢ Icarus Verilog (Simulation)<br>
  â€¢ GTKWave (Debug & Visualization)<br>
  â€¢ FSM Optimization Techniques<br><br>

  <strong>ğŸ“ Mentorship Acknowledgement:</strong><br>
  I sincerely thank <strong>Swami, Ph.D, iFellow</strong> at Silicon Craft VLSI for mentoring me in FSM design and helping refine real-time control logic. Thanks also to <strong>Silicic Innova Technologies Pvt Ltd</strong> for technical support and project-based learning exposure.<br><br>

  <strong>ğŸ“Š System Behavior:</strong><br>
  ğŸš¥ Each signal includes Red, Yellow, Green for North, South, East, West<br>
  ğŸš¨ Emergency vehicle detection instantly prioritizes safe direction<br>
  ğŸš¶ Pedestrian signals operate asynchronously with walk/donâ€™t-walk logic<br>
  â±ï¸ Adaptive timers change based on `traffic_count` inputs (sensor)<br><br>

  <strong>ğŸ”— GitHub:</strong><br>
  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/blob/main/Verilog%20Project/Traffic_Light_Controller.v" target="_blank">
    <i class="fab fa-github"></i> GitHub
  </a><br><br>

  <strong>ğŸ–¼ï¸ Project Snapshots:</strong><br>

  <img src="images/tfc_code.png" alt="Verilog FSM Code" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 1: FSM Code for Smart Traffic Light Sequencing</em><br><br>

  <img src="images/tfc_output.png" alt="Output LED State" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 2: Simulated Output Timing for Directional Lights</em><br><br>

  <img src="images/tfc_waveform.png" alt="GTKWave FSM Debug" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 3: GTKWave showing FSM state transitions and pedestrian timing</em><br><br>

  <strong>ğŸš€ Future Improvements:</strong><br>
  â€¢ Add night mode with blinking yellow pattern<br>
  â€¢ FPGA implementation for real intersection signal box<br>
  â€¢ Integrate with camera or IR sensors for smarter vehicle detection<br>
'>
  <img src="images/tfc_output1.png" alt="Traffic Light Simulation" />
  <p><strong><span class="highlight-line">Smart Traffic Light FSM</span></strong></p>
  <p><strong>Click to view full project</strong></p>
</div>


      <div class="project-card" data-title="Sequential Circuits Design using Verilog HDL" data-content='
  <strong>ğŸ‰ Project Milestone Achieved! ğŸ‰</strong><br><br>

  Iâ€™m excited to share that I have successfully designed and simulated major <strong>Sequential Circuits</strong> using <span class="highlight-line">Verilog HDL</span>!<br><br>

  âœ… D Flip-Flopâ€ƒâ€ƒâœ… T Flip-Flopâ€ƒâ€ƒâœ… JK Flip-Flopâ€ƒâ€ƒâœ… SR Flip-Flop<br>
  âœ… Up/Down Countersâ€ƒâ€ƒâœ… Ring Counterâ€ƒâ€ƒâœ… SISO, SIPO, PISO, PIPO Registers<br>
  âœ… Bidirectional & Universal Shift Registers<br><br>

  <strong>ğŸ”¬ Key Learnings:</strong><br>
  â€¢ Clocked sequential behavior in HDL<br>
  â€¢ Register transfer and control logic<br>
  â€¢ Edge-sensitive triggering & asynchronous resets<br>
  â€¢ Synthesis-friendly RTL coding<br><br>

  <strong>ğŸ§  Tools Used:</strong><br>
  â€¢ Verilog HDL<br>
  â€¢ Icarus Verilog<br>
  â€¢ GTKWave<br><br>

  <strong>ğŸ“ˆ Project Verification:</strong><br>
  I analyzed both digital and analog waveform views to confirm data storage, propagation, and timing correctness.<br><br>

  <strong>ğŸ“ Mentorship:</strong><br>
  Thank you <strong>Swami, Ph.D, iFellow</strong> (Silicon Craft VLSI) and <strong>Silicic Innova Technologies</strong> for their invaluable support and mentorship throughout this project.<br><br>

  <strong>ğŸ”— GitHub:</strong><br>
  <a href="https://github.com/DHANASANKAR2003" target="_blank">
    <i class="fab fa-github"></i> GitHub
  </a><br><br>

  <strong>ğŸ–¼ï¸ Project Snapshots:</strong><br>

  <img src="images/seq_code1.jpeg" alt="Verilog Code - Flip-Flops" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 1: Verilog Code </em><br><br>

  <img src="images/seq_code2.jpeg" alt="Verilog Code - Counters" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 2: Verilog Code </em><br><br>

  <img src="images/seq_output1.jpeg" alt="Output - Shift Register Simulation" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 3: Output1 </em><br><br>

  <img src="images/seq_output2.jpeg" alt="Counter Output" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 4: Output2 </em><br><br>

  <img src="images/seq_waveform.jpeg" alt="GTKWave waveform" style="max-width:100%; border-radius:8px; margin:10px 0;"><br>
  <em style="color:#aaa">Figure 5: GTKWave showing state transitions of flip-flops</em><br><br>
'>
  <img src="images/seq_output1.jpeg" alt="Sequential Circuits Simulation" />
  <p><strong><span class="highlight-line">Sequential Circuits in Verilog</span></strong></p>
  <p><strong>Click to view full project</strong></p>
</div>


      <div class="project-card" data-title="Dual Axis Solar Tracker" data-content='
  <strong>ğŸ“Œ Project Overview:</strong><br>
  A real-time solar tracking embedded system that intelligently orients solar panels towards the sun throughout the day using sensor data and motor control. This improves solar energy capture by aligning panels along both horizontal (azimuth) and vertical (elevation) axes.<br><br>

  <strong>ğŸ§  Concept Behind the Project:</strong><br>
  The system leverages the behavior of Light Dependent Resistors (LDRs) to detect the sunâ€™s position. Based on relative light intensities detected by 4 strategically placed LDRs, the Arduino calculates directional movement and actuates servo motors to align the panel accordingly.<br><br>

  <strong>ğŸ”§ Hardware Components Used:</strong><br>
  â€¢ Arduino Uno â€“ Central controller<br>
  â€¢ 4 LDR Sensors â€“ Sunlight direction detection<br>
  â€¢ 2 Servo Motors â€“ Horizontal and vertical panel movement<br>
  â€¢ Solar Panel â€“ Energy harvesting unit<br>
  â€¢ 10k Resistors, Breadboard, Power Supply, Jumper Wires<br><br>

  <strong>ğŸ—‚ï¸ Software & Tools:</strong><br>
  â€¢ Arduino IDE â€“ Programming and uploading<br>
  â€¢ Serial Monitor â€“ Debugging and data monitoring<br>
  â€¢ Proteus (Optional) â€“ Circuit simulation<br><br>

  <strong>ğŸ§ª Testing & Calibration:</strong><br>
  â€¢ Calibrated LDR sensor threshold using Serial Monitor<br>
  â€¢ Tested servo range (0Â°â€“180Â°) using sample PWM signals<br>
  â€¢ Validated movement under different light intensities using flashlight<br><br>

  <strong>âš™ï¸ Working Principle:</strong><br>
  â€¢ LDRs placed in a cross pattern compare light intensities<br>
  â€¢ If left LDR > right LDR â†’ rotate left<br>
  â€¢ If top LDR > bottom LDR â†’ tilt upward<br>
  â€¢ Arduino generates PWM signals to control servo direction<br>
  â€¢ Continual real-time adjustment ensures optimal solar alignment<br><br>

  <strong>ğŸ“ˆ Performance Results:</strong><br>
  â€¢ Increased solar panel efficiency by ~30% over static panels<br>
  â€¢ Smooth motor transition with low power usage<br>
  â€¢ Reliable operation from sunrise to sunset under real conditions<br><br>

  <strong>ğŸ† Achievements:</strong><br>
  â€¢ 1st Prize in <span class="highlight-line">Galaxy Fest</span> Technical Symposium<br>
  â€¢ Best Innovation Award at <span class="highlight-line">SSM College</span> Project Expo<br>
  â€¢ Presented and appreciated in <span class="highlight-line">Karpagam Tech Day</span><br><br>

  <strong>ğŸ’¡ Future Scope:</strong><br>
  â€¢ Add IoT integration to monitor energy output remotely<br>
  â€¢ Power panel tracking using harvested solar energy (self-sustaining)<br>
  â€¢ Integrate battery charging and MPPT (Maximum Power Point Tracking) algorithms<br><br>

  <strong>ğŸ§‘â€ğŸ“ Learning Outcome:</strong><br>
  â€¢ Mastered sensor-based automation and analog interfacing<br>
  â€¢ Developed real-time control systems using PWM<br>
  â€¢ Gained practical exposure to embedded systems and solar technology<br>
  â€¢ Enhanced skills in debugging, circuit building, and documentation<br><br>

  <strong>ğŸ“Š Block Diagram (Explained):</strong><br>
  [LDR Sensor Array] â†’ [Arduino Logic Unit] â†’ [PWM Generator] â†’ [Servo Motor Drivers] â†’ [Solar Panel Movement]<br>
  This forms a closed feedback system that continuously adapts to sunlight direction.
'>
  <img src="academic1.jpg" alt="Dual Axis Solar Tracker" />
  <p><strong><span class="highlight-line">Dual Axis Solar Tracker</span></strong></p>
  <p><strong>Click to view full project details</strong></p>
</div>


        <!-- Project Card 2 -->
<div class="project-card" data-title="Electric Bike - FIRE STAR" data-content='
  <strong>ğŸ“Œ Project Overview:</strong><br>
  A student-built electric bike named <span class="highlight-line">"FIRE STAR"</span>, developed as part of the <span class="highlight-line">National Electric Bike Challenge (NEBC)</span> â€“ Season 2. The bike showcases energy-efficient design, sustainable mobility, and real-world engineering implementation.<br><br>

  <strong>ğŸ Event Participation:</strong><br>
  â€¢ Competition: <span class="highlight-line">NEBC 2024</span><br>
  â€¢ Venue: <span class="highlight-line">Kumaraguru College of Technology, Coimbatore</span><br>
  â€¢ Achievement: <span class="highlight-line">ğŸ† 1st Runner-Up (ğŸ¥ˆ)</span> out of national-level competitors<br>
  â€¢ Prize: â‚¹35,000 Cash Award<br><br>

  <strong>âš™ï¸ Technical Specifications:</strong><br>
  â€¢ Battery: <span class="highlight-line">48V â€“ 26Ah Lithium-ion</span><br>
  â€¢ Motor: <span class="highlight-line">1000W BLDC Hub Motor</span><br>
  â€¢ Range: Approx. <span class="highlight-line">60â€“70 km per charge</span><br>
  â€¢ Top Speed: <span class="highlight-line">45 km/h</span><br>
  â€¢ Charging Time: ~4 hours<br><br>

  <strong>ğŸ”§ Key Features:</strong><br>
  â€¢ Regenerative braking system<br>
  â€¢ Strong chassis for endurance events<br>
  â€¢ Compact and lightweight design<br>
  â€¢ Energy-efficient transmission<br><br>

  <strong>ğŸ§  Team Contribution:</strong><br>
  â€¢ Role: Electrical design, battery integration, and motor controller setup<br>
  â€¢ Team: <span class="highlight-line">TEAM GALAXY</span> â€“ Government College of Engineering, Erode<br>
  â€¢ Collaboration: Electrical + Mechanical + Design teams working in synergy<br><br>

  <strong>ğŸ”¬ Testing & Validation:</strong><br>
  â€¢ Acceleration and endurance tests<br>
  â€¢ Brake efficiency and motor torque validation<br>
  â€¢ Range tests under different loads and terrain<br><br>

  <strong>ğŸ† Achievements & Recognition:</strong><br>
  â€¢ Runner-up at NEBC 2024 with national recognition<br>
  â€¢ Featured by NEBC organizing committee for innovation and build quality<br>
  â€¢ Inspired junior teams for EV competitions in the campus<br><br>

  <strong>ğŸ’¡ Future Enhancements:</strong><br>
  â€¢ IoT-based real-time tracking and battery monitoring<br>
  â€¢ Integration of solar panels for auxiliary charging<br>
  â€¢ Enhanced regenerative braking and BMS (Battery Management System)<br><br>

  <strong>ğŸ¯ Learning Outcomes:</strong><br>
  â€¢ Gained hands-on skills in <span class="highlight-line">EV drivetrain design</span>, power electronics, and team coordination<br>
  â€¢ Practical exposure to project planning, testing, and industry-level presentations<br><br>

  <strong>ğŸ“· Caption:</strong><br>
  Award received by Team Leader at Kumaraguru College of Technology, showcasing the FIRE STAR prototype.
'>
  <img src="academic2.jpg" alt="Electric Bike - FIRE STAR" />
  <p><strong><span class="highlight-line">FIRE STAR Electric Bike</span></strong></p>
  <p><strong>Click to view full project details</strong></p>
</div>

        <!-- Project Card 3 -->
<div class="project-card" data-title="Mini Roboto - 1st Place in Robotics Competition" data-content='
  <strong>ğŸ“Œ Project Overview:</strong><br>
  Introducing <span class="highlight-line">Mini Roboto</span>, a creative and functional robot built for a department-level competition to demonstrate intelligent movement, design thinking, and automation principles.<br><br>

  <strong>ğŸ Event Participation:</strong><br>
  â€¢ Organized by: <span class="highlight-line">Center for Excellence in Robotics and Automation</span><br>
  â€¢ Event: <span class="highlight-line">Intra-Department Robotics Competition</span><br>
  â€¢ Team Name: <span class="highlight-line">THINK INNOVATIVE</span><br>
  â€¢ Achievement: <span class="highlight-line">ğŸ† 1st Place Winner</span><br><br>

  <strong>ğŸ¤– Robot Features:</strong><br>
  â€¢ Head with dual LED horns and animated face<br>
  â€¢ Sharp horn sensor aesthetics<br>
  â€¢ Compact base with movement mechanisms<br>
  â€¢ Eye-like sensors and front panel lighting<br><br>

  <strong>ğŸ§  Concept & Innovation:</strong><br>
  â€¢ Designed to resemble a humanoid with expressive visual indicators<br>
  â€¢ Lightweight materials and minimalistic body shell<br>
  â€¢ LED signal control via microcontroller logic<br><br>

  <strong>ğŸ’¡ Key Contributions:</strong><br>
  â€¢ Design and fabrication of body structure<br>
  â€¢ Circuitry for LEDs and sensor interaction<br>
  â€¢ Team role: Embedded control logic & appearance modeling<br><br>

  <strong>ğŸ† Recognition:</strong><br>
  â€¢ Praised for best creativity and engineering integration<br>
  â€¢ Inspired junior teams to develop modular robotic models<br><br>

  <strong>ğŸ¯ Learning Outcome:</strong><br>
  â€¢ Hands-on exposure in robotics modeling, embedded system interfacing, and group collaboration<br><br>

  <strong>ğŸ“· Caption:</strong><br>
  Mini Roboto model with glowing LED hornsâ€”Winner of 1st place at the Robotics Center of Excellence.
'>
  <img src="academic3.jpg" alt="Mini Roboto Project" />
  <p><strong><span class="highlight-line">Mini Roboto</span></strong></p>
  <p><strong>Click to view full project details</strong></p>
</div>


        <!-- Project Card 4 -->
<div class="project-card" data-title="Color-Based Product Sorting with IoT" data-content='
  <strong>ğŸ“Œ Project Overview:</strong><br>
  This project showcases a smart, automated color sorting system using an <span class="highlight-line">ESP8266 Wi-Fi-enabled microcontroller</span>. The system identifies the color of incoming products using a <span class="highlight-line">TCS3200 color sensor</span> and sorts them using <span class="highlight-line">servo motors</span> into different bins. Designed to streamline industrial sorting processes, itâ€™s scalable, affordable, and IoT-ready.<br><br>

  <strong>ğŸ† Award:</strong><br>
  ğŸ¥‡ <span class="highlight-line">1st Prize</span> winner at the <span class="highlight-line">Government College of Engineering, Erode</span> for excellence in automation and embedded IoT solutions.<br><br>

  <strong>ğŸ”§ Technical Components:</strong><br>
  â€¢ <span class="highlight-line">TCS3200 Color Sensor</span> â€“ Detects color of each product<br>
  â€¢ <span class="highlight-line">Servo Motor</span> â€“ Directs product to correct bin<br>
  â€¢ <span class="highlight-line">ESP8266</span> â€“ Microcontroller with built-in Wi-Fi<br>
  â€¢ <span class="highlight-line">Embedded C</span> â€“ For real-time decision-making<br><br>

  <strong>ğŸŒ IoT Features:</strong><br>
  â€¢ Wireless data logging of sorted items<br>
  â€¢ Live dashboard view using Blynk/Thingspeak integration<br>
  â€¢ Sorting history for analytics and monitoring<br><br>

  <strong>ğŸ’¡ Innovation Highlights:</strong><br>
  â€¢ Eliminates need for manual sorting, reducing error and labor cost<br>
  â€¢ IoT-based transparency into the production line<br>
  â€¢ Compact design adaptable to conveyor belts and packaging systems<br>
  â€¢ Color classification can be extended to <span class="highlight-line">shape or barcode sorting</span><br><br>

  <strong>ğŸ“¦ Real-World Applications:</strong><br>
  â€¢ FMCG product packaging (capsule/box sorting)<br>
  â€¢ Smart waste management (plastic, metal, paper color bins)<br>
  â€¢ Small-scale factories & quality control labs<br><br>

  <strong>ğŸ“ Learning Outcomes:</strong><br>
  â€¢ Embedded system interfacing & sensor calibration<br>
  â€¢ IoT protocols & real-time cloud dashboard integration<br>
  â€¢ Actuator (servo) synchronization with sensor logic<br><br>

  <strong>ğŸ’¬ Project Impact:</strong><br>
  This model can drastically improve productivity in micro-industries with minimal investment. Future enhancements include <span class="highlight-line">machine learning-based sorting</span> and <span class="highlight-line">voice-controlled IoT access</span>.<br><br>

  <strong>ğŸ™ Gratitude:</strong><br>
  Special thanks to our faculty mentors and the organizing team at <span class="highlight-line">GCE Erode</span> for the opportunity and guidance. This win has strengthened our passion for automation and intelligent systems. ğŸš€
'>
  <img src="academic4.jpg" alt="Product-Based Colour Sorting Project" />
  <p><strong><span class="highlight-line">Color-Based Product Sorting with IoT</span></strong></p>
  <p><strong>Click to view full project details</strong></p>
</div>

</div>
      </div>
    </div>
    

    <!-- Technical Skills -->
<section>
  <h2>Technical Skills</h2>
  <ul class="skills-list">
    <li><strong>Area of Interest:</strong> Digital Design</li>
    <li><strong>HDL:</strong> Verilog</li>
    <li><strong>Simulation Tools:</strong> Icarus Verilog, Xilinx Vivado 2019.1</li>
    <li><strong>FPGA Platforms:</strong> DE2-70 (Altera Cyclone II), Artix-7 (Xilinx)</li>
    <li><strong>Protocols:</strong> UART, SPI, I2C, APB</li>
    <li><strong>Version Control:</strong> Git, GitHub</li>
    <li><strong>OS:</strong> Ubuntu Linux</li>
    <li><strong>Programming:</strong> C (basic), Python (image processing and visualization)</li>
  </ul>
</section>


    <!-- Internship Experience -->
<section>
  <h2>Internship Experience</h2>

  <!-- TechVolt Pvt. Ltd -->
  <article class="internship-item">
    <h3>
      <img src="images/techvolt-logo.png" alt="TechVolt Logo" class="company-logo logo-glow">
      TechVolt Pvt. Ltd, Coimbatore â€“ Embedded Systems and IoT <span class="duration">(Jun â€“ Jul 2023)</span>
    </h3>
    <ul>
      <li>Gained hands-on experience in embedded system design and IoT development workflows.</li>
      <li>Programmed ESP8266, ESP32, and NodeMCU microcontrollers for real-time sensor data collection.</li>
      <li>Interfaced DHT11, PIR, and ultrasonic sensors using Arduino IDE.</li>
      <li>Created cloud-connected dashboards using ThingSpeak and Blynk for remote monitoring.</li>
      <li>Built real-time monitoring systems for temperature, humidity, and motion detection with alerts.</li>
      <li>Learned circuit-level interfacing, GPIO handling, and debugging sensor-related issues.</li>
    </ul>
  </article>

  <!-- Silicon Craft â€“ VLSI Intern -->
  <article class="internship-item">
    <h3>
      <img src="images/siliconcraft-logo.png" alt="Silicon Craft Logo" class="company-logo logo-glow">
      Silicon Craft â€“ VLSI Intern <span class="duration">(Jul â€“ Aug 2024)</span>
    </h3>
    <ul>
      <li>Worked on core digital design topics: multiplexers, decoders, adders, counters, and FSMs.</li>
      <li>Wrote Verilog RTL for combinational and sequential designs and verified them using Icarus Verilog.</li>
      <li>Visualized timing behavior through GTKWave for debugging and waveform analysis.</li>
      <li>Contributed to the design of a secure digital voting machine with FSM-based control logic.</li>
      <li>Explored clock division, reset logic, edge detection, and debouncing techniques in RTL.</li>
      <li>Understood synthesis flow and project implementation on FPGA (DE2-70 development board).</li>
    </ul>
  </article>

  <!-- Silicon Craft â€“ Design Verification Trainee -->
  <article class="internship-item">
    <h3>
      <img src="images/siliconcraft-logo.png" alt="Silicon Craft Logo" class="company-logo logo-glow">
      Silicon Craft â€“ Design Verification Trainee <span class="duration">(Feb 2025 â€“ Present)</span>
    </h3>
    <ul>
      <li>Learning and applying SystemVerilog and UVM for functional verification of digital systems.</li>
      <li>Created constrained-random stimulus and coverage-driven verification environments.</li>
      <li>Verified APB to I2C bridge design ensuring proper handshaking, arbitration, and protocol timing.</li>
      <li>Designed reusable testbenches and scoreboards for protocol-level verification.</li>
      <li>Practiced test plan writing, assertion-based verification, and coverage metrics collection.</li>
      <li>Explored testbenches with driver, monitor, and checker components in UVM environment.</li>
      <li>Currently working on a complete verification project with functional coverage goals and bug tracking.</li>
    </ul>
  </article>
</section>



    <!-- Co-Curricular -->
    <section>
      <h2>Co-Curricular Activities</h2>
  <ul class="cocurricular-list">
    <li><span class="highlight-line">Achieved Rank #1 on HDLBits</span>: Solved all digital design problems on the HDLBits platform using Verilog and organized all solutions in a dedicated GitHub repository.</li>
    <li><span class="highlight-line">Extensive Verilog Practice</span>: Practiced numerous digital design problems in Verilog, creating well-structured GitHub repositories organized by module, testbench, and functionality.</li>
  </ul>
    </section>

    <!-- Contact Short Section -->
    <section>
      <h2>Quick Contact</h2>
      <p><i class="fas fa-phone-alt"></i> +91 9384320190</p>
      <p><i class="fas fa-envelope"></i> <a href="mailto:kdhanasankar7@gmail.com">kdhanasankar7@gmail.com</a></p>
      <p><i class="fab fa-linkedin"></i> <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank">LinkedIn Profile</a></p>
      <p><i class="fab fa-github"></i> <a href="https://github.com/" target="_blank">GitHub Profile</a></p>
    </section>
    </div>

  </main>

  <!-- Modal -->
  <div id="projectModal">
    <span class="close">&times;</span>
    <div class="modal-box">
      <h2 id="modalTitle"></h2>
      <div id="modalContent"></div>
    </div>
  </div>

  <!-- WhatsApp Floating Button -->
  <a href="https://wa.me/919384320190" class="whatsapp-float" target="_blank" title="Chat on WhatsApp">
    <i class="fab fa-whatsapp"></i>
  </a>

  <!-- Footer -->
  <footer>
    <p>&copy; 2025 Dhanasankar K</p>
  </footer>

  

  <!-- JS -->
  <script>
document.addEventListener("DOMContentLoaded", () => {
  const modal = document.getElementById("projectModal");
  const modalTitle = document.getElementById("modalTitle");
  const modalContent = document.getElementById("modalContent");
  const closeBtn = document.querySelector(".close");

  document.querySelectorAll('.project-card').forEach(card => {
    card.addEventListener('click', () => {
      modalTitle.innerHTML = card.getAttribute('data-title');
      modalContent.innerHTML = card.getAttribute('data-content');
      modal.style.display = "flex";
      document.querySelector(".modal-box").scrollTop = 0;
      document.body.classList.add("modal-open");
    });
  });

  closeBtn.addEventListener("click", () => {
    modal.style.display = "none";
    document.body.classList.remove("modal-open");
  });
});
</script>

  <script src="script.js"></script>
</body>
</html>
