

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Core CSR Register Access &mdash; NMSIS 1.4.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=66b59bf7" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/custom.css?v=4c016a5a" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=9172181d"></script>
      <script src="../../_static/doctools.js?v=9a2dae69"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Core CSR Encoding" href="core_csr_encoding.html" />
    <link rel="prev" title="Compiler Control" href="core_compiler_control.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html">
            
              <img src="../../_static/nmsis_logo.png" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                1.4.0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../introduction/introduction.html">Nuclei MCU Software Interface Standard(NMSIS)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">NMSIS Core</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../overview.html">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../get_started.html">Using NMSIS in Embedded Applications</a></li>
<li class="toctree-l2"><a class="reference internal" href="../core_templates.html">NMSIS-Core Device Templates</a></li>
<li class="toctree-l2"><a class="reference internal" href="../register_mapping.html">Register Mapping</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">NMSIS Core API</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="core_version_control.html">Version Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_compiler_control.html">Compiler Control</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Core CSR Register Access</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#c.__RV_CSR_SWAP"><code class="docutils literal notranslate"><span class="pre">__RV_CSR_SWAP</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#c.__RV_CSR_READ"><code class="docutils literal notranslate"><span class="pre">__RV_CSR_READ</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#c.__RV_CSR_WRITE"><code class="docutils literal notranslate"><span class="pre">__RV_CSR_WRITE</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#c.__RV_CSR_READ_SET"><code class="docutils literal notranslate"><span class="pre">__RV_CSR_READ_SET</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#c.__RV_CSR_SET"><code class="docutils literal notranslate"><span class="pre">__RV_CSR_SET</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#c.__RV_CSR_READ_CLEAR"><code class="docutils literal notranslate"><span class="pre">__RV_CSR_READ_CLEAR</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#c.__RV_CSR_CLEAR"><code class="docutils literal notranslate"><span class="pre">__RV_CSR_CLEAR</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="core_csr_encoding.html">Core CSR Encoding</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_register_type.html">Register Define and Type Definitions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_intrinsics.html">CPU Intrinsic Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_dsp_intrinsic.html">Intrinsic Functions for SIMD Instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_bitmanip.html">Intrinsic Functions for Bitmanipulation Instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_vector.html">Intrinsic Functions for Vector Instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_periph_access.html">Peripheral Access</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_systick.html">Systick Timer(SysTimer)</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_interrupt_exception.html">Interrupts and Exceptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_plic.html">PLIC Interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_cidu.html">CIDU Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_fpu.html">FPU Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_pmp.html">PMP Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_spmp.html">SPMP/sMPU Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_pma.html">PMA Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_cache.html">Cache Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_system_device.html">System Device Configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_arm_compatiable.html">ARM Compatiable Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="nmsis_bench.html">NMSIS Bench and Test Helper Functions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../dsp/index.html">NMSIS DSP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nn/index.html">NMSIS NN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../appendix.html">Appendix</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">NMSIS</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">NMSIS Core</a></li>
          <li class="breadcrumb-item"><a href="index.html">NMSIS Core API</a></li>
      <li class="breadcrumb-item active">Core CSR Register Access</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/core/api/core_csr_access.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="core-csr-register-access">
<span id="core-api-csr-access"></span><h1>Core CSR Register Access<a class="headerlink" href="#core-csr-register-access" title="Link to this heading"></a></h1>
<p>Click <a class="reference external" href="https://doc.nucleisys.com/nuclei_spec/isa/core_csr.html">Nuclei Core CSR</a> to learn about Core CSR in Nuclei ISA Spec.</p>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">Core</span> <span class="pre">CSR</span> <span class="pre">Register</span> <span class="pre">Access</span></span></dt>
<dd><p>Functions to access the Core CSR Registers. </p>
<p>The following functions or macros provide access to Core CSR registers.<ul class="simple">
<li><p><a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Encoding"><span class="std std-ref">Core CSR Encodings</span></a></p></li>
<li><p><a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers"><span class="std std-ref">Core CSR Registers</span></a></p></li>
</ul>
</p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.__RV_CSR_SWAP">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gab68e26f20086bc54e8fc3af533c8ed7f"></span><span class="sig-name descname"><span class="n"><span class="pre">__RV_CSR_SWAP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">csr</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__RV_CSR_SWAP" title="Link to this definition"></a><br /></dt>
<dd><p>CSR operation Macro for csrrw instruction. </p>
<p>Read the content of csr register to __v, then write content of val into csr register, then return __v </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>csr</strong> – CSR macro definition defined in <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers"><span class="std std-ref">Core CSR Registers</span></a>, eg. <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736"><span class="std std-ref">CSR_MSTATUS</span></a></p></li>
<li><p><strong>val</strong> – value to store into the CSR register </p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>the CSR register value before written </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.__RV_CSR_READ">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga355c96e5bd1ab3df0203e23a887c00c0"></span><span class="sig-name descname"><span class="n"><span class="pre">__RV_CSR_READ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">csr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__RV_CSR_READ" title="Link to this definition"></a><br /></dt>
<dd><p>CSR operation Macro for csrr instruction. </p>
<p>Read the content of csr register to __v and return it </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>csr</strong> – CSR macro definition defined in <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers"><span class="std std-ref">Core CSR Registers</span></a>, eg. <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736"><span class="std std-ref">CSR_MSTATUS</span></a></p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>the CSR register value </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.__RV_CSR_WRITE">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gaa2d43f43f3f333cfd8e5a326a2aed413"></span><span class="sig-name descname"><span class="n"><span class="pre">__RV_CSR_WRITE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">csr</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__RV_CSR_WRITE" title="Link to this definition"></a><br /></dt>
<dd><p>CSR operation Macro for csrw instruction. </p>
<p>Write the content of val to csr register </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>csr</strong> – CSR macro definition defined in <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers"><span class="std std-ref">Core CSR Registers</span></a>, eg. <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736"><span class="std std-ref">CSR_MSTATUS</span></a></p></li>
<li><p><strong>val</strong> – value to store into the CSR register </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.__RV_CSR_READ_SET">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga01a3710ed5d399eec664b69fd01b33fb"></span><span class="sig-name descname"><span class="n"><span class="pre">__RV_CSR_READ_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">csr</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__RV_CSR_READ_SET" title="Link to this definition"></a><br /></dt>
<dd><p>CSR operation Macro for csrrs instruction. </p>
<p>Read the content of csr register to __v, then set csr register to be __v | val, then return __v </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>csr</strong> – CSR macro definition defined in <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers"><span class="std std-ref">Core CSR Registers</span></a>, eg. <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736"><span class="std std-ref">CSR_MSTATUS</span></a></p></li>
<li><p><strong>val</strong> – Mask value to be used wih csrrs instruction </p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>the CSR register value before written </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.__RV_CSR_SET">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gafdbd9b5a14b44913675d0fa73ca6716f"></span><span class="sig-name descname"><span class="n"><span class="pre">__RV_CSR_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">csr</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__RV_CSR_SET" title="Link to this definition"></a><br /></dt>
<dd><p>CSR operation Macro for csrs instruction. </p>
<p>Set csr register to be csr_content | val </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>csr</strong> – CSR macro definition defined in <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers"><span class="std std-ref">Core CSR Registers</span></a>, eg. <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736"><span class="std std-ref">CSR_MSTATUS</span></a></p></li>
<li><p><strong>val</strong> – Mask value to be used wih csrs instruction </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.__RV_CSR_READ_CLEAR">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga1ead73950cec4e7221a24500846f39a2"></span><span class="sig-name descname"><span class="n"><span class="pre">__RV_CSR_READ_CLEAR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">csr</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__RV_CSR_READ_CLEAR" title="Link to this definition"></a><br /></dt>
<dd><p>CSR operation Macro for csrrc instruction. </p>
<p>Read the content of csr register to __v, then set csr register to be __v &amp; ~val, then return __v </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>csr</strong> – CSR macro definition defined in <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers"><span class="std std-ref">Core CSR Registers</span></a>, eg. <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736"><span class="std std-ref">CSR_MSTATUS</span></a></p></li>
<li><p><strong>val</strong> – Mask value to be used wih csrrc instruction </p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>the CSR register value before written </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.__RV_CSR_CLEAR">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga14cf0513f6b576fcd1ff700b08f65543"></span><span class="sig-name descname"><span class="n"><span class="pre">__RV_CSR_CLEAR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">csr</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__RV_CSR_CLEAR" title="Link to this definition"></a><br /></dt>
<dd><p>CSR operation Macro for csrc instruction. </p>
<p>Set csr register to be csr_content &amp; ~val </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>csr</strong> – CSR macro definition defined in <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers"><span class="std std-ref">Core CSR Registers</span></a>, eg. <a class="reference internal" href="core_csr_encoding.html#group__NMSIS__Core__CSR__Registers_1ga7086e667c65affe87d2c32115193d736"><span class="std std-ref">CSR_MSTATUS</span></a></p></li>
<li><p><strong>val</strong> – Mask value to be used wih csrc instruction </p></li>
</ul>
</dd>
</dl>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gac3c2aa01863c7b015e1fbfb4b0f334b7"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__switch_mode</span> <span class="pre">(uint8_t</span> <span class="pre">mode,</span> <span class="pre">uintptr_t</span> <span class="pre">stack,</span> <span class="pre">void(*entry_point)(void))</span></span></dt>
<dd><p>switch privilege from machine mode to others. </p>
<p>Execute into entry_point in mode(supervisor or user) with given stack </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>mode</strong> – privilege mode </p></li>
<li><p><strong>stack</strong> – predefined stack, size should set enough </p></li>
<li><p><strong>entry_point</strong> – a function pointer to execute </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gae84bf4e95944e61937f4ed2453e5ef23"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_irq</span> <span class="pre">(void)</span></span></dt>
<dd><p>Enable IRQ Interrupts. </p>
<p>Enables IRQ interrupts by setting the MIE-bit in the MSTATUS Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga2299877e4ba3e162ca9dbabd6e0abef6"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_irq</span> <span class="pre">(void)</span></span></dt>
<dd><p>Disable IRQ Interrupts. </p>
<p>Disables IRQ interrupts by clearing the MIE-bit in the MSTATUS Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga2b540a739c0e8cec2f2b0349aaa2c8ee"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_ext_irq</span> <span class="pre">(void)</span></span></dt>
<dd><p>Enable External IRQ Interrupts. </p>
<p>Enables External IRQ interrupts by setting the MEIE-bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga4103c4b1c2e4b9962998f784ef25a9b2"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_ext_irq</span> <span class="pre">(void)</span></span></dt>
<dd><p>Disable External IRQ Interrupts. </p>
<p>Disables External IRQ interrupts by clearing the MEIE-bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gac83f8b12ddd74b8afab96b8b932ad7c3"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_timer_irq</span> <span class="pre">(void)</span></span></dt>
<dd><p>Enable Timer IRQ Interrupts. </p>
<p>Enables Timer IRQ interrupts by setting the MTIE-bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga136e4932ffd82e965d6a527b82b630f9"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_timer_irq</span> <span class="pre">(void)</span></span></dt>
<dd><p>Disable Timer IRQ Interrupts. </p>
<p>Disables Timer IRQ interrupts by clearing the MTIE-bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gaad0ea08da14cd5c2a31ddc9144be1fb0"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_sw_irq</span> <span class="pre">(void)</span></span></dt>
<dd><p>Enable software IRQ Interrupts. </p>
<p>Enables software IRQ interrupts by setting the MSIE-bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga3bb4080ce969f16989baa90e69124508"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_sw_irq</span> <span class="pre">(void)</span></span></dt>
<dd><p>Disable software IRQ Interrupts. </p>
<p>Disables software IRQ interrupts by clearing the MSIE-bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga061f0fa106bc1129069ad7d5d2b3be61"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_core_irq</span> <span class="pre">(uint32_t</span> <span class="pre">irq)</span></span></dt>
<dd><p>Disable Core IRQ Interrupt. </p>
<p>Disable Core IRQ interrupt by clearing the irq bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gae1cb25bff3cbb12f5459f49de99b1068"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_core_irq</span> <span class="pre">(uint32_t</span> <span class="pre">irq)</span></span></dt>
<dd><p>Enable Core IRQ Interrupt. </p>
<p>Enable Core IRQ interrupt by setting the irq bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gacc0f396555d7b12dab980369df502f68"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">uint32_t</span> <span class="pre">__get_core_irq_pending</span> <span class="pre">(uint32_t</span> <span class="pre">irq)</span></span></dt>
<dd><p>Get Core IRQ Interrupt Pending status. </p>
<p>Get Core IRQ interrupt pending status of irq bit. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga21dd6e4dde6e10acc36b7b3d96095e3d"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__clear_core_irq_pending</span> <span class="pre">(uint32_t</span> <span class="pre">irq)</span></span></dt>
<dd><p>Clear Core IRQ Interrupt Pending status. </p>
<p>Clear Core IRQ interrupt pending status of irq bit. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gacc0386fc9e9c11c88d51c0e0d8c90ccd"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_irq_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Enable IRQ Interrupts in supervisor mode. </p>
<p>Enables IRQ interrupts by setting the SIE-bit in the SSTATUS Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga07252f56dc721bb8077300ea77973393"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_irq_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Disable IRQ Interrupts in supervisor mode. </p>
<p>Disables IRQ interrupts by clearing the SIE-bit in the SSTATUS Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga11c7677eb827e32da6d94df6c61c8ae8"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_ext_irq_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Enable External IRQ Interrupts in supervisor mode. </p>
<p>Enables External IRQ interrupts by setting the SEIE-bit in the SIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga6a8568344a12d20b3733fa4b2b6f547a"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_ext_irq_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Disable External IRQ Interrupts in supervisor mode. </p>
<p>Disables External IRQ interrupts by clearing the SEIE-bit in the SIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga577c6ced2f4de640257240f21e9fa10c"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_timer_irq_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Enable Timer IRQ Interrupts in supervisor mode. </p>
<p>Enables Timer IRQ interrupts by setting the STIE-bit in the SIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga526dcfd6dc414f707dd2fc8f4c6aa406"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_timer_irq_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Disable Timer IRQ Interrupts in supervisor mode. </p>
<p>Disables Timer IRQ interrupts by clearing the STIE-bit in the SIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gaeb9d68b22521e7aeac5466d501e65e64"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_sw_irq_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Enable software IRQ Interrupts in supervisor mode. </p>
<p>Enables software IRQ interrupts by setting the SSIE-bit in the SIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga80a72183ae010504ec0fcf82e86caf93"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_sw_irq_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Disable software IRQ Interrupts in supervisor mode. </p>
<p>Disables software IRQ interrupts by clearing the SSIE-bit in the SIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gabe5b4aa3150e3d7c869b3b6ad0f811c2"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__disable_core_irq_s</span> <span class="pre">(uint32_t</span> <span class="pre">irq)</span></span></dt>
<dd><p>Disable Core IRQ Interrupt in supervisor mode. </p>
<p>Disable Core IRQ interrupt by clearing the irq bit in the SIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gad4e7aa90cd41117a8894e1ae02d37dcd"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__enable_core_irq_s</span> <span class="pre">(uint32_t</span> <span class="pre">irq)</span></span></dt>
<dd><p>Enable Core IRQ Interrupt in supervisor mode. </p>
<p>Enable Core IRQ interrupt by setting the irq bit in the MIE Register. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga2c11307de1c273f425cf343b2b987131"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">uint32_t</span> <span class="pre">__get_core_irq_pending_s</span> <span class="pre">(uint32_t</span> <span class="pre">irq)</span></span></dt>
<dd><p>Get Core IRQ Interrupt Pending status in supervisor mode. </p>
<p>Get Core IRQ interrupt pending status of irq bit. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga30c6368aca2a84d0bbf7922ada3e9dee"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__clear_core_irq_pending_s</span> <span class="pre">(uint32_t</span> <span class="pre">irq)</span></span></dt>
<dd><p>Clear Core IRQ Interrupt Pending status in supervisor mode. </p>
<p>Clear Core IRQ interrupt pending status of irq bit. <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>Can only be executed in Privileged modes, available for plic interrupt mode. </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga0d524220141962c60352cfe0a219bdb4"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">uint64_t</span> <span class="pre">__get_rv_cycle</span> <span class="pre">(void)</span></span></dt>
<dd><p>Read whole 64 bits value of mcycle counter. </p>
<p>This function will read the whole 64 bits of MCYCLE register <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>It will work for both RV32 and RV64 to get full 64bits value of MCYCLE </p>
</div>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The whole 64 bits value of MCYCLE </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gae7293e3a50f5e918fafe45834c18ea19"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__set_rv_cycle</span> <span class="pre">(uint64_t</span> <span class="pre">cycle)</span></span></dt>
<dd><p>Set whole 64 bits value of mcycle counter. </p>
<p>This function will set the whole 64 bits of MCYCLE register <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>It will work for both RV32 and RV64 to set full 64bits value of MCYCLE </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga0755f3835c1d5788f99547c185dab2d2"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">uint64_t</span> <span class="pre">__get_rv_instret</span> <span class="pre">(void)</span></span></dt>
<dd><p>Read whole 64 bits value of machine instruction-retired counter. </p>
<p>This function will read the whole 64 bits of MINSTRET register <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>It will work for both RV32 and RV64 to get full 64bits value of MINSTRET </p>
</div>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The whole 64 bits value of MINSTRET </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gafbcab76f105522ac283601fb6433afce"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">void</span> <span class="pre">__set_rv_instret</span> <span class="pre">(uint64_t</span> <span class="pre">instret)</span></span></dt>
<dd><p>Set whole 64 bits value of machine instruction-retired counter. </p>
<p>This function will set the whole 64 bits of MINSTRET register <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>It will work for both RV32 and RV64 to set full 64bits value of MINSTRET </p>
</div>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga5f54b26adf57d254f6a589dab36bd28a"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">uint64_t</span> <span class="pre">__get_rv_time</span> <span class="pre">(void)</span></span></dt>
<dd><p>Read whole 64 bits value of real-time clock. </p>
<p>This function will read the whole 64 bits of TIME register <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>It will work for both RV32 and RV64 to get full 64bits value of TIME </p>
</div>
<dl class="simple">
<dt><strong>Attention</strong></dt><dd><p>only available when user mode available </p>
</dd>
</dl>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The whole 64 bits value of TIME CSR </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1gad33b21b25bffd28f91e64e47a8ef650e"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__read_cycle_csr</span> <span class="pre">()</span></span></dt>
<dd><p>Read the CYCLE register. </p>
<p>This function will read the CYCLE register without taking the CYCLEH register into account </p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>32 bits value when XLEN=32 64 bits value when XLEN=64 TODO: XLEN=128 need to be supported </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga7907e9d961d4239be0f6bf5d6b6f50c6"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__read_instret_csr</span> <span class="pre">()</span></span></dt>
<dd><p>Read the INSTRET register. </p>
<p>This function will read the INSTRET register without taking the INSTRETH register into account </p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>32 bits value when XLEN=32 64 bits value when XLEN=64 TODO: XLEN=128 need to be supported </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga05a71f70ffb9a9481b77396949e3b9ba"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__read_time_csr</span> <span class="pre">()</span></span></dt>
<dd><p>Read the TIME register. </p>
<p>This function will read the TIME register without taking the TIMEH register into account </p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>32 bits value when XLEN=32 64 bits value when XLEN=64 TODO: XLEN=128 need to be supported </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga1ebd0892b55a32c86214b81989e3c929"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__get_cluster_id</span> <span class="pre">(void)</span></span></dt>
<dd><p>Get cluster id of current cluster. </p>
<p>This function will get cluster id of current cluster in a multiple cluster system <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>mhartid bit 15-8 is designed for cluster id in nuclei subsystem reference design </p>
</div>
<dl class="simple">
<dt><strong>Attention</strong></dt><dd><p>function is allowed in machine mode only </p>
</dd>
</dl>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The cluster id of current cluster </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga834d34ef7d8b4425f3f69485cc666320"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__get_hart_index</span> <span class="pre">(void)</span></span></dt>
<dd><p>Get hart index of current cluster. </p>
<p>This function will get hart index of current cluster in a multiple cluster system, hart index is hartid - hartid offset, for example if your hartid is 1, and offset is 1, then hart index is 0 <dl class="simple">
<dt><strong>Attention</strong></dt><dd><p>function is allowed in machine mode only </p>
</dd>
</dl>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The hart index of current cluster </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga578d4ba2532485995190134b2beb03ff"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__get_hart_id</span> <span class="pre">(void)</span></span></dt>
<dd><p>Get hart id of current cluster. </p>
<p>This function will get hart id of current cluster in a multiple cluster system <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>it will return full hartid not part of it for reference subsystem design, if your reference subsystem design has hartid offset, please define __HARTID_OFFSET in &lt;Device&gt;.h </p>
</div>
<dl class="simple">
<dt><strong>Attention</strong></dt><dd><p>function is allowed in machine mode only </p>
</dd>
</dl>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The hart id of current cluster </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga458d5d9df600c0e98f6112dbcadf8a56"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__get_cluster_id_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Get cluster id of current cluster in supervisor mode. </p>
<p>This function will get cluster id of current cluster in a multiple cluster system <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>hartid bit 15-8 is designed for cluster id in nuclei subsystem reference design </p>
</div>
<dl class="simple">
<dt><strong>Attention</strong></dt><dd><p>function is allowed in machine/supervisor mode, currently only present in 600/900 series from 2024 released version </p>
</dd>
</dl>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The cluster id of current cluster </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga4b0f221e2b94d8f3160a6d3db8d67b86"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__get_hart_index_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Get hart index of current cluster in supervisor mode. </p>
<p>This function will get hart index of current cluster in a multiple cluster system, hart index is hartid - hartid offset, for example if your hartid is 1, and offset is 1, then hart index is 0 <dl class="simple">
<dt><strong>Attention</strong></dt><dd><p>function is allowed in machine/supervisor mode, currently only present in 600/900 series from 2024 released version </p>
</dd>
</dl>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The hart index of current cluster </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__CSR__Register__Access_1ga5a48d35fb9d6187a30b3bd5064468f1c"></span><span class="sig-name descname"><span class="pre">__STATIC_FORCEINLINE</span> <span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">__get_hart_id_s</span> <span class="pre">(void)</span></span></dt>
<dd><p>Get hart id of current cluster in supervisor mode. </p>
<p>This function will get hart id of current cluster in a multiple cluster system <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p>it will return full hartid not part of it for reference subsystem design, if your reference subsystem design has hartid offset, please define __HARTID_OFFSET in &lt;Device&gt;.h </p>
</div>
<dl class="simple">
<dt><strong>Attention</strong></dt><dd><p>function is allowed in machine/supervisor mode, currently only present in 600/900 series from 2024 released version </p>
</dd>
</dl>
</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The hart id of current cluster </p>
</dd>
</dl>
</dd></dl>

</div>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="core_compiler_control.html" class="btn btn-neutral float-left" title="Compiler Control" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="core_csr_encoding.html" class="btn btn-neutral float-right" title="Core CSR Encoding" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-Present, Nuclei.
      <span class="lastupdated">Last updated on May 14, 2025.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>