<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>N:\373\controller\synthesis\synlog\controller_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>FAB_CLK</data>
<data>100.0 MHz</data>
<data>165.7 MHz</data>
<data>3.966</data>
</row>
<row>
<data>FCLK</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>clockDiv|divCLK_inferred_clock</data>
<data>100.0 MHz</data>
<data>471.9 MHz</data>
<data>7.881</data>
</row>
</report_table>
