// Seed: 763751382
module module_0;
  wor  id_1;
  tri0 id_2;
  assign id_1 = id_1;
  uwire id_3, id_4;
  assign id_1 = 1'b0;
  wand id_6, id_7;
  tri1 id_8, id_9, id_10;
  wire id_11, id_12;
  assign id_9  = id_6;
  assign id_9  = id_1 * -1;
  assign id_10 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4, id_5;
  assign id_4 = id_1 >= id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_10 = 0;
endmodule
