// Seed: 1282318140
module module_0 #(
    parameter id_1 = 32'd44
);
  logic [-1 'b0 : -1 'b0] _id_1;
  ;
  wor [id_1 : ""] id_2;
  assign module_1.id_1 = 0;
  assign id_2 = 1'h0;
  logic [id_1 : id_1  <  -1 'b0] id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    input wire id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 _id_4,
    output supply0 id_5,
    output wor id_6,
    input uwire id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12
);
  logic [1 : id_4] id_14 = id_9;
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
