Opening trace file with gunzip: ../traces/sml.ptr.gz

** PIPELINE IS 1 WIDE **


--------------------------------------------
Cycle count: 1, retired instructions: 0

Committing! Attempting to commit instructions...
	Nothing to commit!
Writeback! Attempting to writeback instructions...
	EX latch #0 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		Couldn't find any instructions to execute!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Unable to add to to pipeline 0! Reason: Instruction is not valid!

 FE:     ID:     SCH:    EX:    
      1  ------  ------  ------ 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  0 	    0 
   26 ::  0 	    0 
   27 ::  0 	    0 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      0     0       0       0        0          0            0           0          0            0           0          0 (head/tail)
    1 ::      0     0       0       0        0          0            0           0          0            0           0          0
    2 ::      0     0       0       0        0          0            0           0          0            0           0          0
    3 ::      0     0       0       0        0          0            0           0          0            0           0          0
    4 ::      0     0       0       0        0          0            0           0          0            0           0          0
    5 ::      0     0       0       0        0          0            0           0          0            0           0          0
    6 ::      0     0       0       0        0          0            0           0          0            0           0          0
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 2, retired instructions: 0

Committing! Attempting to commit instructions...
	Nothing to commit!
Writeback! Attempting to writeback instructions...
	EX latch #0 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		Couldn't find any instructions to execute!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Unable to add to to pipeline 0! Reason: Instruction is not valid!

 FE:     ID:     SCH:    EX:    
      2       1  ------  ------ 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  0 	    0 
   26 ::  0 	    0 
   27 ::  0 	    0 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      0     0       0       0        0          0            0           0          0            0           0          0 (head/tail)
    1 ::      0     0       0       0        0          0            0           0          0            0           0          0
    2 ::      0     0       0       0        0          0            0           0          0            0           0          0
    3 ::      0     0       0       0        0          0            0           0          0            0           0          0
    4 ::      0     0       0       0        0          0            0           0          0            0           0          0
    5 ::      0     0       0       0        0          0            0           0          0            0           0          0
    6 ::      0     0       0       0        0          0            0           0          0            0           0          0
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 3, retired instructions: 0

Committing! Attempting to commit instructions...
	Nothing to commit!
Writeback! Attempting to writeback instructions...
	EX latch #0 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		Couldn't find any instructions to execute!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 1 in the ROB! rob_id: 0
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 25 --> 0

 FE:     ID:     SCH:    EX:    
      3       2  ------  ------ 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  1 	    0 
   26 ::  0 	    0 
   27 ::  0 	    0 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     1       0       0       -1          1           -1          -1          1           -1          25          0 (head)
    1 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
    2 ::      0     0       0       0        0          0            0           0          0            0           0          0
    3 ::      0     0       0       0        0          0            0           0          0            0           0          0
    4 ::      0     0       0       0        0          0            0           0          0            0           0          0
    5 ::      0     0       0       0        0          0            0           0          0            0           0          0
    6 ::      0     0       0       0        0          0            0           0          0            0           0          0
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 4, retired instructions: 0

Committing! Attempting to commit instructions...
	Nothing to commit!
Writeback! Attempting to writeback instructions...
	EX latch #0 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		1 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 1!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 2 in the ROB! rob_id: 1
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 26 --> 1

 FE:     ID:     SCH:    EX:    
      4       3       1  ------ 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  1 	    0 
   26 ::  1 	    1 
   27 ::  0 	    0 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     1       1       0       -1          1           -1          -1          1           -1          25          0 (head)
    1 ::      2     1       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
    3 ::      0     0       0       0        0          0            0           0          0            0           0          0
    4 ::      0     0       0       0        0          0            0           0          0            0           0          0
    5 ::      0     0       0       0        0          0            0           0          0            0           0          0
    6 ::      0     0       0       0        0          0            0           0          0            0           0          0
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 5, retired instructions: 0

Committing! Attempting to commit instructions...
	Nothing to commit!
Writeback! Attempting to writeback instructions...
	EX latch #0 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		2 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 2!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 3 in the ROB! rob_id: 2
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 26 --> 2

 FE:     ID:     SCH:    EX:    
      5       4       2       1 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  1 	    0 
   26 ::  1 	    2 
   27 ::  0 	    0 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     1       1       0       -1          1           -1          -1          1           -1          25          0 (head)
    1 ::      2     1       1       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     1       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
    4 ::      0     0       0       0        0          0            0           0          0            0           0          0
    5 ::      0     0       0       0        0          0            0           0          0            0           0          0
    6 ::      0     0       0       0        0          0            0           0          0            0           0          0
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 6, retired instructions: 0

Committing! Attempting to commit instructions...
	Nothing to commit!
Writeback! Attempting to writeback instructions...
	Writing back 1! Sending broadcast on tag 0!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		3 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 3!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 4 in the ROB! rob_id: 3
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 27 --> 3

 FE:     ID:     SCH:    EX:    
      6       5       3       2 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  1 	    0 
   26 ::  1 	    2 
   27 ::  1 	    3 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     1       1       1       -1          1           -1          -1          1           -1          25          0 (head)
    1 ::      2     1       1       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     1       1       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     1       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
    5 ::      0     0       0       0        0          0            0           0          0            0           0          0
    6 ::      0     0       0       0        0          0            0           0          0            0           0          0
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 7, retired instructions: 0

Committing! Attempting to commit instructions...
	Committing 1!
	Mapping in RAT between R25 and rob id 0 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 2! Sending broadcast on tag 1!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		4 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 4!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 5 in the ROB! rob_id: 4
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 27 --> 4

 FE:     ID:     SCH:    EX:    
      7       6       4       3 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  0 	    0 
   26 ::  1 	    2 
   27 ::  1 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     1       1       1       -1          1           -1          -1          1           -1          26          1 (head)
    2 ::      3     1       1       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     1       1       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     1       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
    6 ::      0     0       0       0        0          0            0           0          0            0           0          0
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 8, retired instructions: 1

Committing! Attempting to commit instructions...
	Committing 2!
Writeback! Attempting to writeback instructions...
	Writing back 3! Sending broadcast on tag 2!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		5 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 5!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 6 in the ROB! rob_id: 5
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
      8       7       5       4 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  0 	    0 
   26 ::  1 	    2 
   27 ::  1 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     1       1       1       -1          1           -1          -1          1           -1          26          2 (head)
    3 ::      4     1       1       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     1       1       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     1       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 9, retired instructions: 2

Committing! Attempting to commit instructions...
	Committing 3!
	Mapping in RAT between R26 and rob id 2 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 4! Sending broadcast on tag 3!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		6 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 6!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 7 in the ROB! rob_id: 6
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
      9       8       6       5 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  1 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     1       1       1       -1          1           -1          -1          1           -1          27          3 (head)
    4 ::      5     1       1       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     1       1       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     1       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 10, retired instructions: 3

Committing! Attempting to commit instructions...
	Committing 4!
Writeback! Attempting to writeback instructions...
	Writing back 5! Sending broadcast on tag 4!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		7 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 7!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 8 in the ROB! rob_id: 7
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     10       9       7       6 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  1 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     1       1       1       -1          1           -1          -1          1           -1          27          4 (head)
    5 ::      6     1       1       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     1       1       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     1       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 11, retired instructions: 4

Committing! Attempting to commit instructions...
	Committing 5!
	Mapping in RAT between R27 and rob id 4 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 6! Sending broadcast on tag 5!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		8 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 8!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 9 in the ROB! rob_id: 8
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     11      10       8       7 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    0 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     1       1       1       -1          1           -1          -1          1           -1          -1          5 (head)
    6 ::      7     1       1       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     1       1       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     1       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 12, retired instructions: 5

Committing! Attempting to commit instructions...
	Committing 6!
Writeback! Attempting to writeback instructions...
	Writing back 7! Sending broadcast on tag 6!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		9 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 9!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 10 in the ROB! rob_id: 9
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 24 --> 9

 FE:     ID:     SCH:    EX:    
     12      11       9       8 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     1       1       1       -1          1           -1          -1          1           -1          -1          6 (head)
    7 ::      8     1       1       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     1       1       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     1       0       0       24          1           -1          -1          1           -1          24          9
   10 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 13, retired instructions: 6

Committing! Attempting to commit instructions...
	Committing 7!
Writeback! Attempting to writeback instructions...
	Writing back 8! Sending broadcast on tag 7!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		10 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 10!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 11 in the ROB! rob_id: 10
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     13      12      10       9 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     1       1       1       -1          1           -1          -1          1           -1          -1          7 (head)
    8 ::      9     1       1       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     1       1       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     1       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 14, retired instructions: 7

Committing! Attempting to commit instructions...
	Committing 8!
Writeback! Attempting to writeback instructions...
	Writing back 9! Sending broadcast on tag 8!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		11 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 11!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 12 in the ROB! rob_id: 11
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     14      13      11      10 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     1       1       1       -1          1           -1          -1          1           -1          -1          8 (head)
    9 ::     10     1       1       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     1       1       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     1       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 15, retired instructions: 8

Committing! Attempting to commit instructions...
	Committing 9!
Writeback! Attempting to writeback instructions...
	Writing back 10! Sending broadcast on tag 9!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		12 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 12!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 13 in the ROB! rob_id: 12
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     15      14      12      11 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     1       1       1       24          1           -1          -1          1           -1          24          9 (head)
   10 ::     11     1       1       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     1       1       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     1       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 16, retired instructions: 9

Committing! Attempting to commit instructions...
	Committing 10!
	Mapping in RAT between R24 and rob id 9 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 11! Sending broadcast on tag 10!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		13 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 13!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 14 in the ROB! rob_id: 13
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     16      15      13      12 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     1       1       1       -1          1           -1          -1          1           -1          -1         10 (head)
   11 ::     12     1       1       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     1       1       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     1       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 17, retired instructions: 10

Committing! Attempting to commit instructions...
	Committing 11!
Writeback! Attempting to writeback instructions...
	Writing back 12! Sending broadcast on tag 11!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		14 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 14!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 15 in the ROB! rob_id: 14
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     17      16      14      13 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     1       1       1       -1          1           -1          -1          1           -1          -1         11 (head)
   12 ::     13     1       1       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     1       1       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     1       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 18, retired instructions: 11

Committing! Attempting to commit instructions...
	Committing 12!
Writeback! Attempting to writeback instructions...
	Writing back 13! Sending broadcast on tag 12!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		15 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 15!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 16 in the ROB! rob_id: 15
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     18      17      15      14 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	    0 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     1       1       1       -1          1           -1          -1          1           -1          -1         12 (head)
   13 ::     14     1       1       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     1       1       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     1       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 19, retired instructions: 12

Committing! Attempting to commit instructions...
	Committing 13!
Writeback! Attempting to writeback instructions...
	Writing back 14! Sending broadcast on tag 13!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		16 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 16!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 17 in the ROB! rob_id: 16
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 17 --> 16

 FE:     ID:     SCH:    EX:    
     19      18      16      15 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  1 	   16 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  0 	    0 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     1       1       1       -1          1           -1          -1          1           -1          -1         13 (head)
   14 ::     15     1       1       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     1       1       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     1       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 20, retired instructions: 13

Committing! Attempting to commit instructions...
	Committing 14!
Writeback! Attempting to writeback instructions...
	Writing back 15! Sending broadcast on tag 14!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		17 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 17!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 18 in the ROB! rob_id: 17
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 21 --> 17

 FE:     ID:     SCH:    EX:    
     20      19      17      16 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  1 	   16 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  1 	   17 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     1       1       1       -1          1           -1          -1          1           -1          -1         14 (head)
   15 ::     16     1       1       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     1       1       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     1       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 21, retired instructions: 14

Committing! Attempting to commit instructions...
	Committing 15!
Writeback! Attempting to writeback instructions...
	Writing back 16! Sending broadcast on tag 15!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		18 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 18!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 19 in the ROB! rob_id: 18
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 21 --> 18

 FE:     ID:     SCH:    EX:    
     21      20      18      17 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  1 	   16 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  0 	    0 
   21 ::  1 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     1       1       1       -1          1           -1          -1          1           -1          -1         15 (head)
   16 ::     17     1       1       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     1       1       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     1       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 22, retired instructions: 15

Committing! Attempting to commit instructions...
	Committing 16!
Writeback! Attempting to writeback instructions...
	Writing back 17! Sending broadcast on tag 16!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		19 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 19!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 20 in the ROB! rob_id: 19
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 20 --> 19

 FE:     ID:     SCH:    EX:    
     22      21      19      18 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  1 	   16 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  1 	   19 
   21 ::  1 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     1       1       1       -1          1           -1          -1          1           -1          17         16 (head)
   17 ::     18     1       1       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     1       1       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     1       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 23, retired instructions: 16

Committing! Attempting to commit instructions...
	Committing 17!
	Mapping in RAT between R17 and rob id 16 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 18! Sending broadcast on tag 17!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		20 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 20!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 21 in the ROB! rob_id: 20
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 20 --> 20

 FE:     ID:     SCH:    EX:    
     23      22      20      19 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   16 
   18 ::  0 	    0 
   19 ::  0 	    0 
   20 ::  1 	   20 
   21 ::  1 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     1       1       1       -1          1           -1          -1          1           -1          21         17 (head)
   18 ::     19     1       1       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     1       1       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     1       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 24, retired instructions: 17

Committing! Attempting to commit instructions...
	Committing 18!
Writeback! Attempting to writeback instructions...
	Writing back 19! Sending broadcast on tag 18!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		21 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 21!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 22 in the ROB! rob_id: 21
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 18 --> 21

 FE:     ID:     SCH:    EX:    
     24      23      21      20 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   16 
   18 ::  1 	   21 
   19 ::  0 	    0 
   20 ::  1 	   20 
   21 ::  1 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     1       1       1       -1          1           -1          -1          1           -1          21         18 (head)
   19 ::     20     1       1       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     1       1       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     1       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 25, retired instructions: 18

Committing! Attempting to commit instructions...
	Committing 19!
	Mapping in RAT between R21 and rob id 18 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 20! Sending broadcast on tag 19!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		22 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 22!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 23 in the ROB! rob_id: 22
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 18 --> 22

 FE:     ID:     SCH:    EX:    
     25      24      22      21 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   16 
   18 ::  1 	   22 
   19 ::  0 	    0 
   20 ::  1 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     1       1       1       -1          1           -1          -1          1           -1          20         19 (head)
   20 ::     21     1       1       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     1       1       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     1       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 26, retired instructions: 19

Committing! Attempting to commit instructions...
	Committing 20!
Writeback! Attempting to writeback instructions...
	Writing back 21! Sending broadcast on tag 20!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		23 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 23!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 24 in the ROB! rob_id: 23
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     26      25      23      22 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   16 
   18 ::  1 	   22 
   19 ::  0 	    0 
   20 ::  1 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     1       1       1       -1          1           -1          -1          1           -1          20         20 (head)
   21 ::     22     1       1       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     1       1       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     1       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 27, retired instructions: 20

Committing! Attempting to commit instructions...
	Committing 21!
	Mapping in RAT between R20 and rob id 20 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 22! Sending broadcast on tag 21!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		24 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 24!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 25 in the ROB! rob_id: 24
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     27      26      24      23 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   16 
   18 ::  1 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     1       1       1       -1          1           -1          -1          1           -1          18         21 (head)
   22 ::     23     1       1       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     1       1       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     1       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 28, retired instructions: 21

Committing! Attempting to commit instructions...
	Committing 22!
Writeback! Attempting to writeback instructions...
	Writing back 23! Sending broadcast on tag 22!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		25 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 25!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 26 in the ROB! rob_id: 25
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 17 --> 25

 FE:     ID:     SCH:    EX:    
     28      27      25      24 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	    0 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  1 	   25 
   18 ::  1 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     1       1       1       -1          1           -1          -1          1           -1          18         22 (head)
   23 ::     24     1       1       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     1       1       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     1       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 29, retired instructions: 22

Committing! Attempting to commit instructions...
	Committing 23!
	Mapping in RAT between R18 and rob id 22 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 24! Sending broadcast on tag 23!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		26 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 26!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 27 in the ROB! rob_id: 26
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 12 --> 26

 FE:     ID:     SCH:    EX:    
     29      28      26      25 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  1 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  1 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     1       1       1       -1          1           -1          -1          1           -1          -1         23 (head)
   24 ::     25     1       1       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     1       1       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     1       0       0       26          1           -1          -1          1           -1          12         26
   27 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 30, retired instructions: 23

Committing! Attempting to commit instructions...
	Committing 24!
Writeback! Attempting to writeback instructions...
	Writing back 25! Sending broadcast on tag 24!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		27 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 27!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 28 in the ROB! rob_id: 27
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     30      29      27      26 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  1 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  1 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     1       1       1       -1          1           -1          -1          1           -1          -1         24 (head)
   25 ::     26     1       1       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     1       1       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     1       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 31, retired instructions: 24

Committing! Attempting to commit instructions...
	Committing 25!
Writeback! Attempting to writeback instructions...
	Writing back 26! Sending broadcast on tag 25!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		28 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 28!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 29 in the ROB! rob_id: 28
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     31      30      28      27 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  1 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  1 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     1       1       1       -1          1           -1          -1          1           -1          17         25 (head)
   26 ::     27     1       1       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     1       1       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     1       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 32, retired instructions: 25

Committing! Attempting to commit instructions...
	Committing 26!
	Mapping in RAT between R17 and rob id 25 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 27! Sending broadcast on tag 26!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		29 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 29!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 30 in the ROB! rob_id: 29
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     32      31      29      28 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  1 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     1       1       1       26          1           -1          -1          1           -1          12         26 (head)
   27 ::     28     1       1       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     1       1       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     1       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0


--------------------------------------------
Cycle count: 33, retired instructions: 26

Committing! Attempting to commit instructions...
	Committing 27!
	Mapping in RAT between R12 and rob id 26 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 28! Sending broadcast on tag 27!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		30 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 30!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 31 in the ROB! rob_id: 30
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     33      32      30      29 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     1       1       1       -1          1           -1          -1          1           -1          -1         27 (head)
   28 ::     29     1       1       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     1       1       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     1       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::      0     0       0       0        0          0            0           0          0            0           0          0 (tail)


--------------------------------------------
Cycle count: 34, retired instructions: 27

Committing! Attempting to commit instructions...
	Committing 28!
Writeback! Attempting to writeback instructions...
	Writing back 29! Sending broadcast on tag 28!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		31 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 31!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 32 in the ROB! rob_id: 31
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     34      33      31      30 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::      1     0       0       0       -1          1           -1          -1          1           -1          25          0 (tail)
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     1       1       1       -1          1           -1          -1          1           -1          -1         28 (head)
   29 ::     30     1       1       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     1       1       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     1       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 35, retired instructions: 28

Committing! Attempting to commit instructions...
	Committing 29!
Writeback! Attempting to writeback instructions...
	Writing back 30! Sending broadcast on tag 29!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		32 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 32!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 33 in the ROB! rob_id: 0
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     35      34      32      31 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    2 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     1       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::      2     0       0       0       -1          1           -1          -1          1           -1          26          1 (tail)
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     1       1       1       27          1           -1          -1          1           -1          -1         29 (head)
   30 ::     31     1       1       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     1       1       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 36, retired instructions: 29

Committing! Attempting to commit instructions...
	Committing 30!
Writeback! Attempting to writeback instructions...
	Writing back 31! Sending broadcast on tag 30!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		33 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 33!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 34 in the ROB! rob_id: 1
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 26 --> 1

 FE:     ID:     SCH:    EX:    
     36      35      33      32 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  1 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     1       1       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     1       0       0       12          1           -1          -1          1           -1          26          1
    2 ::      3     0       0       0       -1          1           -1          -1          1           -1          26          2 (tail)
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     1       1       1       27          1           -1          -1          1           -1          -1         30 (head)
   31 ::     32     1       1       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 37, retired instructions: 30

Committing! Attempting to commit instructions...
	Committing 31!
Writeback! Attempting to writeback instructions...
	Writing back 32! Sending broadcast on tag 31!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		34 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 34!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 35 in the ROB! rob_id: 2
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     37      36      34      33 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  1 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     1       1       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     1       1       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     1       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::      4     0       0       0       -1          1           -1          -1          1           -1          27          3 (tail)
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     1       1       1       26          1           -1          -1          1           -1          -1         31 (head)


--------------------------------------------
Cycle count: 38, retired instructions: 31

Committing! Attempting to commit instructions...
	Committing 32!
Writeback! Attempting to writeback instructions...
	Writing back 33! Sending broadcast on tag 0!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		35 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 35!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 36 in the ROB! rob_id: 3
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     38      37      35      34 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  1 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     1       1       1       26          1           -1          -1          1           -1          -1          0 (head)
    1 ::     34     1       1       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     1       1       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     1       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::      5     0       0       0       -1          1           -1          -1          1           -1          27          4 (tail)
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 39, retired instructions: 32

Committing! Attempting to commit instructions...
	Committing 33!
Writeback! Attempting to writeback instructions...
	Writing back 34! Sending broadcast on tag 1!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		36 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 36!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 37 in the ROB! rob_id: 4
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     39      38      36      35 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  1 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     1       1       1       12          1           -1          -1          1           -1          26          1 (head)
    2 ::     35     1       1       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     1       1       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     1       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::      6     0       0       0       -1          1           -1          -1          1           -1          -1          5 (tail)
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 40, retired instructions: 33

Committing! Attempting to commit instructions...
	Committing 34!
	Mapping in RAT between R26 and rob id 1 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 35! Sending broadcast on tag 2!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		37 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 37!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 38 in the ROB! rob_id: 5
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     40      39      37      36 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     1       1       1       25          1           -1          -1          1           -1          -1          2 (head)
    3 ::     36     1       1       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     1       1       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     1       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::      7     0       0       0       -1          1           -1          -1          1           -1          -1          6 (tail)
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 41, retired instructions: 34

Committing! Attempting to commit instructions...
	Committing 35!
Writeback! Attempting to writeback instructions...
	Writing back 36! Sending broadcast on tag 3!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		38 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 38!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 39 in the ROB! rob_id: 6
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     41      40      38      37 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     1       1       1       25          1           -1          -1          1           -1          -1          3 (head)
    4 ::     37     1       1       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     1       1       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     1       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::      8     0       0       0       -1          1           -1          -1          1           -1          -1          7 (tail)
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 42, retired instructions: 35

Committing! Attempting to commit instructions...
	Committing 36!
Writeback! Attempting to writeback instructions...
	Writing back 37! Sending broadcast on tag 4!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		39 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 39!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 40 in the ROB! rob_id: 7
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     42      41      39      38 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     1       1       1       24          1           -1          -1          1           -1          -1          4 (head)
    5 ::     38     1       1       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     1       1       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     1       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::      9     0       0       0       -1          1           -1          -1          1           -1          -1          8 (tail)
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 43, retired instructions: 36

Committing! Attempting to commit instructions...
	Committing 37!
Writeback! Attempting to writeback instructions...
	Writing back 38! Sending broadcast on tag 5!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		40 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 40!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 41 in the ROB! rob_id: 8
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     43      42      40      39 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     1       1       1       24          1           -1          -1          1           -1          -1          5 (head)
    6 ::     39     1       1       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     1       1       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     1       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     10     0       0       0       24          1           -1          -1          1           -1          24          9 (tail)
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 44, retired instructions: 37

Committing! Attempting to commit instructions...
	Committing 38!
Writeback! Attempting to writeback instructions...
	Writing back 39! Sending broadcast on tag 6!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		41 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 41!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 42 in the ROB! rob_id: 9
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     44      43      41      40 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  0 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     1       1       1       14          1           -1          -1          1           -1          -1          6 (head)
    7 ::     40     1       1       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     1       1       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     1       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     11     0       0       0       -1          1           -1          -1          1           -1          -1         10 (tail)
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 45, retired instructions: 38

Committing! Attempting to commit instructions...
	Committing 39!
Writeback! Attempting to writeback instructions...
	Writing back 40! Sending broadcast on tag 7!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		42 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 42!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 43 in the ROB! rob_id: 10
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 16 --> 10

 FE:     ID:     SCH:    EX:    
     45      44      42      41 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	    0 
   16 ::  1 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     1       1       1       14          1           -1          -1          1           -1          -1          7 (head)
    8 ::     41     1       1       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     1       1       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     1       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     12     0       0       0       -1          1           -1          -1          1           -1          -1         11 (tail)
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 46, retired instructions: 39

Committing! Attempting to commit instructions...
	Committing 40!
Writeback! Attempting to writeback instructions...
	Writing back 41! Sending broadcast on tag 8!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		43 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 43!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 44 in the ROB! rob_id: 11
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 15 --> 11

 FE:     ID:     SCH:    EX:    
     46      45      43      42 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  1 	   11 
   16 ::  1 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     1       1       1       16          1           -1          -1          1           -1          -1          8 (head)
    9 ::     42     1       1       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     1       1       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     1       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     13     0       0       0       -1          1           -1          -1          1           -1          -1         12 (tail)
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 47, retired instructions: 40

Committing! Attempting to commit instructions...
	Committing 41!
Writeback! Attempting to writeback instructions...
	Writing back 42! Sending broadcast on tag 9!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		44 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 44!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 45 in the ROB! rob_id: 12
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     47      46      44      43 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  1 	   11 
   16 ::  1 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     1       1       1       16          1           -1          -1          1           -1          -1          9 (head)
   10 ::     43     1       1       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     1       1       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     1       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     14     0       0       0       -1          1           -1          -1          1           -1          -1         13 (tail)
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 48, retired instructions: 41

Committing! Attempting to commit instructions...
	Committing 42!
Writeback! Attempting to writeback instructions...
	Writing back 43! Sending broadcast on tag 10!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		45 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 45!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 46 in the ROB! rob_id: 13
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     48      47      45      44 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  1 	   11 
   16 ::  1 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     1       1       1       17          1           -1          -1          1           -1          16         10 (head)
   11 ::     44     1       1       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     1       1       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     1       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     15     0       0       0       -1          1           -1          -1          1           -1          -1         14 (tail)
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 49, retired instructions: 42

Committing! Attempting to commit instructions...
	Committing 43!
	Mapping in RAT between R16 and rob id 10 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 44! Sending broadcast on tag 11!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		46 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 46!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 47 in the ROB! rob_id: 14
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     49      48      46      45 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  1 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     1       1       1       15          1           -1          -1          1           -1          15         11 (head)
   12 ::     45     1       1       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     1       1       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     1       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     16     0       0       0       -1          1           -1          -1          1           -1          -1         15 (tail)
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 50, retired instructions: 43

Committing! Attempting to commit instructions...
	Committing 44!
	Mapping in RAT between R15 and rob id 11 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 45! Sending broadcast on tag 12!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		47 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 47!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 48 in the ROB! rob_id: 15
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     50      49      47      46 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     1       1       1       -1          1           -1          -1          1           -1          -1         12 (head)
   13 ::     46     1       1       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     1       1       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     1       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     17     0       0       0       -1          1           -1          -1          1           -1          17         16 (tail)
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 51, retired instructions: 44

Committing! Attempting to commit instructions...
	Committing 45!
Writeback! Attempting to writeback instructions...
	Writing back 46! Sending broadcast on tag 13!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		48 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 48!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 49 in the ROB! rob_id: 16
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     51      50      48      47 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     1       1       1       -1          1           -1          -1          1           -1          -1         13 (head)
   14 ::     47     1       1       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     1       1       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     1       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     18     0       0       0       -1          1           -1          -1          1           -1          21         17 (tail)
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 52, retired instructions: 45

Committing! Attempting to commit instructions...
	Committing 46!
Writeback! Attempting to writeback instructions...
	Writing back 47! Sending broadcast on tag 14!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		49 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 49!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 50 in the ROB! rob_id: 17
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     52      51      49      48 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     1       1       1       18          1           -1          -1          1           -1          -1         14 (head)
   15 ::     48     1       1       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     1       1       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     1       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     19     0       0       0       -1          1           -1          -1          1           -1          21         18 (tail)
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 53, retired instructions: 46

Committing! Attempting to commit instructions...
	Committing 47!
Writeback! Attempting to writeback instructions...
	Writing back 48! Sending broadcast on tag 15!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		50 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 50!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 51 in the ROB! rob_id: 18
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     53      52      50      49 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     1       1       1       18          1           -1          -1          1           -1          -1         15 (head)
   16 ::     49     1       1       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     1       1       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     1       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     20     0       0       0       -1          1           -1          -1          1           -1          20         19 (tail)
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 54, retired instructions: 47

Committing! Attempting to commit instructions...
	Committing 48!
Writeback! Attempting to writeback instructions...
	Writing back 49! Sending broadcast on tag 16!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		51 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 51!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 52 in the ROB! rob_id: 19
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     54      53      51      50 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	    4 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     1       1       1       20          1           -1          -1          1           -1          -1         16 (head)
   17 ::     50     1       1       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     1       1       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     1       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     21     0       0       0       -1          1           -1          -1          1           -1          20         20 (tail)
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 55, retired instructions: 48

Committing! Attempting to commit instructions...
	Committing 49!
Writeback! Attempting to writeback instructions...
	Writing back 50! Sending broadcast on tag 17!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		52 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 52!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 53 in the ROB! rob_id: 20
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 27 --> 20

 FE:     ID:     SCH:    EX:    
     55      54      52      51 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  1 	   20 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     1       1       1       20          1           -1          -1          1           -1          -1         17 (head)
   18 ::     51     1       1       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     1       1       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     1       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     22     0       0       0       -1          1           -1          -1          1           -1          18         21 (tail)
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 56, retired instructions: 49

Committing! Attempting to commit instructions...
	Committing 50!
Writeback! Attempting to writeback instructions...
	Writing back 51! Sending broadcast on tag 18!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		53 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 53!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 54 in the ROB! rob_id: 21
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 27 --> 21

 FE:     ID:     SCH:    EX:    
     56      55      53      52 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  1 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     1       1       1       21          1           -1          -1          1           -1          -1         18 (head)
   19 ::     52     1       1       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     1       1       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     1       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     23     0       0       0       -1          1           -1          -1          1           -1          18         22 (tail)
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 57, retired instructions: 50

Committing! Attempting to commit instructions...
	Committing 51!
Writeback! Attempting to writeback instructions...
	Writing back 52! Sending broadcast on tag 19!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		54 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 54!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 55 in the ROB! rob_id: 22
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     57      56      54      53 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  1 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     1       1       1       21          1           -1          -1          1           -1          -1         19 (head)
   20 ::     53     1       1       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     1       1       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     1       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     24     0       0       0       -1          1           -1          -1          1           -1          -1         23 (tail)
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 58, retired instructions: 51

Committing! Attempting to commit instructions...
	Committing 52!
Writeback! Attempting to writeback instructions...
	Writing back 53! Sending broadcast on tag 20!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		55 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 55!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 56 in the ROB! rob_id: 23
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     58      57      55      54 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  1 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     1       1       1       -1          1           -1          -1          1           -1          27         20 (head)
   21 ::     54     1       1       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     1       1       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     1       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     25     0       0       0       -1          1           -1          -1          1           -1          -1         24 (tail)
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 59, retired instructions: 52

Committing! Attempting to commit instructions...
	Committing 53!
Writeback! Attempting to writeback instructions...
	Writing back 54! Sending broadcast on tag 21!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		56 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 56!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 57 in the ROB! rob_id: 24
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     59      58      56      55 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  1 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     1       1       1       -1          1           -1          -1          1           -1          27         21 (head)
   22 ::     55     1       1       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     1       1       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     1       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     26     0       0       0       -1          1           -1          -1          1           -1          17         25 (tail)
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 60, retired instructions: 53

Committing! Attempting to commit instructions...
	Committing 54!
	Mapping in RAT between R27 and rob id 21 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 55! Sending broadcast on tag 22!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		57 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 57!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 58 in the ROB! rob_id: 25
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     60      59      57      56 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     1       1       1       -1          1           -1          -1          1           -1          -1         22 (head)
   23 ::     56     1       1       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     1       1       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     1       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     27     0       0       0       26          1           -1          -1          1           -1          12         26 (tail)
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 61, retired instructions: 54

Committing! Attempting to commit instructions...
	Committing 55!
Writeback! Attempting to writeback instructions...
	Writing back 56! Sending broadcast on tag 23!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		58 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 58!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 59 in the ROB! rob_id: 26
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     61      60      58      57 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     1       1       1       -1          1           -1          -1          1           -1          -1         23 (head)
   24 ::     57     1       1       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     1       1       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     1       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     28     0       0       0       -1          1           -1          -1          1           -1          -1         27 (tail)
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 62, retired instructions: 55

Committing! Attempting to commit instructions...
	Committing 56!
Writeback! Attempting to writeback instructions...
	Writing back 57! Sending broadcast on tag 24!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		59 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 59!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 60 in the ROB! rob_id: 27
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     62      61      59      58 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     1       1       1       -1          1           -1          -1          1           -1          -1         24 (head)
   25 ::     58     1       1       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     1       1       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     1       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     29     0       0       0       -1          1           -1          -1          1           -1          -1         28 (tail)
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 63, retired instructions: 56

Committing! Attempting to commit instructions...
	Committing 57!
Writeback! Attempting to writeback instructions...
	Writing back 58! Sending broadcast on tag 25!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		60 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 60!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 61 in the ROB! rob_id: 28
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     63      62      60      59 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     1       1       1       -1          1           -1          -1          1           -1          -1         25 (head)
   26 ::     59     1       1       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     1       1       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     1       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     30     0       0       0       27          1           -1          -1          1           -1          -1         29 (tail)
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 64, retired instructions: 57

Committing! Attempting to commit instructions...
	Committing 58!
Writeback! Attempting to writeback instructions...
	Writing back 59! Sending broadcast on tag 26!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		61 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 61!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 62 in the ROB! rob_id: 29
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     64      63      61      60 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     1       1       1       -1          1           -1          -1          1           -1          -1         26 (head)
   27 ::     60     1       1       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     1       1       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     1       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     31     0       0       0       27          1           -1          -1          1           -1          -1         30 (tail)
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31


--------------------------------------------
Cycle count: 65, retired instructions: 58

Committing! Attempting to commit instructions...
	Committing 59!
Writeback! Attempting to writeback instructions...
	Writing back 60! Sending broadcast on tag 27!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		62 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 62!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 63 in the ROB! rob_id: 30
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     65      64      62      61 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  0 	   11 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     1       1       1       -1          1           -1          -1          1           -1          -1         27 (head)
   28 ::     61     1       1       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     1       1       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     1       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     32     0       0       0       26          1           -1          -1          1           -1          -1         31 (tail)


--------------------------------------------
Cycle count: 66, retired instructions: 59

Committing! Attempting to commit instructions...
	Committing 60!
Writeback! Attempting to writeback instructions...
	Writing back 61! Sending broadcast on tag 28!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		63 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 63!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 64 in the ROB! rob_id: 31
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 15 --> 31

 FE:     ID:     SCH:    EX:    
     66      65      63      62 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  1 	   31 
   16 ::  0 	   10 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     33     0       0       0       26          1           -1          -1          1           -1          -1          0 (tail)
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     1       1       1       -1          1           -1          -1          1           -1          -1         28 (head)
   29 ::     62     1       1       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     1       1       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     1       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 67, retired instructions: 60

Committing! Attempting to commit instructions...
	Committing 61!
Writeback! Attempting to writeback instructions...
	Writing back 62! Sending broadcast on tag 29!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		64 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 64!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 65 in the ROB! rob_id: 0
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 16 --> 0

 FE:     ID:     SCH:    EX:    
     67      66      64      63 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  1 	   31 
   16 ::  1 	    0 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     1       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     34     0       0       0       12          1           -1          -1          1           -1          26          1 (tail)
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     1       1       1       -1          1           -1          -1          1           -1          -1         29 (head)
   30 ::     63     1       1       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     1       1       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 68, retired instructions: 61

Committing! Attempting to commit instructions...
	Committing 62!
Writeback! Attempting to writeback instructions...
	Writing back 63! Sending broadcast on tag 30!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		65 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 65!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 66 in the ROB! rob_id: 1
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 16 --> 1

 FE:     ID:     SCH:    EX:    
     68      67      65      64 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    0 
   15 ::  1 	   31 
   16 ::  1 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     1       1       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     1       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     35     0       0       0       25          1           -1          -1          1           -1          -1          2 (tail)
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     1       1       1       -1          1           -1          -1          1           -1          -1         30 (head)
   31 ::     64     1       1       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 69, retired instructions: 62

Committing! Attempting to commit instructions...
	Committing 63!
Writeback! Attempting to writeback instructions...
	Writing back 64! Sending broadcast on tag 31!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		66 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 66!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 67 in the ROB! rob_id: 2
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 14 --> 2

 FE:     ID:     SCH:    EX:    
     69      68      66      65 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	    2 
   15 ::  1 	   31 
   16 ::  1 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     1       1       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     1       1       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     1       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     36     0       0       0       25          1           -1          -1          1           -1          -1          3 (tail)
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     1       1       1       15          1           -1          -1          1           -1          15         31 (head)


--------------------------------------------
Cycle count: 70, retired instructions: 63

Committing! Attempting to commit instructions...
	Committing 64!
	Mapping in RAT between R15 and rob id 31 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 65! Sending broadcast on tag 0!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		67 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 67!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 68 in the ROB! rob_id: 3
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 14 --> 3

 FE:     ID:     SCH:    EX:    
     70      69      67      66 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	    3 
   15 ::  0 	   31 
   16 ::  1 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    9 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     1       1       1       -1          1           -1          -1          1           -1          16          0 (head)
    1 ::     66     1       1       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     1       1       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     1       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     37     0       0       0       24          1           -1          -1          1           -1          -1          4 (tail)
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 71, retired instructions: 64

Committing! Attempting to commit instructions...
	Committing 65!
Writeback! Attempting to writeback instructions...
	Writing back 66! Sending broadcast on tag 1!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		68 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 68!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 69 in the ROB! rob_id: 4
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 24 --> 4

 FE:     ID:     SCH:    EX:    
     71      70      68      67 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	    3 
   15 ::  0 	   31 
   16 ::  1 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    4 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     1       1       1       -1          1           -1          -1          1           -1          16          1 (head)
    2 ::     67     1       1       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     1       1       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     1       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     38     0       0       0       24          1           -1          -1          1           -1          -1          5 (tail)
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 72, retired instructions: 65

Committing! Attempting to commit instructions...
	Committing 66!
	Mapping in RAT between R16 and rob id 1 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 67! Sending broadcast on tag 2!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		69 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 69!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 70 in the ROB! rob_id: 5
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 24 --> 5

 FE:     ID:     SCH:    EX:    
     72      71      69      68 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    5 
   25 ::  0 	    0 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     1       1       1       -1          1           -1          -1          1           -1          14          2 (head)
    3 ::     68     1       1       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     1       1       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     1       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     39     0       0       0       14          1           -1          -1          1           -1          -1          6 (tail)
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 73, retired instructions: 66

Committing! Attempting to commit instructions...
	Committing 67!
Writeback! Attempting to writeback instructions...
	Writing back 68! Sending broadcast on tag 3!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		70 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 70!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 71 in the ROB! rob_id: 6
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 25 --> 6

 FE:     ID:     SCH:    EX:    
     73      72      70      69 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    5 
   25 ::  1 	    6 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     1       1       1       -1          1           -1          -1          1           -1          14          3 (head)
    4 ::     69     1       1       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     1       1       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     1       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     40     0       0       0       14          1           -1          -1          1           -1          -1          7 (tail)
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 74, retired instructions: 67

Committing! Attempting to commit instructions...
	Committing 68!
	Mapping in RAT between R14 and rob id 3 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 69! Sending broadcast on tag 4!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		71 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 71!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 72 in the ROB! rob_id: 7
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 25 --> 7

 FE:     ID:     SCH:    EX:    
     74      73      71      70 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    5 
   25 ::  1 	    7 
   26 ::  0 	    1 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     1       1       1       -1          1           -1          -1          1           -1          24          4 (head)
    5 ::     70     1       1       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     1       1       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     1       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     41     0       0       0       16          1           -1          -1          1           -1          -1          8 (tail)
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 75, retired instructions: 68

Committing! Attempting to commit instructions...
	Committing 69!
Writeback! Attempting to writeback instructions...
	Writing back 70! Sending broadcast on tag 5!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		72 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 72!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 73 in the ROB! rob_id: 8
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 26 --> 8

 FE:     ID:     SCH:    EX:    
     75      74      72      71 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	    5 
   25 ::  1 	    7 
   26 ::  1 	    8 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     1       1       1       -1          1           -1          -1          1           -1          24          5 (head)
    6 ::     71     1       1       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     1       1       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     1       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     42     0       0       0       16          1           -1          -1          1           -1          -1          9 (tail)
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 76, retired instructions: 69

Committing! Attempting to commit instructions...
	Committing 70!
	Mapping in RAT between R24 and rob id 5 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 71! Sending broadcast on tag 6!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		73 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 73!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 74 in the ROB! rob_id: 9
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 26 --> 9

 FE:     ID:     SCH:    EX:    
     76      75      73      72 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    5 
   25 ::  1 	    7 
   26 ::  1 	    9 
   27 ::  0 	   21 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     1       1       1       -1          1           -1          -1          1           -1          25          6 (head)
    7 ::     72     1       1       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     1       1       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     1       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     43     0       0       0       17          1           -1          -1          1           -1          16         10 (tail)
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 77, retired instructions: 70

Committing! Attempting to commit instructions...
	Committing 71!
Writeback! Attempting to writeback instructions...
	Writing back 72! Sending broadcast on tag 7!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		74 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 74!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 75 in the ROB! rob_id: 10
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 27 --> 10

 FE:     ID:     SCH:    EX:    
     77      76      74      73 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    5 
   25 ::  1 	    7 
   26 ::  1 	    9 
   27 ::  1 	   10 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     1       1       1       -1          1           -1          -1          1           -1          25          7 (head)
    8 ::     73     1       1       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     1       1       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     1       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     44     0       0       0       15          1           -1          -1          1           -1          15         11 (tail)
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 78, retired instructions: 71

Committing! Attempting to commit instructions...
	Committing 72!
	Mapping in RAT between R25 and rob id 7 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 73! Sending broadcast on tag 8!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		75 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 75!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 76 in the ROB! rob_id: 11
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 27 --> 11

 FE:     ID:     SCH:    EX:    
     78      77      75      74 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    5 
   25 ::  0 	    7 
   26 ::  1 	    9 
   27 ::  1 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     1       1       1       -1          1           -1          -1          1           -1          26          8 (head)
    9 ::     74     1       1       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     1       1       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     1       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     45     0       0       0       -1          1           -1          -1          1           -1          -1         12 (tail)
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 79, retired instructions: 72

Committing! Attempting to commit instructions...
	Committing 73!
Writeback! Attempting to writeback instructions...
	Writing back 74! Sending broadcast on tag 9!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		76 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 76!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 77 in the ROB! rob_id: 12
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     79      78      76      75 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    5 
   25 ::  0 	    7 
   26 ::  1 	    9 
   27 ::  1 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     1       1       1       -1          1           -1          -1          1           -1          26          9 (head)
   10 ::     75     1       1       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     1       1       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     1       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     46     0       0       0       -1          1           -1          -1          1           -1          -1         13 (tail)
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 80, retired instructions: 73

Committing! Attempting to commit instructions...
	Committing 74!
	Mapping in RAT between R26 and rob id 9 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 75! Sending broadcast on tag 10!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		77 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 77!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 78 in the ROB! rob_id: 13
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     80      79      77      76 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    5 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  1 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     1       1       1       -1          1           -1          -1          1           -1          27         10 (head)
   11 ::     76     1       1       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     1       1       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     1       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     47     0       0       0       18          1           -1          -1          1           -1          -1         14 (tail)
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 81, retired instructions: 74

Committing! Attempting to commit instructions...
	Committing 75!
Writeback! Attempting to writeback instructions...
	Writing back 76! Sending broadcast on tag 11!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		78 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 78!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 79 in the ROB! rob_id: 14
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     81      80      78      77 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    5 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  1 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     1       1       1       -1          1           -1          -1          1           -1          27         11 (head)
   12 ::     77     1       1       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     1       1       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     1       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     48     0       0       0       18          1           -1          -1          1           -1          -1         15 (tail)
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 82, retired instructions: 75

Committing! Attempting to commit instructions...
	Committing 76!
	Mapping in RAT between R27 and rob id 11 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 77! Sending broadcast on tag 12!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		79 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 79!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 80 in the ROB! rob_id: 15
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     82      81      79      78 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	    5 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     1       1       1       -1          1           -1          -1          1           -1          -1         12 (head)
   13 ::     78     1       1       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     1       1       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     1       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     49     0       0       0       20          1           -1          -1          1           -1          -1         16 (tail)
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 83, retired instructions: 76

Committing! Attempting to commit instructions...
	Committing 77!
Writeback! Attempting to writeback instructions...
	Writing back 78! Sending broadcast on tag 13!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		80 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 80!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 81 in the ROB! rob_id: 16
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 24 --> 16

 FE:     ID:     SCH:    EX:    
     83      82      80      79 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   16 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     1       1       1       -1          1           -1          -1          1           -1          -1         13 (head)
   14 ::     79     1       1       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     1       1       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     1       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     50     0       0       0       20          1           -1          -1          1           -1          -1         17 (tail)
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 84, retired instructions: 77

Committing! Attempting to commit instructions...
	Committing 78!
Writeback! Attempting to writeback instructions...
	Writing back 79! Sending broadcast on tag 14!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		81 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 81!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 82 in the ROB! rob_id: 17
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     84      83      81      80 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   16 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     1       1       1       -1          1           -1          -1          1           -1          -1         14 (head)
   15 ::     80     1       1       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     1       1       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     1       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     51     0       0       0       21          1           -1          -1          1           -1          -1         18 (tail)
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 85, retired instructions: 78

Committing! Attempting to commit instructions...
	Committing 79!
Writeback! Attempting to writeback instructions...
	Writing back 80! Sending broadcast on tag 15!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		82 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 82!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 83 in the ROB! rob_id: 18
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     85      84      82      81 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  0 	   31 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   16 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     1       1       1       -1          1           -1          -1          1           -1          -1         15 (head)
   16 ::     81     1       1       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     1       1       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     1       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     52     0       0       0       21          1           -1          -1          1           -1          -1         19 (tail)
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 86, retired instructions: 79

Committing! Attempting to commit instructions...
	Committing 80!
Writeback! Attempting to writeback instructions...
	Writing back 81! Sending broadcast on tag 16!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		83 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 83!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 84 in the ROB! rob_id: 19
		src_reg1 has no alias in the RAT! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 15 --> 19

 FE:     ID:     SCH:    EX:    
     86      85      83      82 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  1 	   19 
   16 ::  0 	    1 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   16 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     1       1       1       24          1           -1          -1          1           -1          24         16 (head)
   17 ::     82     1       1       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     1       1       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     1       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     53     0       0       0       -1          1           -1          -1          1           -1          27         20 (tail)
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 87, retired instructions: 80

Committing! Attempting to commit instructions...
	Committing 81!
	Mapping in RAT between R24 and rob id 16 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 82! Sending broadcast on tag 17!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		84 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 84!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 85 in the ROB! rob_id: 20
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 16 --> 20

 FE:     ID:     SCH:    EX:    
     87      86      84      83 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  1 	   19 
   16 ::  1 	   20 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   16 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     1       1       1       -1          1           -1          -1          1           -1          -1         17 (head)
   18 ::     83     1       1       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     1       1       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     1       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     54     0       0       0       -1          1           -1          -1          1           -1          27         21 (tail)
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 88, retired instructions: 81

Committing! Attempting to commit instructions...
	Committing 82!
Writeback! Attempting to writeback instructions...
	Writing back 83! Sending broadcast on tag 18!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		85 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 85!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 86 in the ROB! rob_id: 21
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 16 --> 21

 FE:     ID:     SCH:    EX:    
     88      87      85      84 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	    3 
   15 ::  1 	   19 
   16 ::  1 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   16 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     1       1       1       -1          1           -1          -1          1           -1          -1         18 (head)
   19 ::     84     1       1       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     1       1       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     1       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     55     0       0       0       -1          1           -1          -1          1           -1          -1         22 (tail)
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 89, retired instructions: 82

Committing! Attempting to commit instructions...
	Committing 83!
Writeback! Attempting to writeback instructions...
	Writing back 84! Sending broadcast on tag 19!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		86 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 86!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 87 in the ROB! rob_id: 22
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 14 --> 22

 FE:     ID:     SCH:    EX:    
     89      88      86      85 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	   22 
   15 ::  1 	   19 
   16 ::  1 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   16 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     1       1       1       15          1           -1          -1          1           -1          15         19 (head)
   20 ::     85     1       1       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     1       1       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     1       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     56     0       0       0       -1          1           -1          -1          1           -1          -1         23 (tail)
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 90, retired instructions: 83

Committing! Attempting to commit instructions...
	Committing 84!
	Mapping in RAT between R15 and rob id 19 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 85! Sending broadcast on tag 20!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		87 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 87!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 88 in the ROB! rob_id: 23
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 14 --> 23

 FE:     ID:     SCH:    EX:    
     90      89      87      86 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	   23 
   15 ::  0 	   19 
   16 ::  1 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   16 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     1       1       1       -1          1           -1          -1          1           -1          16         20 (head)
   21 ::     86     1       1       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     1       1       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     1       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     57     0       0       0       -1          1           -1          -1          1           -1          -1         24 (tail)
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 91, retired instructions: 84

Committing! Attempting to commit instructions...
	Committing 85!
Writeback! Attempting to writeback instructions...
	Writing back 86! Sending broadcast on tag 21!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		88 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 88!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 89 in the ROB! rob_id: 24
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 24 --> 24

 FE:     ID:     SCH:    EX:    
     91      90      88      87 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	   23 
   15 ::  0 	   19 
   16 ::  1 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   24 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     1       1       1       -1          1           -1          -1          1           -1          16         21 (head)
   22 ::     87     1       1       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     1       1       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     1       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     58     0       0       0       -1          1           -1          -1          1           -1          -1         25 (tail)
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 92, retired instructions: 85

Committing! Attempting to commit instructions...
	Committing 86!
	Mapping in RAT between R16 and rob id 21 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 87! Sending broadcast on tag 22!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		89 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 89!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 90 in the ROB! rob_id: 25
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 24 --> 25

 FE:     ID:     SCH:    EX:    
     92      91      89      88 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   25 
   25 ::  0 	    7 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     1       1       1       -1          1           -1          -1          1           -1          14         22 (head)
   23 ::     88     1       1       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     1       1       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     1       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     59     0       0       0       -1          1           -1          -1          1           -1          -1         26 (tail)
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 93, retired instructions: 86

Committing! Attempting to commit instructions...
	Committing 87!
Writeback! Attempting to writeback instructions...
	Writing back 88! Sending broadcast on tag 23!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		90 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 90!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 91 in the ROB! rob_id: 26
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 25 --> 26

 FE:     ID:     SCH:    EX:    
     93      92      90      89 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  1 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   25 
   25 ::  1 	   26 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     1       1       1       -1          1           -1          -1          1           -1          14         23 (head)
   24 ::     89     1       1       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     1       1       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     1       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     60     0       0       0       -1          1           -1          -1          1           -1          -1         27 (tail)
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 94, retired instructions: 87

Committing! Attempting to commit instructions...
	Committing 88!
	Mapping in RAT between R14 and rob id 23 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 89! Sending broadcast on tag 24!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		91 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 91!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 92 in the ROB! rob_id: 27
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 25 --> 27

 FE:     ID:     SCH:    EX:    
     94      93      91      90 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   25 
   25 ::  1 	   27 
   26 ::  0 	    9 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     1       1       1       -1          1           -1          -1          1           -1          24         24 (head)
   25 ::     90     1       1       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     1       1       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     1       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     61     0       0       0       -1          1           -1          -1          1           -1          -1         28 (tail)
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 95, retired instructions: 88

Committing! Attempting to commit instructions...
	Committing 89!
Writeback! Attempting to writeback instructions...
	Writing back 90! Sending broadcast on tag 25!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		92 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 92!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 93 in the ROB! rob_id: 28
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 26 --> 28

 FE:     ID:     SCH:    EX:    
     95      94      92      91 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  1 	   25 
   25 ::  1 	   27 
   26 ::  1 	   28 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     1       1       1       -1          1           -1          -1          1           -1          24         25 (head)
   26 ::     91     1       1       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     1       1       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     1       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     62     0       0       0       -1          1           -1          -1          1           -1          -1         29 (tail)
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 96, retired instructions: 89

Committing! Attempting to commit instructions...
	Committing 90!
	Mapping in RAT between R24 and rob id 25 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 91! Sending broadcast on tag 26!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		93 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 93!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 94 in the ROB! rob_id: 29
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 26 --> 29

 FE:     ID:     SCH:    EX:    
     96      95      93      92 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  1 	   27 
   26 ::  1 	   29 
   27 ::  0 	   11 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     1       1       1       -1          1           -1          -1          1           -1          25         26 (head)
   27 ::     92     1       1       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     1       1       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     1       0       0       -1          1           -1          -1          1           -1          26         29
   30 ::     63     0       0       0       -1          1           -1          -1          1           -1          -1         30 (tail)
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31


--------------------------------------------
Cycle count: 97, retired instructions: 90

Committing! Attempting to commit instructions...
	Committing 91!
Writeback! Attempting to writeback instructions...
	Writing back 92! Sending broadcast on tag 27!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		94 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 94!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 95 in the ROB! rob_id: 30
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 27 --> 30

 FE:     ID:     SCH:    EX:    
     97      96      94      93 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  1 	   27 
   26 ::  1 	   29 
   27 ::  1 	   30 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     1       1       1       -1          1           -1          -1          1           -1          25         27 (head)
   28 ::     93     1       1       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     1       1       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     1       0       0       -1          1           -1          -1          1           -1          27         30
   31 ::     64     0       0       0       15          1           -1          -1          1           -1          15         31 (tail)


--------------------------------------------
Cycle count: 98, retired instructions: 91

Committing! Attempting to commit instructions...
	Committing 92!
	Mapping in RAT between R25 and rob id 27 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 93! Sending broadcast on tag 28!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		95 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 95!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 96 in the ROB! rob_id: 31
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 27 --> 31

 FE:     ID:     SCH:    EX:    
     98      97      95      94 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  1 	   29 
   27 ::  1 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     65     0       0       0       -1          1           -1          -1          1           -1          16          0 (tail)
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     1       1       1       -1          1           -1          -1          1           -1          26         28 (head)
   29 ::     94     1       1       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     1       1       0       -1          1           -1          -1          1           -1          27         30
   31 ::     96     1       0       0       -1          1           -1          -1          1           -1          27         31


--------------------------------------------
Cycle count: 99, retired instructions: 92

Committing! Attempting to commit instructions...
	Committing 93!
Writeback! Attempting to writeback instructions...
	Writing back 94! Sending broadcast on tag 29!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		96 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 96!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 97 in the ROB! rob_id: 0
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
     99      98      96      95 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  1 	   29 
   27 ::  1 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     97     1       0       0       -1          1           -1          -1          1           -1          -1          0
    1 ::     66     0       0       0       -1          1           -1          -1          1           -1          16          1 (tail)
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     0       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     1       1       1       -1          1           -1          -1          1           -1          26         29 (head)
   30 ::     95     1       1       0       -1          1           -1          -1          1           -1          27         30
   31 ::     96     1       1       0       -1          1           -1          -1          1           -1          27         31


--------------------------------------------
Cycle count: 100, retired instructions: 93

Committing! Attempting to commit instructions...
	Committing 94!
	Mapping in RAT between R26 and rob id 29 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 95! Sending broadcast on tag 30!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		97 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 97!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 98 in the ROB! rob_id: 1
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.

 FE:     ID:     SCH:    EX:    
    100      99      97      96 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	   25 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  0 	   29 
   27 ::  1 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     97     1       1       0       -1          1           -1          -1          1           -1          -1          0
    1 ::     98     1       0       0       -1          1           -1          -1          1           -1          -1          1
    2 ::     67     0       0       0       -1          1           -1          -1          1           -1          14          2 (tail)
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     0       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     0       0       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     1       1       1       -1          1           -1          -1          1           -1          27         30 (head)
   31 ::     96     1       1       0       -1          1           -1          -1          1           -1          27         31


--------------------------------------------
Cycle count: 101, retired instructions: 94

Committing! Attempting to commit instructions...
	Committing 95!
Writeback! Attempting to writeback instructions...
	Writing back 96! Sending broadcast on tag 31!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		98 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 98!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 99 in the ROB! rob_id: 2
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 17 --> 2

 FE:     ID:     SCH:    EX:    
 ------     100      98      97 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  1 	    2 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  0 	   29 
   27 ::  1 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     97     1       1       0       -1          1           -1          -1          1           -1          -1          0
    1 ::     98     1       1       0       -1          1           -1          -1          1           -1          -1          1
    2 ::     99     1       0       0       -1          1           -1          -1          1           -1          17          2
    3 ::     68     0       0       0       -1          1           -1          -1          1           -1          14          3 (tail)
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     0       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     0       0       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     0       0       0       -1          1           -1          -1          1           -1          27         30
   31 ::     96     1       1       1       -1          1           -1          -1          1           -1          27         31 (head)


--------------------------------------------
Cycle count: 102, retired instructions: 95

Committing! Attempting to commit instructions...
	Committing 96!
	Mapping in RAT between R27 and rob id 31 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	Writing back 97! Sending broadcast on tag 0!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		99 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 99!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Allocating entry for 100 in the ROB! rob_id: 3
		src_reg1 is not a needed register! Ready by default.
		src_reg2 is not a needed register! Ready by default.
		Creating an alias in the RAT: 17 --> 3

 FE:     ID:     SCH:    EX:    
 ------  ------      99      98 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  1 	    3 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  0 	   29 
   27 ::  0 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     97     1       1       1       -1          1           -1          -1          1           -1          -1          0 (head)
    1 ::     98     1       1       0       -1          1           -1          -1          1           -1          -1          1
    2 ::     99     1       1       0       -1          1           -1          -1          1           -1          17          2
    3 ::    100     1       0       0       -1          1           -1          -1          1           -1          17          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4 (tail)
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     0       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     0       0       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     0       0       0       -1          1           -1          -1          1           -1          27         30
   31 ::     96     0       0       0       -1          1           -1          -1          1           -1          27         31


--------------------------------------------
Cycle count: 103, retired instructions: 96

Committing! Attempting to commit instructions...
	Committing 97!
Writeback! Attempting to writeback instructions...
	Writing back 98! Sending broadcast on tag 1!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		100 can possibly execute! Checking if it can go...
		Both src registers ready! Executing 100!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Unable to add to to pipeline 0! Reason: Instruction is not valid!

 FE:     ID:     SCH:    EX:    
 ------  ------     100      99 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  1 	    3 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  0 	   29 
   27 ::  0 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     97     0       0       0       -1          1           -1          -1          1           -1          -1          0
    1 ::     98     1       1       1       -1          1           -1          -1          1           -1          -1          1 (head)
    2 ::     99     1       1       0       -1          1           -1          -1          1           -1          17          2
    3 ::    100     1       1       0       -1          1           -1          -1          1           -1          17          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4 (tail)
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     0       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     0       0       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     0       0       0       -1          1           -1          -1          1           -1          27         30
   31 ::     96     0       0       0       -1          1           -1          -1          1           -1          27         31


--------------------------------------------
Cycle count: 104, retired instructions: 97

Committing! Attempting to commit instructions...
	Committing 98!
Writeback! Attempting to writeback instructions...
	Writing back 99! Sending broadcast on tag 2!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		Couldn't find any instructions to execute!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Unable to add to to pipeline 0! Reason: Instruction is not valid!

 FE:     ID:     SCH:    EX:    
 ------  ------  ------     100 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  1 	    3 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  0 	   29 
   27 ::  0 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     97     0       0       0       -1          1           -1          -1          1           -1          -1          0
    1 ::     98     0       0       0       -1          1           -1          -1          1           -1          -1          1
    2 ::     99     1       1       1       -1          1           -1          -1          1           -1          17          2 (head)
    3 ::    100     1       1       0       -1          1           -1          -1          1           -1          17          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4 (tail)
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     0       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     0       0       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     0       0       0       -1          1           -1          -1          1           -1          27         30
   31 ::     96     0       0       0       -1          1           -1          -1          1           -1          27         31


--------------------------------------------
Cycle count: 105, retired instructions: 98

Committing! Attempting to commit instructions...
	Committing 99!
Writeback! Attempting to writeback instructions...
	Writing back 100! Sending broadcast on tag 3!
	EX latch #1 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		Couldn't find any instructions to execute!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Unable to add to to pipeline 0! Reason: Instruction is not valid!

 FE:     ID:     SCH:    EX:    
 ------  ------  ------  ------ 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  1 	    3 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  0 	   29 
   27 ::  0 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     97     0       0       0       -1          1           -1          -1          1           -1          -1          0
    1 ::     98     0       0       0       -1          1           -1          -1          1           -1          -1          1
    2 ::     99     0       0       0       -1          1           -1          -1          1           -1          17          2
    3 ::    100     1       1       1       -1          1           -1          -1          1           -1          17          3 (head)
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4 (tail)
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     0       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     0       0       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     0       0       0       -1          1           -1          -1          1           -1          27         30
   31 ::     96     0       0       0       -1          1           -1          -1          1           -1          27         31


--------------------------------------------
Cycle count: 106, retired instructions: 99

Committing! Attempting to commit instructions...
	Committing 100!
	Mapping in RAT between R17 and rob id 3 exists. Resetting RAT entry!
Writeback! Attempting to writeback instructions...
	EX latch #0 is invalid! Can no longer writeback!
Scheduling! Policy: In-Order
	Checking if we can schedule in pipeline 0...
		Couldn't find any instructions to execute!
Issuing! Attempting to add entries to the ROB...
	Checking if we can issue on pipeline 0...
		Unable to add to to pipeline 0! Reason: Instruction is not valid!

 FE:     ID:     SCH:    EX:    
 ------  ------  ------  ------ 

Current RAT state:
Entry  Valid	prf_id
    0 ::  0 	    0 
    1 ::  0 	    0 
    2 ::  0 	    0 
    3 ::  0 	    0 
    4 ::  0 	    0 
    5 ::  0 	    0 
    6 ::  0 	    0 
    7 ::  0 	    0 
    8 ::  0 	    0 
    9 ::  0 	    0 
   10 ::  0 	    0 
   11 ::  0 	    0 
   12 ::  0 	   26 
   13 ::  0 	    0 
   14 ::  0 	   23 
   15 ::  0 	   19 
   16 ::  0 	   21 
   17 ::  0 	    3 
   18 ::  0 	   22 
   19 ::  0 	    0 
   20 ::  0 	   20 
   21 ::  0 	   18 
   22 ::  0 	    0 
   23 ::  0 	    0 
   24 ::  0 	   25 
   25 ::  0 	   27 
   26 ::  0 	   29 
   27 ::  0 	   31 
   28 ::  0 	    0 
   29 ::  0 	    0 
   30 ::  0 	    0 
   31 ::  0 	    0 

Current EXEQ state:
Entry  Valid  Inst  Wait Cycles
    0 ::  0     0 	    0 
    1 ::  0     0 	    0 
    2 ::  0     0 	    0 
    3 ::  0     0 	    0 
    4 ::  0     0 	    0 
    5 ::  0     0 	    0 
    6 ::  0     0 	    0 
    7 ::  0     0 	    0 
    8 ::  0     0 	    0 
    9 ::  0     0 	    0 
   10 ::  0     0 	    0 
   11 ::  0     0 	    0 
   12 ::  0     0 	    0 
   13 ::  0     0 	    0 
   14 ::  0     0 	    0 
   15 ::  0     0 	    0 

Current ROB state:
Entry		Inst	Valid	Exec	Ready	src1_reg	src1_ready	src1_tag	src2_reg	src2_ready	src2_tag	dest_reg	dr_tag
    0 ::     97     0       0       0       -1          1           -1          -1          1           -1          -1          0
    1 ::     98     0       0       0       -1          1           -1          -1          1           -1          -1          1
    2 ::     99     0       0       0       -1          1           -1          -1          1           -1          17          2
    3 ::    100     0       0       0       -1          1           -1          -1          1           -1          17          3
    4 ::     69     0       0       0       -1          1           -1          -1          1           -1          24          4 (head/tail)
    5 ::     70     0       0       0       -1          1           -1          -1          1           -1          24          5
    6 ::     71     0       0       0       -1          1           -1          -1          1           -1          25          6
    7 ::     72     0       0       0       -1          1           -1          -1          1           -1          25          7
    8 ::     73     0       0       0       -1          1           -1          -1          1           -1          26          8
    9 ::     74     0       0       0       -1          1           -1          -1          1           -1          26          9
   10 ::     75     0       0       0       -1          1           -1          -1          1           -1          27         10
   11 ::     76     0       0       0       -1          1           -1          -1          1           -1          27         11
   12 ::     77     0       0       0       -1          1           -1          -1          1           -1          -1         12
   13 ::     78     0       0       0       -1          1           -1          -1          1           -1          -1         13
   14 ::     79     0       0       0       -1          1           -1          -1          1           -1          -1         14
   15 ::     80     0       0       0       -1          1           -1          -1          1           -1          -1         15
   16 ::     81     0       0       0       24          1           -1          -1          1           -1          24         16
   17 ::     82     0       0       0       -1          1           -1          -1          1           -1          -1         17
   18 ::     83     0       0       0       -1          1           -1          -1          1           -1          -1         18
   19 ::     84     0       0       0       15          1           -1          -1          1           -1          15         19
   20 ::     85     0       0       0       -1          1           -1          -1          1           -1          16         20
   21 ::     86     0       0       0       -1          1           -1          -1          1           -1          16         21
   22 ::     87     0       0       0       -1          1           -1          -1          1           -1          14         22
   23 ::     88     0       0       0       -1          1           -1          -1          1           -1          14         23
   24 ::     89     0       0       0       -1          1           -1          -1          1           -1          24         24
   25 ::     90     0       0       0       -1          1           -1          -1          1           -1          24         25
   26 ::     91     0       0       0       -1          1           -1          -1          1           -1          25         26
   27 ::     92     0       0       0       -1          1           -1          -1          1           -1          25         27
   28 ::     93     0       0       0       -1          1           -1          -1          1           -1          26         28
   29 ::     94     0       0       0       -1          1           -1          -1          1           -1          26         29
   30 ::     95     0       0       0       -1          1           -1          -1          1           -1          27         30
   31 ::     96     0       0       0       -1          1           -1          -1          1           -1          27         31



LAB3_NUM_INST           	 :        100
LAB3_NUM_CYCLES         	 :        106
LAB3_CPI                	 :      1.060

