INFO-FLOW: Workspace /nethome/djohri7/FPGA/Final_Project/proj/solution1 opened at Thu Apr 27 10:52:06 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 4.26 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 4.43 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 757.305 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.72 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.09 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.3 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.35 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.62 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.76 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.82 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.49 sec.
Command       clang_tidy done; 1.56 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.71 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.87 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.77 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.31 sec.
Command       clang_tidy done; 1.34 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.66 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.8 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.64 seconds. CPU system time: 2.72 seconds. Elapsed time: 18.79 seconds; current allocated memory: 760.195 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.7 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.7 sec.
Execute       run_link_or_opt -opt -out /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.19 sec.
Execute       run_link_or_opt -out /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.68 sec.
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10][10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'load_layer_params_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'conv_5x5(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6][6], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10][10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5])' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'max_pool(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6][6], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3], int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3], int, int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'linear_layer(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (tiled_conv.cpp:29:0)
INFO: [HLS 214-241] Aggregating maxi variable 'linear_weights' with compact=none mode in 16-bits (tiled_conv.cpp:29:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (tiled_conv.cpp:29:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (tiled_conv.cpp:29:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 16 in loop 'WEIGHT_KERNEL_HEIGHT'(utils.cpp:118:13) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:118:13)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 16 in loop 'VITIS_LOOP_115_1'(conv_7x7.cpp:115:23) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv_7x7.cpp:115:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.13 seconds. CPU system time: 0.91 seconds. Elapsed time: 6.25 seconds; current allocated memory: 760.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 760.695 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 771.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.453 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:43) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:121) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (conv_7x7.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_3' in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:193) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_4' (tiled_conv.cpp:156) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_2' (conv_7x7.cpp:116) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_42_3' (conv_7x7.cpp:42) in function 'tiled_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_74_3' in function 'tiled_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_5' (conv_7x7.cpp:43) in function 'tiled_conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_6' (conv_7x7.cpp:43) in function 'tiled_conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_4' (conv_7x7.cpp:75) in function 'tiled_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_78_5' (conv_7x7.cpp:75) in function 'tiled_conv' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.V' (tiled_conv.cpp:56) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.V' (tiled_conv.cpp:57) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.V' (tiled_conv.cpp:58) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pool_out_buf.V' (tiled_conv.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer1_output.V' (tiled_conv.cpp:61) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.V.0' (tiled_conv.cpp:57) in dimension 1 automatically.
Command         transform done; 0.34 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (utils.cpp:23:13)...3 expression(s) balanced.
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 824.312 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:39:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:118:22) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_2' (conv_7x7.cpp:40:35) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_2' (conv_7x7.cpp:73:35) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:190:18) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_COL' (tiled_conv.cpp:79:17) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_3' (tiled_conv.cpp:154:40) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (tiled_conv.cpp:76:13) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_1' (conv_7x7.cpp:115:32) in function 'tiled_conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V[0]' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_wt_buf.V[0][0]' (utils.cpp:123:46)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V[0]' (conv_7x7.cpp:58:38)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out_buf.V[0]' (conv_7x7.cpp:83:47)
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_output.V[0]' (utils.cpp:204:84)
INFO: [HLS 200-472] Inferring partial write operation for 'linear_input.V' (tiled_conv.cpp:157:52)
Command         transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 889.727 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.35 sec.
Command     elaborate done; 26.41 sec.
Execute     ap_eval exec zip -j /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       preproc_iomode -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       preproc_iomode -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       preproc_iomode -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 tiled_conv
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 tiled_conv
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.22 seconds; current allocated memory: 890.156 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 890.727 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 890.727 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       bind -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 890.727 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln864) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_out_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
WARNING: [HLS 200-885] The II Violation in module 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' (loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'): Unable to schedule 'load' operation ('conv_in_buf_V_0_load_16') on array 'conv_in_buf_V_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv_in_buf_V_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 31, loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 893.973 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 893.973 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_out_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_73_2_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 893.973 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 893.973 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 894.012 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.309 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_3_VITIS_LOOP_156_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_154_3_VITIS_LOOP_156_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 894.469 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.773 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_1_VITIS_LOOP_117_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_115_1_VITIS_LOOP_117_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 895.035 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.348 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_out_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 896.348 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 896.359 MB.
Execute       syn_report -verbosereport -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.47 sec.
Execute       db_write -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 896.535 MB.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 898.336 MB.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vhdl -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vlog -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -f -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -bindview -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -p /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 902.445 MB.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -style xilinx -f -lang vhdl -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -style xilinx -f -lang vlog -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.32 sec.
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -f -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -bindview -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -p /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3' pipeline 'VITIS_LOOP_73_2_VITIS_LOOP_74_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 909.238 MB.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -style xilinx -f -lang vhdl -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -style xilinx -f -lang vlog -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -f -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -bindview -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 -p /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 910.238 MB.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4' pipeline 'VITIS_LOOP_154_3_VITIS_LOOP_156_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 911.254 MB.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -style xilinx -f -lang vhdl -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -style xilinx -f -lang vlog -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -f -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -bindview -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 -p /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2' pipeline 'VITIS_LOOP_115_1_VITIS_LOOP_117_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 913.230 MB.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -style xilinx -f -lang vhdl -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -style xilinx -f -lang vlog -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -f -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -bindview -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 -p /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/linear_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'linear_weights', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 917.852 MB.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/vhdl/tiled_conv 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/verilog/tiled_conv 
Execute       syn_report -csynth -model tiled_conv -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.49 sec.
Execute       db_write -model tiled_conv -f -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.adb 
Execute       db_write -model tiled_conv -bindview -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv -p /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 0.43 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 tiled_conv
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH] ... 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3] ... 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_mul_16s_16s_29_4_1.
INFO-FLOW: Append model tiled_conv_mul_mul_16s_16s_29_4_1
INFO-FLOW: Found component tiled_conv_mac_muladd_16s_16s_29ns_29_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3] ... 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4] ... 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2] ... 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mac_muladd_16s_15ns_29ns_29_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_16s_15ns_29ns_29_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_wt_buf_V_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_V_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_max_pool_out_buf_V_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_max_pool_out_buf_V_0_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_layer1_output_V_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_layer1_output_V_0_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Append model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3
INFO-FLOW: Append model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mul_mul_16s_16s_29_4_1 tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mac_muladd_16s_15ns_29ns_29_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W tiled_conv_conv_wt_buf_V_0_0_RAM_AUTO_1R1W tiled_conv_conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W tiled_conv_max_pool_out_buf_V_0_RAM_AUTO_1R1W tiled_conv_layer1_output_V_0_RAM_AUTO_1R1W tiled_conv_fm_m_axi tiled_conv_wt_m_axi tiled_conv_control_s_axi tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 tiled_conv
INFO-FLOW: Generating /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mul_mul_16s_16s_29_4_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mac_muladd_16s_15ns_29ns_29_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_V_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_max_pool_out_buf_V_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_layer1_output_V_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3
INFO-FLOW: To file: write model tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Generating /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db' modelList='tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_mul_16s_16s_29_4_1
tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_16s_15ns_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W
tiled_conv_conv_wt_buf_V_0_0_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W
tiled_conv_max_pool_out_buf_V_0_RAM_AUTO_1R1W
tiled_conv_layer1_output_V_0_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3
tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4
tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2
tiled_conv
' expOnly='0'
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.12 sec.
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.compgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.compgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_V_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_max_pool_out_buf_V_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_layer1_output_V_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.26 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.59 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.26 seconds; current allocated memory: 924.277 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='tiled_conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/djohri7/FPGA/Final_Project/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_mul_16s_16s_29_4_1
tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_16s_15ns_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W
tiled_conv_conv_wt_buf_V_0_0_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W
tiled_conv_max_pool_out_buf_V_0_RAM_AUTO_1R1W
tiled_conv_layer1_output_V_0_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3
tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4
tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2
tiled_conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/djohri7/FPGA/Final_Project/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME fm_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME fm DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME wt_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME wt DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST tiled_conv MODULE2INSTS {tiled_conv tiled_conv tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 grp_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_fu_459 tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_466 tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_478 tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 grp_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_486 tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 grp_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_519 tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_525 tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 grp_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_fu_533} INST2MODULE {tiled_conv tiled_conv grp_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_fu_459 tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_466 tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_478 tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_486 tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 grp_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_519 tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_525 tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_fu_533 tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2} INSTDATA {tiled_conv {DEPTH 1 CHILDREN {grp_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_fu_459 grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_466 grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_478 grp_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_486 grp_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_519 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_525 grp_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_fu_533}} grp_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_fu_459 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_466 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_478 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_486 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_519 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_525 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_fu_533 {DEPTH 2 CHILDREN {}}} MODULEDATA {tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_209_p2 SOURCE utils.cpp:41 VARIABLE add_ln41 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln49_fu_235_p2 SOURCE utils.cpp:49 VARIABLE sub_ln49 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_247_p2 SOURCE utils.cpp:39 VARIABLE add_ln39_2 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_256_p2 SOURCE utils.cpp:39 VARIABLE add_ln39 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_288_p2 SOURCE utils.cpp:41 VARIABLE add_ln41_1 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln49_1_fu_314_p2 SOURCE utils.cpp:49 VARIABLE sub_ln49_1 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_332_p2 SOURCE utils.cpp:39 VARIABLE add_ln39_1 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_342_p2 SOURCE utils.cpp:46 VARIABLE add_ln46 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_424_p2 SOURCE utils.cpp:49 VARIABLE add_ln49 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_362_p2 SOURCE utils.cpp:43 VARIABLE add_ln43 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_1_fu_132_p2 SOURCE utils.cpp:118 VARIABLE add_ln118_1 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_149_p2 SOURCE utils.cpp:118 VARIABLE add_ln118 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_177_p2 SOURCE utils.cpp:121 VARIABLE add_ln121 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_675_p2 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_3_fu_687_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_3 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_fu_782_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_718_p2 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_1_fu_816_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_740_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_2_fu_844_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_2 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_853_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_3_fu_1084_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_3 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_859_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_2 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_4_fu_1108_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_4 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_5_fu_871_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_5 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_6_fu_882_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_6 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_7_fu_893_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_7 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_8_fu_1114_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_8 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_9_fu_1124_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_9 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U11 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_913_p2 SOURCE conv_7x7.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_10_fu_922_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_10 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_11_fu_933_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_11 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_12_fu_944_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_12 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_13_fu_1138_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_13 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_14_fu_1148_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_14 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U12 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U12 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_955_p2 SOURCE conv_7x7.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_15_fu_964_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_15 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_16_fu_975_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_16 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_17_fu_986_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_17 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_18_fu_1158_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_18 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_19_fu_1168_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_19 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U13 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U13 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_997_p2 SOURCE conv_7x7.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_20_fu_1007_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_20 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_21_fu_1018_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_21 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_22_fu_1178_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_22 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_23_fu_1187_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_23 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_24_fu_1197_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_24 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U14 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_2 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U14 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_2 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_3_fu_1029_p2 SOURCE conv_7x7.cpp:48 VARIABLE add_ln48_3 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_25_fu_1039_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_25 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_26_fu_1050_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_26 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_27_fu_1207_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_27 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_28_fu_1216_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_28 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_29_fu_1226_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319_29 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U15 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_3 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U15 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_3 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U16 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_4 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U16 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_4 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U17 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_5 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U17 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_5 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U18 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_6 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U18 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_6 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U19 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_7 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U19 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_7 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U20 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_8 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U20 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_8 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U21 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_9 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U21 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_9 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U22 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_10 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U22 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_10 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U23 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_11 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U23 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_11 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U24 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_12 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U24 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_12 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U25 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_13 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U25 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_13 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U26 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_14 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U26 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_14 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U27 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_15 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U27 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_15 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U28 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_16 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U28 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_16 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U29 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_17 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U29 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_17 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U30 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_18 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U30 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_18 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U31 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_19 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U31 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_19 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U32 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_20 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U32 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_20 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U33 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_21 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U33 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_21 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U34 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_22 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U34 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_22 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U35 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_23 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U35 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_23 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 25 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_152_p2 SOURCE conv_7x7.cpp:73 VARIABLE add_ln73_1 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_164_p2 SOURCE conv_7x7.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1695_fu_247_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695 VARIABLE sub_ln1695 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1695_1_fu_279_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695 VARIABLE sub_ln1695_1 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1695_fu_305_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695 VARIABLE add_ln1695 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1695_1_fu_316_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695 VARIABLE add_ln1695_1 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1695_2_fu_337_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695 VARIABLE add_ln1695_2 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1695_3_fu_348_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695 VARIABLE add_ln1695_3 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_192_p2 SOURCE conv_7x7.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_73_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_2_fu_127_p2 SOURCE utils.cpp:190 VARIABLE add_ln190_2 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_139_p2 SOURCE utils.cpp:190 VARIABLE add_ln190 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_1_fu_204_p2 SOURCE utils.cpp:190 VARIABLE add_ln190_1 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_252_p2 SOURCE utils.cpp:204 VARIABLE add_ln204 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_167_p2 SOURCE utils.cpp:193 VARIABLE add_ln193 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_120_p2 SOURCE tiled_conv.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_154_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_30_fu_150_p2 SOURCE tiled_conv.cpp:155 VARIABLE empty_30 LOOP VITIS_LOOP_154_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1_fu_162_p2 SOURCE tiled_conv.cpp:154 VARIABLE add_ln154_1 LOOP VITIS_LOOP_154_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_171_p2 SOURCE tiled_conv.cpp:154 VARIABLE add_ln154 LOOP VITIS_LOOP_154_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_195_p2 SOURCE tiled_conv.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_154_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid138_fu_237_p2 SOURCE tiled_conv.cpp:155 VARIABLE p_mid138 LOOP VITIS_LOOP_154_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_315_p2 SOURCE tiled_conv.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_154_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_251_p2 SOURCE tiled_conv.cpp:156 VARIABLE add_ln156 LOOP VITIS_LOOP_154_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_196_p2 SOURCE conv_7x7.cpp:115 VARIABLE add_ln115_2 LOOP VITIS_LOOP_115_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_208_p2 SOURCE conv_7x7.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_115_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_fu_297_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319 LOOP VITIS_LOOP_115_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_29ns_29_4_1_U74 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393 LOOP VITIS_LOOP_115_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_29ns_29_4_1_U74 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V LOOP VITIS_LOOP_115_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_236_p2 SOURCE conv_7x7.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_115_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} tiled_conv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv_in_buf_V_0_U SOURCE tiled_conv.cpp:56 VARIABLE conv_in_buf_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_V_0_0_U SOURCE tiled_conv.cpp:57 VARIABLE conv_wt_buf_V_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv_out_buf_V_0_U SOURCE tiled_conv.cpp:58 VARIABLE conv_out_buf_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_pool_out_buf_V_0_U SOURCE tiled_conv.cpp:60 VARIABLE max_pool_out_buf_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer1_output_V_0_U SOURCE tiled_conv.cpp:61 VARIABLE layer1_output_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME linear_input_V_U SOURCE tiled_conv.cpp:62 VARIABLE linear_input_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_578_p2 SOURCE tiled_conv.cpp:76 VARIABLE add_ln76 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_35_fu_614_p2 SOURCE {} VARIABLE empty_35 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_36_fu_632_p2 SOURCE tiled_conv.cpp:76 VARIABLE empty_36 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_661_p2 SOURCE tiled_conv.cpp:79 VARIABLE add_ln79 LOOP TILE_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_fu_697_p2 SOURCE utils.cpp:45 VARIABLE sub_ln45 LOOP TILE_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln184_fu_724_p2 SOURCE utils.cpp:184 VARIABLE sub_ln184 LOOP TILE_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 26 BRAM 14 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 932.812 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 9.64 sec.
Command   csynth_design done; 36.15 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.68 seconds. CPU system time: 4.15 seconds. Elapsed time: 36.15 seconds; current allocated memory: 175.508 MB.
Execute   cleanup_all 
