===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.6631 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3176 ( 18.3%)    4.3176 ( 23.1%)  FIR Parser
   10.3976 ( 44.2%)    7.3160 ( 39.2%)  'firrtl.circuit' Pipeline
    0.6087 (  2.6%)    0.6087 (  3.3%)    CreateSiFiveMetadata
    1.8999 (  8.1%)    0.9516 (  5.1%)    'firrtl.module' Pipeline
    1.7111 (  7.3%)    0.8556 (  4.6%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1840 (  0.8%)    0.0938 (  0.5%)      LowerCHIRRTL
    0.1406 (  0.6%)    0.1406 (  0.8%)    InferWidths
    0.7479 (  3.2%)    0.7479 (  4.0%)    InferResets
    0.0453 (  0.2%)    0.0453 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0458 (  0.2%)    0.0458 (  0.2%)    PrefixModules
    0.6173 (  2.6%)    0.6173 (  3.3%)    LowerFIRRTLTypes
    2.8455 ( 12.1%)    1.4259 (  7.6%)    'firrtl.module' Pipeline
    1.0607 (  4.5%)    0.5499 (  2.9%)      ExpandWhens
    1.7797 (  7.6%)    0.9069 (  4.9%)      Canonicalizer
    0.4487 (  1.9%)    0.4487 (  2.4%)    Inliner
    1.6098 (  6.8%)    1.6098 (  8.6%)    IMConstProp
    0.0425 (  0.2%)    0.0425 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.4241 (  6.1%)    0.7137 (  3.8%)    'firrtl.module' Pipeline
    1.4214 (  6.0%)    0.7126 (  3.8%)      Canonicalizer
    1.2255 (  5.2%)    1.2255 (  6.6%)  LowerFIRRTLToHW
    0.2958 (  1.3%)    0.2958 (  1.6%)  HWMemSimImpl
    3.0153 ( 12.8%)    1.5079 (  8.1%)  'hw.module' Pipeline
    0.0869 (  0.4%)    0.0468 (  0.3%)    HWCleanup
    0.9585 (  4.1%)    0.4890 (  2.6%)    CSE
    0.0013 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.9390 (  8.2%)    0.9754 (  5.2%)    Canonicalizer
    0.0205 (  0.1%)    0.0103 (  0.1%)    HWLegalizeModules
    0.5411 (  2.3%)    0.5411 (  2.9%)  HWLegalizeNames
    0.5687 (  2.4%)    0.2843 (  1.5%)  'hw.module' Pipeline
    0.5649 (  2.4%)    0.2825 (  1.5%)    PrettifyVerilog
    3.1642 ( 13.4%)    3.1642 ( 17.0%)  ExportVerilog emission
    0.0056 (  0.0%)    0.0056 (  0.0%)  Rest
   23.5365 (100.0%)   18.6631 (100.0%)  Total

{
  totalTime: 18.704,
  maxMemory: 802463744
}
