# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SR_6.srcs/sources_1/ip/LUT_Cr/sim/LUT_Cr.v" \
"../../../../SR_6.srcs/sources_1/ip/LUT_Cb/sim/LUT_Cb.v" \
"../../../../SR_6.srcs/sources_1/new/binaryzation.v" \
"../../../../SR_6.srcs/sources_1/imports/project_1/delay.v" \
"../../../../SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" \
"../../../../SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" \
"../../../../SR_6.srcs/sources_1/imports/project_1/long_delay.v" \
"../../../../SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" \
"../../../../SR_6.srcs/sources_1/imports/new/vp.v" \
"../../../../SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
