// Seed: 3994717979
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_2;
  module_3(
      id_4, id_4, id_5, id_4, id_4
  );
endmodule
module module_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_1 = 1;
  wire id_7;
  wire id_8;
  supply0 id_9 = 1;
endmodule
