<dec f='llvm/llvm/lib/Target/Mips/MipsSubtarget.h' l='243' type='bool llvm::MipsSubtarget::enablePostRAScheduler() const'/>
<def f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='227' type='bool llvm::MipsSubtarget::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='226'>/// This overrides the PostRAScheduler bit in the SchedModel for any CPU.</doc>
