// Seed: 373233006
module module_0 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wand id_5,
    input tri id_6,
    input wand id_7,
    output uwire id_8,
    output uwire id_9,
    output tri id_10
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2
);
  assign id_2 = 1;
  assign id_2 = 1;
  module_0(
      id_2, id_1, id_1, id_0, id_1, id_2, id_1, id_0, id_2, id_2, id_2
  );
endmodule
