# Pipeline-Processor
The following is the code for a pipelined RISC-V processor, where the following instructions are supported: 
- Load Word
- Store Word
- Branch Equal
- Jump and Link
- Add/Add immediate
- Subtract
- Load Upper Immediate
- Or/Xor
- Set Less Than/Set Less Than Immediate
- Shift Right Logical/Shift Right Arithmetic
- Shift Less Logical
- And/And Immediate

The file "riscvtest.s" is the test file, containing the instruction, description, corresponding address, and machine code. The file "riscvtest.txt" is the input file containing only the machine code, that is read by the program and executed.
