/* zesto-uncore.cpp - Zesto uncore wrapper class
 * 
 * Copyright © 2009 by Gabriel H. Loh and the Georgia Tech Research Corporation
 * Atlanta, GA  30332-0415
 * All Rights Reserved.
 * 
 * THIS IS A LEGAL DOCUMENT BY DOWNLOADING ZESTO, YOU ARE AGREEING TO THESE
 * TERMS AND CONDITIONS.
 * 
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNERS OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 * 
 * NOTE: Portions of this release are directly derived from the SimpleScalar
 * Toolset (property of SimpleScalar LLC), and as such, those portions are
 * bound by the corresponding legal terms and conditions.  All source files
 * derived directly or in part from the SimpleScalar Toolset bear the original
 * user agreement.
 * 
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * 
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 * 
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 * 
 * 3. Neither the name of the Georgia Tech Research Corporation nor the names of
 * its contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 * 
 * 4. Zesto is distributed freely for commercial and non-commercial use.  Note,
 * however, that the portions derived from the SimpleScalar Toolset are bound
 * by the terms and agreements set forth by SimpleScalar, LLC.  In particular:
 * 
 *   "Nonprofit and noncommercial use is encouraged. SimpleScalar may be
 *   downloaded, compiled, executed, copied, and modified solely for nonprofit,
 *   educational, noncommercial research, and noncommercial scholarship
 *   purposes provided that this notice in its entirety accompanies all copies.
 *   Copies of the modified software can be delivered to persons who use it
 *   solely for nonprofit, educational, noncommercial research, and
 *   noncommercial scholarship purposes provided that this notice in its
 *   entirety accompanies all copies."
 * 
 * User is responsible for reading and adhering to the terms set forth by
 * SimpleScalar, LLC where appropriate.
 * 
 * 5. No nonprofit user may place any restrictions on the use of this software,
 * including as modified by the user, by any other authorized user.
 * 
 * 6. Noncommercial and nonprofit users may distribute copies of Zesto in
 * compiled or executable form as set forth in Section 2, provided that either:
 * (A) it is accompanied by the corresponding machine-readable source code, or
 * (B) it is accompanied by a written offer, with no time limit, to give anyone
 * a machine-readable copy of the corresponding source code in return for
 * reimbursement of the cost of distribution. This written offer must permit
 * verbatim duplication by anyone, or (C) it is distributed by someone who
 * received only the executable form, and is accompanied by a copy of the
 * written offer of source code.
 * 
 * 7. Zesto was developed by Gabriel H. Loh, Ph.D.  US Mail: 266 Ferst Drive,
 * Georgia Institute of Technology, Atlanta, GA 30332-0765
 */

#include <limits.h>
#include "thread.h"
#include "stats.h"
#include "options.h"
#include "sim.h"
#include "zesto-core.h"
#include "zesto-opts.h"
#include "zesto-cache.h"
#include "zesto-prefetch.h"
#include "zesto-uncore.h"
#include "zesto-dram.h"
#include "zesto-MC.h"
#include "zesto-coherence.h"
#include "zesto-noc.h"


/* The uncore class is just a wrapper around the last-level cache,
   front-side-bus and memory controller, plus relevant parameters.
 */


/* prototype for call to zesto-MC.c */
MC_t * MC_from_string(char * opt_string);

static int fsb_width;    /* in bytes */
static bool fsb_DDR;     /* true if DDR */
static double fsb_speed; /* in MHz */
double LLC_speed; /* in MHz */
bool fsb_magic; /* ideal FSB flag */
bool cache_magic; /* ideal cache flag */
static const char * MC_opt_string = NULL;
static const char * LLC_opt_str = "LLC:4096:16:64:16:64:9:L:W:B:8:1:C";
static const char * LLC_controller_str = "none";
static const char * LLC_MSHR_cmd = "RPWB";

/* LLC prefetcher options */
static const char * LLC_PF_opt_str[MAX_PREFETCHERS];
static int LLC_num_PF = 0;
static int LLC_PFFsize = 8;
static int LLC_PFthresh = 2;
static int LLC_PFmax = 1;
static int LLC_PF_buffer_size = 0;
static int LLC_PF_filter_size = 0;
static int LLC_PF_filter_reset = 0;
static int LLC_WMinterval = 10000;
static bool LLC_PF_on_miss = false;
static double LLC_low_watermark = 0.1;
static double LLC_high_watermark = 0.3;

/* The global pointer to the uncore object */
class uncore_t * uncore = NULL;

/* constructor */
uncore_t::uncore_t(
    const int arg_fsb_width,
    const int arg_fsb_DDR,
    const double arg_fsb_speed,
    const char * MC_opt_string)
: fsb_speed(arg_fsb_speed),
  fsb_DDR(arg_fsb_DDR)
{
  /* temp variables for option-string parsing */
  char name[256];
  int sets, assoc, linesize, latency, banks, bank_width, MSHR_banks, MSHR_entries, MSHR_WB_entries;
  char rp, ap, wp, wc;

  fsb_width = arg_fsb_width;
  fsb_bits = log_base2(fsb_width);
  int llc_ratio = (int)ceil(LLC_speed/fsb_speed);

  fsb = bus_create("FSB", fsb_width, &this->sim_cycle, llc_ratio);
  MC = MC_from_string(MC_opt_string);

  /* Shared LLC */
  if(sscanf(LLC_opt_str,"%[^:]:%d:%d:%d:%d:%d:%d:%c:%c:%c:%d:%d:%d:%c",
      name,&sets,&assoc,&linesize,&banks,&bank_width,&latency,&rp,&ap,&wp, &MSHR_entries, &MSHR_banks, &MSHR_WB_entries, &wc) != 14)
    fatal("invalid LLC options: <name:sets:assoc:linesize:banks:bank-width:latency:repl-policy:alloc-policy:write-policy:num-MSHR:MSHR-banks:WB-buffers:write-combining>\n\t(%s)",LLC_opt_str);

  LLC = cache_create(NULL,name,CACHE_READWRITE,sets,assoc,linesize,
                     rp,ap,wp,wc,banks,bank_width,latency,
                     MSHR_entries,MSHR_WB_entries,MSHR_banks,NULL,fsb);
  if(!LLC_MSHR_cmd || !strcasecmp(LLC_MSHR_cmd,"fcfs"))
    LLC->MSHR_cmd_order = NULL;
  else
  {
    if(strlen(LLC_MSHR_cmd) != 4)
      fatal("-LLC:mshr_cmd must either be \"fcfs\" or contain all four of [RWBP]");
    bool R_seen = false;
    bool W_seen = false;
    bool B_seen = false;
    bool P_seen = false;

    LLC->MSHR_cmd_order = (enum cache_command*)calloc(4,sizeof(enum cache_command));
    if(!LLC->MSHR_cmd_order)
      fatal("failed to calloc MSHR_cmd_order array for LLC");

    for(int c=0;c<4;c++)
    {
      switch(mytoupper(LLC_MSHR_cmd[c]))
      {
        case 'R': LLC->MSHR_cmd_order[c] = CACHE_READ; R_seen = true; break;
        case 'W': LLC->MSHR_cmd_order[c] = CACHE_WRITE; W_seen = true; break;
        case 'B': LLC->MSHR_cmd_order[c] = CACHE_WRITEBACK; B_seen = true; break;
        case 'P': LLC->MSHR_cmd_order[c] = CACHE_PREFETCH; P_seen = true; break;
        default: fatal("unknown cache operation '%c' for -LLC:mshr_cmd; must be one of [RWBP]");
      }
    }
    if(!R_seen || !W_seen || !B_seen || !P_seen)
      fatal("-LLC:mshr_cmd must contain *each* of [RWBP]");
  }

  LLC->PFF_size = LLC_PFFsize;
  LLC->PFF = (cache_t::PFF_t*) calloc(LLC_PFFsize,sizeof(*LLC->PFF));
  if(!LLC->PFF)
    fatal("failed to calloc %s's prefetch FIFO",LLC->name);
  prefetch_buffer_create(LLC,LLC_PF_buffer_size);
  prefetch_filter_create(LLC,LLC_PF_filter_size,LLC_PF_filter_reset);
  LLC->prefetch_threshold = LLC_PFthresh;
  LLC->prefetch_max = LLC_PFmax;
  LLC->PF_low_watermark = LLC_low_watermark;
  LLC->PF_high_watermark = LLC_high_watermark;
  LLC->PF_sample_interval = LLC_WMinterval;

  LLC->prefetcher = (struct prefetch_t**) calloc(LLC_num_PF?LLC_num_PF:1/* avoid 0-size alloc */,sizeof(*LLC->prefetcher));
  LLC->num_prefetchers = LLC_num_PF;
  if(!LLC->prefetcher)
    fatal("couldn't calloc %s's prefetcher array",LLC->name);
  for(int i=0;i<LLC_num_PF;i++)
    LLC->prefetcher[i] = prefetch_create(LLC_PF_opt_str[i],LLC);
  if(LLC->prefetcher[0] == NULL)
    LLC->num_prefetchers = LLC_num_PF = 0;

  LLC_bus = bus_create("LLC_bus", LLC->linesize*LLC->banks, &this->sim_cycle, 1);
  LLC->controller = controller_create(LLC_controller_str, NULL, LLC);
}

/* destructor */
uncore_t::~uncore_t()
{
  delete(MC);
  MC = NULL;
}

void  
uncore_reg_options(struct opt_odb_t * const odb)
{
  opt_reg_string(odb, "-LLC","last-level cache configuration string [DS]",
      &LLC_opt_str, /*default*/ "LLC:2048:16:64:16:64:12:L:W:B:8:1:8:C", /*print*/true,/*format*/NULL);
  opt_reg_string(odb, "-LLC:mshr_cmd","last-level cache MSHR scheduling policy [DS]",
      &LLC_MSHR_cmd, /*default*/ LLC_MSHR_cmd, /*print*/true,/*format*/NULL);
  opt_reg_double(odb, "-LLC:speed","LLC clock frequency in MHz",
      &LLC_speed, /*default*/ 800.0, /*print*/true,/*format*/NULL);

  /* LLC prefetch control options */
  opt_reg_string_list(odb, "-LLC:pf", "last-level cache prefetcher configuration string(s) [DS]",
      LLC_PF_opt_str, MAX_PREFETCHERS, &LLC_num_PF, LLC_PF_opt_str, /* print */true, /* format */NULL, /* !accrue */false);
  opt_reg_int(odb, "-LLC:pf:fifosize","LLC prefetch FIFO size [DS]",
      &LLC_PFFsize, /*default*/ 16, /*print*/true,/*format*/NULL);
  opt_reg_int(odb, "-LLC:pf:buffer","LLC prefetch buffer size [DS]",
      &LLC_PF_buffer_size, /*default*/ 0, /*print*/true,/*format*/NULL);
  opt_reg_int(odb, "-LLC:pf:filter","LLC prefetch filter size [DS]",
      &LLC_PF_filter_size, /*default*/ 0, /*print*/true,/*format*/NULL);
  opt_reg_int(odb, "-LLC:pf:filterreset","LLC prefetch filter reset interval (cycles) [DS]",
      &LLC_PF_filter_reset, /*default*/ 65536, /*print*/true,/*format*/NULL);
  opt_reg_int(odb, "-LLC:pf:thresh","LLC prefetch threshold (only prefetch if MSHR occupancy < thresh) [DS]",
      &LLC_PFthresh, /*default*/ 4, /*print*/true,/*format*/NULL);
  opt_reg_int(odb, "-LLC:pf:max","maximum LLC prefetch requests in MSHRs at a time [DS]",
      &LLC_PFmax, /*default*/ 2, /*print*/true,/*format*/NULL);
  opt_reg_double(odb, "-LLC:pf:lowWM","LLC low watermark for prefetch control [DS]",
      &LLC_low_watermark, /*default*/ 0.1, /*print*/true,/*format*/NULL);
  opt_reg_double(odb, "-LLC:pf:highWM","LLC high watermark for prefetch control [DS]",
      &LLC_high_watermark, /*default*/ 0.5, /*print*/true,/*format*/NULL);
  opt_reg_int(odb, "-LLC:pf:WMinterval","LLC sampling interval (in cycles) for prefetch control (0 = no PF controller) [DS]",
      &LLC_WMinterval, /*default*/ 100, /*print*/true,/*format*/NULL);
  opt_reg_flag(odb, "-LLC:pf:miss","generate LLC prefetches only from miss traffic [DS]",
      &LLC_PF_on_miss, /*default*/ false, /*print*/true,/*format*/NULL);

  opt_reg_string(odb, "-LLC:controller","last-level cache controller string [DS]",
      &LLC_controller_str, /*default*/ "none", /*print*/true,/*format*/NULL);

  opt_reg_int(odb, "-fsb:width", "front-side bus width (bytes) [DS]",
      &fsb_width, /* default */4, /* print */true, /* format */NULL);
  opt_reg_flag(odb, "-fsb:ddr", "front-side bus double-pumped data (DDR) [DS]",
      &fsb_DDR, /* default */false, /* print */true, /* format */NULL);
  opt_reg_double(odb, "-fsb:speed", "front-side bus speed in MHz [DS]",
      &fsb_speed, /*default*/100.0,/*print*/true,/*format*/NULL);
  opt_reg_flag(odb, "-fsb:magic", "Unlimited bandwidth FSB",
      &fsb_magic, /*default*/false, /*print*/true,/*format*/NULL);
  opt_reg_flag(odb, "-cache:magic", "All caches always hit",
      &cache_magic, /*default*/false, /*print*/true,/*format*/NULL);
  opt_reg_double(odb, "-cpu:speed", "CPU speed in MHz [DS]",
      &knobs.default_cpu_speed, /*default*/4000.0,/*print*/true,/*format*/NULL); 
  opt_reg_string(odb, "-MC", "memory controller configuration string [DS]",
      &MC_opt_string,/*default */"simple:4:1",/*print*/true,/*format*/NULL);
  opt_reg_int(odb, "-scheduler:tick", "scheduler reshuffle interval in CPU cycles",
      &knobs.scheduler_tick, /* default */0, /* print */true, /* format */NULL);
}

/* register all of the stats */
void uncore_reg_stats(struct stat_sdb_t * const sdb)
{
  stat_reg_note(sdb,"\n#### LAST-LEVEL CACHE STATS ####");
  stat_reg_counter(sdb, true, "uncore.sim_cycle", "number of uncore cycles simulated", &uncore->sim_cycle, 0, TRUE, NULL);

  LLC_reg_stats(sdb, uncore->LLC);
  bus_reg_stats(sdb, NULL, uncore->LLC_bus);

  stat_reg_note(sdb,"\n#### MAIN MEMORY/DRAM STATS ####");

  dram->reg_stats(sdb);

  bus_reg_stats(sdb, NULL, uncore->fsb);

  uncore->MC->reg_stats(sdb);
}

void uncore_create(void)
{
  uncore = new uncore_t(fsb_width, fsb_DDR, fsb_speed, MC_opt_string);
}
