<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Wed Jun  5 20:08:15 2024
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</cell>
 <cell>(1165, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_gbs_1</cell>
 <cell>23825</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</cell>
 <cell>(1174, 163)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_gbs_1</cell>
 <cell>6142</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>3789</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_Y</cell>
 <cell>1767</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</cell>
 <cell>(1162, 163)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_Y</cell>
 <cell>1178</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>1046</cell>
</row>
<row>
 <cell>7</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</cell>
 <cell>(1175, 163)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_gbs_1</cell>
 <cell>1011</cell>
</row>
<row>
 <cell>8</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>(1171, 162)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_Y</cell>
 <cell>878</cell>
</row>
<row>
 <cell>9</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</cell>
 <cell>429</cell>
</row>
<row>
 <cell>10</cell>
 <cell>I_1/U0</cell>
 <cell>(1172, 162)</cell>
 <cell>I_1/U0_Y</cell>
 <cell>251</cell>
</row>
<row>
 <cell>11</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</cell>
 <cell>82</cell>
</row>
<row>
 <cell>12</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</cell>
 <cell>(1163, 163)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_Y</cell>
 <cell>65</cell>
</row>
<row>
 <cell>13</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</cell>
 <cell>(1170, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_Y</cell>
 <cell>12</cell>
</row>
<row>
 <cell>14</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_Y</cell>
 <cell>10</cell>
</row>
<row>
 <cell>15</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>4</cell>
</row>
<row>
 <cell>16</cell>
 <cell>I_2/U0</cell>
 <cell>(1173, 162)</cell>
 <cell>I_2/U0_Y</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0</cell>
 <cell>(1174, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0_Y</cell>
 <cell>2</cell>
</row>
<row>
 <cell>18</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>(1175, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]_CLK_GATING_AND2:Y</cell>
 <cell>(2064, 141)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]_CLK_GATING_AND2:Y</cell>
 <cell>(2064, 141)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]_CLK_GATING_AND2:Y</cell>
 <cell>(2269, 102)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2:Y</cell>
 <cell>(1767, 84)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1:Y</cell>
 <cell>(1746, 12)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>I_1_CLK_GATING_AND2:Y</cell>
 <cell>(193, 78)</cell>
 <cell>I_1/U0</cell>
 <cell>FTDI_CLK_ibuf_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</cell>
 <cell>(1879, 102)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]_CLK_GATING_AND2:Y</cell>
 <cell>(2269, 102)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1:Y</cell>
 <cell>(1740, 366)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0_RCOSC_160MHZ_GL</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>10</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>11</cell>
 <cell>I_2_CLK_GATING_AND2:Y</cell>
 <cell>(1766, 84)</cell>
 <cell>I_2/U0</cell>
 <cell>N_10_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:OUT0</cell>
 <cell>(2461, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:OUT0</cell>
 <cell>(2461, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:OUT0</cell>
 <cell>(2461, 5)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/Clock_To_PLL_6:Y</cell>
 <cell>(1868, 90)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2461, 377)</cell>
 <cell>Clock_Reset_0_CLK_SRC_Logic</cell>
 <cell>ROUTED</cell>
 <cell>11</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/Clock_Switch_0_0/Clock_To_PLL_6:Y</cell>
 <cell>(1860, 90)</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 5)</cell>
 <cell>Clock_Reset_0_CLK_SRC_Ref</cell>
 <cell>ROUTED</cell>
 <cell>11</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2461, 5)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2460, 17)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>408</cell>
 <cell>(1747, 13)</cell>
 <cell>372</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1747, 40)</cell>
 <cell>36</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2460, 17)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>96</cell>
 <cell>(1750, 13)</cell>
 <cell>68</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1750, 40)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1750, 66)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2460, 98)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>408</cell>
 <cell>(1747, 67)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1747, 94)</cell>
 <cell>399</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2460, 98)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>96</cell>
 <cell>(1750, 67)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1750, 94)</cell>
 <cell>95</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2461, 125)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>408</cell>
 <cell>(1747, 121)</cell>
 <cell>381</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1747, 148)</cell>
 <cell>27</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2461, 125)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>96</cell>
 <cell>(1750, 121)</cell>
 <cell>48</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1750, 148)</cell>
 <cell>48</cell>
</row>
<row>
 <cell>7</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2460, 44)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>408</cell>
 <cell>(1748, 41)</cell>
 <cell>345</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1748, 68)</cell>
 <cell>63</cell>
</row>
<row>
 <cell>8</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2460, 44)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>96</cell>
 <cell>(1751, 41)</cell>
 <cell>92</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1751, 68)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>9</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2460, 125)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>408</cell>
 <cell>(1748, 95)</cell>
 <cell>27</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1748, 122)</cell>
 <cell>381</cell>
</row>
<row>
 <cell>10</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2460, 125)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>96</cell>
 <cell>(1750, 120)</cell>
 <cell>90</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1751, 95)</cell>
 <cell>6</cell>
</row>
<row>
 <cell>11</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2460, 152)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>408</cell>
 <cell>(1748, 149)</cell>
 <cell>408</cell>
</row>
<row>
 <cell>12</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2460, 152)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>96</cell>
 <cell>(1751, 122)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1751, 149)</cell>
 <cell>93</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</cell>
 <cell>(1165, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_gbs_1</cell>
 <cell>23825</cell>
 <cell>1</cell>
 <cell>(1744, 12)</cell>
 <cell>179</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 39)</cell>
 <cell>275</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 66)</cell>
 <cell>970</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 93)</cell>
 <cell>1457</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1744, 120)</cell>
 <cell>1411</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1744, 147)</cell>
 <cell>812</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1744, 177)</cell>
 <cell>675</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1744, 204)</cell>
 <cell>575</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1744, 231)</cell>
 <cell>361</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1744, 258)</cell>
 <cell>353</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1744, 285)</cell>
 <cell>35</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1744, 312)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1744, 339)</cell>
 <cell>34</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1744, 366)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(1748, 67)</cell>
 <cell>1876</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(1748, 121)</cell>
 <cell>1624</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(1750, 12)</cell>
 <cell>1796</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(1750, 177)</cell>
 <cell>2823</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19</cell>
 <cell>(1750, 204)</cell>
 <cell>2151</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20</cell>
 <cell>(1750, 231)</cell>
 <cell>294</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21</cell>
 <cell>(1750, 258)</cell>
 <cell>56</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22</cell>
 <cell>(1750, 285)</cell>
 <cell>40</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>23</cell>
 <cell>(1750, 312)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>24</cell>
 <cell>(1750, 339)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25</cell>
 <cell>(1750, 366)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26</cell>
 <cell>(1751, 40)</cell>
 <cell>2216</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27</cell>
 <cell>(1751, 94)</cell>
 <cell>1530</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28</cell>
 <cell>(1751, 148)</cell>
 <cell>2198</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</cell>
 <cell>(1174, 163)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_gbs_1</cell>
 <cell>6142</cell>
 <cell>1</cell>
 <cell>(1741, 40)</cell>
 <cell>192</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 67)</cell>
 <cell>317</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1741, 94)</cell>
 <cell>485</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1741, 121)</cell>
 <cell>272</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1741, 148)</cell>
 <cell>62</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1741, 178)</cell>
 <cell>309</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1741, 205)</cell>
 <cell>372</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1741, 232)</cell>
 <cell>257</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1741, 259)</cell>
 <cell>78</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1744, 13)</cell>
 <cell>151</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1747, 39)</cell>
 <cell>742</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1747, 66)</cell>
 <cell>139</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1747, 93)</cell>
 <cell>891</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1747, 120)</cell>
 <cell>495</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(1747, 147)</cell>
 <cell>775</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(1747, 178)</cell>
 <cell>383</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(1747, 205)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(1748, 14)</cell>
 <cell>219</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>3789</cell>
 <cell>1</cell>
 <cell>(1741, 41)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 68)</cell>
 <cell>154</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1741, 122)</cell>
 <cell>50</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1741, 149)</cell>
 <cell>15</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1747, 41)</cell>
 <cell>373</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1747, 68)</cell>
 <cell>1060</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1747, 95)</cell>
 <cell>984</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1747, 122)</cell>
 <cell>631</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1747, 149)</cell>
 <cell>497</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1747, 179)</cell>
 <cell>22</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_Y</cell>
 <cell>1767</cell>
 <cell>1</cell>
 <cell>(579, 66)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(579, 93)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(579, 120)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(579, 147)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(579, 177)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(579, 204)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(579, 231)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(585, 12)</cell>
 <cell>202</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(585, 39)</cell>
 <cell>245</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(585, 66)</cell>
 <cell>270</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(585, 93)</cell>
 <cell>225</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(585, 120)</cell>
 <cell>196</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(585, 147)</cell>
 <cell>165</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(585, 177)</cell>
 <cell>113</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(585, 204)</cell>
 <cell>53</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(585, 231)</cell>
 <cell>102</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(585, 258)</cell>
 <cell>110</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(585, 285)</cell>
 <cell>30</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19</cell>
 <cell>(585, 312)</cell>
 <cell>20</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20</cell>
 <cell>(585, 339)</cell>
 <cell>6</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</cell>
 <cell>(1162, 163)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_Y</cell>
 <cell>1178</cell>
 <cell>1</cell>
 <cell>(583, 40)</cell>
 <cell>216</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(583, 67)</cell>
 <cell>229</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(583, 94)</cell>
 <cell>182</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(583, 121)</cell>
 <cell>152</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(583, 148)</cell>
 <cell>67</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(583, 178)</cell>
 <cell>52</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(583, 205)</cell>
 <cell>16</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(586, 13)</cell>
 <cell>194</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(586, 232)</cell>
 <cell>70</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>1046</cell>
 <cell>1</cell>
 <cell>(1744, 41)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 122)</cell>
 <cell>35</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 149)</cell>
 <cell>430</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 179)</cell>
 <cell>60</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1750, 41)</cell>
 <cell>279</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1750, 68)</cell>
 <cell>118</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1750, 95)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1750, 122)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1750, 149)</cell>
 <cell>89</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1750, 179)</cell>
 <cell>3</cell>
</row>
<row>
 <cell>7</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</cell>
 <cell>(1175, 163)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_gbs_1</cell>
 <cell>1011</cell>
 <cell>1</cell>
 <cell>(1744, 40)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 67)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 94)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 121)</cell>
 <cell>99</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1744, 148)</cell>
 <cell>409</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1744, 178)</cell>
 <cell>37</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1744, 205)</cell>
 <cell>40</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1744, 232)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1744, 259)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1744, 286)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1744, 340)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1750, 39)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1750, 93)</cell>
 <cell>51</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1750, 147)</cell>
 <cell>57</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(1750, 178)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(1750, 205)</cell>
 <cell>19</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(1750, 232)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(1751, 14)</cell>
 <cell>7</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19</cell>
 <cell>(1751, 67)</cell>
 <cell>13</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20</cell>
 <cell>(1751, 121)</cell>
 <cell>186</cell>
</row>
<row>
 <cell>8</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>(1171, 162)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_Y</cell>
 <cell>878</cell>
 <cell>1</cell>
 <cell>(1745, 120)</cell>
 <cell>35</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1745, 147)</cell>
 <cell>350</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1745, 177)</cell>
 <cell>48</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1751, 39)</cell>
 <cell>235</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1751, 66)</cell>
 <cell>116</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1751, 120)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1751, 147)</cell>
 <cell>87</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1751, 177)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</cell>
 <cell>429</cell>
 <cell>1</cell>
 <cell>(1746, 13)</cell>
 <cell>102</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1746, 40)</cell>
 <cell>27</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1746, 67)</cell>
 <cell>49</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1746, 94)</cell>
 <cell>117</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1746, 121)</cell>
 <cell>134</cell>
</row>
<row>
 <cell>10</cell>
 <cell>I_1/U0</cell>
 <cell>(1172, 162)</cell>
 <cell>I_1/U0_Y</cell>
 <cell>251</cell>
 <cell>1</cell>
 <cell>(1740, 41)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1740, 68)</cell>
 <cell>26</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1740, 149)</cell>
 <cell>7</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1746, 41)</cell>
 <cell>35</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1746, 122)</cell>
 <cell>25</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1746, 149)</cell>
 <cell>140</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1746, 179)</cell>
 <cell>10</cell>
</row>
<row>
 <cell>11</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</cell>
 <cell>82</cell>
 <cell>1</cell>
 <cell>(1749, 39)</cell>
 <cell>18</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1749, 66)</cell>
 <cell>15</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1749, 93)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1749, 120)</cell>
 <cell>5</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1749, 147)</cell>
 <cell>42</cell>
</row>
<row>
 <cell>12</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</cell>
 <cell>(1163, 163)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_Y</cell>
 <cell>65</cell>
 <cell>1</cell>
 <cell>(586, 40)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(586, 67)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(586, 94)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(586, 121)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(586, 148)</cell>
 <cell>30</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(586, 178)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(586, 205)</cell>
 <cell>5</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(586, 259)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(586, 286)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>13</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</cell>
 <cell>(1170, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_Y</cell>
 <cell>12</cell>
 <cell>1</cell>
 <cell>(1748, 66)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1748, 93)</cell>
 <cell>8</cell>
</row>
<row>
 <cell>14</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_Y</cell>
 <cell>10</cell>
 <cell>1</cell>
 <cell>(1749, 13)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1749, 40)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1749, 67)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1749, 94)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1749, 121)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1749, 148)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>15</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>4</cell>
 <cell>1</cell>
 <cell>(1740, 366)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1746, 12)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1746, 366)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>I_2/U0</cell>
 <cell>(1173, 162)</cell>
 <cell>I_2/U0_Y</cell>
 <cell>2</cell>
 <cell> </cell>
 <cell>(1749, 95)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0</cell>
 <cell>(1174, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0_Y</cell>
 <cell>2</cell>
 <cell> </cell>
 <cell>(1748, 94)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>18</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>(1175, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(1745, 13)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>8</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>106</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>504</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>5517</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_0</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_2</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_530</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_1</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</cell>
</row>
</table>
</section>
</doc>
