#
# Copyright 2020, Data61, CSIRO (ABN 41 687 119 230)
# Copyright 2020, HENSOLDT Cyber GmbH
#
# SPDX-License-Identifier: GPL-2.0-only
#


# Documentation for bindings is relative to Documentation/devicetree/bindings in Linux,
# unless otherwise noted.

devices:
  # ARM GIC (interrupt-controller/arm,gic.txt)
  - compatible:
      - arm,cortex-a15-gic
      - arm,cortex-a7-gic
      - arm,cortex-a9-gic
      - arm,gic-400
      - qcom,msm-qgic2
    regions:
      # distributor
      - index: 0
        kernel: GIC_V2_DISTRIBUTOR_PPTR
        kernel_size: 0x1000
      # controller
      - index: 1
        kernel: GIC_V2_CONTROLLER_PPTR
        kernel_size: 0x1000
      # GICV
      - index: 2
        kernel: GIC_V2_VCPUCTRL_PPTR
        macro: CONFIG_ARM_HYPERVISOR_SUPPORT
        kernel_size: 0x1000
    interrupts:
      INTERRUPT_VGIC_MAINTENANCE: 0
  # ARM GICv3
  # We only need GIC distributor and GIC redistributor regions and
  # use system registers for GICC, GICH.
  - compatible:
      - arm,gic-v3
    regions:
      # GICDistributor
      - index: 0
        kernel: GICD_PPTR
        kernel_size: 0x10000
      # GICRedistributor
      - index: 1
        kernel: GICR_PPTR
        # Assume 8 cores max
        kernel_size: 0x100000
    interrupts:
      INTERRUPT_VGIC_MAINTENANCE: 0
  # Broadcom second level IRQ controller (interrupt-controller/brcm,bcm2835-armctrl-ic.txt),
  - compatible:
      - brcm,bcm2836-armctrl-ic
    regions:
      - index: 0
        kernel: INTC_PPTR
        # the pi 3 exposes another timer at 0x3f00b400, which is in the same page as
        # this, so we need to give this region to userspace :-(
        user: true
  # TI AM33XX/OMAP3 intc (interrupt-controller/ti,omap-intc-irq.txt)
  - compatible:
      - ti,am33xx-intc
      - ti,omap3-intc
    regions:
      - index: 0
        kernel: INTC_PPTR
  # Broadcom top level IRQ controller (interrupt-controller/brcm,bcm2836-l1-intc.txt)
  - compatible:
      - brcm,bcm2836-l1-intc
    regions:
      - index: 0
        kernel: ARM_LOCAL_PPTR
  # ARM PL310 L2 cache controller (arm/l2c2x0.txt)
  - compatible:
      - arm,pl310-cache
    regions:
      - index: 0
        kernel: L2CC_L2C310_PPTR
  # Exynos multi core timer (timer/samsung,exynos4210-mct.txt)
  # Exynos4412 MCT is separate as we use it for the timer IRQ.
  # Other Exynos platforms use the ARM architecture timer.
  - compatible:
      - samsung,exynos4412-mct
    regions:
      - index: 0
        kernel: EXYNOS_MCT_PPTR
    interrupts:
      KERNEL_TIMER_IRQ: 0
  - compatible:
      - samsung,exynos4210-mct
    regions:
      - index: 0
        kernel: EXYNOS_MCT_PPTR
  # ARM PMU (arm/pmu.txt)
  - compatible:
      - arm,armv8-pmuv3
      - arm,cortex-a15-pmu
      - arm,cortex-a7-pmu
      - arm,cortex-a9-pmu
    interrupts:
      KERNEL_PMU_IRQ: boot-cpu
  # Tegra SMMU (memory-controllers/nvidia,tegra30-mc.txt)
  - compatible:
      - arm,mmu-500
    regions:
      - index: 0
        kernel: SMMU_PPTR
        macro: CONFIG_ARM_SMMU
    interrupts:
      INTERRUPT_SMMU: 0
  - compatible:
      - nvidia,tegra124-mc
    regions:
      - index: 0
        kernel: SMMU_PPTR
        macro: CONFIG_TK1_SMMU
    interrupts:
      INTERRUPT_SMMU: 0
  # ARM architected timer (timer/arm,arch_timer.txt)
  - compatible:
      - arm,armv7-timer
      - arm,armv8-timer
    interrupts:
      KERNEL_TIMER_IRQ:
        sel_macro: CONFIG_ARM_HYPERVISOR_SUPPORT
        index: 3
        undef_index: 2
      INTERRUPT_VTIMER_EVENT: 2
  # ARM per-core timer-watchdog (timer/arm,twd.txt)
  - compatible:
      - arm,cortex-a9-twd-timer
    regions:
      - index: 0
        kernel: ARM_MP_PRIV_TIMER_PPTR
    interrupts:
      KERNEL_TIMER_IRQ: 0
  # Cortex-a9 global timer (timer/arm,global_timer.yaml)
  - compatible:
      - arm,cortex-a9-global-timer
    regions:
      - index: 0
        kernel: TIMER_PPTR
    interrupts:
      # IMX6 also has the imx31-gpt.
      KERNEL_TIMER_IRQ: 0
  # QCOM Krait timer (timer/qcom,msm-timer.txt)
  - compatible:
      - qcom,kpss-timer
    regions:
      - index: 0
        kernel: TIMER_PPTR
    interrupts:
      KERNEL_TIMER_IRQ: 0
  # TI AM335x/OMAP3430 timer
  - compatible:
      - ti,am335x-timer
      - ti,omap3430-timer
    regions:
      - index: 0
        kernel: TIMER_PPTR
    interrupts:
      KERNEL_TIMER_IRQ: 0
  # TI prcm (arm/omap/prcm.txt)
  - compatible:
      - ti,am3-prcm
    regions:
      - index: 0
        kernel: CMPER_PPTR
        user: true
        kernel_size: 0x1000
  # TI watchdog
  - compatible:
      - ti,omap3-wdt
    regions:
      - index: 0
        kernel: WDT1_PPTR
        user: true
  # various serial consoles (`grep <compatible> serial/*`)
  - compatible:
      - amlogic,meson-gx-uart
      - arm,pl011
      - brcm,bcm2835-aux-uart
      - fsl,imx6q-uart
      - fsl,imx8qxp-lpuart
      - fsl,imx6sx-uart
      - nvidia,tegra124-hsuart
      - nvidia,tegra20-uart
      - qcom,msm-uartdm
      - samsung,exynos4210-uart
      - snps,dw-apb-uart
      - ti,omap3-uart
      - xlnx,xuartps
      - ns16550a
    regions:
      - index: 0
        kernel: UART_PPTR
        macro: CONFIG_PRINTING
        user: true
        kernel_size: 0x1000

  # SiFive U54/U74 PLIC (HiFive, Polarfire)
  - compatible:
      - riscv,plic0
    regions:
      - index: 0
        kernel: PLIC_PPTR
        kernel_size: 0x04000000

  # SiFive CLINT (HiFive, Polarfire, Ariane, QEMU RISC-V virt, Spike)
  # Note that not all CLINTs with this compatible string are of the same size.
  # However, omitting the kernel_size field works as each kernel device frame
  # is of size 0x200000, which is currently larger than the CLINT's of all
  # supported platforms.
  - compatible:
      - riscv,cpu-intc
    regions:
      - index: 0
        kernel: CLINT_PPTR

  # elfloader rules
  - compatible:
      - arm,psci-0.2
      - arm,psci-1.0
  - compatible:
      - fsl,imx6q-src
      - fsl,imx6sx-src
  - compatible:
      - xlnx,zynq-reset
