Classic Timing Analyzer report for Mux4to1_8bits
Wed Oct 01 15:38:35 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.363 ns   ; in2[7] ; outData[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+-------------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To         ;
+-------+-------------------+-----------------+-------------+------------+
; N/A   ; None              ; 11.363 ns       ; in2[7]      ; outData[7] ;
; N/A   ; None              ; 11.104 ns       ; in1[6]      ; outData[6] ;
; N/A   ; None              ; 10.965 ns       ; in1[7]      ; outData[7] ;
; N/A   ; None              ; 10.819 ns       ; in2[2]      ; outData[2] ;
; N/A   ; None              ; 10.810 ns       ; in3[7]      ; outData[7] ;
; N/A   ; None              ; 10.558 ns       ; in2[6]      ; outData[6] ;
; N/A   ; None              ; 10.407 ns       ; in1[2]      ; outData[2] ;
; N/A   ; None              ; 10.171 ns       ; in2[3]      ; outData[3] ;
; N/A   ; None              ; 10.142 ns       ; in3[6]      ; outData[6] ;
; N/A   ; None              ; 10.122 ns       ; in1[5]      ; outData[5] ;
; N/A   ; None              ; 10.049 ns       ; in2[1]      ; outData[1] ;
; N/A   ; None              ; 9.966 ns        ; in3[1]      ; outData[1] ;
; N/A   ; None              ; 9.955 ns        ; in2[4]      ; outData[4] ;
; N/A   ; None              ; 9.938 ns        ; in1[1]      ; outData[1] ;
; N/A   ; None              ; 9.904 ns        ; in3[4]      ; outData[4] ;
; N/A   ; None              ; 9.863 ns        ; in1[4]      ; outData[4] ;
; N/A   ; None              ; 9.808 ns        ; in3[0]      ; outData[0] ;
; N/A   ; None              ; 9.805 ns        ; in3[5]      ; outData[5] ;
; N/A   ; None              ; 9.787 ns        ; in3[2]      ; outData[2] ;
; N/A   ; None              ; 9.584 ns        ; in2[5]      ; outData[5] ;
; N/A   ; None              ; 9.538 ns        ; in1[3]      ; outData[3] ;
; N/A   ; None              ; 9.463 ns        ; in3[3]      ; outData[3] ;
; N/A   ; None              ; 7.285 ns        ; selector[1] ; outData[7] ;
; N/A   ; None              ; 7.242 ns        ; selector[0] ; outData[7] ;
; N/A   ; None              ; 7.116 ns        ; selector[1] ; outData[6] ;
; N/A   ; None              ; 7.095 ns        ; selector[0] ; outData[6] ;
; N/A   ; None              ; 6.655 ns        ; selector[1] ; outData[2] ;
; N/A   ; None              ; 6.527 ns        ; selector[1] ; outData[1] ;
; N/A   ; None              ; 6.489 ns        ; selector[0] ; outData[1] ;
; N/A   ; None              ; 6.457 ns        ; selector[0] ; outData[2] ;
; N/A   ; None              ; 6.382 ns        ; selector[1] ; outData[4] ;
; N/A   ; None              ; 6.343 ns        ; selector[0] ; outData[4] ;
; N/A   ; None              ; 6.250 ns        ; in2[0]      ; outData[0] ;
; N/A   ; None              ; 6.199 ns        ; in1[0]      ; outData[0] ;
; N/A   ; None              ; 6.154 ns        ; selector[0] ; outData[0] ;
; N/A   ; None              ; 6.119 ns        ; selector[1] ; outData[0] ;
; N/A   ; None              ; 6.105 ns        ; selector[1] ; outData[5] ;
; N/A   ; None              ; 6.083 ns        ; selector[0] ; outData[5] ;
; N/A   ; None              ; 5.987 ns        ; selector[1] ; outData[3] ;
; N/A   ; None              ; 5.970 ns        ; selector[0] ; outData[3] ;
+-------+-------------------+-----------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 01 15:38:35 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mux4to1_8bits -c Mux4to1_8bits --timing_analysis_only
Info: Longest tpd from source pin "in2[7]" to destination pin "outData[7]" is 11.363 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_112; Fanout = 1; PIN Node = 'in2[7]'
    Info: 2: + IC(5.549 ns) + CELL(0.150 ns) = 6.549 ns; Loc. = LCCOMB_X1_Y13_N20; Fanout = 1; COMB Node = 'outData~14'
    Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 7.256 ns; Loc. = LCCOMB_X1_Y13_N14; Fanout = 1; COMB Node = 'outData~15'
    Info: 4: + IC(1.309 ns) + CELL(2.798 ns) = 11.363 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'outData[7]'
    Info: Total cell delay = 4.236 ns ( 37.28 % )
    Info: Total interconnect delay = 7.127 ns ( 62.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Wed Oct 01 15:38:35 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


