/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_SCH_L1_CONFIG_R_MUTABLE_H__
#define __REGISTER_INCLUDES_SCH_L1_CONFIG_R_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>










namespace jbayB0 {
  namespace register_classes {

class SchL1ConfigRMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum TmTopRspecEnum {
    kTmSchaTop,
    kTmSchbTop
  };
public:
  SchL1ConfigRMutable(
      int chipNumber, TmTopRspecEnum selector_tm_top_rspec, int index_tm_sch_pipe_rspec, int index_sch_l1_config_r, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(selector_tm_top_rspec, index_tm_sch_pipe_rspec, index_sch_l1_config_r), 4, true, write_callback, read_callback, std::string("SchL1ConfigRMutable")+":"+boost::lexical_cast<std::string>(selector_tm_top_rspec) + "," + boost::lexical_cast<std::string>(index_tm_sch_pipe_rspec) + "," + boost::lexical_cast<std::string>(index_sch_l1_config_r))
    {
    }
  SchL1ConfigRMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "SchL1ConfigRMutable")
    {
    }
public:





  uint8_t enb() { return enb_; }
  void enb(const uint8_t &v) { enb_=v; }





  uint8_t min_rate_enb() { return min_rate_enb_; }
  void min_rate_enb(const uint8_t &v) { min_rate_enb_=v; }





  uint8_t max_rate_enb() { return max_rate_enb_; }
  void max_rate_enb(const uint8_t &v) { max_rate_enb_=v; }






  uint8_t l1_port() { return l1_port_; }
  void l1_port(const uint8_t &v) { l1_port_=v; }





  uint8_t min_rate_pri() { return min_rate_pri_; }
  void min_rate_pri(const uint8_t &v) { min_rate_pri_=v; }





  uint8_t max_rate_pri() { return max_rate_pri_; }
  void max_rate_pri(const uint8_t &v) { max_rate_pri_=v; }






  uint8_t pri_prop() { return pri_prop_; }
  void pri_prop(const uint8_t &v) { pri_prop_=v; }





  uint8_t pps() { return pps_; }
  void pps(const uint8_t &v) { pps_=v; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (enb_ & 0x1);
    *data |= ((min_rate_enb_ & 0x1) << 2);
    *data |= ((max_rate_enb_ & 0x1) << 3);
    *data |= ((l1_port_ & 0x7) << 4);
    *data |= ((min_rate_pri_ & 0x7) << 11);
    *data |= ((max_rate_pri_ & 0x7) << 14);
    *data |= ((pri_prop_ & 0x1) << 17);
    *data |= ((pps_ & 0x1) << 31);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    enb_ = (data & 0x1);
    min_rate_enb_ = ((data >> 2) & 0x1);
    max_rate_enb_ = ((data >> 3) & 0x1);
    l1_port_ = ((data >> 4) & 0x7);
    min_rate_pri_ = ((data >> 11) & 0x7);
    max_rate_pri_ = ((data >> 14) & 0x7);
    pri_prop_ = ((data >> 17) & 0x1);
    pps_ = ((data >> 31) & 0x1);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    enb_ = 0x1;
    min_rate_enb_ = 0x0;
    max_rate_enb_ = 0x1;
    l1_port_ = 0;
    min_rate_pri_ = 0x0;
    max_rate_pri_ = 0x0;
    pri_prop_ = 0x0;
    pps_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("SchL1ConfigRMutable") + ":\n";
    r += indent_string + "  " + std::string("enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(enb_) ) + "\n";
    all_zeros &= (0 == enb_);
    r += indent_string + "  " + std::string("min_rate_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(min_rate_enb_) ) + "\n";
    all_zeros &= (0 == min_rate_enb_);
    r += indent_string + "  " + std::string("max_rate_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(max_rate_enb_) ) + "\n";
    all_zeros &= (0 == max_rate_enb_);
    r += indent_string + "  " + std::string("l1_port") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(l1_port_) ) + "\n";
    all_zeros &= (0 == l1_port_);
    r += indent_string + "  " + std::string("min_rate_pri") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(min_rate_pri_) ) + "\n";
    all_zeros &= (0 == min_rate_pri_);
    r += indent_string + "  " + std::string("max_rate_pri") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(max_rate_pri_) ) + "\n";
    all_zeros &= (0 == max_rate_pri_);
    r += indent_string + "  " + std::string("pri_prop") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pri_prop_) ) + "\n";
    all_zeros &= (0 == pri_prop_);
    r += indent_string + "  " + std::string("pps") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pps_) ) + "\n";
    all_zeros &= (0 == pps_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("SchL1ConfigRMutable") + ":\n";
    r += indent_string + "  " + std::string("enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(enb_) ) + "\n";
    all_zeros &= (0 == enb_);
    r += indent_string + "  " + std::string("min_rate_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(min_rate_enb_) ) + "\n";
    all_zeros &= (0 == min_rate_enb_);
    r += indent_string + "  " + std::string("max_rate_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(max_rate_enb_) ) + "\n";
    all_zeros &= (0 == max_rate_enb_);
    r += indent_string + "  " + std::string("l1_port") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(l1_port_) ) + "\n";
    all_zeros &= (0 == l1_port_);
    r += indent_string + "  " + std::string("min_rate_pri") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(min_rate_pri_) ) + "\n";
    all_zeros &= (0 == min_rate_pri_);
    r += indent_string + "  " + std::string("max_rate_pri") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(max_rate_pri_) ) + "\n";
    all_zeros &= (0 == max_rate_pri_);
    r += indent_string + "  " + std::string("pri_prop") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pri_prop_) ) + "\n";
    all_zeros &= (0 == pri_prop_);
    r += indent_string + "  " + std::string("pps") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pps_) ) + "\n";
    all_zeros &= (0 == pps_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t enb_;
  uint8_t min_rate_enb_;
  uint8_t max_rate_enb_;
  uint8_t l1_port_;
  uint8_t min_rate_pri_;
  uint8_t max_rate_pri_;
  uint8_t pri_prop_;
  uint8_t pps_;
private:
  static int StartOffset(
      TmTopRspecEnum selector_tm_top_rspec, int index_tm_sch_pipe_rspec, int index_sch_l1_config_r
      ) {
    int offset=0;
    offset += 0x800000; // to get to tm_top
    switch (selector_tm_top_rspec) {
      case kTmSchaTop:
        offset += 0x180000; // to get to tm_scha_top
        assert(index_tm_sch_pipe_rspec < 2);
        offset += index_tm_sch_pipe_rspec * 0x8000; // tm_sch_pipe_rspec[]
        offset += 0x2000; // to get to l1_config
        assert(index_sch_l1_config_r < 288);
        offset += index_sch_l1_config_r * 0x4; // sch_l1_config_r[]
        break;
      case kTmSchbTop:
        offset += 0x200000; // to get to tm_schb_top
        assert(index_tm_sch_pipe_rspec < 2);
        offset += index_tm_sch_pipe_rspec * 0x8000; // tm_sch_pipe_rspec[]
        offset += 0x2000; // to get to l1_config
        assert(index_sch_l1_config_r < 288);
        offset += index_sch_l1_config_r * 0x4; // sch_l1_config_r[]
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};










  }; // namespace register_classes
}; // namespace jbayB0

#endif // __REGISTER_INCLUDES_SCH_L1_CONFIG_R_MUTABLE_H__
