Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/client_007.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3642567 heartbeat IPC: 2.74532 cumulative IPC: 2.74532 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7035339 heartbeat IPC: 2.94744 cumulative IPC: 2.84279 (Simulation time: 0 hr 5 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10908253 heartbeat IPC: 2.58203 cumulative IPC: 2.75021 (Simulation time: 0 hr 8 min 26 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15068218 heartbeat IPC: 2.40387 cumulative IPC: 2.65459 (Simulation time: 0 hr 11 min 5 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 18473939 heartbeat IPC: 2.93624 cumulative IPC: 2.70652 (Simulation time: 0 hr 13 min 36 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 18473939 (Simulation time: 0 hr 13 min 36 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 25362205 heartbeat IPC: 1.45174 cumulative IPC: 1.45174 (Simulation time: 0 hr 16 min 14 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 34234355 heartbeat IPC: 1.12712 cumulative IPC: 1.269 (Simulation time: 0 hr 18 min 49 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 39558520 heartbeat IPC: 1.87823 cumulative IPC: 1.42284 (Simulation time: 0 hr 20 min 32 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 47166035 heartbeat IPC: 1.31449 cumulative IPC: 1.39411 (Simulation time: 0 hr 22 min 48 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 56099293 heartbeat IPC: 1.11941 cumulative IPC: 1.32889 (Simulation time: 0 hr 24 min 37 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37625354 cumulative IPC: 1.32889 (Simulation time: 0 hr 24 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.32889 instructions: 50000000 cycles: 37625354
L1D TOTAL     ACCESS:   21198209  HIT:   20029113  MISS:    1169096
L1D LOAD      ACCESS:    8369954  HIT:    7830431  MISS:     539523
L1D RFO       ACCESS:    4868465  HIT:    4777403  MISS:      91062
L1D PREFETCH  ACCESS:    7959790  HIT:    7421279  MISS:     538511
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8422328  ISSUED:    8178456  USEFUL:     158014  USELESS:     380512
L1D AVERAGE MISS LATENCY: 34.4503 cycles
L1I TOTAL     ACCESS:   13437940  HIT:   12249829  MISS:    1188111
L1I LOAD      ACCESS:    9119516  HIT:    9065841  MISS:      53675
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4318424  HIT:    3183988  MISS:    1134436
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    4548680  ISSUED:    4491757  USEFUL:     851490  USELESS:     282966
L1I AVERAGE MISS LATENCY: 16.5404 cycles
L2C TOTAL     ACCESS:    3492857  HIT:    3284038  MISS:     208819
L2C LOAD      ACCESS:     564035  HIT:     494119  MISS:      69916
L2C RFO       ACCESS:      89460  HIT:      47567  MISS:      41893
L2C PREFETCH  ACCESS:    2511701  HIT:    2414811  MISS:      96890
L2C WRITEBACK ACCESS:     327661  HIT:     327541  MISS:        120
L2C PREFETCH  REQUESTED:    2463439  ISSUED:    2457943  USEFUL:       9639  USELESS:      87241
L2C AVERAGE MISS LATENCY: 123.972 cycles
LLC TOTAL     ACCESS:     923341  HIT:     754705  MISS:     168636
LLC LOAD      ACCESS:      69823  HIT:      34572  MISS:      35251
LLC RFO       ACCESS:      41892  HIT:       7433  MISS:      34459
LLC PREFETCH  ACCESS:     736997  HIT:     638349  MISS:      98648
LLC WRITEBACK ACCESS:      74629  HIT:      74351  MISS:        278
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      18606  USELESS:      81775
LLC AVERAGE MISS LATENCY: 182.1 cycles
Major fault: 0 Minor fault: 4411
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35618  ROW_BUFFER_MISS:     132733
 DBUS_CONGESTED:      93399
 WQ ROW_BUFFER_HIT:      13025  ROW_BUFFER_MISS:      44577  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 98.8607% MPKI: 1.8623 Average ROB Occupancy at Mispredict: 113.37

Branch types
NOT_BRANCH: 41826773 83.6535%
BRANCH_DIRECT_JUMP: 735330 1.47066%
BRANCH_INDIRECT: 269194 0.538388%
BRANCH_CONDITIONAL: 5957947 11.9159%
BRANCH_DIRECT_CALL: 368758 0.737516%
BRANCH_INDIRECT_CALL: 226975 0.45395%
BRANCH_RETURN: 614696 1.22939%
BRANCH_OTHER: 0 0%

