# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:44 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs_valid

.latch        n90 Memory[0][0]  2
.latch        n95 Memory[0][1]  2
.latch       n100 Memory[0][2]  2
.latch       n105 Memory[0][3]  2
.latch       n110 Memory[0][4]  2
.latch       n115 Memory[0][5]  2
.latch       n120 Memory[0][6]  2
.latch       n125 Memory[0][7]  2
.latch       n130 Memory[0][8]  2
.latch       n135 Memory[0][9]  2
.latch       n140 Memory[0][10]  2
.latch       n145 Memory[0][11]  2
.latch       n150 Memory[0][12]  2
.latch       n155 Memory[0][13]  2
.latch       n160 Memory[0][14]  2
.latch       n165 Memory[0][15]  2
.latch       n170 Memory[0][16]  2
.latch       n175 Memory[0][17]  2
.latch       n180 Memory[0][18]  2
.latch       n185 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n106
10 1
.names ins[0] ins_ready new_n107
11 1
.names new_n106 new_n107 n90
00 0
.names Memory[0][1] ins_ready new_n109
10 1
.names ins[1] ins_ready new_n110_1
11 1
.names new_n109 new_n110_1 n95
00 0
.names Memory[0][2] ins_ready new_n112
10 1
.names ins[2] ins_ready new_n113
11 1
.names new_n112 new_n113 n100
00 0
.names Memory[0][3] ins_ready new_n115_1
10 1
.names ins[3] ins_ready new_n116
11 1
.names new_n115_1 new_n116 n105
00 0
.names Memory[0][4] ins_ready new_n118
10 1
.names ins[4] ins_ready new_n119
11 1
.names new_n118 new_n119 n110
00 0
.names Memory[0][5] ins_ready new_n121
10 1
.names ins[5] ins_ready new_n122
11 1
.names new_n121 new_n122 n115
00 0
.names Memory[0][6] ins_ready new_n124
10 1
.names ins[6] ins_ready new_n125_1
11 1
.names new_n124 new_n125_1 n120
00 0
.names Memory[0][7] ins_ready new_n127
10 1
.names ins[7] ins_ready new_n128
11 1
.names new_n127 new_n128 n125
00 0
.names Memory[0][8] ins_ready new_n130_1
10 1
.names ins[8] ins_ready new_n131
11 1
.names new_n130_1 new_n131 n130
00 0
.names Memory[0][9] ins_ready new_n133
10 1
.names ins[9] ins_ready new_n134
11 1
.names new_n133 new_n134 n135
00 0
.names Memory[0][10] ins_ready new_n136
10 1
.names ins[10] ins_ready new_n137
11 1
.names new_n136 new_n137 n140
00 0
.names Memory[0][11] ins_ready new_n139
10 1
.names ins[11] ins_ready new_n140_1
11 1
.names new_n139 new_n140_1 n145
00 0
.names Memory[0][12] ins_ready new_n142
10 1
.names ins[12] ins_ready new_n143
11 1
.names new_n142 new_n143 n150
00 0
.names Memory[0][13] ins_ready new_n145_1
10 1
.names ins[13] ins_ready new_n146
11 1
.names new_n145_1 new_n146 n155
00 0
.names Memory[0][14] ins_ready new_n148
10 1
.names ins[14] ins_ready new_n149
11 1
.names new_n148 new_n149 n160
00 0
.names Memory[0][15] ins_ready new_n151
10 1
.names ins[15] ins_ready new_n152
11 1
.names new_n151 new_n152 n165
00 0
.names Memory[0][16] ins_ready new_n154
10 1
.names ins[16] ins_ready new_n155_1
11 1
.names new_n154 new_n155_1 n170
00 0
.names Memory[0][17] ins_ready new_n157
10 1
.names ins[17] ins_ready new_n158
11 1
.names new_n157 new_n158 n175
00 0
.names Memory[0][18] ins_ready new_n160_1
10 1
.names ins[18] ins_ready new_n161
11 1
.names new_n160_1 new_n161 n180
00 0
.names ins_valid ins_ready new_n163
01 1
.names rst new_n163 n185
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names control.valid_reg outs_valid
1 1
.end
