
two_motors.elf:     file format elf32-littlenios2
two_motors.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000081bc

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x00005d24 memsz 0x00005d24 flags r-x
    LOAD off    0x00006d44 vaddr 0x0000dd44 paddr 0x0000e08c align 2**12
         filesz 0x00000348 memsz 0x00000348 flags rw-
    LOAD off    0x000073d4 vaddr 0x0000e3d4 paddr 0x0000e3d4 align 2**12
         filesz 0x00000000 memsz 0x00000b04 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000019c  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00005964  000081bc  000081bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000224  0000db20  0000db20  00006b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000348  0000dd44  0000e08c  00006d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000b04  0000e3d4  0000e3d4  000073d4  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000920  00000000  00000000  000070b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c760  00000000  00000000  000079d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004a86  00000000  00000000  00014130  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000045a9  00000000  00000000  00018bb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001070  00000000  00000000  0001d160  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000021f6  00000000  00000000  0001e1d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003fcb  00000000  00000000  000203c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000020  00000000  00000000  00024394  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000480  00000000  00000000  000243b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  000270c0  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  000270c3  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  000270c6  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  000270c7  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  000270c8  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  000270cc  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  000270d0  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000009  00000000  00000000  000270d4  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000009  00000000  00000000  000270dd  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000009  00000000  00000000  000270e6  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000012  00000000  00000000  000270ef  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000051  00000000  00000000  00027101  2**0
                  CONTENTS, READONLY
 28 .jdi          00005585  00000000  00000000  00027152  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     0003c04b  00000000  00000000  0002c6d7  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .exceptions	00000000 .exceptions
000081bc l    d  .text	00000000 .text
0000db20 l    d  .rodata	00000000 .rodata
0000dd44 l    d  .rwdata	00000000 .rwdata
0000e3d4 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../two_motors_bsp//obj/HAL/src/crt0.o
000081f4 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00008094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 InterruptHandlerForUart.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 pan_funcs.c
00000000 l    df *ABS*	00000000 pan_integ.c
00000000 l    df *ABS*	00000000 pan_model.c
00000000 l    df *ABS*	00000000 pan_submod.c
00000000 l    df *ABS*	00000000 tilt_integ.c
00000000 l    df *ABS*	00000000 tilt_model.c
00000000 l    df *ABS*	00000000 tilt_submod.c
00000000 l    df *ABS*	00000000 fp-bit.c
0000a4a0 l     F .text	00000354 _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000b00c l     F .text	00000074 udivmodsi4
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
0000dd44 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
0000c358 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
0000c4ac l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0000c5ec l     F .text	00000038 alt_dev_reg
0000de24 l     O .rwdata	0000002c jtag_uart
0000de50 l     O .rwdata	0000002c uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0000c8fc l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0000cab4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0000cbc4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_close.c
0000ccf0 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0000ce28 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0000ce54 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0000cf74 l     F .text	000000e0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0000d0cc l     F .text	00000050 alt_get_errno
0000d11c l     F .text	000000f0 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
0000c444 g     F .text	00000068 alt_main
0000b75c g     F .text	00000044 __ashldi3
0000b848 g     F .text	00000080 _puts_r
0000edd8 g     O .bss	00000100 alt_irq
0000e3d8 g     O .bss	00000002 RxHead_0
0000e08c g       *ABS*	00000000 __flash_rwdata_start
0000ecf8 g     O .bss	00000018 tilt_I
0000b7fc g     F .text	0000004c printf
00009678 g     F .text	0000005c pan_CalculateOutput
0000e3da g     O .bss	00000002 RxTail_0
0000ad40 g     F .text	00000064 __gtdf2
00000000  w      *UND*	00000000 __errno
0000908c g     F .text	000005ec pan_CalculateDynamic
00008000 g     F .entry	0000001c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
0000e40c g     O .bss	00000004 errno
000081f8 g     F .text	00000060 InitUart0
0000ed10 g     O .bss	00000018 tilt_R
00009acc g     F .text	0000004c tilt_ModelInitialize_initialvalues
0000e418 g     O .bss	00000004 alt_argv
00016024 g       *ABS*	00000000 _gp
0000dea4 g     O .rwdata	00000180 alt_fd_list
0000d5a0 g     F .text	00000090 alt_find_dev
0000e3d6 g     O .bss	00000002 TxTail_0
0000ae64 g     F .text	000000d4 __floatsidf
0000d054 g     F .text	00000078 alt_io_redirect
0000ae08 g     F .text	0000005c __ltdf2
0000b8c8 g     F .text	00000014 puts
0000c770 g     F .text	000000f4 altera_avalon_jtag_uart_read
0000b7c0 g     F .text	0000003c _printf_r
0000a310 g     F .text	0000003c tilt_CopyVariablesToOutputs
0000b12c g     F .text	00000008 __udivsi3
0000e03c g     O .rwdata	00000004 pan_number_of_inputs
0000e055 g     O .rwdata	00000001 tilt_major
0000d818 g     F .text	0000008c alt_icache_flush
00008d68 g     F .text	0000002c pan_DiscreteInitialize
0000ec28 g     O .bss	00000018 pan_I
0000e07c g     O .rwdata	00000004 alt_max_fd
0000b544 g     F .text	00000104 __unpack_d
0000837c g     F .text	0000003c EmptyUart0
0000c1a8 g     F .text	000001b0 alt_irq_register
00009020 g     F .text	00000038 pan_ModelInitialize_variables
0000a7f4 g     F .text	00000054 __adddf3
0000e408 g     O .bss	00000001 tilt_stop_simulation
0000e060 g     O .rwdata	00000004 _global_impure_ptr
0000eed8 g       *ABS*	00000000 __bss_end
00009880 g     F .text	0000005c pan_TerminateSubmodel
0000e3dc g     O .bss	00000008 pan_start_time
0000d47c g     F .text	00000104 alt_tick
00008f58 g     F .text	0000004c pan_ModelInitialize_initialvalues
0000d3e4 g     F .text	00000098 alt_alarm_stop
0000e410 g     O .bss	00000004 alt_irq_active
0000ec40 g     O .bss	00000038 pan_P
000099ec g     F .text	000000e0 tilt_ModelInitialize_parameters
00008000 g       *ABS*	00000000 __alt_mem_onchip_mem
000080ec g     F .exceptions	000000d0 alt_irq_handler
0000de7c g     O .rwdata	00000028 alt_dev_null
0000ec78 g     O .bss	00000018 pan_s
0000981c g     F .text	00000064 pan_CalculateSubmodel
00008258 g     F .text	00000124 IsrUart0
0000e054 g     O .rwdata	00000001 tilt_initialize
0000ce0c g     F .text	0000001c alt_dcache_flush_all
0000af38 g     F .text	000000d4 __fixdfsi
0000e038 g     O .rwdata	00000001 pan_initialize
0000e08c g       *ABS*	00000000 __ram_rwdata_end
0000e074 g     O .rwdata	00000008 alt_dev_list
0000c4fc g     F .text	000000f0 write
0000ed28 g     O .bss	00000060 tilt_V
000098dc g     F .text	0000002c tilt_DiscreteInitialize
0000dd44 g       *ABS*	00000000 __ram_rodata_end
0000b718 g     F .text	00000044 __lshrdi3
0000a3e0 g     F .text	00000064 tilt_CalculateSubmodel
0000b134 g     F .text	00000008 __umodsi3
0000e028 g     O .rwdata	00000008 pan_finish_time
0000a444 g     F .text	0000005c tilt_TerminateSubmodel
0000eed8 g       *ABS*	00000000 end
0000a34c g     F .text	00000094 tilt_InitializeSubmodel
0000e3e4 g     O .bss	00000008 pan_time
0000cc14 g     F .text	000000dc altera_avalon_uart_write
0000ed88 g     O .bss	00000038 tilt_P
00010000 g       *ABS*	00000000 __alt_stack_pointer
00009b94 g     F .text	00000038 tilt_ModelInitialize_variables
0000c974 g     F .text	00000080 alt_avalon_timer_sc_init
0000ca54 g     F .text	00000060 altera_avalon_uart_write_fd
0000b274 g     F .text	000000ac __clzsi2
0000c864 g     F .text	00000098 altera_avalon_jtag_uart_write
0000b904 g     F .text	00000734 ___vfprintf_internal_r
0000d90c g     F .text	000001d8 __call_exitprocs
000081bc g     F .text	0000003c _start
0000e420 g     O .bss	00000004 _alt_tick_rate
00009b18 g     F .text	0000007c tilt_ModelInitialize_states
0000e424 g     O .bss	00000004 _alt_nticks
0000c658 g     F .text	00000058 alt_sys_init
00008e78 g     F .text	000000e0 pan_ModelInitialize_parameters
000083b8 g     F .text	0000005c GetUart0
0000e058 g     O .rwdata	00000004 tilt_number_of_inputs
00008cf0 g     F .text	00000040 pan_String2Double
0000e024 g     O .rwdata	00000002 maxStepCount0
0000b13c g     F .text	00000028 __mulsi3
0000dd44 g       *ABS*	00000000 __ram_rwdata_start
0000db20 g       *ABS*	00000000 __ram_rodata_start
0000c6b0 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0000d744 g     F .text	000000d4 alt_get_fd
00008414 g     F .text	0000011c PutUart0
0000b648 g     F .text	000000d0 __fpcmp_parts_d
00008d94 g     F .text	000000e4 pan_DiscreteStep
0000d8c4 g     F .text	00000048 memcmp
0000eed8 g       *ABS*	00000000 __alt_stack_base
0000e039 g     O .rwdata	00000001 pan_major
0000ab8c g     F .text	000001b4 __divdf3
0000e3fc g     O .bss	00000008 tilt_time
0000a8a8 g     F .text	000002e4 __muldf3
0000d630 g     F .text	00000114 alt_find_file
0000cea4 g     F .text	000000a0 alt_dev_llist_insert
0000e044 g     O .rwdata	00000008 tilt_finish_time
0000c05c g     F .text	000000e0 __sfvwrite_small_dev
0000e3d4 g       *ABS*	00000000 __bss_start
0000b7a0 g     F .text	00000020 memset
000087e8 g     F .text	00000508 main
0000e41c g     O .bss	00000004 alt_envp
0000c710 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0000e026 g     O .rwdata	00000002 maxStepCount1
0000972c g     F .text	0000005c pan_CopyVariablesToOutputs
0000e080 g     O .rwdata	00000004 alt_errno
0000ec90 g     O .bss	00000050 pan_V
0000a29c g     F .text	00000074 tilt_CopyInputsToVariables
0000e404 g     O .bss	00000004 tilt_steps
0000e3ec g     O .bss	00000004 pan_steps
0000b080 g     F .text	00000050 __divsi3
0000dbf4 g     O .rodata	00000014 __thenan_df
0000e3d4 g     O .bss	00000002 TxHead_0
0000db20 g       *ABS*	00000000 __flash_rodata_start
0000e3f0 g     O .bss	00000001 pan_stop_simulation
0000c624 g     F .text	00000034 alt_irq_init
0000d364 g     F .text	00000080 alt_release_fd
0000dc08 g     O .rodata	00000100 __clz_tab
0000c13c g     F .text	0000006c _write_r
0000e428 g     O .bss	00000400 rx_buffer_0
0000e030 g     O .rwdata	00000008 pan_step_size
00008fa4 g     F .text	0000007c pan_ModelInitialize_states
0000e064 g     O .rwdata	00000004 _impure_ptr
0000e414 g     O .bss	00000004 alt_argc
00008530 g     F .text	000000b8 InitUart
00008020 g       .exceptions	00000000 alt_irq_entry
0000e06c g     O .rwdata	00000008 alt_fs_list
000096d4 g     F .text	00000058 pan_CopyInputsToVariables
00009bcc g     F .text	00000034 tilt_ModelInitialize
00008d30 g     F .text	00000038 pan_Double2String
00008020 g       *ABS*	00000000 __ram_exceptions_start
00009788 g     F .text	00000094 pan_InitializeSubmodel
000086e8 g     F .text	00000100 Stepcount0ToSI
0000e08c g       *ABS*	00000000 _edata
0000c9f4 g     F .text	00000060 altera_avalon_uart_read_fd
0000eed8 g       *ABS*	00000000 _end
000081bc g       *ABS*	00000000 __ram_exceptions_end
0000e040 g     O .rwdata	00000004 pan_number_of_outputs
0000edc0 g     O .bss	00000018 tilt_s
0000d580 g     F .text	00000020 altera_nios2_qsys_irq_init
0000d8a4 g     F .text	00000020 exit
0000b0d0 g     F .text	0000005c __modsi3
00010000 g       *ABS*	00000000 __alt_data_end
00008020 g     F .exceptions	00000000 alt_exception
00009c00 g     F .text	00000660 tilt_CalculateDynamic
0000dae4 g     F .text	0000003c _exit
0000e04c g     O .rwdata	00000008 tilt_step_size
0000e3f4 g     O .bss	00000008 tilt_start_time
0000b164 g     F .text	00000110 __muldi3
0000a260 g     F .text	0000003c tilt_CalculateOutput
0000b8dc g     F .text	00000028 strlen
0000d20c g     F .text	00000158 open
0000ada4 g     F .text	00000064 __gedf2
0000e05c g     O .rwdata	00000004 tilt_number_of_outputs
0000cf44 g     F .text	00000030 alt_icache_flush_all
0000e068 g     O .rwdata	00000004 alt_priority_mask
0000ece0 g     O .bss	00000018 pan_R
0000c038 g     F .text	00000024 __vfprintf_internal
0000cb04 g     F .text	000000c0 altera_avalon_uart_read
00009058 g     F .text	00000034 pan_ModelInitialize
0000a848 g     F .text	00000060 __subdf3
000085e8 g     F .text	00000100 Stepcount1ToSI
0000e084 g     O .rwdata	00000008 alt_alarm_list
0000e828 g     O .bss	00000400 tx_buffer_0
0000cd40 g     F .text	000000cc close
0000c3c4 g     F .text	00000080 alt_load
0000b320 g     F .text	00000224 __pack_d
00000000  w      *UND*	00000000 free
00009908 g     F .text	000000e4 tilt_DiscreteStep



Disassembly of section .entry:

00008000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
    8000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
    8004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
    8008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
    800c:	00bffd16 	blt	zero,r2,8004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8010:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8014:	08606f14 	ori	at,at,33212
    jmp r1
    8018:	0800683a 	jmp	at
    801c:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>

Disassembly of section .exceptions:

00008020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
    8020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
    8024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
    8028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
    802c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
    8030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
    8034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
    8038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
    803c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
    8040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
    8044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
    8048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
    804c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
    8050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
    8054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
    8058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
    805c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
    8060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
    8064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
    8068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
    806c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    8070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
    8074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
    8078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
    807c:	10000326 	beq	r2,zero,808c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
    8080:	20000226 	beq	r4,zero,808c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
    8084:	00080ec0 	call	80ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
    8088:	00000306 	br	8098 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
    808c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
    8090:	e8bfff17 	ldw	r2,-4(ea)

00008094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
    8094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
    8098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
    809c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
    80a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
    80a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
    80a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
    80ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
    80b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
    80b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
    80b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
    80bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
    80c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
    80c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
    80c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
    80cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
    80d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
    80d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
    80d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
    80dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
    80e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
    80e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
    80e8:	ef80083a 	eret

000080ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
    80ec:	defff904 	addi	sp,sp,-28
    80f0:	dfc00615 	stw	ra,24(sp)
    80f4:	df000515 	stw	fp,20(sp)
    80f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
    80fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    8100:	0005313a 	rdctl	r2,ipending
    8104:	e0bffe15 	stw	r2,-8(fp)

  return active;
    8108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
    810c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
    8110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
    8114:	00800044 	movi	r2,1
    8118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
    811c:	e0fffb17 	ldw	r3,-20(fp)
    8120:	e0bffc17 	ldw	r2,-16(fp)
    8124:	1884703a 	and	r2,r3,r2
    8128:	10001826 	beq	r2,zero,818c <alt_irq_handler+0xa0>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
    812c:	00c00074 	movhi	r3,1
    8130:	18fb7604 	addi	r3,r3,-4648
    8134:	e0bffd17 	ldw	r2,-12(fp)
    8138:	100490fa 	slli	r2,r2,3
    813c:	1885883a 	add	r2,r3,r2
    8140:	10c00017 	ldw	r3,0(r2)
    8144:	01000074 	movhi	r4,1
    8148:	213b7604 	addi	r4,r4,-4648
    814c:	e0bffd17 	ldw	r2,-12(fp)
    8150:	100490fa 	slli	r2,r2,3
    8154:	2085883a 	add	r2,r4,r2
    8158:	10800104 	addi	r2,r2,4
    815c:	10800017 	ldw	r2,0(r2)
    8160:	1009883a 	mov	r4,r2
    8164:	e17ffd17 	ldw	r5,-12(fp)
    8168:	183ee83a 	callr	r3
#endif
        break;
    816c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    8170:	0005313a 	rdctl	r2,ipending
    8174:	e0bfff15 	stw	r2,-4(fp)

  return active;
    8178:	e0bfff17 	ldw	r2,-4(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
    817c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
    8180:	e0bffb17 	ldw	r2,-20(fp)
    8184:	103fe21e 	bne	r2,zero,8110 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
    8188:	00000706 	br	81a8 <alt_irq_handler+0xbc>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
    818c:	e0bffc17 	ldw	r2,-16(fp)
    8190:	1085883a 	add	r2,r2,r2
    8194:	e0bffc15 	stw	r2,-16(fp)
      i++;
    8198:	e0bffd17 	ldw	r2,-12(fp)
    819c:	10800044 	addi	r2,r2,1
    81a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
    81a4:	003fdd06 	br	811c <alt_irq_handler+0x30>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
    81a8:	e037883a 	mov	sp,fp
    81ac:	dfc00117 	ldw	ra,4(sp)
    81b0:	df000017 	ldw	fp,0(sp)
    81b4:	dec00204 	addi	sp,sp,8
    81b8:	f800283a 	ret

Disassembly of section .text:

000081bc <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    81bc:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
    81c0:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
    81c4:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    81c8:	d6980914 	ori	gp,gp,24612
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    81cc:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    81d0:	10b8f514 	ori	r2,r2,58324

    movhi r3, %hi(__bss_end)
    81d4:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    81d8:	18fbb614 	ori	r3,r3,61144

    beq r2, r3, 1f
    81dc:	10c00326 	beq	r2,r3,81ec <_start+0x30>

0:
    stw zero, (r2)
    81e0:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    81e4:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    81e8:	10fffd36 	bltu	r2,r3,81e0 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    81ec:	000c3c40 	call	c3c4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    81f0:	000c4440 	call	c444 <alt_main>

000081f4 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    81f4:	003fff06 	br	81f4 <alt_after_alt_main>

000081f8 <InitUart0>:
unsigned short RxHead_0=0;
unsigned short RxTail_0=0;
unsigned char rx_buffer_0[RX_BUFFER_SIZE_0];
 
void InitUart0(unsigned int BaudRate)
{
    81f8:	defffc04 	addi	sp,sp,-16
    81fc:	dfc00315 	stw	ra,12(sp)
    8200:	df000215 	stw	fp,8(sp)
    8204:	df000204 	addi	fp,sp,8
    8208:	e13fff15 	stw	r4,-4(fp)
    unsigned int divisor;
    
    divisor = (ALT_CPU_FREQ/BaudRate) + 1;
    820c:	0100bef4 	movhi	r4,763
    8210:	213c2004 	addi	r4,r4,-3968
    8214:	e17fff17 	ldw	r5,-4(fp)
    8218:	000b12c0 	call	b12c <__udivsi3>
    821c:	10800044 	addi	r2,r2,1
    8220:	e0bffe15 	stw	r2,-8(fp)
    IOWR_ALTERA_AVALON_UART_DIVISOR(UART_0_BASE, divisor);
    8224:	e0fffe17 	ldw	r3,-8(fp)
    8228:	00800074 	movhi	r2,1
    822c:	10850404 	addi	r2,r2,5136
    8230:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);
    8234:	00c02004 	movi	r3,128
    8238:	00800074 	movhi	r2,1
    823c:	10850304 	addi	r2,r2,5132
    8240:	10c00035 	stwio	r3,0(r2)
}
    8244:	e037883a 	mov	sp,fp
    8248:	dfc00117 	ldw	ra,4(sp)
    824c:	df000017 	ldw	fp,0(sp)
    8250:	dec00204 	addi	sp,sp,8
    8254:	f800283a 	ret

00008258 <IsrUart0>:
 
void IsrUart0(void* context, unsigned int id)
{
    8258:	defffc04 	addi	sp,sp,-16
    825c:	df000315 	stw	fp,12(sp)
    8260:	df000304 	addi	fp,sp,12
    8264:	e13ffe15 	stw	r4,-8(fp)
    8268:	e17fff15 	stw	r5,-4(fp)
    int sr;
    
    sr = IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE);
    826c:	00800074 	movhi	r2,1
    8270:	10850204 	addi	r2,r2,5128
    8274:	10800037 	ldwio	r2,0(r2)
    8278:	e0bffd15 	stw	r2,-12(fp)

    if(sr & ALTERA_AVALON_UART_STATUS_RRDY_MSK) {
    827c:	e0bffd17 	ldw	r2,-12(fp)
    8280:	1080200c 	andi	r2,r2,128
    8284:	10001526 	beq	r2,zero,82dc <IsrUart0+0x84>
        rx_buffer_0[RxHead_0] = IORD_ALTERA_AVALON_UART_RXDATA(UART_0_BASE);
    8288:	d0a0ed0b 	ldhu	r2,-31820(gp)
    828c:	10bfffcc 	andi	r2,r2,65535
    8290:	00c00074 	movhi	r3,1
    8294:	18c50004 	addi	r3,r3,5120
    8298:	18c00037 	ldwio	r3,0(r3)
    829c:	01000074 	movhi	r4,1
    82a0:	21390a04 	addi	r4,r4,-7128
    82a4:	2085883a 	add	r2,r4,r2
    82a8:	10c00005 	stb	r3,0(r2)
        IOWR_ALTERA_AVALON_UART_STATUS(UART_0_BASE, 0);
    82ac:	0007883a 	mov	r3,zero
    82b0:	00800074 	movhi	r2,1
    82b4:	10850204 	addi	r2,r2,5128
    82b8:	10c00035 	stwio	r3,0(r2)
        if (++RxHead_0 > (RX_BUFFER_SIZE_0 - 1)) {
    82bc:	d0a0ed0b 	ldhu	r2,-31820(gp)
    82c0:	10800044 	addi	r2,r2,1
    82c4:	d0a0ed0d 	sth	r2,-31820(gp)
    82c8:	d0a0ed0b 	ldhu	r2,-31820(gp)
    82cc:	10bfffcc 	andi	r2,r2,65535
    82d0:	10810030 	cmpltui	r2,r2,1024
    82d4:	1000011e 	bne	r2,zero,82dc <IsrUart0+0x84>
            RxHead_0 = 0;
    82d8:	d020ed0d 	sth	zero,-31820(gp)
        }
    }

    if(sr & ALTERA_AVALON_UART_STATUS_TRDY_MSK) {
    82dc:	e0bffd17 	ldw	r2,-12(fp)
    82e0:	1080100c 	andi	r2,r2,64
    82e4:	10002126 	beq	r2,zero,836c <IsrUart0+0x114>
        if(IORD_ALTERA_AVALON_UART_CONTROL(UART_0_BASE) & ALTERA_AVALON_UART_CONTROL_TRDY_MSK) {
    82e8:	00800074 	movhi	r2,1
    82ec:	10850304 	addi	r2,r2,5132
    82f0:	10800037 	ldwio	r2,0(r2)
    82f4:	1080100c 	andi	r2,r2,64
    82f8:	10001c26 	beq	r2,zero,836c <IsrUart0+0x114>
            if (TxTail_0 != TxHead_0) {
    82fc:	d0e0ec8b 	ldhu	r3,-31822(gp)
    8300:	d0a0ec0b 	ldhu	r2,-31824(gp)
    8304:	18ffffcc 	andi	r3,r3,65535
    8308:	10bfffcc 	andi	r2,r2,65535
    830c:	18801326 	beq	r3,r2,835c <IsrUart0+0x104>
                IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, tx_buffer_0[TxTail_0]);
    8310:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8314:	10bfffcc 	andi	r2,r2,65535
    8318:	00c00074 	movhi	r3,1
    831c:	18fa0a04 	addi	r3,r3,-6104
    8320:	1885883a 	add	r2,r3,r2
    8324:	10800003 	ldbu	r2,0(r2)
    8328:	10c03fcc 	andi	r3,r2,255
    832c:	00800074 	movhi	r2,1
    8330:	10850104 	addi	r2,r2,5124
    8334:	10c00035 	stwio	r3,0(r2)
                if (++TxTail_0 > (TX_BUFFER_SIZE_0 - 1)) {
    8338:	d0a0ec8b 	ldhu	r2,-31822(gp)
    833c:	10800044 	addi	r2,r2,1
    8340:	d0a0ec8d 	sth	r2,-31822(gp)
    8344:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8348:	10bfffcc 	andi	r2,r2,65535
    834c:	10810030 	cmpltui	r2,r2,1024
    8350:	1000061e 	bne	r2,zero,836c <IsrUart0+0x114>
                    TxTail_0 = 0;
    8354:	d020ec8d 	sth	zero,-31822(gp)
    8358:	00000406 	br	836c <IsrUart0+0x114>
                }
            }
            else {
                IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);
    835c:	00c02004 	movi	r3,128
    8360:	00800074 	movhi	r2,1
    8364:	10850304 	addi	r2,r2,5132
    8368:	10c00035 	stwio	r3,0(r2)
            }
        }
    }
}
    836c:	e037883a 	mov	sp,fp
    8370:	df000017 	ldw	fp,0(sp)
    8374:	dec00104 	addi	sp,sp,4
    8378:	f800283a 	ret

0000837c <EmptyUart0>:
 
unsigned char EmptyUart0()
{
    837c:	deffff04 	addi	sp,sp,-4
    8380:	df000015 	stw	fp,0(sp)
    8384:	d839883a 	mov	fp,sp
    if(RxHead_0 == RxTail_0) {
    8388:	d0e0ed0b 	ldhu	r3,-31820(gp)
    838c:	d0a0ed8b 	ldhu	r2,-31818(gp)
    8390:	18ffffcc 	andi	r3,r3,65535
    8394:	10bfffcc 	andi	r2,r2,65535
    8398:	1880021e 	bne	r3,r2,83a4 <EmptyUart0+0x28>
        return 1;
    839c:	00800044 	movi	r2,1
    83a0:	00000106 	br	83a8 <EmptyUart0+0x2c>
    }
    
    return 0;
    83a4:	0005883a 	mov	r2,zero
} 
    83a8:	e037883a 	mov	sp,fp
    83ac:	df000017 	ldw	fp,0(sp)
    83b0:	dec00104 	addi	sp,sp,4
    83b4:	f800283a 	ret

000083b8 <GetUart0>:
    
unsigned char GetUart0(void)
{
    83b8:	defffe04 	addi	sp,sp,-8
    83bc:	df000115 	stw	fp,4(sp)
    83c0:	df000104 	addi	fp,sp,4
    unsigned char rxChar; 
    
    /* buffer is empty */
    
    rxChar=rx_buffer_0[RxTail_0];
    83c4:	d0a0ed8b 	ldhu	r2,-31818(gp)
    83c8:	10bfffcc 	andi	r2,r2,65535
    83cc:	00c00074 	movhi	r3,1
    83d0:	18f90a04 	addi	r3,r3,-7128
    83d4:	1885883a 	add	r2,r3,r2
    83d8:	10800003 	ldbu	r2,0(r2)
    83dc:	e0bfff05 	stb	r2,-4(fp)
    if (++RxTail_0 > (RX_BUFFER_SIZE_0 - 1)) {
    83e0:	d0a0ed8b 	ldhu	r2,-31818(gp)
    83e4:	10800044 	addi	r2,r2,1
    83e8:	d0a0ed8d 	sth	r2,-31818(gp)
    83ec:	d0a0ed8b 	ldhu	r2,-31818(gp)
    83f0:	10bfffcc 	andi	r2,r2,65535
    83f4:	10810030 	cmpltui	r2,r2,1024
    83f8:	1000011e 	bne	r2,zero,8400 <GetUart0+0x48>
        RxTail_0 = 0;
    83fc:	d020ed8d 	sth	zero,-31818(gp)
    }
    
    return rxChar;
    8400:	e0bfff03 	ldbu	r2,-4(fp)
}
    8404:	e037883a 	mov	sp,fp
    8408:	df000017 	ldw	fp,0(sp)
    840c:	dec00104 	addi	sp,sp,4
    8410:	f800283a 	ret

00008414 <PutUart0>:
 
unsigned char PutUart0(unsigned char in_char)
{
    8414:	defffc04 	addi	sp,sp,-16
    8418:	df000315 	stw	fp,12(sp)
    841c:	df000304 	addi	fp,sp,12
    8420:	2005883a 	mov	r2,r4
    8424:	e0bfff05 	stb	r2,-4(fp)
    unsigned short size;
    unsigned int z;
    
    z = IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE) & ALTERA_AVALON_UART_STATUS_TRDY_MSK;
    8428:	00800074 	movhi	r2,1
    842c:	10850204 	addi	r2,r2,5128
    8430:	10800037 	ldwio	r2,0(r2)
    8434:	1080100c 	andi	r2,r2,64
    8438:	e0bffe15 	stw	r2,-8(fp)
    
    if ((TxHead_0==TxTail_0) && z) {
    843c:	d0e0ec0b 	ldhu	r3,-31824(gp)
    8440:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8444:	18ffffcc 	andi	r3,r3,65535
    8448:	10bfffcc 	andi	r2,r2,65535
    844c:	1880071e 	bne	r3,r2,846c <PutUart0+0x58>
    8450:	e0bffe17 	ldw	r2,-8(fp)
    8454:	10000526 	beq	r2,zero,846c <PutUart0+0x58>
        IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, in_char);
    8458:	e0ffff03 	ldbu	r3,-4(fp)
    845c:	00800074 	movhi	r2,1
    8460:	10850104 	addi	r2,r2,5124
    8464:	10c00035 	stwio	r3,0(r2)
    8468:	00002c06 	br	851c <PutUart0+0x108>
    } else {
        if (TxHead_0 >= TxTail_0) {
    846c:	d0e0ec0b 	ldhu	r3,-31824(gp)
    8470:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8474:	18ffffcc 	andi	r3,r3,65535
    8478:	10bfffcc 	andi	r2,r2,65535
    847c:	18800536 	bltu	r3,r2,8494 <PutUart0+0x80>
            size = TxHead_0 - TxTail_0;
    8480:	d0e0ec0b 	ldhu	r3,-31824(gp)
    8484:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8488:	1885c83a 	sub	r2,r3,r2
    848c:	e0bffd0d 	sth	r2,-12(fp)
    8490:	00000506 	br	84a8 <PutUart0+0x94>
        } else {
            size = ((TX_BUFFER_SIZE_0 - 1) - TxTail_0) + TxHead_0;
    8494:	d0e0ec0b 	ldhu	r3,-31824(gp)
    8498:	d0a0ec8b 	ldhu	r2,-31822(gp)
    849c:	1885c83a 	sub	r2,r3,r2
    84a0:	1080ffc4 	addi	r2,r2,1023
    84a4:	e0bffd0d 	sth	r2,-12(fp)
        }

        if (size > (TX_BUFFER_SIZE_0 - 3)) {
    84a8:	e0bffd0b 	ldhu	r2,-12(fp)
    84ac:	1080ffb0 	cmpltui	r2,r2,1022
    84b0:	1000021e 	bne	r2,zero,84bc <PutUart0+0xa8>
            return (-1);
    84b4:	00bfffc4 	movi	r2,-1
    84b8:	00001906 	br	8520 <PutUart0+0x10c>
        }
        
        tx_buffer_0[TxHead_0] = in_char;
    84bc:	d0a0ec0b 	ldhu	r2,-31824(gp)
    84c0:	10bfffcc 	andi	r2,r2,65535
    84c4:	00c00074 	movhi	r3,1
    84c8:	18fa0a04 	addi	r3,r3,-6104
    84cc:	1885883a 	add	r2,r3,r2
    84d0:	e0ffff03 	ldbu	r3,-4(fp)
    84d4:	10c00005 	stb	r3,0(r2)

        if (++TxHead_0 > (TX_BUFFER_SIZE_0-1)) {
    84d8:	d0a0ec0b 	ldhu	r2,-31824(gp)
    84dc:	10800044 	addi	r2,r2,1
    84e0:	d0a0ec0d 	sth	r2,-31824(gp)
    84e4:	d0a0ec0b 	ldhu	r2,-31824(gp)
    84e8:	10bfffcc 	andi	r2,r2,65535
    84ec:	10810030 	cmpltui	r2,r2,1024
    84f0:	1000011e 	bne	r2,zero,84f8 <PutUart0+0xe4>
            TxHead_0 = 0;
    84f4:	d020ec0d 	sth	zero,-31824(gp)
        }

        z = IORD_ALTERA_AVALON_UART_CONTROL(UART_0_BASE) | ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    84f8:	00800074 	movhi	r2,1
    84fc:	10850304 	addi	r2,r2,5132
    8500:	10800037 	ldwio	r2,0(r2)
    8504:	10801014 	ori	r2,r2,64
    8508:	e0bffe15 	stw	r2,-8(fp)
        IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, z);
    850c:	e0fffe17 	ldw	r3,-8(fp)
    8510:	00800074 	movhi	r2,1
    8514:	10850304 	addi	r2,r2,5132
    8518:	10c00035 	stwio	r3,0(r2)
    }

    return(1);
    851c:	00800044 	movi	r2,1
}
    8520:	e037883a 	mov	sp,fp
    8524:	df000017 	ldw	fp,0(sp)
    8528:	dec00104 	addi	sp,sp,4
    852c:	f800283a 	ret

00008530 <InitUart>:

uint16_t maxStepCount0 = 1115;
uint16_t maxStepCount1 = 221;

void InitUart()
{
    8530:	defff904 	addi	sp,sp,-28
    8534:	dfc00615 	stw	ra,24(sp)
    8538:	df000515 	stw	fp,20(sp)
    853c:	df000504 	addi	fp,sp,20
    int context_uart0;

    InitUart0(BAUD_RATE_0);
    8540:	010000b4 	movhi	r4,2
    8544:	21308004 	addi	r4,r4,-15872
    8548:	00081f80 	call	81f8 <InitUart0>

    //alt_ic_isr_register(UART_0_IRQ_INTERRUPT_CONTROLLER_ID,UART_0_IRQ,&context_uart1,IsrUart1,NULL); // install UART1 ISR
    alt_irq_register(UART_0_IRQ,&context_uart0,IsrUart0); // install UART0 ISR
    854c:	e0bfff04 	addi	r2,fp,-4
    8550:	0009883a 	mov	r4,zero
    8554:	100b883a 	mov	r5,r2
    8558:	01800074 	movhi	r6,1
    855c:	31a09604 	addi	r6,r6,-32168
    8560:	000c1a80 	call	c1a8 <alt_irq_register>
    8564:	e03ffb15 	stw	zero,-20(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    8568:	0005303a 	rdctl	r2,status
    856c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    8570:	e0fffc17 	ldw	r3,-16(fp)
    8574:	00bfff84 	movi	r2,-2
    8578:	1884703a 	and	r2,r3,r2
    857c:	1001703a 	wrctl	status,r2
  
  return context;
    8580:	e0bffc17 	ldw	r2,-16(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    8584:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    8588:	e0bffb17 	ldw	r2,-20(fp)
    858c:	00c00044 	movi	r3,1
    8590:	1884983a 	sll	r2,r3,r2
    8594:	1007883a 	mov	r3,r2
    8598:	00800074 	movhi	r2,1
    859c:	10b90404 	addi	r2,r2,-7152
    85a0:	10800017 	ldw	r2,0(r2)
    85a4:	1886b03a 	or	r3,r3,r2
    85a8:	00800074 	movhi	r2,1
    85ac:	10b90404 	addi	r2,r2,-7152
    85b0:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    85b4:	00800074 	movhi	r2,1
    85b8:	10b90404 	addi	r2,r2,-7152
    85bc:	10800017 	ldw	r2,0(r2)
    85c0:	100170fa 	wrctl	ienable,r2
    85c4:	e0bffd17 	ldw	r2,-12(fp)
    85c8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    85cc:	e0bffe17 	ldw	r2,-8(fp)
    85d0:	1001703a 	wrctl	status,r2

    //alt_ic_irq_enable (UART_0_IRQ_INTERRUPT_CONTROLLER_ID,UART_0_IRQ);
    alt_irq_enable (UART_0_IRQ);
}
    85d4:	e037883a 	mov	sp,fp
    85d8:	dfc00117 	ldw	ra,4(sp)
    85dc:	df000017 	ldw	fp,0(sp)
    85e0:	dec00204 	addi	sp,sp,8
    85e4:	f800283a 	ret

000085e8 <Stepcount1ToSI>:

double Stepcount1ToSI(int16_t steps)
{
    85e8:	defffb04 	addi	sp,sp,-20
    85ec:	dfc00415 	stw	ra,16(sp)
    85f0:	df000315 	stw	fp,12(sp)
    85f4:	df000304 	addi	fp,sp,12
    85f8:	2005883a 	mov	r2,r4
    85fc:	e0bfff0d 	sth	r2,-4(fp)
	double stepsPerRotation = maxStepCount1/170*360;
    8600:	d0a0008b 	ldhu	r2,-32766(gp)
    8604:	10bfffcc 	andi	r2,r2,65535
    8608:	1009883a 	mov	r4,r2
    860c:	01402a84 	movi	r5,170
    8610:	000b12c0 	call	b12c <__udivsi3>
    8614:	10bfffcc 	andi	r2,r2,65535
    8618:	1009883a 	mov	r4,r2
    861c:	01405a04 	movi	r5,360
    8620:	000b13c0 	call	b13c <__mulsi3>
    8624:	1009883a 	mov	r4,r2
    8628:	000ae640 	call	ae64 <__floatsidf>
    862c:	1009883a 	mov	r4,r2
    8630:	180b883a 	mov	r5,r3
    8634:	e13ffd15 	stw	r4,-12(fp)
    8638:	e17ffe15 	stw	r5,-8(fp)
	return steps/stepsPerRotation*2*pi;
    863c:	e0bfff0f 	ldh	r2,-4(fp)
    8640:	1009883a 	mov	r4,r2
    8644:	000ae640 	call	ae64 <__floatsidf>
    8648:	100b883a 	mov	r5,r2
    864c:	180d883a 	mov	r6,r3
    8650:	2809883a 	mov	r4,r5
    8654:	300b883a 	mov	r5,r6
    8658:	e1bffd17 	ldw	r6,-12(fp)
    865c:	e1fffe17 	ldw	r7,-8(fp)
    8660:	000ab8c0 	call	ab8c <__divdf3>
    8664:	1009883a 	mov	r4,r2
    8668:	180b883a 	mov	r5,r3
    866c:	2005883a 	mov	r2,r4
    8670:	2807883a 	mov	r3,r5
    8674:	1009883a 	mov	r4,r2
    8678:	180b883a 	mov	r5,r3
    867c:	100d883a 	mov	r6,r2
    8680:	180f883a 	mov	r7,r3
    8684:	000a7f40 	call	a7f4 <__adddf3>
    8688:	1009883a 	mov	r4,r2
    868c:	180b883a 	mov	r5,r3
    8690:	2005883a 	mov	r2,r4
    8694:	2807883a 	mov	r3,r5
    8698:	1009883a 	mov	r4,r2
    869c:	180b883a 	mov	r5,r3
    86a0:	01b020f4 	movhi	r6,49283
    86a4:	31849bc4 	addi	r6,r6,4719
    86a8:	01d00274 	movhi	r7,16393
    86ac:	39c87284 	addi	r7,r7,8650
    86b0:	000a8a80 	call	a8a8 <__muldf3>
    86b4:	100f883a 	mov	r7,r2
    86b8:	1811883a 	mov	r8,r3
    86bc:	380b883a 	mov	r5,r7
    86c0:	400d883a 	mov	r6,r8
    86c4:	2807883a 	mov	r3,r5
    86c8:	3009883a 	mov	r4,r6

}
    86cc:	1805883a 	mov	r2,r3
    86d0:	2007883a 	mov	r3,r4
    86d4:	e037883a 	mov	sp,fp
    86d8:	dfc00117 	ldw	ra,4(sp)
    86dc:	df000017 	ldw	fp,0(sp)
    86e0:	dec00204 	addi	sp,sp,8
    86e4:	f800283a 	ret

000086e8 <Stepcount0ToSI>:

double Stepcount0ToSI(int16_t steps)
{
    86e8:	defffb04 	addi	sp,sp,-20
    86ec:	dfc00415 	stw	ra,16(sp)
    86f0:	df000315 	stw	fp,12(sp)
    86f4:	df000304 	addi	fp,sp,12
    86f8:	2005883a 	mov	r2,r4
    86fc:	e0bfff0d 	sth	r2,-4(fp)
	double stepsPerRotation = maxStepCount0/325*360;
    8700:	d0a0000b 	ldhu	r2,-32768(gp)
    8704:	10bfffcc 	andi	r2,r2,65535
    8708:	1009883a 	mov	r4,r2
    870c:	01405144 	movi	r5,325
    8710:	000b12c0 	call	b12c <__udivsi3>
    8714:	10bfffcc 	andi	r2,r2,65535
    8718:	1009883a 	mov	r4,r2
    871c:	01405a04 	movi	r5,360
    8720:	000b13c0 	call	b13c <__mulsi3>
    8724:	1009883a 	mov	r4,r2
    8728:	000ae640 	call	ae64 <__floatsidf>
    872c:	1009883a 	mov	r4,r2
    8730:	180b883a 	mov	r5,r3
    8734:	e13ffd15 	stw	r4,-12(fp)
    8738:	e17ffe15 	stw	r5,-8(fp)
	return steps/stepsPerRotation*2*pi;
    873c:	e0bfff0f 	ldh	r2,-4(fp)
    8740:	1009883a 	mov	r4,r2
    8744:	000ae640 	call	ae64 <__floatsidf>
    8748:	100b883a 	mov	r5,r2
    874c:	180d883a 	mov	r6,r3
    8750:	2809883a 	mov	r4,r5
    8754:	300b883a 	mov	r5,r6
    8758:	e1bffd17 	ldw	r6,-12(fp)
    875c:	e1fffe17 	ldw	r7,-8(fp)
    8760:	000ab8c0 	call	ab8c <__divdf3>
    8764:	1009883a 	mov	r4,r2
    8768:	180b883a 	mov	r5,r3
    876c:	2005883a 	mov	r2,r4
    8770:	2807883a 	mov	r3,r5
    8774:	1009883a 	mov	r4,r2
    8778:	180b883a 	mov	r5,r3
    877c:	100d883a 	mov	r6,r2
    8780:	180f883a 	mov	r7,r3
    8784:	000a7f40 	call	a7f4 <__adddf3>
    8788:	1009883a 	mov	r4,r2
    878c:	180b883a 	mov	r5,r3
    8790:	2005883a 	mov	r2,r4
    8794:	2807883a 	mov	r3,r5
    8798:	1009883a 	mov	r4,r2
    879c:	180b883a 	mov	r5,r3
    87a0:	01b020f4 	movhi	r6,49283
    87a4:	31849bc4 	addi	r6,r6,4719
    87a8:	01d00274 	movhi	r7,16393
    87ac:	39c87284 	addi	r7,r7,8650
    87b0:	000a8a80 	call	a8a8 <__muldf3>
    87b4:	100f883a 	mov	r7,r2
    87b8:	1811883a 	mov	r8,r3
    87bc:	380b883a 	mov	r5,r7
    87c0:	400d883a 	mov	r6,r8
    87c4:	2807883a 	mov	r3,r5
    87c8:	3009883a 	mov	r4,r6
}
    87cc:	1805883a 	mov	r2,r3
    87d0:	2007883a 	mov	r3,r4
    87d4:	e037883a 	mov	sp,fp
    87d8:	dfc00117 	ldw	ra,4(sp)
    87dc:	df000017 	ldw	fp,0(sp)
    87e0:	dec00204 	addi	sp,sp,8
    87e4:	f800283a 	ret

000087e8 <main>:

int main()
{
    87e8:	deffde04 	addi	sp,sp,-136
    87ec:	dfc02115 	stw	ra,132(sp)
    87f0:	df002015 	stw	fp,128(sp)
    87f4:	df002004 	addi	fp,sp,128
	unsigned char ch;
	printf("\n\nHello NiosII!!!!!\n");
    87f8:	01000074 	movhi	r4,1
    87fc:	2136c804 	addi	r4,r4,-9440
    8800:	000b8c80 	call	b8c8 <puts>

	InitUart();
    8804:	00085300 	call	8530 <InitUart>
	double pan_y [1 + 1];
	double tilt_u[3 + 1];
	double tilt_y[1 + 1];

	/* Initialize the inputs and outputs with correct initial values */
	pan_u[0] = 0.0;		/* corr */
    8808:	e03fe815 	stw	zero,-96(fp)
    880c:	e03fe915 	stw	zero,-92(fp)
	pan_u[1] = 0.0;		/* in */
    8810:	e03fea15 	stw	zero,-88(fp)
    8814:	e03feb15 	stw	zero,-84(fp)
	pan_u[2] = 0.0;		/* position */
    8818:	e03fec15 	stw	zero,-80(fp)
    881c:	e03fed15 	stw	zero,-76(fp)

	pan_y[0] = 0.0;		/* out */
    8820:	e03ff015 	stw	zero,-64(fp)
    8824:	e03ff115 	stw	zero,-60(fp)
	
	tilt_u[0] = 0.0;		/* corr */
    8828:	e03ff415 	stw	zero,-48(fp)
    882c:	e03ff515 	stw	zero,-44(fp)
	tilt_u[1] = 0.0;		/* in */
    8830:	e03ff615 	stw	zero,-40(fp)
    8834:	e03ff715 	stw	zero,-36(fp)
	tilt_u[2] = 0.0;		/* position */
    8838:	e03ff815 	stw	zero,-32(fp)
    883c:	e03ff915 	stw	zero,-28(fp)

	tilt_y[0] = 0.0;		/* out */
    8840:	e03ffc15 	stw	zero,-16(fp)
    8844:	e03ffd15 	stw	zero,-12(fp)




	/* Initialize the submodel itself */
	pan_InitializeSubmodel (&pan_u, &pan_y, pan_time);
    8848:	01000074 	movhi	r4,1
    884c:	2138f904 	addi	r4,r4,-7196
    8850:	20800017 	ldw	r2,0(r4)
    8854:	20c00117 	ldw	r3,4(r4)
    8858:	e13fe804 	addi	r4,fp,-96
    885c:	e17ff004 	addi	r5,fp,-64
    8860:	100d883a 	mov	r6,r2
    8864:	180f883a 	mov	r7,r3
    8868:	00097880 	call	9788 <pan_InitializeSubmodel>
	tilt_InitializeSubmodel(&tilt_u, &tilt_y, pan_time);
    886c:	01000074 	movhi	r4,1
    8870:	2138f904 	addi	r4,r4,-7196
    8874:	20800017 	ldw	r2,0(r4)
    8878:	20c00117 	ldw	r3,4(r4)
    887c:	e13ff404 	addi	r4,fp,-48
    8880:	e17ffc04 	addi	r5,fp,-16
    8884:	100d883a 	mov	r6,r2
    8888:	180f883a 	mov	r7,r3
    888c:	000a34c0 	call	a34c <tilt_InitializeSubmodel>
	
	//reset calibration
	//IOWR(ESL_NIOS_II_IP_0_BASE, 0x00,0b00000000000000001000000000000000);
	IOWR(ESL_NIOS_II_IP_0_BASE, 0x00,0b00000000000000000000000000000000);
    8890:	0007883a 	mov	r3,zero
    8894:	00800074 	movhi	r2,1
    8898:	10840004 	addi	r2,r2,4096
    889c:	10c00035 	stwio	r3,0(r2)
	
	
	//variables
	uint32_t nReadOut = 0;
    88a0:	e03fe215 	stw	zero,-120(fp)
	uint16_t stepCount0 = 0;
    88a4:	e03fe00d 	sth	zero,-128(fp)
	uint16_t stepCount1 = 0;
    88a8:	e03fe08d 	sth	zero,-126(fp)
	uint16_t stepCount0Old = 0;
    88ac:	e03fe10d 	sth	zero,-124(fp)
	uint16_t stepCount1Old = 0;
    88b0:	e03fe18d 	sth	zero,-122(fp)
	int8_t PWM0 = 0;
    88b4:	e03fe305 	stb	zero,-116(fp)
	int8_t PWM1 = 0;
    88b8:	e03fe345 	stb	zero,-115(fp)
	uint32_t avalondSend = 0;
    88bc:	e03fe415 	stw	zero,-112(fp)
	while( (pan_stop_simulation == 0) ) {
    88c0:	0000ec06 	br	8c74 <main+0x48c>

		//avalon bus communication
		nReadOut = IORD(ESL_NIOS_II_IP_0_BASE, 0x00);
    88c4:	00800074 	movhi	r2,1
    88c8:	10840004 	addi	r2,r2,4096
    88cc:	10800037 	ldwio	r2,0(r2)
    88d0:	e0bfe215 	stw	r2,-120(fp)
		unsigned int readID = nReadOut >> 29;
    88d4:	e0bfe217 	ldw	r2,-120(fp)
    88d8:	1004d77a 	srli	r2,r2,29
    88dc:	e0bfe515 	stw	r2,-108(fp)
		nReadOut = nReadOut << 3;
    88e0:	e0bfe217 	ldw	r2,-120(fp)
    88e4:	100490fa 	slli	r2,r2,3
    88e8:	e0bfe215 	stw	r2,-120(fp)
		uint32_t temp32;

		switch(readID) {
    88ec:	e0bfe517 	ldw	r2,-108(fp)
    88f0:	10c00060 	cmpeqi	r3,r2,1
    88f4:	1800031e 	bne	r3,zero,8904 <main+0x11c>
    88f8:	108000a0 	cmpeqi	r2,r2,2
    88fc:	10000b1e 	bne	r2,zero,892c <main+0x144>
    8900:	00002006 	br	8984 <main+0x19c>
			case 1:
				stepCount0 = nReadOut >> (32-11);
    8904:	e0bfe217 	ldw	r2,-120(fp)
    8908:	1004d57a 	srli	r2,r2,21
    890c:	e0bfe00d 	sth	r2,-128(fp)

				temp32 = nReadOut << 11;
    8910:	e0bfe217 	ldw	r2,-120(fp)
    8914:	100492fa 	slli	r2,r2,11
    8918:	e0bfe615 	stw	r2,-104(fp)
				stepCount1 = temp32 >> (32-11);
    891c:	e0bfe617 	ldw	r2,-104(fp)
    8920:	1004d57a 	srli	r2,r2,21
    8924:	e0bfe08d 	sth	r2,-126(fp)
				break;
    8928:	00001a06 	br	8994 <main+0x1ac>
			case 2:
				maxStepCount0 = nReadOut >> (32-11);
    892c:	e0bfe217 	ldw	r2,-120(fp)
    8930:	1004d57a 	srli	r2,r2,21
    8934:	d0a0000d 	sth	r2,-32768(gp)
				temp32 = nReadOut << 11;
    8938:	e0bfe217 	ldw	r2,-120(fp)
    893c:	100492fa 	slli	r2,r2,11
    8940:	e0bfe615 	stw	r2,-104(fp)
				maxStepCount1 = temp32 >> (32-11);
    8944:	e0bfe617 	ldw	r2,-104(fp)
    8948:	1004d57a 	srli	r2,r2,21
    894c:	d0a0008d 	sth	r2,-32766(gp)
				printf(".....................Received new calibration values!:\t");
    8950:	01000074 	movhi	r4,1
    8954:	2136cd04 	addi	r4,r4,-9420
    8958:	000b7fc0 	call	b7fc <printf>
				printf("stepCount0_max: %d\t stepCount1_max: %d \n\r", maxStepCount0, maxStepCount1);
    895c:	d0a0000b 	ldhu	r2,-32768(gp)
    8960:	10ffffcc 	andi	r3,r2,65535
    8964:	d0a0008b 	ldhu	r2,-32766(gp)
    8968:	10bfffcc 	andi	r2,r2,65535
    896c:	01000074 	movhi	r4,1
    8970:	2136db04 	addi	r4,r4,-9364
    8974:	180b883a 	mov	r5,r3
    8978:	100d883a 	mov	r6,r2
    897c:	000b7fc0 	call	b7fc <printf>
				break;
    8980:	00000406 	br	8994 <main+0x1ac>
			default:
				// default statements
				printf("Received incorrect message");
    8984:	01000074 	movhi	r4,1
    8988:	2136e604 	addi	r4,r4,-9320
    898c:	000b7fc0 	call	b7fc <printf>
				break;
    8990:	0001883a 	nop
		}
		
		
		

		if(stepCount0 != stepCount0Old || stepCount1 != stepCount1Old)
    8994:	e0ffe00b 	ldhu	r3,-128(fp)
    8998:	e0bfe10b 	ldhu	r2,-124(fp)
    899c:	1880031e 	bne	r3,r2,89ac <main+0x1c4>
    89a0:	e0ffe08b 	ldhu	r3,-126(fp)
    89a4:	e0bfe18b 	ldhu	r2,-122(fp)
    89a8:	18800726 	beq	r3,r2,89c8 <main+0x1e0>
			printf("stepCount0: %d\t stepCount1: %d \n\r", stepCount0, stepCount1);
    89ac:	e0ffe00b 	ldhu	r3,-128(fp)
    89b0:	e0bfe08b 	ldhu	r2,-126(fp)
    89b4:	01000074 	movhi	r4,1
    89b8:	2136ed04 	addi	r4,r4,-9292
    89bc:	180b883a 	mov	r5,r3
    89c0:	100d883a 	mov	r6,r2
    89c4:	000b7fc0 	call	b7fc <printf>
		
		//generate inputs
		pan_u[1] = 0;
    89c8:	e03fea15 	stw	zero,-88(fp)
    89cc:	e03feb15 	stw	zero,-84(fp)
		if(pan_time >= 1){
    89d0:	01000074 	movhi	r4,1
    89d4:	2138f904 	addi	r4,r4,-7196
    89d8:	20800017 	ldw	r2,0(r4)
    89dc:	20c00117 	ldw	r3,4(r4)
    89e0:	1009883a 	mov	r4,r2
    89e4:	180b883a 	mov	r5,r3
    89e8:	000d883a 	mov	r6,zero
    89ec:	01cffc34 	movhi	r7,16368
    89f0:	000ada40 	call	ada4 <__gedf2>
    89f4:	10000616 	blt	r2,zero,8a10 <main+0x228>
			pan_u[1] = 0.5*pi;
    89f8:	00b020f4 	movhi	r2,49283
    89fc:	10849bc4 	addi	r2,r2,4719
    8a00:	e0bfea15 	stw	r2,-88(fp)
    8a04:	008ffe74 	movhi	r2,16377
    8a08:	10887284 	addi	r2,r2,8650
    8a0c:	e0bfeb15 	stw	r2,-84(fp)

		}
		if(pan_time >= 5){
    8a10:	01000074 	movhi	r4,1
    8a14:	2138f904 	addi	r4,r4,-7196
    8a18:	20800017 	ldw	r2,0(r4)
    8a1c:	20c00117 	ldw	r3,4(r4)
    8a20:	1009883a 	mov	r4,r2
    8a24:	180b883a 	mov	r5,r3
    8a28:	000d883a 	mov	r6,zero
    8a2c:	01d00534 	movhi	r7,16404
    8a30:	000ada40 	call	ada4 <__gedf2>
    8a34:	10000616 	blt	r2,zero,8a50 <main+0x268>
			pan_u[1] = 1.5*pi;
    8a38:	008418b4 	movhi	r2,4194
    8a3c:	109374c4 	addi	r2,r2,19923
    8a40:	e0bfea15 	stw	r2,-88(fp)
    8a44:	009004f4 	movhi	r2,16403
    8a48:	10b65604 	addi	r2,r2,-9896
    8a4c:	e0bfeb15 	stw	r2,-84(fp)

		}
		if(pan_time >= 10){
    8a50:	01000074 	movhi	r4,1
    8a54:	2138f904 	addi	r4,r4,-7196
    8a58:	20800017 	ldw	r2,0(r4)
    8a5c:	20c00117 	ldw	r3,4(r4)
    8a60:	1009883a 	mov	r4,r2
    8a64:	180b883a 	mov	r5,r3
    8a68:	000d883a 	mov	r6,zero
    8a6c:	01d00934 	movhi	r7,16420
    8a70:	000ada40 	call	ada4 <__gedf2>
    8a74:	10000616 	blt	r2,zero,8a90 <main+0x2a8>

			pan_u[1] = 0.5*pi;
    8a78:	00b020f4 	movhi	r2,49283
    8a7c:	10849bc4 	addi	r2,r2,4719
    8a80:	e0bfea15 	stw	r2,-88(fp)
    8a84:	008ffe74 	movhi	r2,16377
    8a88:	10887284 	addi	r2,r2,8650
    8a8c:	e0bfeb15 	stw	r2,-84(fp)

		}
		
		
		/* Call the 20-sim submodel to calculate the output */
		pan_u[2] = Stepcount0ToSI(stepCount0);
    8a90:	e0bfe00b 	ldhu	r2,-128(fp)
    8a94:	10bfffcc 	andi	r2,r2,65535
    8a98:	10a0001c 	xori	r2,r2,32768
    8a9c:	10a00004 	addi	r2,r2,-32768
    8aa0:	1009883a 	mov	r4,r2
    8aa4:	00086e80 	call	86e8 <Stepcount0ToSI>
    8aa8:	1009883a 	mov	r4,r2
    8aac:	180b883a 	mov	r5,r3
    8ab0:	e13fec15 	stw	r4,-80(fp)
    8ab4:	e17fed15 	stw	r5,-76(fp)
		

		pan_CalculateSubmodel (&pan_u, &pan_y, pan_time);
    8ab8:	01000074 	movhi	r4,1
    8abc:	2138f904 	addi	r4,r4,-7196
    8ac0:	20800017 	ldw	r2,0(r4)
    8ac4:	20c00117 	ldw	r3,4(r4)
    8ac8:	e13fe804 	addi	r4,fp,-96
    8acc:	e17ff004 	addi	r5,fp,-64
    8ad0:	100d883a 	mov	r6,r2
    8ad4:	180f883a 	mov	r7,r3
    8ad8:	000981c0 	call	981c <pan_CalculateSubmodel>
		tilt_CalculateSubmodel(&tilt_u, &tilt_y,pan_time);
    8adc:	01000074 	movhi	r4,1
    8ae0:	2138f904 	addi	r4,r4,-7196
    8ae4:	20800017 	ldw	r2,0(r4)
    8ae8:	20c00117 	ldw	r3,4(r4)
    8aec:	e13ff404 	addi	r4,fp,-48
    8af0:	e17ffc04 	addi	r5,fp,-16
    8af4:	100d883a 	mov	r6,r2
    8af8:	180f883a 	mov	r7,r3
    8afc:	000a3e00 	call	a3e0 <tilt_CalculateSubmodel>
		PWM0 = pan_y[0]*maxPWMPan;
    8b00:	e0bff017 	ldw	r2,-64(fp)
    8b04:	e0fff117 	ldw	r3,-60(fp)
    8b08:	1009883a 	mov	r4,r2
    8b0c:	180b883a 	mov	r5,r3
    8b10:	000d883a 	mov	r6,zero
    8b14:	01d014b4 	movhi	r7,16466
    8b18:	39e00004 	addi	r7,r7,-32768
    8b1c:	000a8a80 	call	a8a8 <__muldf3>
    8b20:	1009883a 	mov	r4,r2
    8b24:	180b883a 	mov	r5,r3
    8b28:	2005883a 	mov	r2,r4
    8b2c:	2807883a 	mov	r3,r5
    8b30:	1009883a 	mov	r4,r2
    8b34:	180b883a 	mov	r5,r3
    8b38:	000af380 	call	af38 <__fixdfsi>
    8b3c:	e0bfe305 	stb	r2,-116(fp)
		PWM1 = tilt_y[0]*maxPWMTilt;
    8b40:	e0bffc17 	ldw	r2,-16(fp)
    8b44:	e0fffd17 	ldw	r3,-12(fp)
    8b48:	1009883a 	mov	r4,r2
    8b4c:	180b883a 	mov	r5,r3
    8b50:	000d883a 	mov	r6,zero
    8b54:	01d00fb4 	movhi	r7,16446
    8b58:	000a8a80 	call	a8a8 <__muldf3>
    8b5c:	1009883a 	mov	r4,r2
    8b60:	180b883a 	mov	r5,r3
    8b64:	2005883a 	mov	r2,r4
    8b68:	2807883a 	mov	r3,r5
    8b6c:	1009883a 	mov	r4,r2
    8b70:	180b883a 	mov	r5,r3
    8b74:	000af380 	call	af38 <__fixdfsi>
    8b78:	e0bfe345 	stb	r2,-115(fp)
		int16_t temp16 = 0;
    8b7c:	e03fe70d 	sth	zero,-100(fp)
		avalondSend = PWM0 << 24 | PWM1 <<16 | temp16;
    8b80:	e0bfe307 	ldb	r2,-116(fp)
    8b84:	1006963a 	slli	r3,r2,24
    8b88:	e0bfe347 	ldb	r2,-115(fp)
    8b8c:	1004943a 	slli	r2,r2,16
    8b90:	1886b03a 	or	r3,r3,r2
    8b94:	e0bfe70f 	ldh	r2,-100(fp)
    8b98:	1884b03a 	or	r2,r3,r2
    8b9c:	e0bfe415 	stw	r2,-112(fp)
		printf("%f\n",pan_time);
    8ba0:	01000074 	movhi	r4,1
    8ba4:	2138f904 	addi	r4,r4,-7196
    8ba8:	20800017 	ldw	r2,0(r4)
    8bac:	20c00117 	ldw	r3,4(r4)
    8bb0:	01000074 	movhi	r4,1
    8bb4:	2136f604 	addi	r4,r4,-9256
    8bb8:	100b883a 	mov	r5,r2
    8bbc:	180d883a 	mov	r6,r3
    8bc0:	000b7fc0 	call	b7fc <printf>
		IOWR(ESL_NIOS_II_IP_0_BASE, 0x00,avalondSend);
    8bc4:	e0ffe417 	ldw	r3,-112(fp)
    8bc8:	00800074 	movhi	r2,1
    8bcc:	10840004 	addi	r2,r2,4096
    8bd0:	10c00035 	stwio	r3,0(r2)
		
		if(!EmptyUart0()){
    8bd4:	000837c0 	call	837c <EmptyUart0>
    8bd8:	10803fcc 	andi	r2,r2,255
    8bdc:	10000e1e 	bne	r2,zero,8c18 <main+0x430>
			ch = GetUart0();
    8be0:	00083b80 	call	83b8 <GetUart0>
    8be4:	e0bfe785 	stb	r2,-98(fp)
			printf("received message: %c\n",ch);
    8be8:	e0bfe783 	ldbu	r2,-98(fp)
    8bec:	01000074 	movhi	r4,1
    8bf0:	2136f704 	addi	r4,r4,-9252
    8bf4:	100b883a 	mov	r5,r2
    8bf8:	000b7fc0 	call	b7fc <printf>
			PutUart0(ch);
    8bfc:	e0bfe783 	ldbu	r2,-98(fp)
    8c00:	1009883a 	mov	r4,r2
    8c04:	00084140 	call	8414 <PutUart0>
			PutUart0('\r');
    8c08:	01000344 	movi	r4,13
    8c0c:	00084140 	call	8414 <PutUart0>
			PutUart0('\n');
    8c10:	01000284 	movi	r4,10
    8c14:	00084140 	call	8414 <PutUart0>
			
			
		}
		
		stepCount0Old = stepCount0;
    8c18:	e0bfe00b 	ldhu	r2,-128(fp)
    8c1c:	e0bfe10d 	sth	r2,-124(fp)
		stepCount1Old = stepCount1;
    8c20:	e0bfe08b 	ldhu	r2,-126(fp)
    8c24:	e0bfe18d 	sth	r2,-122(fp)
		pan_time+=0.0013;
    8c28:	01000074 	movhi	r4,1
    8c2c:	2138f904 	addi	r4,r4,-7196
    8c30:	20800017 	ldw	r2,0(r4)
    8c34:	20c00117 	ldw	r3,4(r4)
    8c38:	1009883a 	mov	r4,r2
    8c3c:	180b883a 	mov	r5,r3
    8c40:	0197c1f4 	movhi	r6,24327
    8c44:	31bda504 	addi	r6,r6,-2412
    8c48:	01cfd574 	movhi	r7,16213
    8c4c:	39d32604 	addi	r7,r7,19608
    8c50:	000a7f40 	call	a7f4 <__adddf3>
    8c54:	1009883a 	mov	r4,r2
    8c58:	180b883a 	mov	r5,r3
    8c5c:	2005883a 	mov	r2,r4
    8c60:	2807883a 	mov	r3,r5
    8c64:	01000074 	movhi	r4,1
    8c68:	2138f904 	addi	r4,r4,-7196
    8c6c:	20800015 	stw	r2,0(r4)
    8c70:	20c00115 	stw	r3,4(r4)
	uint16_t stepCount0Old = 0;
	uint16_t stepCount1Old = 0;
	int8_t PWM0 = 0;
	int8_t PWM1 = 0;
	uint32_t avalondSend = 0;
	while( (pan_stop_simulation == 0) ) {
    8c74:	00800074 	movhi	r2,1
    8c78:	10b8fc04 	addi	r2,r2,-7184
    8c7c:	10800003 	ldbu	r2,0(r2)
    8c80:	10803fcc 	andi	r2,r2,255
    8c84:	1080201c 	xori	r2,r2,128
    8c88:	10bfe004 	addi	r2,r2,-128
    8c8c:	103f0d26 	beq	r2,zero,88c4 <main+0xdc>
		stepCount1Old = stepCount1;
		pan_time+=0.0013;
	} 

	/* Perform the final 20-sim calculations */
	pan_TerminateSubmodel (&pan_u, &pan_y, pan_time);
    8c90:	01000074 	movhi	r4,1
    8c94:	2138f904 	addi	r4,r4,-7196
    8c98:	20800017 	ldw	r2,0(r4)
    8c9c:	20c00117 	ldw	r3,4(r4)
    8ca0:	e13fe804 	addi	r4,fp,-96
    8ca4:	e17ff004 	addi	r5,fp,-64
    8ca8:	100d883a 	mov	r6,r2
    8cac:	180f883a 	mov	r7,r3
    8cb0:	00098800 	call	9880 <pan_TerminateSubmodel>
	tilt_TerminateSubmodel(&tilt_u,&tilt_y,pan_time);
    8cb4:	01000074 	movhi	r4,1
    8cb8:	2138f904 	addi	r4,r4,-7196
    8cbc:	20800017 	ldw	r2,0(r4)
    8cc0:	20c00117 	ldw	r3,4(r4)
    8cc4:	e13ff404 	addi	r4,fp,-48
    8cc8:	e17ffc04 	addi	r5,fp,-16
    8ccc:	100d883a 	mov	r6,r2
    8cd0:	180f883a 	mov	r7,r3
    8cd4:	000a4440 	call	a444 <tilt_TerminateSubmodel>

return 0;
    8cd8:	0005883a 	mov	r2,zero

}
    8cdc:	e037883a 	mov	sp,fp
    8ce0:	dfc00117 	ldw	ra,4(sp)
    8ce4:	df000017 	ldw	fp,0(sp)
    8ce8:	dec00204 	addi	sp,sp,8
    8cec:	f800283a 	ret

00008cf0 <pan_String2Double>:
	double m_double;
	const char* m_char;
}str2dbl;

double pan_String2Double(const char* argument)
{
    8cf0:	defffc04 	addi	sp,sp,-16
    8cf4:	df000315 	stw	fp,12(sp)
    8cf8:	df000304 	addi	fp,sp,12
    8cfc:	e13fff15 	stw	r4,-4(fp)
	str2dbl myConversion;
	myConversion.m_char = argument;
    8d00:	e0bfff17 	ldw	r2,-4(fp)
    8d04:	e0bffd15 	stw	r2,-12(fp)
	return myConversion.m_double;
    8d08:	e17ffd17 	ldw	r5,-12(fp)
    8d0c:	e1bffe17 	ldw	r6,-8(fp)
    8d10:	2807883a 	mov	r3,r5
    8d14:	3009883a 	mov	r4,r6

}
    8d18:	1805883a 	mov	r2,r3
    8d1c:	2007883a 	mov	r3,r4
    8d20:	e037883a 	mov	sp,fp
    8d24:	df000017 	ldw	fp,0(sp)
    8d28:	dec00104 	addi	sp,sp,4
    8d2c:	f800283a 	ret

00008d30 <pan_Double2String>:

const char* pan_Double2String(double argument)
{
    8d30:	defffb04 	addi	sp,sp,-20
    8d34:	df000415 	stw	fp,16(sp)
    8d38:	df000404 	addi	fp,sp,16
    8d3c:	e13ffe15 	stw	r4,-8(fp)
    8d40:	e17fff15 	stw	r5,-4(fp)
	str2dbl myConversion;
	myConversion.m_double = argument;
    8d44:	e0bffe17 	ldw	r2,-8(fp)
    8d48:	e0bffc15 	stw	r2,-16(fp)
    8d4c:	e0bfff17 	ldw	r2,-4(fp)
    8d50:	e0bffd15 	stw	r2,-12(fp)
	return myConversion.m_char;
    8d54:	e0bffc17 	ldw	r2,-16(fp)
}
    8d58:	e037883a 	mov	sp,fp
    8d5c:	df000017 	ldw	fp,0(sp)
    8d60:	dec00104 	addi	sp,sp,4
    8d64:	f800283a 	ret

00008d68 <pan_DiscreteInitialize>:
 * Discrete integration method
 *********************************************************************/

/* the initialization of the Discrete integration method */
void pan_DiscreteInitialize (void)
{
    8d68:	deffff04 	addi	sp,sp,-4
    8d6c:	df000015 	stw	fp,0(sp)
    8d70:	d839883a 	mov	fp,sp
	/* nothing to be done */
	pan_major = 1;
    8d74:	00800074 	movhi	r2,1
    8d78:	10b80e44 	addi	r2,r2,-8135
    8d7c:	00c00044 	movi	r3,1
    8d80:	10c00005 	stb	r3,0(r2)
}
    8d84:	e037883a 	mov	sp,fp
    8d88:	df000017 	ldw	fp,0(sp)
    8d8c:	dec00104 	addi	sp,sp,4
    8d90:	f800283a 	ret

00008d94 <pan_DiscreteStep>:

/* the Discrete integration method itself */
void pan_DiscreteStep (void)
{
    8d94:	defffd04 	addi	sp,sp,-12
    8d98:	dfc00215 	stw	ra,8(sp)
    8d9c:	df000115 	stw	fp,4(sp)
    8da0:	df000104 	addi	fp,sp,4
	int index;
	/* for each of the supplied states */
	for (index = 0; index < pan_STATE_SIZE; index++)
    8da4:	e03fff15 	stw	zero,-4(fp)
    8da8:	00001106 	br	8df0 <pan_DiscreteStep+0x5c>
	{
		/* just a move of the new state */
		pan_s [index] = pan_R [index];
    8dac:	00c00074 	movhi	r3,1
    8db0:	18fb3804 	addi	r3,r3,-4896
    8db4:	e0bfff17 	ldw	r2,-4(fp)
    8db8:	100490fa 	slli	r2,r2,3
    8dbc:	1889883a 	add	r4,r3,r2
    8dc0:	20800017 	ldw	r2,0(r4)
    8dc4:	20c00117 	ldw	r3,4(r4)
    8dc8:	01400074 	movhi	r5,1
    8dcc:	297b1e04 	addi	r5,r5,-5000
    8dd0:	e13fff17 	ldw	r4,-4(fp)
    8dd4:	200890fa 	slli	r4,r4,3
    8dd8:	2909883a 	add	r4,r5,r4
    8ddc:	20800015 	stw	r2,0(r4)
    8de0:	20c00115 	stw	r3,4(r4)
/* the Discrete integration method itself */
void pan_DiscreteStep (void)
{
	int index;
	/* for each of the supplied states */
	for (index = 0; index < pan_STATE_SIZE; index++)
    8de4:	e0bfff17 	ldw	r2,-4(fp)
    8de8:	10800044 	addi	r2,r2,1
    8dec:	e0bfff15 	stw	r2,-4(fp)
    8df0:	e0bfff17 	ldw	r2,-4(fp)
    8df4:	108000d0 	cmplti	r2,r2,3
    8df8:	103fec1e 	bne	r2,zero,8dac <pan_DiscreteStep+0x18>
	{
		/* just a move of the new state */
		pan_s [index] = pan_R [index];
	}
	/* increment the simulation time */
	pan_time += pan_step_size;
    8dfc:	00800074 	movhi	r2,1
    8e00:	10b8f904 	addi	r2,r2,-7196
    8e04:	11400017 	ldw	r5,0(r2)
    8e08:	11800117 	ldw	r6,4(r2)
    8e0c:	01000074 	movhi	r4,1
    8e10:	21380c04 	addi	r4,r4,-8144
    8e14:	20800017 	ldw	r2,0(r4)
    8e18:	20c00117 	ldw	r3,4(r4)
    8e1c:	2809883a 	mov	r4,r5
    8e20:	300b883a 	mov	r5,r6
    8e24:	100d883a 	mov	r6,r2
    8e28:	180f883a 	mov	r7,r3
    8e2c:	000a7f40 	call	a7f4 <__adddf3>
    8e30:	1009883a 	mov	r4,r2
    8e34:	180b883a 	mov	r5,r3
    8e38:	2005883a 	mov	r2,r4
    8e3c:	2807883a 	mov	r3,r5
    8e40:	01000074 	movhi	r4,1
    8e44:	2138f904 	addi	r4,r4,-7196
    8e48:	20800015 	stw	r2,0(r4)
    8e4c:	20c00115 	stw	r3,4(r4)

	pan_major = 1;
    8e50:	00800074 	movhi	r2,1
    8e54:	10b80e44 	addi	r2,r2,-8135
    8e58:	00c00044 	movi	r3,1
    8e5c:	10c00005 	stb	r3,0(r2)

	/* evaluate the dynamic part to calculate the new rates */
	pan_CalculateDynamic ();
    8e60:	000908c0 	call	908c <pan_CalculateDynamic>
}
    8e64:	e037883a 	mov	sp,fp
    8e68:	dfc00117 	ldw	ra,4(sp)
    8e6c:	df000017 	ldw	fp,0(sp)
    8e70:	dec00204 	addi	sp,sp,8
    8e74:	f800283a 	ret

00008e78 <pan_ModelInitialize_parameters>:

#if (7 > 8192) && defined _MSC_VER
#pragma optimize("", off)
#endif
void pan_ModelInitialize_parameters(void)
{
    8e78:	deffff04 	addi	sp,sp,-4
    8e7c:	df000015 	stw	fp,0(sp)
    8e80:	d839883a 	mov	fp,sp
	/* set the parameters */
	pan_P[0] = 0.0;		/* corrGain\K */
    8e84:	00800074 	movhi	r2,1
    8e88:	10bb1004 	addi	r2,r2,-5056
    8e8c:	10000015 	stw	zero,0(r2)
    8e90:	10000115 	stw	zero,4(r2)
	pan_P[1] = 2.6;		/* PID1\kp */
    8e94:	00800074 	movhi	r2,1
    8e98:	10bb1004 	addi	r2,r2,-5056
    8e9c:	00f33374 	movhi	r3,52429
    8ea0:	18f33344 	addi	r3,r3,-13107
    8ea4:	10c00215 	stw	r3,8(r2)
    8ea8:	00d00174 	movhi	r3,16389
    8eac:	18f33304 	addi	r3,r3,-13108
    8eb0:	10c00315 	stw	r3,12(r2)
	pan_P[2] = 0.05;		/* PID1\tauD */
    8eb4:	00800074 	movhi	r2,1
    8eb8:	10bb1004 	addi	r2,r2,-5056
    8ebc:	00e666b4 	movhi	r3,39322
    8ec0:	18e66684 	addi	r3,r3,-26214
    8ec4:	10c00415 	stw	r3,16(r2)
    8ec8:	00cfeab4 	movhi	r3,16298
    8ecc:	18e66644 	addi	r3,r3,-26215
    8ed0:	10c00515 	stw	r3,20(r2)
	pan_P[3] = 0.17;		/* PID1\beta */
    8ed4:	00800074 	movhi	r2,1
    8ed8:	10bb1004 	addi	r2,r2,-5056
    8edc:	00d70a74 	movhi	r3,23593
    8ee0:	18fd70c4 	addi	r3,r3,-2621
    8ee4:	10c00615 	stw	r3,24(r2)
    8ee8:	00cff1b4 	movhi	r3,16326
    8eec:	18f0a3c4 	addi	r3,r3,-15729
    8ef0:	10c00715 	stw	r3,28(r2)
	pan_P[4] = 9.0;		/* PID1\tauI */
    8ef4:	00800074 	movhi	r2,1
    8ef8:	10bb1004 	addi	r2,r2,-5056
    8efc:	10000815 	stw	zero,32(r2)
    8f00:	00d008b4 	movhi	r3,16418
    8f04:	10c00915 	stw	r3,36(r2)
	pan_P[5] = -0.99;		/* SignalLimiter2\minimum */
    8f08:	00800074 	movhi	r2,1
    8f0c:	10bb1004 	addi	r2,r2,-5056
    8f10:	00deb874 	movhi	r3,31457
    8f14:	18d1eb84 	addi	r3,r3,18350
    8f18:	10c00a15 	stw	r3,40(r2)
    8f1c:	00effc34 	movhi	r3,49136
    8f20:	18eb8504 	addi	r3,r3,-20972
    8f24:	10c00b15 	stw	r3,44(r2)
	pan_P[6] = 0.99;		/* SignalLimiter2\maximum */
    8f28:	00800074 	movhi	r2,1
    8f2c:	10bb1004 	addi	r2,r2,-5056
    8f30:	00deb874 	movhi	r3,31457
    8f34:	18d1eb84 	addi	r3,r3,18350
    8f38:	10c00c15 	stw	r3,48(r2)
    8f3c:	00cffc34 	movhi	r3,16368
    8f40:	18eb8504 	addi	r3,r3,-20972
    8f44:	10c00d15 	stw	r3,52(r2)

}
    8f48:	e037883a 	mov	sp,fp
    8f4c:	df000017 	ldw	fp,0(sp)
    8f50:	dec00104 	addi	sp,sp,4
    8f54:	f800283a 	ret

00008f58 <pan_ModelInitialize_initialvalues>:
#if (7 > 8192) && defined _MSC_VER
#pragma optimize("", on)
#endif

void pan_ModelInitialize_initialvalues(void)
{
    8f58:	deffff04 	addi	sp,sp,-4
    8f5c:	df000015 	stw	fp,0(sp)
    8f60:	d839883a 	mov	fp,sp
	/* set the initial values */
	pan_I[0] = 0.0;		/* PID1\uD_previous_initial */
    8f64:	00800074 	movhi	r2,1
    8f68:	10bb0a04 	addi	r2,r2,-5080
    8f6c:	10000015 	stw	zero,0(r2)
    8f70:	10000115 	stw	zero,4(r2)
	pan_I[1] = 0.0;		/* PID1\error_previous_initial */
    8f74:	00800074 	movhi	r2,1
    8f78:	10bb0a04 	addi	r2,r2,-5080
    8f7c:	10000215 	stw	zero,8(r2)
    8f80:	10000315 	stw	zero,12(r2)
	pan_I[2] = 0.0;		/* PID1\uI_previous_initial */
    8f84:	00800074 	movhi	r2,1
    8f88:	10bb0a04 	addi	r2,r2,-5080
    8f8c:	10000415 	stw	zero,16(r2)
    8f90:	10000515 	stw	zero,20(r2)

}
    8f94:	e037883a 	mov	sp,fp
    8f98:	df000017 	ldw	fp,0(sp)
    8f9c:	dec00104 	addi	sp,sp,4
    8fa0:	f800283a 	ret

00008fa4 <pan_ModelInitialize_states>:

void pan_ModelInitialize_states(void)
{
    8fa4:	deffff04 	addi	sp,sp,-4
    8fa8:	df000015 	stw	fp,0(sp)
    8fac:	d839883a 	mov	fp,sp
	/* set the states */
	pan_s[0] = pan_I[0];		/* PID1\uD_previous */
    8fb0:	01000074 	movhi	r4,1
    8fb4:	213b0a04 	addi	r4,r4,-5080
    8fb8:	20800017 	ldw	r2,0(r4)
    8fbc:	20c00117 	ldw	r3,4(r4)
    8fc0:	01000074 	movhi	r4,1
    8fc4:	213b1e04 	addi	r4,r4,-5000
    8fc8:	20800015 	stw	r2,0(r4)
    8fcc:	20c00115 	stw	r3,4(r4)
	pan_s[1] = pan_I[1];		/* PID1\error_previous */
    8fd0:	01000074 	movhi	r4,1
    8fd4:	213b0a04 	addi	r4,r4,-5080
    8fd8:	20800217 	ldw	r2,8(r4)
    8fdc:	20c00317 	ldw	r3,12(r4)
    8fe0:	01000074 	movhi	r4,1
    8fe4:	213b1e04 	addi	r4,r4,-5000
    8fe8:	20800215 	stw	r2,8(r4)
    8fec:	20c00315 	stw	r3,12(r4)
	pan_s[2] = pan_I[2];		/* PID1\uI_previous */
    8ff0:	01000074 	movhi	r4,1
    8ff4:	213b0a04 	addi	r4,r4,-5080
    8ff8:	20800417 	ldw	r2,16(r4)
    8ffc:	20c00517 	ldw	r3,20(r4)
    9000:	01000074 	movhi	r4,1
    9004:	213b1e04 	addi	r4,r4,-5000
    9008:	20800415 	stw	r2,16(r4)
    900c:	20c00515 	stw	r3,20(r4)

}
    9010:	e037883a 	mov	sp,fp
    9014:	df000017 	ldw	fp,0(sp)
    9018:	dec00104 	addi	sp,sp,4
    901c:	f800283a 	ret

00009020 <pan_ModelInitialize_variables>:

void pan_ModelInitialize_variables(void)
{
    9020:	defffe04 	addi	sp,sp,-8
    9024:	dfc00115 	stw	ra,4(sp)
    9028:	df000015 	stw	fp,0(sp)
    902c:	d839883a 	mov	fp,sp
	/* initialize the variable memory to zero */
	memset(pan_V, 0, pan_variables_size * sizeof(double));
    9030:	01000074 	movhi	r4,1
    9034:	213b2404 	addi	r4,r4,-4976
    9038:	000b883a 	mov	r5,zero
    903c:	01801404 	movi	r6,80
    9040:	000b7a00 	call	b7a0 <memset>
}
    9044:	e037883a 	mov	sp,fp
    9048:	dfc00117 	ldw	ra,4(sp)
    904c:	df000017 	ldw	fp,0(sp)
    9050:	dec00204 	addi	sp,sp,8
    9054:	f800283a 	ret

00009058 <pan_ModelInitialize>:

/* this method is called before calculation is possible */
void pan_ModelInitialize (void)
{
    9058:	defffe04 	addi	sp,sp,-8
    905c:	dfc00115 	stw	ra,4(sp)
    9060:	df000015 	stw	fp,0(sp)
    9064:	d839883a 	mov	fp,sp
	pan_ModelInitialize_parameters();
    9068:	0008e780 	call	8e78 <pan_ModelInitialize_parameters>
	pan_ModelInitialize_variables();
    906c:	00090200 	call	9020 <pan_ModelInitialize_variables>
	pan_ModelInitialize_initialvalues();
    9070:	0008f580 	call	8f58 <pan_ModelInitialize_initialvalues>
	pan_ModelInitialize_states();
    9074:	0008fa40 	call	8fa4 <pan_ModelInitialize_states>
}
    9078:	e037883a 	mov	sp,fp
    907c:	dfc00117 	ldw	ra,4(sp)
    9080:	df000017 	ldw	fp,0(sp)
    9084:	dec00204 	addi	sp,sp,8
    9088:	f800283a 	ret

0000908c <pan_CalculateDynamic>:
/* This function calculates the dynamic equations of the model.
 * These equations are called from the integration method
 * to calculate the new model rates (that are then integrated).
 */
void pan_CalculateDynamic (void)
{
    908c:	defff804 	addi	sp,sp,-32
    9090:	dfc00715 	stw	ra,28(sp)
    9094:	df000615 	stw	fp,24(sp)
    9098:	dd400515 	stw	r21,20(sp)
    909c:	dd000415 	stw	r20,16(sp)
    90a0:	dcc00315 	stw	r19,12(sp)
    90a4:	dc800215 	stw	r18,8(sp)
    90a8:	dc400115 	stw	r17,4(sp)
    90ac:	dc000015 	stw	r16,0(sp)
    90b0:	d839883a 	mov	fp,sp
	/* PID1\factor = 1 / (sampletime + PID1\tauD * PID1\beta); */
	pan_V[2] = 1.0 / (pan_step_size + pan_P[2] * pan_P[3]);
    90b4:	00800074 	movhi	r2,1
    90b8:	10bb1004 	addi	r2,r2,-5056
    90bc:	11400417 	ldw	r5,16(r2)
    90c0:	11800517 	ldw	r6,20(r2)
    90c4:	01000074 	movhi	r4,1
    90c8:	213b1004 	addi	r4,r4,-5056
    90cc:	20800617 	ldw	r2,24(r4)
    90d0:	20c00717 	ldw	r3,28(r4)
    90d4:	2809883a 	mov	r4,r5
    90d8:	300b883a 	mov	r5,r6
    90dc:	100d883a 	mov	r6,r2
    90e0:	180f883a 	mov	r7,r3
    90e4:	000a8a80 	call	a8a8 <__muldf3>
    90e8:	100f883a 	mov	r7,r2
    90ec:	1811883a 	mov	r8,r3
    90f0:	380b883a 	mov	r5,r7
    90f4:	400d883a 	mov	r6,r8
    90f8:	d0a00317 	ldw	r2,-32756(gp)
    90fc:	01000074 	movhi	r4,1
    9100:	21380d04 	addi	r4,r4,-8140
    9104:	20c00017 	ldw	r3,0(r4)
    9108:	2809883a 	mov	r4,r5
    910c:	300b883a 	mov	r5,r6
    9110:	100d883a 	mov	r6,r2
    9114:	180f883a 	mov	r7,r3
    9118:	000a7f40 	call	a7f4 <__adddf3>
    911c:	1009883a 	mov	r4,r2
    9120:	180b883a 	mov	r5,r3
    9124:	2005883a 	mov	r2,r4
    9128:	2807883a 	mov	r3,r5
    912c:	0009883a 	mov	r4,zero
    9130:	014ffc34 	movhi	r5,16368
    9134:	100d883a 	mov	r6,r2
    9138:	180f883a 	mov	r7,r3
    913c:	000ab8c0 	call	ab8c <__divdf3>
    9140:	1009883a 	mov	r4,r2
    9144:	180b883a 	mov	r5,r3
    9148:	2005883a 	mov	r2,r4
    914c:	2807883a 	mov	r3,r5
    9150:	01000074 	movhi	r4,1
    9154:	213b2404 	addi	r4,r4,-4976
    9158:	20800415 	stw	r2,16(r4)
    915c:	20c00515 	stw	r3,20(r4)

	/* PlusMinus1\plus1 = in; */
	pan_V[3] = pan_V[7];
    9160:	01000074 	movhi	r4,1
    9164:	213b2404 	addi	r4,r4,-4976
    9168:	20800e17 	ldw	r2,56(r4)
    916c:	20c00f17 	ldw	r3,60(r4)
    9170:	01000074 	movhi	r4,1
    9174:	213b2404 	addi	r4,r4,-4976
    9178:	20800615 	stw	r2,24(r4)
    917c:	20c00715 	stw	r3,28(r4)

	/* Splitter1\input = position; */
	pan_V[5] = pan_V[8];
    9180:	01000074 	movhi	r4,1
    9184:	213b2404 	addi	r4,r4,-4976
    9188:	20801017 	ldw	r2,64(r4)
    918c:	20c01117 	ldw	r3,68(r4)
    9190:	01000074 	movhi	r4,1
    9194:	213b2404 	addi	r4,r4,-4976
    9198:	20800a15 	stw	r2,40(r4)
    919c:	20c00b15 	stw	r3,44(r4)

	/* corrGain\corr = corrGain\K * Splitter1\input; */
	pan_V[0] = pan_P[0] * pan_V[5];
    91a0:	00800074 	movhi	r2,1
    91a4:	10bb1004 	addi	r2,r2,-5056
    91a8:	11400017 	ldw	r5,0(r2)
    91ac:	11800117 	ldw	r6,4(r2)
    91b0:	01000074 	movhi	r4,1
    91b4:	213b2404 	addi	r4,r4,-4976
    91b8:	20800a17 	ldw	r2,40(r4)
    91bc:	20c00b17 	ldw	r3,44(r4)
    91c0:	2809883a 	mov	r4,r5
    91c4:	300b883a 	mov	r5,r6
    91c8:	100d883a 	mov	r6,r2
    91cc:	180f883a 	mov	r7,r3
    91d0:	000a8a80 	call	a8a8 <__muldf3>
    91d4:	1009883a 	mov	r4,r2
    91d8:	180b883a 	mov	r5,r3
    91dc:	2005883a 	mov	r2,r4
    91e0:	2807883a 	mov	r3,r5
    91e4:	01000074 	movhi	r4,1
    91e8:	213b2404 	addi	r4,r4,-4976
    91ec:	20800015 	stw	r2,0(r4)
    91f0:	20c00115 	stw	r3,4(r4)

	/* PID1\error = PlusMinus1\plus1 - Splitter1\input; */
	pan_R[1] = pan_V[3] - pan_V[5];
    91f4:	00800074 	movhi	r2,1
    91f8:	10bb2404 	addi	r2,r2,-4976
    91fc:	11400617 	ldw	r5,24(r2)
    9200:	11800717 	ldw	r6,28(r2)
    9204:	01000074 	movhi	r4,1
    9208:	213b2404 	addi	r4,r4,-4976
    920c:	20800a17 	ldw	r2,40(r4)
    9210:	20c00b17 	ldw	r3,44(r4)
    9214:	2809883a 	mov	r4,r5
    9218:	300b883a 	mov	r5,r6
    921c:	100d883a 	mov	r6,r2
    9220:	180f883a 	mov	r7,r3
    9224:	000a8480 	call	a848 <__subdf3>
    9228:	1009883a 	mov	r4,r2
    922c:	180b883a 	mov	r5,r3
    9230:	2005883a 	mov	r2,r4
    9234:	2807883a 	mov	r3,r5
    9238:	01000074 	movhi	r4,1
    923c:	213b3804 	addi	r4,r4,-4896
    9240:	20800215 	stw	r2,8(r4)
    9244:	20c00315 	stw	r3,12(r4)

	/* PID1\uD = PID1\factor * (((PID1\tauD * PID1\uD_previous) * PID1\beta + (PID1\tauD * PID1\kp) * (PID1\error - PID1\error_previous)) + (sampletime * PID1\kp) * PID1\error); */
	pan_R[0] = pan_V[2] * (((pan_P[2] * pan_s[0]) * pan_P[3] + (pan_P[2] * pan_P[1]) * (pan_R[1] - pan_s[1])) + (pan_step_size * pan_P[1]) * pan_R[1]);
    9248:	00800074 	movhi	r2,1
    924c:	10bb2404 	addi	r2,r2,-4976
    9250:	14000417 	ldw	r16,16(r2)
    9254:	14400517 	ldw	r17,20(r2)
    9258:	00800074 	movhi	r2,1
    925c:	10bb1004 	addi	r2,r2,-5056
    9260:	11400417 	ldw	r5,16(r2)
    9264:	11800517 	ldw	r6,20(r2)
    9268:	01000074 	movhi	r4,1
    926c:	213b1e04 	addi	r4,r4,-5000
    9270:	20800017 	ldw	r2,0(r4)
    9274:	20c00117 	ldw	r3,4(r4)
    9278:	2809883a 	mov	r4,r5
    927c:	300b883a 	mov	r5,r6
    9280:	100d883a 	mov	r6,r2
    9284:	180f883a 	mov	r7,r3
    9288:	000a8a80 	call	a8a8 <__muldf3>
    928c:	100f883a 	mov	r7,r2
    9290:	1811883a 	mov	r8,r3
    9294:	380b883a 	mov	r5,r7
    9298:	400d883a 	mov	r6,r8
    929c:	01000074 	movhi	r4,1
    92a0:	213b1004 	addi	r4,r4,-5056
    92a4:	20800617 	ldw	r2,24(r4)
    92a8:	20c00717 	ldw	r3,28(r4)
    92ac:	2809883a 	mov	r4,r5
    92b0:	300b883a 	mov	r5,r6
    92b4:	100d883a 	mov	r6,r2
    92b8:	180f883a 	mov	r7,r3
    92bc:	000a8a80 	call	a8a8 <__muldf3>
    92c0:	1009883a 	mov	r4,r2
    92c4:	180b883a 	mov	r5,r3
    92c8:	2025883a 	mov	r18,r4
    92cc:	2827883a 	mov	r19,r5
    92d0:	00800074 	movhi	r2,1
    92d4:	10bb1004 	addi	r2,r2,-5056
    92d8:	11400417 	ldw	r5,16(r2)
    92dc:	11800517 	ldw	r6,20(r2)
    92e0:	01000074 	movhi	r4,1
    92e4:	213b1004 	addi	r4,r4,-5056
    92e8:	20800217 	ldw	r2,8(r4)
    92ec:	20c00317 	ldw	r3,12(r4)
    92f0:	2809883a 	mov	r4,r5
    92f4:	300b883a 	mov	r5,r6
    92f8:	100d883a 	mov	r6,r2
    92fc:	180f883a 	mov	r7,r3
    9300:	000a8a80 	call	a8a8 <__muldf3>
    9304:	1009883a 	mov	r4,r2
    9308:	180b883a 	mov	r5,r3
    930c:	2029883a 	mov	r20,r4
    9310:	282b883a 	mov	r21,r5
    9314:	00800074 	movhi	r2,1
    9318:	10bb3804 	addi	r2,r2,-4896
    931c:	11400217 	ldw	r5,8(r2)
    9320:	11800317 	ldw	r6,12(r2)
    9324:	01000074 	movhi	r4,1
    9328:	213b1e04 	addi	r4,r4,-5000
    932c:	20800217 	ldw	r2,8(r4)
    9330:	20c00317 	ldw	r3,12(r4)
    9334:	2809883a 	mov	r4,r5
    9338:	300b883a 	mov	r5,r6
    933c:	100d883a 	mov	r6,r2
    9340:	180f883a 	mov	r7,r3
    9344:	000a8480 	call	a848 <__subdf3>
    9348:	1009883a 	mov	r4,r2
    934c:	180b883a 	mov	r5,r3
    9350:	2005883a 	mov	r2,r4
    9354:	2807883a 	mov	r3,r5
    9358:	a009883a 	mov	r4,r20
    935c:	a80b883a 	mov	r5,r21
    9360:	100d883a 	mov	r6,r2
    9364:	180f883a 	mov	r7,r3
    9368:	000a8a80 	call	a8a8 <__muldf3>
    936c:	1009883a 	mov	r4,r2
    9370:	180b883a 	mov	r5,r3
    9374:	2005883a 	mov	r2,r4
    9378:	2807883a 	mov	r3,r5
    937c:	9009883a 	mov	r4,r18
    9380:	980b883a 	mov	r5,r19
    9384:	100d883a 	mov	r6,r2
    9388:	180f883a 	mov	r7,r3
    938c:	000a7f40 	call	a7f4 <__adddf3>
    9390:	1009883a 	mov	r4,r2
    9394:	180b883a 	mov	r5,r3
    9398:	2025883a 	mov	r18,r4
    939c:	2827883a 	mov	r19,r5
    93a0:	00800074 	movhi	r2,1
    93a4:	10bb1004 	addi	r2,r2,-5056
    93a8:	11400217 	ldw	r5,8(r2)
    93ac:	11800317 	ldw	r6,12(r2)
    93b0:	d0a00317 	ldw	r2,-32756(gp)
    93b4:	01000074 	movhi	r4,1
    93b8:	21380d04 	addi	r4,r4,-8140
    93bc:	20c00017 	ldw	r3,0(r4)
    93c0:	2809883a 	mov	r4,r5
    93c4:	300b883a 	mov	r5,r6
    93c8:	100d883a 	mov	r6,r2
    93cc:	180f883a 	mov	r7,r3
    93d0:	000a8a80 	call	a8a8 <__muldf3>
    93d4:	100f883a 	mov	r7,r2
    93d8:	1811883a 	mov	r8,r3
    93dc:	380b883a 	mov	r5,r7
    93e0:	400d883a 	mov	r6,r8
    93e4:	01000074 	movhi	r4,1
    93e8:	213b3804 	addi	r4,r4,-4896
    93ec:	20800217 	ldw	r2,8(r4)
    93f0:	20c00317 	ldw	r3,12(r4)
    93f4:	2809883a 	mov	r4,r5
    93f8:	300b883a 	mov	r5,r6
    93fc:	100d883a 	mov	r6,r2
    9400:	180f883a 	mov	r7,r3
    9404:	000a8a80 	call	a8a8 <__muldf3>
    9408:	1009883a 	mov	r4,r2
    940c:	180b883a 	mov	r5,r3
    9410:	2005883a 	mov	r2,r4
    9414:	2807883a 	mov	r3,r5
    9418:	9009883a 	mov	r4,r18
    941c:	980b883a 	mov	r5,r19
    9420:	100d883a 	mov	r6,r2
    9424:	180f883a 	mov	r7,r3
    9428:	000a7f40 	call	a7f4 <__adddf3>
    942c:	1009883a 	mov	r4,r2
    9430:	180b883a 	mov	r5,r3
    9434:	2005883a 	mov	r2,r4
    9438:	2807883a 	mov	r3,r5
    943c:	8009883a 	mov	r4,r16
    9440:	880b883a 	mov	r5,r17
    9444:	100d883a 	mov	r6,r2
    9448:	180f883a 	mov	r7,r3
    944c:	000a8a80 	call	a8a8 <__muldf3>
    9450:	1009883a 	mov	r4,r2
    9454:	180b883a 	mov	r5,r3
    9458:	2005883a 	mov	r2,r4
    945c:	2807883a 	mov	r3,r5
    9460:	01000074 	movhi	r4,1
    9464:	213b3804 	addi	r4,r4,-4896
    9468:	20800015 	stw	r2,0(r4)
    946c:	20c00115 	stw	r3,4(r4)

	/* PID1\uI = PID1\uI_previous + (sampletime * PID1\uD) / PID1\tauI; */
	pan_R[2] = pan_s[2] + (pan_step_size * pan_R[0]) / pan_P[4];
    9470:	00800074 	movhi	r2,1
    9474:	10bb1e04 	addi	r2,r2,-5000
    9478:	14000417 	ldw	r16,16(r2)
    947c:	14400517 	ldw	r17,20(r2)
    9480:	00800074 	movhi	r2,1
    9484:	10bb3804 	addi	r2,r2,-4896
    9488:	11400017 	ldw	r5,0(r2)
    948c:	11800117 	ldw	r6,4(r2)
    9490:	d0a00317 	ldw	r2,-32756(gp)
    9494:	01000074 	movhi	r4,1
    9498:	21380d04 	addi	r4,r4,-8140
    949c:	20c00017 	ldw	r3,0(r4)
    94a0:	2809883a 	mov	r4,r5
    94a4:	300b883a 	mov	r5,r6
    94a8:	100d883a 	mov	r6,r2
    94ac:	180f883a 	mov	r7,r3
    94b0:	000a8a80 	call	a8a8 <__muldf3>
    94b4:	100f883a 	mov	r7,r2
    94b8:	1811883a 	mov	r8,r3
    94bc:	380b883a 	mov	r5,r7
    94c0:	400d883a 	mov	r6,r8
    94c4:	01000074 	movhi	r4,1
    94c8:	213b1004 	addi	r4,r4,-5056
    94cc:	20800817 	ldw	r2,32(r4)
    94d0:	20c00917 	ldw	r3,36(r4)
    94d4:	2809883a 	mov	r4,r5
    94d8:	300b883a 	mov	r5,r6
    94dc:	100d883a 	mov	r6,r2
    94e0:	180f883a 	mov	r7,r3
    94e4:	000ab8c0 	call	ab8c <__divdf3>
    94e8:	1009883a 	mov	r4,r2
    94ec:	180b883a 	mov	r5,r3
    94f0:	2005883a 	mov	r2,r4
    94f4:	2807883a 	mov	r3,r5
    94f8:	8009883a 	mov	r4,r16
    94fc:	880b883a 	mov	r5,r17
    9500:	100d883a 	mov	r6,r2
    9504:	180f883a 	mov	r7,r3
    9508:	000a7f40 	call	a7f4 <__adddf3>
    950c:	1009883a 	mov	r4,r2
    9510:	180b883a 	mov	r5,r3
    9514:	2005883a 	mov	r2,r4
    9518:	2807883a 	mov	r3,r5
    951c:	01000074 	movhi	r4,1
    9520:	213b3804 	addi	r4,r4,-4896
    9524:	20800415 	stw	r2,16(r4)
    9528:	20c00515 	stw	r3,20(r4)

	/* PID1\output = PID1\uI + PID1\uD; */
	pan_V[1] = pan_R[2] + pan_R[0];
    952c:	00800074 	movhi	r2,1
    9530:	10bb3804 	addi	r2,r2,-4896
    9534:	11400417 	ldw	r5,16(r2)
    9538:	11800517 	ldw	r6,20(r2)
    953c:	01000074 	movhi	r4,1
    9540:	213b3804 	addi	r4,r4,-4896
    9544:	20800017 	ldw	r2,0(r4)
    9548:	20c00117 	ldw	r3,4(r4)
    954c:	2809883a 	mov	r4,r5
    9550:	300b883a 	mov	r5,r6
    9554:	100d883a 	mov	r6,r2
    9558:	180f883a 	mov	r7,r3
    955c:	000a7f40 	call	a7f4 <__adddf3>
    9560:	1009883a 	mov	r4,r2
    9564:	180b883a 	mov	r5,r3
    9568:	2005883a 	mov	r2,r4
    956c:	2807883a 	mov	r3,r5
    9570:	01000074 	movhi	r4,1
    9574:	213b2404 	addi	r4,r4,-4976
    9578:	20800215 	stw	r2,8(r4)
    957c:	20c00315 	stw	r3,12(r4)

	/* SignalLimiter2\output = (if PID1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PID1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PID1\output end) end); */
	pan_V[4] = ((pan_V[1] < pan_P[5]) ? 
    9580:	00800074 	movhi	r2,1
    9584:	10bb2404 	addi	r2,r2,-4976
    9588:	11400217 	ldw	r5,8(r2)
    958c:	11800317 	ldw	r6,12(r2)
    9590:	01000074 	movhi	r4,1
    9594:	213b1004 	addi	r4,r4,-5056
    9598:	20800a17 	ldw	r2,40(r4)
    959c:	20c00b17 	ldw	r3,44(r4)
		/* SignalLimiter2\minimum */
		pan_P[5]
	:
    95a0:	2809883a 	mov	r4,r5
    95a4:	300b883a 	mov	r5,r6
    95a8:	100d883a 	mov	r6,r2
    95ac:	180f883a 	mov	r7,r3
    95b0:	000ae080 	call	ae08 <__ltdf2>
    95b4:	1000050e 	bge	r2,zero,95cc <pan_CalculateDynamic+0x540>
    95b8:	01000074 	movhi	r4,1
    95bc:	213b1004 	addi	r4,r4,-5056
    95c0:	20800a17 	ldw	r2,40(r4)
    95c4:	20c00b17 	ldw	r3,44(r4)
    95c8:	00001906 	br	9630 <pan_CalculateDynamic+0x5a4>
		/* (if PID1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PID1\output end) */
		((pan_V[1] > pan_P[6]) ? 
    95cc:	00800074 	movhi	r2,1
    95d0:	10bb2404 	addi	r2,r2,-4976
    95d4:	11400217 	ldw	r5,8(r2)
    95d8:	11800317 	ldw	r6,12(r2)
    95dc:	01000074 	movhi	r4,1
    95e0:	213b1004 	addi	r4,r4,-5056
    95e4:	20800c17 	ldw	r2,48(r4)
    95e8:	20c00d17 	ldw	r3,52(r4)
			/* SignalLimiter2\maximum */
			pan_P[6]
		:
    95ec:	2809883a 	mov	r4,r5
    95f0:	300b883a 	mov	r5,r6
    95f4:	100d883a 	mov	r6,r2
    95f8:	180f883a 	mov	r7,r3
    95fc:	000ad400 	call	ad40 <__gtdf2>
    9600:	0080050e 	bge	zero,r2,9618 <pan_CalculateDynamic+0x58c>
    9604:	00800074 	movhi	r2,1
    9608:	10bb1004 	addi	r2,r2,-5056
    960c:	11000c17 	ldw	r4,48(r2)
    9610:	11400d17 	ldw	r5,52(r2)
    9614:	00000406 	br	9628 <pan_CalculateDynamic+0x59c>
    9618:	00800074 	movhi	r2,1
    961c:	10bb2404 	addi	r2,r2,-4976
    9620:	11000217 	ldw	r4,8(r2)
    9624:	11400317 	ldw	r5,12(r2)

	/* SignalLimiter2\output = (if PID1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PID1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PID1\output end) end); */
	pan_V[4] = ((pan_V[1] < pan_P[5]) ? 
		/* SignalLimiter2\minimum */
		pan_P[5]
	:
    9628:	2005883a 	mov	r2,r4
    962c:	2807883a 	mov	r3,r5

	/* PID1\output = PID1\uI + PID1\uD; */
	pan_V[1] = pan_R[2] + pan_R[0];

	/* SignalLimiter2\output = (if PID1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PID1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PID1\output end) end); */
	pan_V[4] = ((pan_V[1] < pan_P[5]) ? 
    9630:	01000074 	movhi	r4,1
    9634:	213b2404 	addi	r4,r4,-4976
    9638:	20800815 	stw	r2,32(r4)
    963c:	20c00915 	stw	r3,36(r4)
		)
	);


	/* increment the step counter */
	pan_steps++;
    9640:	d0a0f217 	ldw	r2,-31800(gp)
    9644:	10800044 	addi	r2,r2,1
    9648:	d0a0f215 	stw	r2,-31800(gp)
}
    964c:	e037883a 	mov	sp,fp
    9650:	dfc00717 	ldw	ra,28(sp)
    9654:	df000617 	ldw	fp,24(sp)
    9658:	dd400517 	ldw	r21,20(sp)
    965c:	dd000417 	ldw	r20,16(sp)
    9660:	dcc00317 	ldw	r19,12(sp)
    9664:	dc800217 	ldw	r18,8(sp)
    9668:	dc400117 	ldw	r17,4(sp)
    966c:	dc000017 	ldw	r16,0(sp)
    9670:	dec00804 	addi	sp,sp,32
    9674:	f800283a 	ret

00009678 <pan_CalculateOutput>:
 * and are kept separate to make the dynamic set of equations smaller.
 * These dynamic equations are called often more than one time for each
 * integration step that is taken. This makes model computation much faster.
 */
void pan_CalculateOutput (void)
{
    9678:	deffff04 	addi	sp,sp,-4
    967c:	df000015 	stw	fp,0(sp)
    9680:	d839883a 	mov	fp,sp
	/* corr = corrGain\corr; */
	pan_V[6] = pan_V[0];
    9684:	01000074 	movhi	r4,1
    9688:	213b2404 	addi	r4,r4,-4976
    968c:	20800017 	ldw	r2,0(r4)
    9690:	20c00117 	ldw	r3,4(r4)
    9694:	01000074 	movhi	r4,1
    9698:	213b2404 	addi	r4,r4,-4976
    969c:	20800c15 	stw	r2,48(r4)
    96a0:	20c00d15 	stw	r3,52(r4)

	/* out = SignalLimiter2\output; */
	pan_V[9] = pan_V[4];
    96a4:	01000074 	movhi	r4,1
    96a8:	213b2404 	addi	r4,r4,-4976
    96ac:	20800817 	ldw	r2,32(r4)
    96b0:	20c00917 	ldw	r3,36(r4)
    96b4:	01000074 	movhi	r4,1
    96b8:	213b2404 	addi	r4,r4,-4976
    96bc:	20801215 	stw	r2,72(r4)
    96c0:	20c01315 	stw	r3,76(r4)

}
    96c4:	e037883a 	mov	sp,fp
    96c8:	df000017 	ldw	fp,0(sp)
    96cc:	dec00104 	addi	sp,sp,4
    96d0:	f800283a 	ret

000096d4 <pan_CopyInputsToVariables>:
,	NULL
};
*/
/* This function sets the input variables from the input vector */
void pan_CopyInputsToVariables (double *u)
{
    96d4:	defffe04 	addi	sp,sp,-8
    96d8:	df000115 	stw	fp,4(sp)
    96dc:	df000104 	addi	fp,sp,4
    96e0:	e13fff15 	stw	r4,-4(fp)
	/* Copy the input vector to the input variables */
	pan_V[7] = u[0];		/* in */
    96e4:	e13fff17 	ldw	r4,-4(fp)
    96e8:	20800017 	ldw	r2,0(r4)
    96ec:	20c00117 	ldw	r3,4(r4)
    96f0:	01000074 	movhi	r4,1
    96f4:	213b2404 	addi	r4,r4,-4976
    96f8:	20800e15 	stw	r2,56(r4)
    96fc:	20c00f15 	stw	r3,60(r4)
	pan_V[8] = u[1];		/* position */
    9700:	e13fff17 	ldw	r4,-4(fp)
    9704:	20800217 	ldw	r2,8(r4)
    9708:	20c00317 	ldw	r3,12(r4)
    970c:	01000074 	movhi	r4,1
    9710:	213b2404 	addi	r4,r4,-4976
    9714:	20801015 	stw	r2,64(r4)
    9718:	20c01115 	stw	r3,68(r4)

}
    971c:	e037883a 	mov	sp,fp
    9720:	df000017 	ldw	fp,0(sp)
    9724:	dec00104 	addi	sp,sp,4
    9728:	f800283a 	ret

0000972c <pan_CopyVariablesToOutputs>:

/* This function uses the output variables to fill the output vector */
void pan_CopyVariablesToOutputs (double *y)
{
    972c:	defffe04 	addi	sp,sp,-8
    9730:	df000115 	stw	fp,4(sp)
    9734:	df000104 	addi	fp,sp,4
    9738:	e13fff15 	stw	r4,-4(fp)
	/* Copy the output variables to the output vector */
	y[0] = 	pan_V[6];		/* corr */
    973c:	01000074 	movhi	r4,1
    9740:	213b2404 	addi	r4,r4,-4976
    9744:	20800c17 	ldw	r2,48(r4)
    9748:	20c00d17 	ldw	r3,52(r4)
    974c:	e13fff17 	ldw	r4,-4(fp)
    9750:	20800015 	stw	r2,0(r4)
    9754:	20c00115 	stw	r3,4(r4)
	y[1] = 	pan_V[9];		/* out */
    9758:	e0bfff17 	ldw	r2,-4(fp)
    975c:	11000204 	addi	r4,r2,8
    9760:	01400074 	movhi	r5,1
    9764:	297b2404 	addi	r5,r5,-4976
    9768:	28801217 	ldw	r2,72(r5)
    976c:	28c01317 	ldw	r3,76(r5)
    9770:	20800015 	stw	r2,0(r4)
    9774:	20c00115 	stw	r3,4(r4)

}
    9778:	e037883a 	mov	sp,fp
    977c:	df000017 	ldw	fp,0(sp)
    9780:	dec00104 	addi	sp,sp,4
    9784:	f800283a 	ret

00009788 <pan_InitializeSubmodel>:

/* The initialization function for submodel */
void pan_InitializeSubmodel (double *u, double *y, double t)
{
    9788:	defffa04 	addi	sp,sp,-24
    978c:	dfc00515 	stw	ra,20(sp)
    9790:	df000415 	stw	fp,16(sp)
    9794:	df000404 	addi	fp,sp,16
    9798:	e13ffc15 	stw	r4,-16(fp)
    979c:	e17ffd15 	stw	r5,-12(fp)
    97a0:	e1bffe15 	stw	r6,-8(fp)
    97a4:	e1ffff15 	stw	r7,-4(fp)
	/* Initialization phase (allocating memory) */
	pan_initialize = 1;
    97a8:	00800074 	movhi	r2,1
    97ac:	10b80e04 	addi	r2,r2,-8136
    97b0:	00c00044 	movi	r3,1
    97b4:	10c00005 	stb	r3,0(r2)
	pan_steps = 0;
    97b8:	00800074 	movhi	r2,1
    97bc:	10b8fb04 	addi	r2,r2,-7188
    97c0:	10000015 	stw	zero,0(r2)
	pan_ModelInitialize ();
    97c4:	00090580 	call	9058 <pan_ModelInitialize>
	pan_DiscreteInitialize ();
    97c8:	0008d680 	call	8d68 <pan_DiscreteInitialize>

	/* Copy the inputs */
	pan_time = t;
    97cc:	00800074 	movhi	r2,1
    97d0:	10b8f904 	addi	r2,r2,-7196
    97d4:	e0fffe17 	ldw	r3,-8(fp)
    97d8:	10c00015 	stw	r3,0(r2)
    97dc:	e0ffff17 	ldw	r3,-4(fp)
    97e0:	10c00115 	stw	r3,4(r2)
	pan_CopyInputsToVariables (u);
    97e4:	e13ffc17 	ldw	r4,-16(fp)
    97e8:	00096d40 	call	96d4 <pan_CopyInputsToVariables>

	/* Calculate the model for the first time */
	pan_CalculateDynamic ();
    97ec:	000908c0 	call	908c <pan_CalculateDynamic>
	pan_CalculateOutput ();
    97f0:	00096780 	call	9678 <pan_CalculateOutput>

	/* Set the outputs */
	pan_CopyVariablesToOutputs (y);
    97f4:	e13ffd17 	ldw	r4,-12(fp)
    97f8:	000972c0 	call	972c <pan_CopyVariablesToOutputs>

	/* End of initialization phase */
	pan_initialize = 0;
    97fc:	00800074 	movhi	r2,1
    9800:	10b80e04 	addi	r2,r2,-8136
    9804:	10000005 	stb	zero,0(r2)
}
    9808:	e037883a 	mov	sp,fp
    980c:	dfc00117 	ldw	ra,4(sp)
    9810:	df000017 	ldw	fp,0(sp)
    9814:	dec00204 	addi	sp,sp,8
    9818:	f800283a 	ret

0000981c <pan_CalculateSubmodel>:

/* The function that calculates the submodel */
void pan_CalculateSubmodel (double *u, double *y, double t)
{
    981c:	defffa04 	addi	sp,sp,-24
    9820:	dfc00515 	stw	ra,20(sp)
    9824:	df000415 	stw	fp,16(sp)
    9828:	df000404 	addi	fp,sp,16
    982c:	e13ffc15 	stw	r4,-16(fp)
    9830:	e17ffd15 	stw	r5,-12(fp)
    9834:	e1bffe15 	stw	r6,-8(fp)
    9838:	e1ffff15 	stw	r7,-4(fp)
	/* Copy the inputs */
	pan_time = t;
    983c:	00800074 	movhi	r2,1
    9840:	10b8f904 	addi	r2,r2,-7196
    9844:	e0fffe17 	ldw	r3,-8(fp)
    9848:	10c00015 	stw	r3,0(r2)
    984c:	e0ffff17 	ldw	r3,-4(fp)
    9850:	10c00115 	stw	r3,4(r2)
	pan_CopyInputsToVariables (u);
    9854:	e13ffc17 	ldw	r4,-16(fp)
    9858:	00096d40 	call	96d4 <pan_CopyInputsToVariables>

	/* Calculate the model */
	pan_DiscreteStep ();
    985c:	0008d940 	call	8d94 <pan_DiscreteStep>
	pan_CalculateOutput ();
    9860:	00096780 	call	9678 <pan_CalculateOutput>

	/* Copy the outputs */
	pan_CopyVariablesToOutputs (y);
    9864:	e13ffd17 	ldw	r4,-12(fp)
    9868:	000972c0 	call	972c <pan_CopyVariablesToOutputs>
}
    986c:	e037883a 	mov	sp,fp
    9870:	dfc00117 	ldw	ra,4(sp)
    9874:	df000017 	ldw	fp,0(sp)
    9878:	dec00204 	addi	sp,sp,8
    987c:	f800283a 	ret

00009880 <pan_TerminateSubmodel>:

/* The termination function for submodel */
void pan_TerminateSubmodel (double *u, double *y, double t)
{
    9880:	defffa04 	addi	sp,sp,-24
    9884:	dfc00515 	stw	ra,20(sp)
    9888:	df000415 	stw	fp,16(sp)
    988c:	df000404 	addi	fp,sp,16
    9890:	e13ffc15 	stw	r4,-16(fp)
    9894:	e17ffd15 	stw	r5,-12(fp)
    9898:	e1bffe15 	stw	r6,-8(fp)
    989c:	e1ffff15 	stw	r7,-4(fp)
	/* Copy the inputs */
	pan_time = t;
    98a0:	00800074 	movhi	r2,1
    98a4:	10b8f904 	addi	r2,r2,-7196
    98a8:	e0fffe17 	ldw	r3,-8(fp)
    98ac:	10c00015 	stw	r3,0(r2)
    98b0:	e0ffff17 	ldw	r3,-4(fp)
    98b4:	10c00115 	stw	r3,4(r2)
	pan_CopyInputsToVariables (u);
    98b8:	e13ffc17 	ldw	r4,-16(fp)
    98bc:	00096d40 	call	96d4 <pan_CopyInputsToVariables>

	/* Set the outputs */
	pan_CopyVariablesToOutputs (y);
    98c0:	e13ffd17 	ldw	r4,-12(fp)
    98c4:	000972c0 	call	972c <pan_CopyVariablesToOutputs>

}
    98c8:	e037883a 	mov	sp,fp
    98cc:	dfc00117 	ldw	ra,4(sp)
    98d0:	df000017 	ldw	fp,0(sp)
    98d4:	dec00204 	addi	sp,sp,8
    98d8:	f800283a 	ret

000098dc <tilt_DiscreteInitialize>:
 * Discrete integration method
 *********************************************************************/

/* the initialization of the Discrete integration method */
void tilt_DiscreteInitialize (void)
{
    98dc:	deffff04 	addi	sp,sp,-4
    98e0:	df000015 	stw	fp,0(sp)
    98e4:	d839883a 	mov	fp,sp
	/* nothing to be done */
	tilt_major = 1;
    98e8:	00800074 	movhi	r2,1
    98ec:	10b81544 	addi	r2,r2,-8107
    98f0:	00c00044 	movi	r3,1
    98f4:	10c00005 	stb	r3,0(r2)
}
    98f8:	e037883a 	mov	sp,fp
    98fc:	df000017 	ldw	fp,0(sp)
    9900:	dec00104 	addi	sp,sp,4
    9904:	f800283a 	ret

00009908 <tilt_DiscreteStep>:

/* the Discrete integration method itself */
void tilt_DiscreteStep (void)
{
    9908:	defffd04 	addi	sp,sp,-12
    990c:	dfc00215 	stw	ra,8(sp)
    9910:	df000115 	stw	fp,4(sp)
    9914:	df000104 	addi	fp,sp,4
	int index;

	/* for each of the supplied states */
	for (index = 0; index < tilt_STATE_SIZE; index++)
    9918:	e03fff15 	stw	zero,-4(fp)
    991c:	00001106 	br	9964 <tilt_DiscreteStep+0x5c>
	{
		/* just a move of the new state */
		tilt_s [index] = tilt_R [index];
    9920:	00c00074 	movhi	r3,1
    9924:	18fb4404 	addi	r3,r3,-4848
    9928:	e0bfff17 	ldw	r2,-4(fp)
    992c:	100490fa 	slli	r2,r2,3
    9930:	1889883a 	add	r4,r3,r2
    9934:	20800017 	ldw	r2,0(r4)
    9938:	20c00117 	ldw	r3,4(r4)
    993c:	01400074 	movhi	r5,1
    9940:	297b7004 	addi	r5,r5,-4672
    9944:	e13fff17 	ldw	r4,-4(fp)
    9948:	200890fa 	slli	r4,r4,3
    994c:	2909883a 	add	r4,r5,r4
    9950:	20800015 	stw	r2,0(r4)
    9954:	20c00115 	stw	r3,4(r4)
void tilt_DiscreteStep (void)
{
	int index;

	/* for each of the supplied states */
	for (index = 0; index < tilt_STATE_SIZE; index++)
    9958:	e0bfff17 	ldw	r2,-4(fp)
    995c:	10800044 	addi	r2,r2,1
    9960:	e0bfff15 	stw	r2,-4(fp)
    9964:	e0bfff17 	ldw	r2,-4(fp)
    9968:	108000d0 	cmplti	r2,r2,3
    996c:	103fec1e 	bne	r2,zero,9920 <tilt_DiscreteStep+0x18>
	{
		/* just a move of the new state */
		tilt_s [index] = tilt_R [index];
	}
	/* increment the simulation time */
	tilt_time += tilt_step_size;
    9970:	00800074 	movhi	r2,1
    9974:	10b8ff04 	addi	r2,r2,-7172
    9978:	11400017 	ldw	r5,0(r2)
    997c:	11800117 	ldw	r6,4(r2)
    9980:	01000074 	movhi	r4,1
    9984:	21381304 	addi	r4,r4,-8116
    9988:	20800017 	ldw	r2,0(r4)
    998c:	20c00117 	ldw	r3,4(r4)
    9990:	2809883a 	mov	r4,r5
    9994:	300b883a 	mov	r5,r6
    9998:	100d883a 	mov	r6,r2
    999c:	180f883a 	mov	r7,r3
    99a0:	000a7f40 	call	a7f4 <__adddf3>
    99a4:	1009883a 	mov	r4,r2
    99a8:	180b883a 	mov	r5,r3
    99ac:	2005883a 	mov	r2,r4
    99b0:	2807883a 	mov	r3,r5
    99b4:	01000074 	movhi	r4,1
    99b8:	2138ff04 	addi	r4,r4,-7172
    99bc:	20800015 	stw	r2,0(r4)
    99c0:	20c00115 	stw	r3,4(r4)

	tilt_major = 1;
    99c4:	00800074 	movhi	r2,1
    99c8:	10b81544 	addi	r2,r2,-8107
    99cc:	00c00044 	movi	r3,1
    99d0:	10c00005 	stb	r3,0(r2)

	/* evaluate the dynamic part to calculate the new rates */
	tilt_CalculateDynamic ();
    99d4:	0009c000 	call	9c00 <tilt_CalculateDynamic>
}
    99d8:	e037883a 	mov	sp,fp
    99dc:	dfc00117 	ldw	ra,4(sp)
    99e0:	df000017 	ldw	fp,0(sp)
    99e4:	dec00204 	addi	sp,sp,8
    99e8:	f800283a 	ret

000099ec <tilt_ModelInitialize_parameters>:

#if (7 > 8192) && defined _MSC_VER
#pragma optimize("", off)
#endif
void tilt_ModelInitialize_parameters(void)
{
    99ec:	deffff04 	addi	sp,sp,-4
    99f0:	df000015 	stw	fp,0(sp)
    99f4:	d839883a 	mov	fp,sp
	/* set the parameters */
	tilt_P[0] = 0.0;		/* corrGain\K */
    99f8:	00800074 	movhi	r2,1
    99fc:	10bb6204 	addi	r2,r2,-4728
    9a00:	10000015 	stw	zero,0(r2)
    9a04:	10000115 	stw	zero,4(r2)
	tilt_P[1] = 1.6;		/* PID1\kp */
    9a08:	00800074 	movhi	r2,1
    9a0c:	10bb6204 	addi	r2,r2,-4728
    9a10:	00e666b4 	movhi	r3,39322
    9a14:	18e66684 	addi	r3,r3,-26214
    9a18:	10c00215 	stw	r3,8(r2)
    9a1c:	00cffeb4 	movhi	r3,16378
    9a20:	18e66644 	addi	r3,r3,-26215
    9a24:	10c00315 	stw	r3,12(r2)
	tilt_P[2] = 0.05;		/* PID1\tauD */
    9a28:	00800074 	movhi	r2,1
    9a2c:	10bb6204 	addi	r2,r2,-4728
    9a30:	00e666b4 	movhi	r3,39322
    9a34:	18e66684 	addi	r3,r3,-26214
    9a38:	10c00415 	stw	r3,16(r2)
    9a3c:	00cfeab4 	movhi	r3,16298
    9a40:	18e66644 	addi	r3,r3,-26215
    9a44:	10c00515 	stw	r3,20(r2)
	tilt_P[3] = 0.001;		/* PID1\beta */
    9a48:	00800074 	movhi	r2,1
    9a4c:	10bb6204 	addi	r2,r2,-4728
    9a50:	00f4bcb4 	movhi	r3,54002
    9a54:	18ea7f04 	addi	r3,r3,-22020
    9a58:	10c00615 	stw	r3,24(r2)
    9a5c:	00cfd434 	movhi	r3,16208
    9a60:	18d89344 	addi	r3,r3,25165
    9a64:	10c00715 	stw	r3,28(r2)
	tilt_P[4] = 10.5;		/* PID1\tauI */
    9a68:	00800074 	movhi	r2,1
    9a6c:	10bb6204 	addi	r2,r2,-4728
    9a70:	10000815 	stw	zero,32(r2)
    9a74:	00d00974 	movhi	r3,16421
    9a78:	10c00915 	stw	r3,36(r2)
	tilt_P[5] = -0.99;		/* SignalLimiter2\minimum */
    9a7c:	00800074 	movhi	r2,1
    9a80:	10bb6204 	addi	r2,r2,-4728
    9a84:	00deb874 	movhi	r3,31457
    9a88:	18d1eb84 	addi	r3,r3,18350
    9a8c:	10c00a15 	stw	r3,40(r2)
    9a90:	00effc34 	movhi	r3,49136
    9a94:	18eb8504 	addi	r3,r3,-20972
    9a98:	10c00b15 	stw	r3,44(r2)
	tilt_P[6] = 0.99;		/* SignalLimiter2\maximum */
    9a9c:	00800074 	movhi	r2,1
    9aa0:	10bb6204 	addi	r2,r2,-4728
    9aa4:	00deb874 	movhi	r3,31457
    9aa8:	18d1eb84 	addi	r3,r3,18350
    9aac:	10c00c15 	stw	r3,48(r2)
    9ab0:	00cffc34 	movhi	r3,16368
    9ab4:	18eb8504 	addi	r3,r3,-20972
    9ab8:	10c00d15 	stw	r3,52(r2)

}
    9abc:	e037883a 	mov	sp,fp
    9ac0:	df000017 	ldw	fp,0(sp)
    9ac4:	dec00104 	addi	sp,sp,4
    9ac8:	f800283a 	ret

00009acc <tilt_ModelInitialize_initialvalues>:
#if (7 > 8192) && defined _MSC_VER
#pragma optimize("", on)
#endif

void tilt_ModelInitialize_initialvalues(void)
{
    9acc:	deffff04 	addi	sp,sp,-4
    9ad0:	df000015 	stw	fp,0(sp)
    9ad4:	d839883a 	mov	fp,sp
	/* set the initial values */
	tilt_I[0] = 0.0;		/* PID1\uD_previous_initial */
    9ad8:	00800074 	movhi	r2,1
    9adc:	10bb3e04 	addi	r2,r2,-4872
    9ae0:	10000015 	stw	zero,0(r2)
    9ae4:	10000115 	stw	zero,4(r2)
	tilt_I[1] = 0.0;		/* PID1\error_previous_initial */
    9ae8:	00800074 	movhi	r2,1
    9aec:	10bb3e04 	addi	r2,r2,-4872
    9af0:	10000215 	stw	zero,8(r2)
    9af4:	10000315 	stw	zero,12(r2)
	tilt_I[2] = 0.0;		/* PID1\uI_previous_initial */
    9af8:	00800074 	movhi	r2,1
    9afc:	10bb3e04 	addi	r2,r2,-4872
    9b00:	10000415 	stw	zero,16(r2)
    9b04:	10000515 	stw	zero,20(r2)

}
    9b08:	e037883a 	mov	sp,fp
    9b0c:	df000017 	ldw	fp,0(sp)
    9b10:	dec00104 	addi	sp,sp,4
    9b14:	f800283a 	ret

00009b18 <tilt_ModelInitialize_states>:

void tilt_ModelInitialize_states(void)
{
    9b18:	deffff04 	addi	sp,sp,-4
    9b1c:	df000015 	stw	fp,0(sp)
    9b20:	d839883a 	mov	fp,sp
	/* set the states */
	tilt_s[0] = tilt_I[0];		/* PID1\uD_previous */
    9b24:	01000074 	movhi	r4,1
    9b28:	213b3e04 	addi	r4,r4,-4872
    9b2c:	20800017 	ldw	r2,0(r4)
    9b30:	20c00117 	ldw	r3,4(r4)
    9b34:	01000074 	movhi	r4,1
    9b38:	213b7004 	addi	r4,r4,-4672
    9b3c:	20800015 	stw	r2,0(r4)
    9b40:	20c00115 	stw	r3,4(r4)
	tilt_s[1] = tilt_I[1];		/* PID1\error_previous */
    9b44:	01000074 	movhi	r4,1
    9b48:	213b3e04 	addi	r4,r4,-4872
    9b4c:	20800217 	ldw	r2,8(r4)
    9b50:	20c00317 	ldw	r3,12(r4)
    9b54:	01000074 	movhi	r4,1
    9b58:	213b7004 	addi	r4,r4,-4672
    9b5c:	20800215 	stw	r2,8(r4)
    9b60:	20c00315 	stw	r3,12(r4)
	tilt_s[2] = tilt_I[2];		/* PID1\uI_previous */
    9b64:	01000074 	movhi	r4,1
    9b68:	213b3e04 	addi	r4,r4,-4872
    9b6c:	20800417 	ldw	r2,16(r4)
    9b70:	20c00517 	ldw	r3,20(r4)
    9b74:	01000074 	movhi	r4,1
    9b78:	213b7004 	addi	r4,r4,-4672
    9b7c:	20800415 	stw	r2,16(r4)
    9b80:	20c00515 	stw	r3,20(r4)

}
    9b84:	e037883a 	mov	sp,fp
    9b88:	df000017 	ldw	fp,0(sp)
    9b8c:	dec00104 	addi	sp,sp,4
    9b90:	f800283a 	ret

00009b94 <tilt_ModelInitialize_variables>:

void tilt_ModelInitialize_variables(void)
{
    9b94:	defffe04 	addi	sp,sp,-8
    9b98:	dfc00115 	stw	ra,4(sp)
    9b9c:	df000015 	stw	fp,0(sp)
    9ba0:	d839883a 	mov	fp,sp
	/* initialize the variable memory to zero */
	memset(tilt_V, 0, tilt_variables_size * sizeof(double));
    9ba4:	01000074 	movhi	r4,1
    9ba8:	213b4a04 	addi	r4,r4,-4824
    9bac:	000b883a 	mov	r5,zero
    9bb0:	01801804 	movi	r6,96
    9bb4:	000b7a00 	call	b7a0 <memset>
}
    9bb8:	e037883a 	mov	sp,fp
    9bbc:	dfc00117 	ldw	ra,4(sp)
    9bc0:	df000017 	ldw	fp,0(sp)
    9bc4:	dec00204 	addi	sp,sp,8
    9bc8:	f800283a 	ret

00009bcc <tilt_ModelInitialize>:

/* this method is called before calculation is possible */
void tilt_ModelInitialize (void)
{
    9bcc:	defffe04 	addi	sp,sp,-8
    9bd0:	dfc00115 	stw	ra,4(sp)
    9bd4:	df000015 	stw	fp,0(sp)
    9bd8:	d839883a 	mov	fp,sp
	tilt_ModelInitialize_parameters();
    9bdc:	00099ec0 	call	99ec <tilt_ModelInitialize_parameters>
	tilt_ModelInitialize_variables();
    9be0:	0009b940 	call	9b94 <tilt_ModelInitialize_variables>
	tilt_ModelInitialize_initialvalues();
    9be4:	0009acc0 	call	9acc <tilt_ModelInitialize_initialvalues>
	tilt_ModelInitialize_states();
    9be8:	0009b180 	call	9b18 <tilt_ModelInitialize_states>
}
    9bec:	e037883a 	mov	sp,fp
    9bf0:	dfc00117 	ldw	ra,4(sp)
    9bf4:	df000017 	ldw	fp,0(sp)
    9bf8:	dec00204 	addi	sp,sp,8
    9bfc:	f800283a 	ret

00009c00 <tilt_CalculateDynamic>:
/* This function calculates the dynamic equations of the model.
 * These equations are called from the integration method
 * to calculate the new model rates (that are then integrated).
 */
void tilt_CalculateDynamic (void)
{
    9c00:	defff804 	addi	sp,sp,-32
    9c04:	dfc00715 	stw	ra,28(sp)
    9c08:	df000615 	stw	fp,24(sp)
    9c0c:	dd400515 	stw	r21,20(sp)
    9c10:	dd000415 	stw	r20,16(sp)
    9c14:	dcc00315 	stw	r19,12(sp)
    9c18:	dc800215 	stw	r18,8(sp)
    9c1c:	dc400115 	stw	r17,4(sp)
    9c20:	dc000015 	stw	r16,0(sp)
    9c24:	d839883a 	mov	fp,sp
	/* PID1\factor = 1 / (sampletime + PID1\tauD * PID1\beta); */
	tilt_V[3] = 1.0 / (tilt_step_size + tilt_P[2] * tilt_P[3]);
    9c28:	00800074 	movhi	r2,1
    9c2c:	10bb6204 	addi	r2,r2,-4728
    9c30:	11400417 	ldw	r5,16(r2)
    9c34:	11800517 	ldw	r6,20(r2)
    9c38:	01000074 	movhi	r4,1
    9c3c:	213b6204 	addi	r4,r4,-4728
    9c40:	20800617 	ldw	r2,24(r4)
    9c44:	20c00717 	ldw	r3,28(r4)
    9c48:	2809883a 	mov	r4,r5
    9c4c:	300b883a 	mov	r5,r6
    9c50:	100d883a 	mov	r6,r2
    9c54:	180f883a 	mov	r7,r3
    9c58:	000a8a80 	call	a8a8 <__muldf3>
    9c5c:	100f883a 	mov	r7,r2
    9c60:	1811883a 	mov	r8,r3
    9c64:	380b883a 	mov	r5,r7
    9c68:	400d883a 	mov	r6,r8
    9c6c:	d0a00a17 	ldw	r2,-32728(gp)
    9c70:	01000074 	movhi	r4,1
    9c74:	21381404 	addi	r4,r4,-8112
    9c78:	20c00017 	ldw	r3,0(r4)
    9c7c:	2809883a 	mov	r4,r5
    9c80:	300b883a 	mov	r5,r6
    9c84:	100d883a 	mov	r6,r2
    9c88:	180f883a 	mov	r7,r3
    9c8c:	000a7f40 	call	a7f4 <__adddf3>
    9c90:	1009883a 	mov	r4,r2
    9c94:	180b883a 	mov	r5,r3
    9c98:	2005883a 	mov	r2,r4
    9c9c:	2807883a 	mov	r3,r5
    9ca0:	0009883a 	mov	r4,zero
    9ca4:	014ffc34 	movhi	r5,16368
    9ca8:	100d883a 	mov	r6,r2
    9cac:	180f883a 	mov	r7,r3
    9cb0:	000ab8c0 	call	ab8c <__divdf3>
    9cb4:	1009883a 	mov	r4,r2
    9cb8:	180b883a 	mov	r5,r3
    9cbc:	2005883a 	mov	r2,r4
    9cc0:	2807883a 	mov	r3,r5
    9cc4:	01000074 	movhi	r4,1
    9cc8:	213b4a04 	addi	r4,r4,-4824
    9ccc:	20800615 	stw	r2,24(r4)
    9cd0:	20c00715 	stw	r3,28(r4)

	/* corrGain\input = corr; */
	tilt_V[0] = tilt_V[8];
    9cd4:	01000074 	movhi	r4,1
    9cd8:	213b4a04 	addi	r4,r4,-4824
    9cdc:	20801017 	ldw	r2,64(r4)
    9ce0:	20c01117 	ldw	r3,68(r4)
    9ce4:	01000074 	movhi	r4,1
    9ce8:	213b4a04 	addi	r4,r4,-4824
    9cec:	20800015 	stw	r2,0(r4)
    9cf0:	20c00115 	stw	r3,4(r4)

	/* PlusMinus2\plus1 = in; */
	tilt_V[5] = tilt_V[9];
    9cf4:	01000074 	movhi	r4,1
    9cf8:	213b4a04 	addi	r4,r4,-4824
    9cfc:	20801217 	ldw	r2,72(r4)
    9d00:	20c01317 	ldw	r3,76(r4)
    9d04:	01000074 	movhi	r4,1
    9d08:	213b4a04 	addi	r4,r4,-4824
    9d0c:	20800a15 	stw	r2,40(r4)
    9d10:	20c00b15 	stw	r3,44(r4)

	/* PlusMinus2\minus1 = position; */
	tilt_V[6] = tilt_V[10];
    9d14:	01000074 	movhi	r4,1
    9d18:	213b4a04 	addi	r4,r4,-4824
    9d1c:	20801417 	ldw	r2,80(r4)
    9d20:	20c01517 	ldw	r3,84(r4)
    9d24:	01000074 	movhi	r4,1
    9d28:	213b4a04 	addi	r4,r4,-4824
    9d2c:	20800c15 	stw	r2,48(r4)
    9d30:	20c00d15 	stw	r3,52(r4)

	/* corrGain\output = corrGain\K * corrGain\input; */
	tilt_V[1] = tilt_P[0] * tilt_V[0];
    9d34:	00800074 	movhi	r2,1
    9d38:	10bb6204 	addi	r2,r2,-4728
    9d3c:	11400017 	ldw	r5,0(r2)
    9d40:	11800117 	ldw	r6,4(r2)
    9d44:	01000074 	movhi	r4,1
    9d48:	213b4a04 	addi	r4,r4,-4824
    9d4c:	20800017 	ldw	r2,0(r4)
    9d50:	20c00117 	ldw	r3,4(r4)
    9d54:	2809883a 	mov	r4,r5
    9d58:	300b883a 	mov	r5,r6
    9d5c:	100d883a 	mov	r6,r2
    9d60:	180f883a 	mov	r7,r3
    9d64:	000a8a80 	call	a8a8 <__muldf3>
    9d68:	1009883a 	mov	r4,r2
    9d6c:	180b883a 	mov	r5,r3
    9d70:	2005883a 	mov	r2,r4
    9d74:	2807883a 	mov	r3,r5
    9d78:	01000074 	movhi	r4,1
    9d7c:	213b4a04 	addi	r4,r4,-4824
    9d80:	20800215 	stw	r2,8(r4)
    9d84:	20c00315 	stw	r3,12(r4)

	/* PID1\error = PlusMinus2\plus1 - PlusMinus2\minus1; */
	tilt_R[1] = tilt_V[5] - tilt_V[6];
    9d88:	00800074 	movhi	r2,1
    9d8c:	10bb4a04 	addi	r2,r2,-4824
    9d90:	11400a17 	ldw	r5,40(r2)
    9d94:	11800b17 	ldw	r6,44(r2)
    9d98:	01000074 	movhi	r4,1
    9d9c:	213b4a04 	addi	r4,r4,-4824
    9da0:	20800c17 	ldw	r2,48(r4)
    9da4:	20c00d17 	ldw	r3,52(r4)
    9da8:	2809883a 	mov	r4,r5
    9dac:	300b883a 	mov	r5,r6
    9db0:	100d883a 	mov	r6,r2
    9db4:	180f883a 	mov	r7,r3
    9db8:	000a8480 	call	a848 <__subdf3>
    9dbc:	1009883a 	mov	r4,r2
    9dc0:	180b883a 	mov	r5,r3
    9dc4:	2005883a 	mov	r2,r4
    9dc8:	2807883a 	mov	r3,r5
    9dcc:	01000074 	movhi	r4,1
    9dd0:	213b4404 	addi	r4,r4,-4848
    9dd4:	20800215 	stw	r2,8(r4)
    9dd8:	20c00315 	stw	r3,12(r4)

	/* PID1\uD = PID1\factor * (((PID1\tauD * PID1\uD_previous) * PID1\beta + (PID1\tauD * PID1\kp) * (PID1\error - PID1\error_previous)) + (sampletime * PID1\kp) * PID1\error); */
	tilt_R[0] = tilt_V[3] * (((tilt_P[2] * tilt_s[0]) * tilt_P[3] + (tilt_P[2] * tilt_P[1]) * (tilt_R[1] - tilt_s[1])) + (tilt_step_size * tilt_P[1]) * tilt_R[1]);
    9ddc:	00800074 	movhi	r2,1
    9de0:	10bb4a04 	addi	r2,r2,-4824
    9de4:	14000617 	ldw	r16,24(r2)
    9de8:	14400717 	ldw	r17,28(r2)
    9dec:	00800074 	movhi	r2,1
    9df0:	10bb6204 	addi	r2,r2,-4728
    9df4:	11400417 	ldw	r5,16(r2)
    9df8:	11800517 	ldw	r6,20(r2)
    9dfc:	01000074 	movhi	r4,1
    9e00:	213b7004 	addi	r4,r4,-4672
    9e04:	20800017 	ldw	r2,0(r4)
    9e08:	20c00117 	ldw	r3,4(r4)
    9e0c:	2809883a 	mov	r4,r5
    9e10:	300b883a 	mov	r5,r6
    9e14:	100d883a 	mov	r6,r2
    9e18:	180f883a 	mov	r7,r3
    9e1c:	000a8a80 	call	a8a8 <__muldf3>
    9e20:	100f883a 	mov	r7,r2
    9e24:	1811883a 	mov	r8,r3
    9e28:	380b883a 	mov	r5,r7
    9e2c:	400d883a 	mov	r6,r8
    9e30:	01000074 	movhi	r4,1
    9e34:	213b6204 	addi	r4,r4,-4728
    9e38:	20800617 	ldw	r2,24(r4)
    9e3c:	20c00717 	ldw	r3,28(r4)
    9e40:	2809883a 	mov	r4,r5
    9e44:	300b883a 	mov	r5,r6
    9e48:	100d883a 	mov	r6,r2
    9e4c:	180f883a 	mov	r7,r3
    9e50:	000a8a80 	call	a8a8 <__muldf3>
    9e54:	1009883a 	mov	r4,r2
    9e58:	180b883a 	mov	r5,r3
    9e5c:	2025883a 	mov	r18,r4
    9e60:	2827883a 	mov	r19,r5
    9e64:	00800074 	movhi	r2,1
    9e68:	10bb6204 	addi	r2,r2,-4728
    9e6c:	11400417 	ldw	r5,16(r2)
    9e70:	11800517 	ldw	r6,20(r2)
    9e74:	01000074 	movhi	r4,1
    9e78:	213b6204 	addi	r4,r4,-4728
    9e7c:	20800217 	ldw	r2,8(r4)
    9e80:	20c00317 	ldw	r3,12(r4)
    9e84:	2809883a 	mov	r4,r5
    9e88:	300b883a 	mov	r5,r6
    9e8c:	100d883a 	mov	r6,r2
    9e90:	180f883a 	mov	r7,r3
    9e94:	000a8a80 	call	a8a8 <__muldf3>
    9e98:	1009883a 	mov	r4,r2
    9e9c:	180b883a 	mov	r5,r3
    9ea0:	2029883a 	mov	r20,r4
    9ea4:	282b883a 	mov	r21,r5
    9ea8:	00800074 	movhi	r2,1
    9eac:	10bb4404 	addi	r2,r2,-4848
    9eb0:	11400217 	ldw	r5,8(r2)
    9eb4:	11800317 	ldw	r6,12(r2)
    9eb8:	01000074 	movhi	r4,1
    9ebc:	213b7004 	addi	r4,r4,-4672
    9ec0:	20800217 	ldw	r2,8(r4)
    9ec4:	20c00317 	ldw	r3,12(r4)
    9ec8:	2809883a 	mov	r4,r5
    9ecc:	300b883a 	mov	r5,r6
    9ed0:	100d883a 	mov	r6,r2
    9ed4:	180f883a 	mov	r7,r3
    9ed8:	000a8480 	call	a848 <__subdf3>
    9edc:	1009883a 	mov	r4,r2
    9ee0:	180b883a 	mov	r5,r3
    9ee4:	2005883a 	mov	r2,r4
    9ee8:	2807883a 	mov	r3,r5
    9eec:	a009883a 	mov	r4,r20
    9ef0:	a80b883a 	mov	r5,r21
    9ef4:	100d883a 	mov	r6,r2
    9ef8:	180f883a 	mov	r7,r3
    9efc:	000a8a80 	call	a8a8 <__muldf3>
    9f00:	1009883a 	mov	r4,r2
    9f04:	180b883a 	mov	r5,r3
    9f08:	2005883a 	mov	r2,r4
    9f0c:	2807883a 	mov	r3,r5
    9f10:	9009883a 	mov	r4,r18
    9f14:	980b883a 	mov	r5,r19
    9f18:	100d883a 	mov	r6,r2
    9f1c:	180f883a 	mov	r7,r3
    9f20:	000a7f40 	call	a7f4 <__adddf3>
    9f24:	1009883a 	mov	r4,r2
    9f28:	180b883a 	mov	r5,r3
    9f2c:	2025883a 	mov	r18,r4
    9f30:	2827883a 	mov	r19,r5
    9f34:	00800074 	movhi	r2,1
    9f38:	10bb6204 	addi	r2,r2,-4728
    9f3c:	11400217 	ldw	r5,8(r2)
    9f40:	11800317 	ldw	r6,12(r2)
    9f44:	d0a00a17 	ldw	r2,-32728(gp)
    9f48:	01000074 	movhi	r4,1
    9f4c:	21381404 	addi	r4,r4,-8112
    9f50:	20c00017 	ldw	r3,0(r4)
    9f54:	2809883a 	mov	r4,r5
    9f58:	300b883a 	mov	r5,r6
    9f5c:	100d883a 	mov	r6,r2
    9f60:	180f883a 	mov	r7,r3
    9f64:	000a8a80 	call	a8a8 <__muldf3>
    9f68:	100f883a 	mov	r7,r2
    9f6c:	1811883a 	mov	r8,r3
    9f70:	380b883a 	mov	r5,r7
    9f74:	400d883a 	mov	r6,r8
    9f78:	01000074 	movhi	r4,1
    9f7c:	213b4404 	addi	r4,r4,-4848
    9f80:	20800217 	ldw	r2,8(r4)
    9f84:	20c00317 	ldw	r3,12(r4)
    9f88:	2809883a 	mov	r4,r5
    9f8c:	300b883a 	mov	r5,r6
    9f90:	100d883a 	mov	r6,r2
    9f94:	180f883a 	mov	r7,r3
    9f98:	000a8a80 	call	a8a8 <__muldf3>
    9f9c:	1009883a 	mov	r4,r2
    9fa0:	180b883a 	mov	r5,r3
    9fa4:	2005883a 	mov	r2,r4
    9fa8:	2807883a 	mov	r3,r5
    9fac:	9009883a 	mov	r4,r18
    9fb0:	980b883a 	mov	r5,r19
    9fb4:	100d883a 	mov	r6,r2
    9fb8:	180f883a 	mov	r7,r3
    9fbc:	000a7f40 	call	a7f4 <__adddf3>
    9fc0:	1009883a 	mov	r4,r2
    9fc4:	180b883a 	mov	r5,r3
    9fc8:	2005883a 	mov	r2,r4
    9fcc:	2807883a 	mov	r3,r5
    9fd0:	8009883a 	mov	r4,r16
    9fd4:	880b883a 	mov	r5,r17
    9fd8:	100d883a 	mov	r6,r2
    9fdc:	180f883a 	mov	r7,r3
    9fe0:	000a8a80 	call	a8a8 <__muldf3>
    9fe4:	1009883a 	mov	r4,r2
    9fe8:	180b883a 	mov	r5,r3
    9fec:	2005883a 	mov	r2,r4
    9ff0:	2807883a 	mov	r3,r5
    9ff4:	01000074 	movhi	r4,1
    9ff8:	213b4404 	addi	r4,r4,-4848
    9ffc:	20800015 	stw	r2,0(r4)
    a000:	20c00115 	stw	r3,4(r4)

	/* PID1\uI = PID1\uI_previous + (sampletime * PID1\uD) / PID1\tauI; */
	tilt_R[2] = tilt_s[2] + (tilt_step_size * tilt_R[0]) / tilt_P[4];
    a004:	00800074 	movhi	r2,1
    a008:	10bb7004 	addi	r2,r2,-4672
    a00c:	14000417 	ldw	r16,16(r2)
    a010:	14400517 	ldw	r17,20(r2)
    a014:	00800074 	movhi	r2,1
    a018:	10bb4404 	addi	r2,r2,-4848
    a01c:	11400017 	ldw	r5,0(r2)
    a020:	11800117 	ldw	r6,4(r2)
    a024:	d0a00a17 	ldw	r2,-32728(gp)
    a028:	01000074 	movhi	r4,1
    a02c:	21381404 	addi	r4,r4,-8112
    a030:	20c00017 	ldw	r3,0(r4)
    a034:	2809883a 	mov	r4,r5
    a038:	300b883a 	mov	r5,r6
    a03c:	100d883a 	mov	r6,r2
    a040:	180f883a 	mov	r7,r3
    a044:	000a8a80 	call	a8a8 <__muldf3>
    a048:	100f883a 	mov	r7,r2
    a04c:	1811883a 	mov	r8,r3
    a050:	380b883a 	mov	r5,r7
    a054:	400d883a 	mov	r6,r8
    a058:	01000074 	movhi	r4,1
    a05c:	213b6204 	addi	r4,r4,-4728
    a060:	20800817 	ldw	r2,32(r4)
    a064:	20c00917 	ldw	r3,36(r4)
    a068:	2809883a 	mov	r4,r5
    a06c:	300b883a 	mov	r5,r6
    a070:	100d883a 	mov	r6,r2
    a074:	180f883a 	mov	r7,r3
    a078:	000ab8c0 	call	ab8c <__divdf3>
    a07c:	1009883a 	mov	r4,r2
    a080:	180b883a 	mov	r5,r3
    a084:	2005883a 	mov	r2,r4
    a088:	2807883a 	mov	r3,r5
    a08c:	8009883a 	mov	r4,r16
    a090:	880b883a 	mov	r5,r17
    a094:	100d883a 	mov	r6,r2
    a098:	180f883a 	mov	r7,r3
    a09c:	000a7f40 	call	a7f4 <__adddf3>
    a0a0:	1009883a 	mov	r4,r2
    a0a4:	180b883a 	mov	r5,r3
    a0a8:	2005883a 	mov	r2,r4
    a0ac:	2807883a 	mov	r3,r5
    a0b0:	01000074 	movhi	r4,1
    a0b4:	213b4404 	addi	r4,r4,-4848
    a0b8:	20800415 	stw	r2,16(r4)
    a0bc:	20c00515 	stw	r3,20(r4)

	/* PID1\output = PID1\uI + PID1\uD; */
	tilt_V[2] = tilt_R[2] + tilt_R[0];
    a0c0:	00800074 	movhi	r2,1
    a0c4:	10bb4404 	addi	r2,r2,-4848
    a0c8:	11400417 	ldw	r5,16(r2)
    a0cc:	11800517 	ldw	r6,20(r2)
    a0d0:	01000074 	movhi	r4,1
    a0d4:	213b4404 	addi	r4,r4,-4848
    a0d8:	20800017 	ldw	r2,0(r4)
    a0dc:	20c00117 	ldw	r3,4(r4)
    a0e0:	2809883a 	mov	r4,r5
    a0e4:	300b883a 	mov	r5,r6
    a0e8:	100d883a 	mov	r6,r2
    a0ec:	180f883a 	mov	r7,r3
    a0f0:	000a7f40 	call	a7f4 <__adddf3>
    a0f4:	1009883a 	mov	r4,r2
    a0f8:	180b883a 	mov	r5,r3
    a0fc:	2005883a 	mov	r2,r4
    a100:	2807883a 	mov	r3,r5
    a104:	01000074 	movhi	r4,1
    a108:	213b4a04 	addi	r4,r4,-4824
    a10c:	20800415 	stw	r2,16(r4)
    a110:	20c00515 	stw	r3,20(r4)

	/* PlusMinus1\output = corrGain\output + PID1\output; */
	tilt_V[4] = tilt_V[1] + tilt_V[2];
    a114:	00800074 	movhi	r2,1
    a118:	10bb4a04 	addi	r2,r2,-4824
    a11c:	11400217 	ldw	r5,8(r2)
    a120:	11800317 	ldw	r6,12(r2)
    a124:	01000074 	movhi	r4,1
    a128:	213b4a04 	addi	r4,r4,-4824
    a12c:	20800417 	ldw	r2,16(r4)
    a130:	20c00517 	ldw	r3,20(r4)
    a134:	2809883a 	mov	r4,r5
    a138:	300b883a 	mov	r5,r6
    a13c:	100d883a 	mov	r6,r2
    a140:	180f883a 	mov	r7,r3
    a144:	000a7f40 	call	a7f4 <__adddf3>
    a148:	1009883a 	mov	r4,r2
    a14c:	180b883a 	mov	r5,r3
    a150:	2005883a 	mov	r2,r4
    a154:	2807883a 	mov	r3,r5
    a158:	01000074 	movhi	r4,1
    a15c:	213b4a04 	addi	r4,r4,-4824
    a160:	20800815 	stw	r2,32(r4)
    a164:	20c00915 	stw	r3,36(r4)

	/* SignalLimiter2\output = (if PlusMinus1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PlusMinus1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PlusMinus1\output end) end); */
	tilt_V[7] = ((tilt_V[4] < tilt_P[5]) ? 
    a168:	00800074 	movhi	r2,1
    a16c:	10bb4a04 	addi	r2,r2,-4824
    a170:	11400817 	ldw	r5,32(r2)
    a174:	11800917 	ldw	r6,36(r2)
    a178:	01000074 	movhi	r4,1
    a17c:	213b6204 	addi	r4,r4,-4728
    a180:	20800a17 	ldw	r2,40(r4)
    a184:	20c00b17 	ldw	r3,44(r4)
		/* SignalLimiter2\minimum */
		tilt_P[5]
	:
    a188:	2809883a 	mov	r4,r5
    a18c:	300b883a 	mov	r5,r6
    a190:	100d883a 	mov	r6,r2
    a194:	180f883a 	mov	r7,r3
    a198:	000ae080 	call	ae08 <__ltdf2>
    a19c:	1000050e 	bge	r2,zero,a1b4 <tilt_CalculateDynamic+0x5b4>
    a1a0:	01000074 	movhi	r4,1
    a1a4:	213b6204 	addi	r4,r4,-4728
    a1a8:	20800a17 	ldw	r2,40(r4)
    a1ac:	20c00b17 	ldw	r3,44(r4)
    a1b0:	00001906 	br	a218 <tilt_CalculateDynamic+0x618>
		/* (if PlusMinus1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PlusMinus1\output end) */
		((tilt_V[4] > tilt_P[6]) ? 
    a1b4:	00800074 	movhi	r2,1
    a1b8:	10bb4a04 	addi	r2,r2,-4824
    a1bc:	11400817 	ldw	r5,32(r2)
    a1c0:	11800917 	ldw	r6,36(r2)
    a1c4:	01000074 	movhi	r4,1
    a1c8:	213b6204 	addi	r4,r4,-4728
    a1cc:	20800c17 	ldw	r2,48(r4)
    a1d0:	20c00d17 	ldw	r3,52(r4)
			/* SignalLimiter2\maximum */
			tilt_P[6]
		:
    a1d4:	2809883a 	mov	r4,r5
    a1d8:	300b883a 	mov	r5,r6
    a1dc:	100d883a 	mov	r6,r2
    a1e0:	180f883a 	mov	r7,r3
    a1e4:	000ad400 	call	ad40 <__gtdf2>
    a1e8:	0080050e 	bge	zero,r2,a200 <tilt_CalculateDynamic+0x600>
    a1ec:	00800074 	movhi	r2,1
    a1f0:	10bb6204 	addi	r2,r2,-4728
    a1f4:	11000c17 	ldw	r4,48(r2)
    a1f8:	11400d17 	ldw	r5,52(r2)
    a1fc:	00000406 	br	a210 <tilt_CalculateDynamic+0x610>
    a200:	00800074 	movhi	r2,1
    a204:	10bb4a04 	addi	r2,r2,-4824
    a208:	11000817 	ldw	r4,32(r2)
    a20c:	11400917 	ldw	r5,36(r2)

	/* SignalLimiter2\output = (if PlusMinus1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PlusMinus1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PlusMinus1\output end) end); */
	tilt_V[7] = ((tilt_V[4] < tilt_P[5]) ? 
		/* SignalLimiter2\minimum */
		tilt_P[5]
	:
    a210:	2005883a 	mov	r2,r4
    a214:	2807883a 	mov	r3,r5

	/* PlusMinus1\output = corrGain\output + PID1\output; */
	tilt_V[4] = tilt_V[1] + tilt_V[2];

	/* SignalLimiter2\output = (if PlusMinus1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PlusMinus1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PlusMinus1\output end) end); */
	tilt_V[7] = ((tilt_V[4] < tilt_P[5]) ? 
    a218:	01000074 	movhi	r4,1
    a21c:	213b4a04 	addi	r4,r4,-4824
    a220:	20800e15 	stw	r2,56(r4)
    a224:	20c00f15 	stw	r3,60(r4)
		)
	);


	/* increment the step counter */
	tilt_steps++;
    a228:	d0a0f817 	ldw	r2,-31776(gp)
    a22c:	10800044 	addi	r2,r2,1
    a230:	d0a0f815 	stw	r2,-31776(gp)
}
    a234:	e037883a 	mov	sp,fp
    a238:	dfc00717 	ldw	ra,28(sp)
    a23c:	df000617 	ldw	fp,24(sp)
    a240:	dd400517 	ldw	r21,20(sp)
    a244:	dd000417 	ldw	r20,16(sp)
    a248:	dcc00317 	ldw	r19,12(sp)
    a24c:	dc800217 	ldw	r18,8(sp)
    a250:	dc400117 	ldw	r17,4(sp)
    a254:	dc000017 	ldw	r16,0(sp)
    a258:	dec00804 	addi	sp,sp,32
    a25c:	f800283a 	ret

0000a260 <tilt_CalculateOutput>:
 * and are kept separate to make the dynamic set of equations smaller.
 * These dynamic equations are called often more than one time for each
 * integration step that is taken. This makes model computation much faster.
 */
void tilt_CalculateOutput (void)
{
    a260:	deffff04 	addi	sp,sp,-4
    a264:	df000015 	stw	fp,0(sp)
    a268:	d839883a 	mov	fp,sp
	/* out = SignalLimiter2\output; */
	tilt_V[11] = tilt_V[7];
    a26c:	01000074 	movhi	r4,1
    a270:	213b4a04 	addi	r4,r4,-4824
    a274:	20800e17 	ldw	r2,56(r4)
    a278:	20c00f17 	ldw	r3,60(r4)
    a27c:	01000074 	movhi	r4,1
    a280:	213b4a04 	addi	r4,r4,-4824
    a284:	20801615 	stw	r2,88(r4)
    a288:	20c01715 	stw	r3,92(r4)

}
    a28c:	e037883a 	mov	sp,fp
    a290:	df000017 	ldw	fp,0(sp)
    a294:	dec00104 	addi	sp,sp,4
    a298:	f800283a 	ret

0000a29c <tilt_CopyInputsToVariables>:
,	NULL
};
*/
/* This function sets the input variables from the input vector */
void tilt_CopyInputsToVariables (double *u)
{
    a29c:	defffe04 	addi	sp,sp,-8
    a2a0:	df000115 	stw	fp,4(sp)
    a2a4:	df000104 	addi	fp,sp,4
    a2a8:	e13fff15 	stw	r4,-4(fp)
	/* Copy the input vector to the input variables */
	tilt_V[8] = u[0];		/* corr */
    a2ac:	e13fff17 	ldw	r4,-4(fp)
    a2b0:	20800017 	ldw	r2,0(r4)
    a2b4:	20c00117 	ldw	r3,4(r4)
    a2b8:	01000074 	movhi	r4,1
    a2bc:	213b4a04 	addi	r4,r4,-4824
    a2c0:	20801015 	stw	r2,64(r4)
    a2c4:	20c01115 	stw	r3,68(r4)
	tilt_V[9] = u[1];		/* in */
    a2c8:	e13fff17 	ldw	r4,-4(fp)
    a2cc:	20800217 	ldw	r2,8(r4)
    a2d0:	20c00317 	ldw	r3,12(r4)
    a2d4:	01000074 	movhi	r4,1
    a2d8:	213b4a04 	addi	r4,r4,-4824
    a2dc:	20801215 	stw	r2,72(r4)
    a2e0:	20c01315 	stw	r3,76(r4)
	tilt_V[10] = u[2];		/* position */
    a2e4:	e13fff17 	ldw	r4,-4(fp)
    a2e8:	20800417 	ldw	r2,16(r4)
    a2ec:	20c00517 	ldw	r3,20(r4)
    a2f0:	01000074 	movhi	r4,1
    a2f4:	213b4a04 	addi	r4,r4,-4824
    a2f8:	20801415 	stw	r2,80(r4)
    a2fc:	20c01515 	stw	r3,84(r4)

}
    a300:	e037883a 	mov	sp,fp
    a304:	df000017 	ldw	fp,0(sp)
    a308:	dec00104 	addi	sp,sp,4
    a30c:	f800283a 	ret

0000a310 <tilt_CopyVariablesToOutputs>:

/* This function uses the output variables to fill the output vector */
void tilt_CopyVariablesToOutputs (double *y)
{
    a310:	defffe04 	addi	sp,sp,-8
    a314:	df000115 	stw	fp,4(sp)
    a318:	df000104 	addi	fp,sp,4
    a31c:	e13fff15 	stw	r4,-4(fp)
	/* Copy the output variables to the output vector */
	y[0] = 	tilt_V[11];		/* out */
    a320:	01000074 	movhi	r4,1
    a324:	213b4a04 	addi	r4,r4,-4824
    a328:	20801617 	ldw	r2,88(r4)
    a32c:	20c01717 	ldw	r3,92(r4)
    a330:	e13fff17 	ldw	r4,-4(fp)
    a334:	20800015 	stw	r2,0(r4)
    a338:	20c00115 	stw	r3,4(r4)

}
    a33c:	e037883a 	mov	sp,fp
    a340:	df000017 	ldw	fp,0(sp)
    a344:	dec00104 	addi	sp,sp,4
    a348:	f800283a 	ret

0000a34c <tilt_InitializeSubmodel>:

/* The initialization function for submodel */
void tilt_InitializeSubmodel (double *u, double *y, double t)
{
    a34c:	defffa04 	addi	sp,sp,-24
    a350:	dfc00515 	stw	ra,20(sp)
    a354:	df000415 	stw	fp,16(sp)
    a358:	df000404 	addi	fp,sp,16
    a35c:	e13ffc15 	stw	r4,-16(fp)
    a360:	e17ffd15 	stw	r5,-12(fp)
    a364:	e1bffe15 	stw	r6,-8(fp)
    a368:	e1ffff15 	stw	r7,-4(fp)
	/* Initialization phase (allocating memory) */
	tilt_initialize = 1;
    a36c:	00800074 	movhi	r2,1
    a370:	10b81504 	addi	r2,r2,-8108
    a374:	00c00044 	movi	r3,1
    a378:	10c00005 	stb	r3,0(r2)
	tilt_steps = 0;
    a37c:	00800074 	movhi	r2,1
    a380:	10b90104 	addi	r2,r2,-7164
    a384:	10000015 	stw	zero,0(r2)
	tilt_ModelInitialize ();
    a388:	0009bcc0 	call	9bcc <tilt_ModelInitialize>
	tilt_DiscreteInitialize ();
    a38c:	00098dc0 	call	98dc <tilt_DiscreteInitialize>

	/* Copy the inputs */
	tilt_time = t;
    a390:	00800074 	movhi	r2,1
    a394:	10b8ff04 	addi	r2,r2,-7172
    a398:	e0fffe17 	ldw	r3,-8(fp)
    a39c:	10c00015 	stw	r3,0(r2)
    a3a0:	e0ffff17 	ldw	r3,-4(fp)
    a3a4:	10c00115 	stw	r3,4(r2)
	tilt_CopyInputsToVariables (u);
    a3a8:	e13ffc17 	ldw	r4,-16(fp)
    a3ac:	000a29c0 	call	a29c <tilt_CopyInputsToVariables>

	/* Calculate the model for the first time */
	tilt_CalculateDynamic ();
    a3b0:	0009c000 	call	9c00 <tilt_CalculateDynamic>
	tilt_CalculateOutput ();
    a3b4:	000a2600 	call	a260 <tilt_CalculateOutput>

	/* Set the outputs */
	tilt_CopyVariablesToOutputs (y);
    a3b8:	e13ffd17 	ldw	r4,-12(fp)
    a3bc:	000a3100 	call	a310 <tilt_CopyVariablesToOutputs>

	/* End of initialization phase */
	tilt_initialize = 0;
    a3c0:	00800074 	movhi	r2,1
    a3c4:	10b81504 	addi	r2,r2,-8108
    a3c8:	10000005 	stb	zero,0(r2)
}
    a3cc:	e037883a 	mov	sp,fp
    a3d0:	dfc00117 	ldw	ra,4(sp)
    a3d4:	df000017 	ldw	fp,0(sp)
    a3d8:	dec00204 	addi	sp,sp,8
    a3dc:	f800283a 	ret

0000a3e0 <tilt_CalculateSubmodel>:

/* The function that calculates the submodel */
void tilt_CalculateSubmodel (double *u, double *y, double t)
{
    a3e0:	defffa04 	addi	sp,sp,-24
    a3e4:	dfc00515 	stw	ra,20(sp)
    a3e8:	df000415 	stw	fp,16(sp)
    a3ec:	df000404 	addi	fp,sp,16
    a3f0:	e13ffc15 	stw	r4,-16(fp)
    a3f4:	e17ffd15 	stw	r5,-12(fp)
    a3f8:	e1bffe15 	stw	r6,-8(fp)
    a3fc:	e1ffff15 	stw	r7,-4(fp)
	/* Copy the inputs */
	tilt_time = t;
    a400:	00800074 	movhi	r2,1
    a404:	10b8ff04 	addi	r2,r2,-7172
    a408:	e0fffe17 	ldw	r3,-8(fp)
    a40c:	10c00015 	stw	r3,0(r2)
    a410:	e0ffff17 	ldw	r3,-4(fp)
    a414:	10c00115 	stw	r3,4(r2)
	tilt_CopyInputsToVariables (u);
    a418:	e13ffc17 	ldw	r4,-16(fp)
    a41c:	000a29c0 	call	a29c <tilt_CopyInputsToVariables>

	/* Calculate the model */
	tilt_DiscreteStep ();
    a420:	00099080 	call	9908 <tilt_DiscreteStep>
	tilt_CalculateOutput ();
    a424:	000a2600 	call	a260 <tilt_CalculateOutput>

	/* Copy the outputs */
	tilt_CopyVariablesToOutputs (y);
    a428:	e13ffd17 	ldw	r4,-12(fp)
    a42c:	000a3100 	call	a310 <tilt_CopyVariablesToOutputs>
}
    a430:	e037883a 	mov	sp,fp
    a434:	dfc00117 	ldw	ra,4(sp)
    a438:	df000017 	ldw	fp,0(sp)
    a43c:	dec00204 	addi	sp,sp,8
    a440:	f800283a 	ret

0000a444 <tilt_TerminateSubmodel>:

/* The termination function for submodel */
void tilt_TerminateSubmodel (double *u, double *y, double t)
{
    a444:	defffa04 	addi	sp,sp,-24
    a448:	dfc00515 	stw	ra,20(sp)
    a44c:	df000415 	stw	fp,16(sp)
    a450:	df000404 	addi	fp,sp,16
    a454:	e13ffc15 	stw	r4,-16(fp)
    a458:	e17ffd15 	stw	r5,-12(fp)
    a45c:	e1bffe15 	stw	r6,-8(fp)
    a460:	e1ffff15 	stw	r7,-4(fp)
	/* Copy the inputs */
	tilt_time = t;
    a464:	00800074 	movhi	r2,1
    a468:	10b8ff04 	addi	r2,r2,-7172
    a46c:	e0fffe17 	ldw	r3,-8(fp)
    a470:	10c00015 	stw	r3,0(r2)
    a474:	e0ffff17 	ldw	r3,-4(fp)
    a478:	10c00115 	stw	r3,4(r2)
	tilt_CopyInputsToVariables (u);
    a47c:	e13ffc17 	ldw	r4,-16(fp)
    a480:	000a29c0 	call	a29c <tilt_CopyInputsToVariables>

	/* Set the outputs */
	tilt_CopyVariablesToOutputs (y);
    a484:	e13ffd17 	ldw	r4,-12(fp)
    a488:	000a3100 	call	a310 <tilt_CopyVariablesToOutputs>
}
    a48c:	e037883a 	mov	sp,fp
    a490:	dfc00117 	ldw	ra,4(sp)
    a494:	df000017 	ldw	fp,0(sp)
    a498:	dec00204 	addi	sp,sp,8
    a49c:	f800283a 	ret

0000a4a0 <_fpadd_parts>:
    a4a0:	2005883a 	mov	r2,r4
    a4a4:	21000017 	ldw	r4,0(r4)
    a4a8:	01c00044 	movi	r7,1
    a4ac:	3900622e 	bgeu	r7,r4,a638 <_fpadd_parts+0x198>
    a4b0:	28c00017 	ldw	r3,0(r5)
    a4b4:	38c05f2e 	bgeu	r7,r3,a634 <_fpadd_parts+0x194>
    a4b8:	01c00104 	movi	r7,4
    a4bc:	21c0c626 	beq	r4,r7,a7d8 <_fpadd_parts+0x338>
    a4c0:	19c05c26 	beq	r3,r7,a634 <_fpadd_parts+0x194>
    a4c4:	01c00084 	movi	r7,2
    a4c8:	19c06b26 	beq	r3,r7,a678 <_fpadd_parts+0x1d8>
    a4cc:	21c05926 	beq	r4,r7,a634 <_fpadd_parts+0x194>
    a4d0:	11c00217 	ldw	r7,8(r2)
    a4d4:	2ac00217 	ldw	r11,8(r5)
    a4d8:	13000317 	ldw	r12,12(r2)
    a4dc:	13400417 	ldw	r13,16(r2)
    a4e0:	3ac9c83a 	sub	r4,r7,r11
    a4e4:	2a000317 	ldw	r8,12(r5)
    a4e8:	2a400417 	ldw	r9,16(r5)
    a4ec:	2015883a 	mov	r10,r4
    a4f0:	20007516 	blt	r4,zero,a6c8 <_fpadd_parts+0x228>
    a4f4:	00c00fc4 	movi	r3,63
    a4f8:	1a805016 	blt	r3,r10,a63c <_fpadd_parts+0x19c>
    a4fc:	0100870e 	bge	zero,r4,a71c <_fpadd_parts+0x27c>
    a500:	50fff804 	addi	r3,r10,-32
    a504:	18009916 	blt	r3,zero,a76c <_fpadd_parts+0x2cc>
    a508:	48d6d83a 	srl	r11,r9,r3
    a50c:	001d883a 	mov	r14,zero
    a510:	18009e16 	blt	r3,zero,a78c <_fpadd_parts+0x2ec>
    a514:	01000044 	movi	r4,1
    a518:	20c6983a 	sll	r3,r4,r3
    a51c:	0015883a 	mov	r10,zero
    a520:	513fffc4 	addi	r4,r10,-1
    a524:	2295403a 	cmpgeu	r10,r4,r10
    a528:	1a87c83a 	sub	r3,r3,r10
    a52c:	1a52703a 	and	r9,r3,r9
    a530:	2210703a 	and	r8,r4,r8
    a534:	4250b03a 	or	r8,r8,r9
    a538:	4010c03a 	cmpne	r8,r8,zero
    a53c:	42d0b03a 	or	r8,r8,r11
    a540:	7013883a 	mov	r9,r14
    a544:	11000117 	ldw	r4,4(r2)
    a548:	28800117 	ldw	r2,4(r5)
    a54c:	20804126 	beq	r4,r2,a654 <_fpadd_parts+0x1b4>
    a550:	20006326 	beq	r4,zero,a6e0 <_fpadd_parts+0x240>
    a554:	4305c83a 	sub	r2,r8,r12
    a558:	4091803a 	cmpltu	r8,r8,r2
    a55c:	4b47c83a 	sub	r3,r9,r13
    a560:	1a07c83a 	sub	r3,r3,r8
    a564:	18006316 	blt	r3,zero,a6f4 <_fpadd_parts+0x254>
    a568:	30000115 	stw	zero,4(r6)
    a56c:	31c00215 	stw	r7,8(r6)
    a570:	30800315 	stw	r2,12(r6)
    a574:	30c00415 	stw	r3,16(r6)
    a578:	11ffffc4 	addi	r7,r2,-1
    a57c:	388b403a 	cmpgeu	r5,r7,r2
    a580:	194bc83a 	sub	r5,r3,r5
    a584:	01040034 	movhi	r4,4096
    a588:	213fffc4 	addi	r4,r4,-1
    a58c:	21401736 	bltu	r4,r5,a5ec <_fpadd_parts+0x14c>
    a590:	29008226 	beq	r5,r4,a79c <_fpadd_parts+0x2fc>
    a594:	31400217 	ldw	r5,8(r6)
    a598:	02840034 	movhi	r10,4096
    a59c:	52bfffc4 	addi	r10,r10,-1
    a5a0:	033fff84 	movi	r12,-2
    a5a4:	297fffc4 	addi	r5,r5,-1
    a5a8:	00000106 	br	a5b0 <_fpadd_parts+0x110>
    a5ac:	3a804a26 	beq	r7,r10,a6d8 <_fpadd_parts+0x238>
    a5b0:	1089883a 	add	r4,r2,r2
    a5b4:	2091803a 	cmpltu	r8,r4,r2
    a5b8:	18c7883a 	add	r3,r3,r3
    a5bc:	227fffc4 	addi	r9,r4,-1
    a5c0:	40d1883a 	add	r8,r8,r3
    a5c4:	490f403a 	cmpgeu	r7,r9,r4
    a5c8:	41cfc83a 	sub	r7,r8,r7
    a5cc:	2817883a 	mov	r11,r5
    a5d0:	2005883a 	mov	r2,r4
    a5d4:	4007883a 	mov	r3,r8
    a5d8:	297fffc4 	addi	r5,r5,-1
    a5dc:	51fff32e 	bgeu	r10,r7,a5ac <_fpadd_parts+0x10c>
    a5e0:	31000315 	stw	r4,12(r6)
    a5e4:	32000415 	stw	r8,16(r6)
    a5e8:	32c00215 	stw	r11,8(r6)
    a5ec:	010000c4 	movi	r4,3
    a5f0:	31000015 	stw	r4,0(r6)
    a5f4:	01080034 	movhi	r4,8192
    a5f8:	213fffc4 	addi	r4,r4,-1
    a5fc:	20c00b2e 	bgeu	r4,r3,a62c <_fpadd_parts+0x18c>
    a600:	180e97fa 	slli	r7,r3,31
    a604:	1008d07a 	srli	r4,r2,1
    a608:	31400217 	ldw	r5,8(r6)
    a60c:	1806d07a 	srli	r3,r3,1
    a610:	1080004c 	andi	r2,r2,1
    a614:	3908b03a 	or	r4,r7,r4
    a618:	1108b03a 	or	r4,r2,r4
    a61c:	29400044 	addi	r5,r5,1
    a620:	31000315 	stw	r4,12(r6)
    a624:	30c00415 	stw	r3,16(r6)
    a628:	31400215 	stw	r5,8(r6)
    a62c:	3005883a 	mov	r2,r6
    a630:	f800283a 	ret
    a634:	2805883a 	mov	r2,r5
    a638:	f800283a 	ret
    a63c:	59c01e0e 	bge	r11,r7,a6b8 <_fpadd_parts+0x218>
    a640:	11000117 	ldw	r4,4(r2)
    a644:	28800117 	ldw	r2,4(r5)
    a648:	0011883a 	mov	r8,zero
    a64c:	0013883a 	mov	r9,zero
    a650:	20bfbf1e 	bne	r4,r2,a550 <_fpadd_parts+0xb0>
    a654:	4305883a 	add	r2,r8,r12
    a658:	1207803a 	cmpltu	r3,r2,r8
    a65c:	4b53883a 	add	r9,r9,r13
    a660:	1a47883a 	add	r3,r3,r9
    a664:	31000115 	stw	r4,4(r6)
    a668:	31c00215 	stw	r7,8(r6)
    a66c:	30800315 	stw	r2,12(r6)
    a670:	30c00415 	stw	r3,16(r6)
    a674:	003fdd06 	br	a5ec <_fpadd_parts+0x14c>
    a678:	20ffef1e 	bne	r4,r3,a638 <_fpadd_parts+0x198>
    a67c:	31000015 	stw	r4,0(r6)
    a680:	10c00117 	ldw	r3,4(r2)
    a684:	30c00115 	stw	r3,4(r6)
    a688:	10c00217 	ldw	r3,8(r2)
    a68c:	11000117 	ldw	r4,4(r2)
    a690:	29400117 	ldw	r5,4(r5)
    a694:	30c00215 	stw	r3,8(r6)
    a698:	10c00317 	ldw	r3,12(r2)
    a69c:	2908703a 	and	r4,r5,r4
    a6a0:	30c00315 	stw	r3,12(r6)
    a6a4:	10c00417 	ldw	r3,16(r2)
    a6a8:	31000115 	stw	r4,4(r6)
    a6ac:	3005883a 	mov	r2,r6
    a6b0:	30c00415 	stw	r3,16(r6)
    a6b4:	f800283a 	ret
    a6b8:	580f883a 	mov	r7,r11
    a6bc:	0019883a 	mov	r12,zero
    a6c0:	001b883a 	mov	r13,zero
    a6c4:	003f9f06 	br	a544 <_fpadd_parts+0xa4>
    a6c8:	0115c83a 	sub	r10,zero,r4
    a6cc:	00c00fc4 	movi	r3,63
    a6d0:	1abfda16 	blt	r3,r10,a63c <_fpadd_parts+0x19c>
    a6d4:	003f8906 	br	a4fc <_fpadd_parts+0x5c>
    a6d8:	627fb52e 	bgeu	r12,r9,a5b0 <_fpadd_parts+0x110>
    a6dc:	003fc006 	br	a5e0 <_fpadd_parts+0x140>
    a6e0:	6205c83a 	sub	r2,r12,r8
    a6e4:	6099803a 	cmpltu	r12,r12,r2
    a6e8:	6a47c83a 	sub	r3,r13,r9
    a6ec:	1b07c83a 	sub	r3,r3,r12
    a6f0:	183f9d0e 	bge	r3,zero,a568 <_fpadd_parts+0xc8>
    a6f4:	0085c83a 	sub	r2,zero,r2
    a6f8:	1008c03a 	cmpne	r4,r2,zero
    a6fc:	00c7c83a 	sub	r3,zero,r3
    a700:	1907c83a 	sub	r3,r3,r4
    a704:	01000044 	movi	r4,1
    a708:	31000115 	stw	r4,4(r6)
    a70c:	31c00215 	stw	r7,8(r6)
    a710:	30800315 	stw	r2,12(r6)
    a714:	30c00415 	stw	r3,16(r6)
    a718:	003f9706 	br	a578 <_fpadd_parts+0xd8>
    a71c:	203f8926 	beq	r4,zero,a544 <_fpadd_parts+0xa4>
    a720:	50fff804 	addi	r3,r10,-32
    a724:	3a8f883a 	add	r7,r7,r10
    a728:	18002316 	blt	r3,zero,a7b8 <_fpadd_parts+0x318>
    a72c:	68d6d83a 	srl	r11,r13,r3
    a730:	001d883a 	mov	r14,zero
    a734:	18001c16 	blt	r3,zero,a7a8 <_fpadd_parts+0x308>
    a738:	01000044 	movi	r4,1
    a73c:	20c6983a 	sll	r3,r4,r3
    a740:	0015883a 	mov	r10,zero
    a744:	513fffc4 	addi	r4,r10,-1
    a748:	2295403a 	cmpgeu	r10,r4,r10
    a74c:	1a87c83a 	sub	r3,r3,r10
    a750:	1b5a703a 	and	r13,r3,r13
    a754:	2318703a 	and	r12,r4,r12
    a758:	6358b03a 	or	r12,r12,r13
    a75c:	6018c03a 	cmpne	r12,r12,zero
    a760:	62d8b03a 	or	r12,r12,r11
    a764:	701b883a 	mov	r13,r14
    a768:	003f7606 	br	a544 <_fpadd_parts+0xa4>
    a76c:	4808907a 	slli	r4,r9,1
    a770:	02c007c4 	movi	r11,31
    a774:	5a97c83a 	sub	r11,r11,r10
    a778:	22c8983a 	sll	r4,r4,r11
    a77c:	4296d83a 	srl	r11,r8,r10
    a780:	4a9cd83a 	srl	r14,r9,r10
    a784:	22d6b03a 	or	r11,r4,r11
    a788:	003f6106 	br	a510 <_fpadd_parts+0x70>
    a78c:	00c00044 	movi	r3,1
    a790:	1a94983a 	sll	r10,r3,r10
    a794:	0007883a 	mov	r3,zero
    a798:	003f6106 	br	a520 <_fpadd_parts+0x80>
    a79c:	013fff84 	movi	r4,-2
    a7a0:	21ff7c2e 	bgeu	r4,r7,a594 <_fpadd_parts+0xf4>
    a7a4:	003f9106 	br	a5ec <_fpadd_parts+0x14c>
    a7a8:	00c00044 	movi	r3,1
    a7ac:	1a94983a 	sll	r10,r3,r10
    a7b0:	0007883a 	mov	r3,zero
    a7b4:	003fe306 	br	a744 <_fpadd_parts+0x2a4>
    a7b8:	6816907a 	slli	r11,r13,1
    a7bc:	010007c4 	movi	r4,31
    a7c0:	2289c83a 	sub	r4,r4,r10
    a7c4:	5908983a 	sll	r4,r11,r4
    a7c8:	6296d83a 	srl	r11,r12,r10
    a7cc:	6a9cd83a 	srl	r14,r13,r10
    a7d0:	22d6b03a 	or	r11,r4,r11
    a7d4:	003fd706 	br	a734 <_fpadd_parts+0x294>
    a7d8:	193f971e 	bne	r3,r4,a638 <_fpadd_parts+0x198>
    a7dc:	11000117 	ldw	r4,4(r2)
    a7e0:	28c00117 	ldw	r3,4(r5)
    a7e4:	20ff9426 	beq	r4,r3,a638 <_fpadd_parts+0x198>
    a7e8:	00800074 	movhi	r2,1
    a7ec:	10b6fd04 	addi	r2,r2,-9228
    a7f0:	f800283a 	ret

0000a7f4 <__adddf3>:
    a7f4:	deffec04 	addi	sp,sp,-80
    a7f8:	d9001115 	stw	r4,68(sp)
    a7fc:	d9401215 	stw	r5,72(sp)
    a800:	d9001104 	addi	r4,sp,68
    a804:	d9400a04 	addi	r5,sp,40
    a808:	dfc01315 	stw	ra,76(sp)
    a80c:	d9c01015 	stw	r7,64(sp)
    a810:	d9800f15 	stw	r6,60(sp)
    a814:	000b5440 	call	b544 <__unpack_d>
    a818:	d9000f04 	addi	r4,sp,60
    a81c:	d9400504 	addi	r5,sp,20
    a820:	000b5440 	call	b544 <__unpack_d>
    a824:	d9000a04 	addi	r4,sp,40
    a828:	d9400504 	addi	r5,sp,20
    a82c:	d80d883a 	mov	r6,sp
    a830:	000a4a00 	call	a4a0 <_fpadd_parts>
    a834:	1009883a 	mov	r4,r2
    a838:	000b3200 	call	b320 <__pack_d>
    a83c:	dfc01317 	ldw	ra,76(sp)
    a840:	dec01404 	addi	sp,sp,80
    a844:	f800283a 	ret

0000a848 <__subdf3>:
    a848:	deffec04 	addi	sp,sp,-80
    a84c:	d9001115 	stw	r4,68(sp)
    a850:	d9401215 	stw	r5,72(sp)
    a854:	d9001104 	addi	r4,sp,68
    a858:	d9400a04 	addi	r5,sp,40
    a85c:	dfc01315 	stw	ra,76(sp)
    a860:	d9c01015 	stw	r7,64(sp)
    a864:	d9800f15 	stw	r6,60(sp)
    a868:	000b5440 	call	b544 <__unpack_d>
    a86c:	d9000f04 	addi	r4,sp,60
    a870:	d9400504 	addi	r5,sp,20
    a874:	000b5440 	call	b544 <__unpack_d>
    a878:	d8800617 	ldw	r2,24(sp)
    a87c:	d9000a04 	addi	r4,sp,40
    a880:	d9400504 	addi	r5,sp,20
    a884:	d80d883a 	mov	r6,sp
    a888:	1080005c 	xori	r2,r2,1
    a88c:	d8800615 	stw	r2,24(sp)
    a890:	000a4a00 	call	a4a0 <_fpadd_parts>
    a894:	1009883a 	mov	r4,r2
    a898:	000b3200 	call	b320 <__pack_d>
    a89c:	dfc01317 	ldw	ra,76(sp)
    a8a0:	dec01404 	addi	sp,sp,80
    a8a4:	f800283a 	ret

0000a8a8 <__muldf3>:
    a8a8:	deffe404 	addi	sp,sp,-112
    a8ac:	d9001115 	stw	r4,68(sp)
    a8b0:	d9401215 	stw	r5,72(sp)
    a8b4:	d9001104 	addi	r4,sp,68
    a8b8:	d9400a04 	addi	r5,sp,40
    a8bc:	dfc01b15 	stw	ra,108(sp)
    a8c0:	d9800f15 	stw	r6,60(sp)
    a8c4:	d9c01015 	stw	r7,64(sp)
    a8c8:	ddc01a15 	stw	r23,104(sp)
    a8cc:	dd801915 	stw	r22,100(sp)
    a8d0:	dd401815 	stw	r21,96(sp)
    a8d4:	dd001715 	stw	r20,92(sp)
    a8d8:	dcc01615 	stw	r19,88(sp)
    a8dc:	dc801515 	stw	r18,84(sp)
    a8e0:	dc401415 	stw	r17,80(sp)
    a8e4:	dc001315 	stw	r16,76(sp)
    a8e8:	000b5440 	call	b544 <__unpack_d>
    a8ec:	d9000f04 	addi	r4,sp,60
    a8f0:	d9400504 	addi	r5,sp,20
    a8f4:	000b5440 	call	b544 <__unpack_d>
    a8f8:	d8c00a17 	ldw	r3,40(sp)
    a8fc:	00800044 	movi	r2,1
    a900:	10c01136 	bltu	r2,r3,a948 <__muldf3+0xa0>
    a904:	d8c00b17 	ldw	r3,44(sp)
    a908:	d8800617 	ldw	r2,24(sp)
    a90c:	d9000a04 	addi	r4,sp,40
    a910:	1884c03a 	cmpne	r2,r3,r2
    a914:	d8800b15 	stw	r2,44(sp)
    a918:	000b3200 	call	b320 <__pack_d>
    a91c:	dfc01b17 	ldw	ra,108(sp)
    a920:	ddc01a17 	ldw	r23,104(sp)
    a924:	dd801917 	ldw	r22,100(sp)
    a928:	dd401817 	ldw	r21,96(sp)
    a92c:	dd001717 	ldw	r20,92(sp)
    a930:	dcc01617 	ldw	r19,88(sp)
    a934:	dc801517 	ldw	r18,84(sp)
    a938:	dc401417 	ldw	r17,80(sp)
    a93c:	dc001317 	ldw	r16,76(sp)
    a940:	dec01c04 	addi	sp,sp,112
    a944:	f800283a 	ret
    a948:	d9000517 	ldw	r4,20(sp)
    a94c:	11000636 	bltu	r2,r4,a968 <__muldf3+0xc0>
    a950:	d8800617 	ldw	r2,24(sp)
    a954:	d8c00b17 	ldw	r3,44(sp)
    a958:	d9000504 	addi	r4,sp,20
    a95c:	1884c03a 	cmpne	r2,r3,r2
    a960:	d8800615 	stw	r2,24(sp)
    a964:	003fec06 	br	a918 <__muldf3+0x70>
    a968:	00800104 	movi	r2,4
    a96c:	1880051e 	bne	r3,r2,a984 <__muldf3+0xdc>
    a970:	00800084 	movi	r2,2
    a974:	20bfe31e 	bne	r4,r2,a904 <__muldf3+0x5c>
    a978:	01000074 	movhi	r4,1
    a97c:	2136fd04 	addi	r4,r4,-9228
    a980:	003fe506 	br	a918 <__muldf3+0x70>
    a984:	2080031e 	bne	r4,r2,a994 <__muldf3+0xec>
    a988:	00800084 	movi	r2,2
    a98c:	18bffa26 	beq	r3,r2,a978 <__muldf3+0xd0>
    a990:	003fef06 	br	a950 <__muldf3+0xa8>
    a994:	00800084 	movi	r2,2
    a998:	18bfda26 	beq	r3,r2,a904 <__muldf3+0x5c>
    a99c:	20bfec26 	beq	r4,r2,a950 <__muldf3+0xa8>
    a9a0:	dc000d17 	ldw	r16,52(sp)
    a9a4:	dd000817 	ldw	r20,32(sp)
    a9a8:	dc800917 	ldw	r18,36(sp)
    a9ac:	8009883a 	mov	r4,r16
    a9b0:	000b883a 	mov	r5,zero
    a9b4:	a00d883a 	mov	r6,r20
    a9b8:	000f883a 	mov	r7,zero
    a9bc:	000b1640 	call	b164 <__muldi3>
    a9c0:	dc400e17 	ldw	r17,56(sp)
    a9c4:	9009883a 	mov	r4,r18
    a9c8:	800d883a 	mov	r6,r16
    a9cc:	000b883a 	mov	r5,zero
    a9d0:	000f883a 	mov	r7,zero
    a9d4:	102f883a 	mov	r23,r2
    a9d8:	1827883a 	mov	r19,r3
    a9dc:	000b1640 	call	b164 <__muldi3>
    a9e0:	900d883a 	mov	r6,r18
    a9e4:	8809883a 	mov	r4,r17
    a9e8:	000b883a 	mov	r5,zero
    a9ec:	000f883a 	mov	r7,zero
    a9f0:	102b883a 	mov	r21,r2
    a9f4:	1821883a 	mov	r16,r3
    a9f8:	000b1640 	call	b164 <__muldi3>
    a9fc:	8809883a 	mov	r4,r17
    aa00:	000b883a 	mov	r5,zero
    aa04:	a00d883a 	mov	r6,r20
    aa08:	000f883a 	mov	r7,zero
    aa0c:	102d883a 	mov	r22,r2
    aa10:	1825883a 	mov	r18,r3
    aa14:	000b1640 	call	b164 <__muldi3>
    aa18:	154b883a 	add	r5,r2,r21
    aa1c:	2889803a 	cmpltu	r4,r5,r2
    aa20:	1c07883a 	add	r3,r3,r16
    aa24:	20c9883a 	add	r4,r4,r3
    aa28:	24004b36 	bltu	r4,r16,ab58 <__muldf3+0x2b0>
    aa2c:	8100011e 	bne	r16,r4,aa34 <__muldf3+0x18c>
    aa30:	2d404936 	bltu	r5,r21,ab58 <__muldf3+0x2b0>
    aa34:	0011883a 	mov	r8,zero
    aa38:	0007883a 	mov	r3,zero
    aa3c:	2ccb883a 	add	r5,r5,r19
    aa40:	b80d883a 	mov	r6,r23
    aa44:	2cc0012e 	bgeu	r5,r19,aa4c <__muldf3+0x1a4>
    aa48:	02000044 	movi	r8,1
    aa4c:	258f883a 	add	r7,r4,r22
    aa50:	3909803a 	cmpltu	r4,r7,r4
    aa54:	da400c17 	ldw	r9,48(sp)
    aa58:	2489883a 	add	r4,r4,r18
    aa5c:	d8800717 	ldw	r2,28(sp)
    aa60:	20c9883a 	add	r4,r4,r3
    aa64:	da800b17 	ldw	r10,44(sp)
    aa68:	d8c00617 	ldw	r3,24(sp)
    aa6c:	3a11883a 	add	r8,r7,r8
    aa70:	4885883a 	add	r2,r9,r2
    aa74:	50c6c03a 	cmpne	r3,r10,r3
    aa78:	41cf803a 	cmpltu	r7,r8,r7
    aa7c:	12400104 	addi	r9,r2,4
    aa80:	d8c00115 	stw	r3,4(sp)
    aa84:	3909883a 	add	r4,r7,r4
    aa88:	da400215 	stw	r9,8(sp)
    aa8c:	03480034 	movhi	r13,8192
    aa90:	6b7fffc4 	addi	r13,r13,-1
    aa94:	4007883a 	mov	r3,r8
    aa98:	6900102e 	bgeu	r13,r4,aadc <__muldf3+0x234>
    aa9c:	10800144 	addi	r2,r2,5
    aaa0:	180ed07a 	srli	r7,r3,1
    aaa4:	18c0004c 	andi	r3,r3,1
    aaa8:	201097fa 	slli	r8,r4,31
    aaac:	281697fa 	slli	r11,r5,31
    aab0:	2008d07a 	srli	r4,r4,1
    aab4:	3014d07a 	srli	r10,r6,1
    aab8:	2812d07a 	srli	r9,r5,1
    aabc:	1019883a 	mov	r12,r2
    aac0:	18000226 	beq	r3,zero,aacc <__muldf3+0x224>
    aac4:	5a8cb03a 	or	r6,r11,r10
    aac8:	49600034 	orhi	r5,r9,32768
    aacc:	41c6b03a 	or	r3,r8,r7
    aad0:	10800044 	addi	r2,r2,1
    aad4:	693ff236 	bltu	r13,r4,aaa0 <__muldf3+0x1f8>
    aad8:	db000215 	stw	r12,8(sp)
    aadc:	03440034 	movhi	r13,4096
    aae0:	6b7fffc4 	addi	r13,r13,-1
    aae4:	69001336 	bltu	r13,r4,ab34 <__muldf3+0x28c>
    aae8:	d8800217 	ldw	r2,8(sp)
    aaec:	10bfffc4 	addi	r2,r2,-1
    aaf0:	18d3883a 	add	r9,r3,r3
    aaf4:	48c7803a 	cmpltu	r3,r9,r3
    aaf8:	2109883a 	add	r4,r4,r4
    aafc:	190f883a 	add	r7,r3,r4
    ab00:	3191883a 	add	r8,r6,r6
    ab04:	4197803a 	cmpltu	r11,r8,r6
    ab08:	2955883a 	add	r10,r5,r5
    ab0c:	1019883a 	mov	r12,r2
    ab10:	4807883a 	mov	r3,r9
    ab14:	3809883a 	mov	r4,r7
    ab18:	2800010e 	bge	r5,zero,ab20 <__muldf3+0x278>
    ab1c:	48c00054 	ori	r3,r9,1
    ab20:	400d883a 	mov	r6,r8
    ab24:	5a8b883a 	add	r5,r11,r10
    ab28:	10bfffc4 	addi	r2,r2,-1
    ab2c:	69fff02e 	bgeu	r13,r7,aaf0 <__muldf3+0x248>
    ab30:	db000215 	stw	r12,8(sp)
    ab34:	18803fcc 	andi	r2,r3,255
    ab38:	01c02004 	movi	r7,128
    ab3c:	11c00926 	beq	r2,r7,ab64 <__muldf3+0x2bc>
    ab40:	008000c4 	movi	r2,3
    ab44:	d9000415 	stw	r4,16(sp)
    ab48:	d8c00315 	stw	r3,12(sp)
    ab4c:	d8800015 	stw	r2,0(sp)
    ab50:	d809883a 	mov	r4,sp
    ab54:	003f7006 	br	a918 <__muldf3+0x70>
    ab58:	0011883a 	mov	r8,zero
    ab5c:	00c00044 	movi	r3,1
    ab60:	003fb606 	br	aa3c <__muldf3+0x194>
    ab64:	19c0400c 	andi	r7,r3,256
    ab68:	383ff51e 	bne	r7,zero,ab40 <__muldf3+0x298>
    ab6c:	314ab03a 	or	r5,r6,r5
    ab70:	283ff326 	beq	r5,zero,ab40 <__muldf3+0x298>
    ab74:	1885883a 	add	r2,r3,r2
    ab78:	10cb803a 	cmpltu	r5,r2,r3
    ab7c:	00ffc004 	movi	r3,-256
    ab80:	10c6703a 	and	r3,r2,r3
    ab84:	2909883a 	add	r4,r5,r4
    ab88:	003fed06 	br	ab40 <__muldf3+0x298>

0000ab8c <__divdf3>:
    ab8c:	defff104 	addi	sp,sp,-60
    ab90:	d9000c15 	stw	r4,48(sp)
    ab94:	d9400d15 	stw	r5,52(sp)
    ab98:	d9000c04 	addi	r4,sp,48
    ab9c:	d9400504 	addi	r5,sp,20
    aba0:	dfc00e15 	stw	ra,56(sp)
    aba4:	d9800a15 	stw	r6,40(sp)
    aba8:	d9c00b15 	stw	r7,44(sp)
    abac:	000b5440 	call	b544 <__unpack_d>
    abb0:	d9000a04 	addi	r4,sp,40
    abb4:	d80b883a 	mov	r5,sp
    abb8:	000b5440 	call	b544 <__unpack_d>
    abbc:	d8c00517 	ldw	r3,20(sp)
    abc0:	00800044 	movi	r2,1
    abc4:	10c00536 	bltu	r2,r3,abdc <__divdf3+0x50>
    abc8:	d9000504 	addi	r4,sp,20
    abcc:	000b3200 	call	b320 <__pack_d>
    abd0:	dfc00e17 	ldw	ra,56(sp)
    abd4:	dec00f04 	addi	sp,sp,60
    abd8:	f800283a 	ret
    abdc:	d9000017 	ldw	r4,0(sp)
    abe0:	11000536 	bltu	r2,r4,abf8 <__divdf3+0x6c>
    abe4:	d809883a 	mov	r4,sp
    abe8:	000b3200 	call	b320 <__pack_d>
    abec:	dfc00e17 	ldw	ra,56(sp)
    abf0:	dec00f04 	addi	sp,sp,60
    abf4:	f800283a 	ret
    abf8:	d9800617 	ldw	r6,24(sp)
    abfc:	d9400117 	ldw	r5,4(sp)
    ac00:	00800104 	movi	r2,4
    ac04:	314af03a 	xor	r5,r6,r5
    ac08:	d9400615 	stw	r5,24(sp)
    ac0c:	18800226 	beq	r3,r2,ac18 <__divdf3+0x8c>
    ac10:	01400084 	movi	r5,2
    ac14:	1940041e 	bne	r3,r5,ac28 <__divdf3+0x9c>
    ac18:	193feb1e 	bne	r3,r4,abc8 <__divdf3+0x3c>
    ac1c:	01000074 	movhi	r4,1
    ac20:	2136fd04 	addi	r4,r4,-9228
    ac24:	003fe906 	br	abcc <__divdf3+0x40>
    ac28:	20803326 	beq	r4,r2,acf8 <__divdf3+0x16c>
    ac2c:	21403726 	beq	r4,r5,ad0c <__divdf3+0x180>
    ac30:	d8800217 	ldw	r2,8(sp)
    ac34:	d9000717 	ldw	r4,28(sp)
    ac38:	d8c00917 	ldw	r3,36(sp)
    ac3c:	da000417 	ldw	r8,16(sp)
    ac40:	2089c83a 	sub	r4,r4,r2
    ac44:	d9000715 	stw	r4,28(sp)
    ac48:	d8800817 	ldw	r2,32(sp)
    ac4c:	dbc00317 	ldw	r15,12(sp)
    ac50:	1a000236 	bltu	r3,r8,ac5c <__divdf3+0xd0>
    ac54:	40c0081e 	bne	r8,r3,ac78 <__divdf3+0xec>
    ac58:	13c0072e 	bgeu	r2,r15,ac78 <__divdf3+0xec>
    ac5c:	108b883a 	add	r5,r2,r2
    ac60:	288d803a 	cmpltu	r6,r5,r2
    ac64:	18c7883a 	add	r3,r3,r3
    ac68:	213fffc4 	addi	r4,r4,-1
    ac6c:	2805883a 	mov	r2,r5
    ac70:	30c7883a 	add	r3,r6,r3
    ac74:	d9000715 	stw	r4,28(sp)
    ac78:	01400f44 	movi	r5,61
    ac7c:	000f883a 	mov	r7,zero
    ac80:	01040034 	movhi	r4,4096
    ac84:	0019883a 	mov	r12,zero
    ac88:	001b883a 	mov	r13,zero
    ac8c:	201697fa 	slli	r11,r4,31
    ac90:	3814d07a 	srli	r10,r7,1
    ac94:	297fffc4 	addi	r5,r5,-1
    ac98:	1a000936 	bltu	r3,r8,acc0 <__divdf3+0x134>
    ac9c:	13cdc83a 	sub	r6,r2,r15
    aca0:	1193803a 	cmpltu	r9,r2,r6
    aca4:	1a1dc83a 	sub	r14,r3,r8
    aca8:	40c0011e 	bne	r8,r3,acb0 <__divdf3+0x124>
    acac:	13c00436 	bltu	r2,r15,acc0 <__divdf3+0x134>
    acb0:	3005883a 	mov	r2,r6
    acb4:	7247c83a 	sub	r3,r14,r9
    acb8:	61d8b03a 	or	r12,r12,r7
    acbc:	691ab03a 	or	r13,r13,r4
    acc0:	108d883a 	add	r6,r2,r2
    acc4:	3093803a 	cmpltu	r9,r6,r2
    acc8:	18c7883a 	add	r3,r3,r3
    accc:	5a8eb03a 	or	r7,r11,r10
    acd0:	2008d07a 	srli	r4,r4,1
    acd4:	3005883a 	mov	r2,r6
    acd8:	48c7883a 	add	r3,r9,r3
    acdc:	283feb1e 	bne	r5,zero,ac8c <__divdf3+0x100>
    ace0:	61003fcc 	andi	r4,r12,255
    ace4:	01402004 	movi	r5,128
    ace8:	21400b26 	beq	r4,r5,ad18 <__divdf3+0x18c>
    acec:	db000815 	stw	r12,32(sp)
    acf0:	db400915 	stw	r13,36(sp)
    acf4:	003fb406 	br	abc8 <__divdf3+0x3c>
    acf8:	d8000815 	stw	zero,32(sp)
    acfc:	d8000915 	stw	zero,36(sp)
    ad00:	d8000715 	stw	zero,28(sp)
    ad04:	d9000504 	addi	r4,sp,20
    ad08:	003fb006 	br	abcc <__divdf3+0x40>
    ad0c:	d8800515 	stw	r2,20(sp)
    ad10:	d9000504 	addi	r4,sp,20
    ad14:	003fad06 	br	abcc <__divdf3+0x40>
    ad18:	6140400c 	andi	r5,r12,256
    ad1c:	283ff31e 	bne	r5,zero,acec <__divdf3+0x160>
    ad20:	30c4b03a 	or	r2,r6,r3
    ad24:	103ff126 	beq	r2,zero,acec <__divdf3+0x160>
    ad28:	6109883a 	add	r4,r12,r4
    ad2c:	2305803a 	cmpltu	r2,r4,r12
    ad30:	033fc004 	movi	r12,-256
    ad34:	2318703a 	and	r12,r4,r12
    ad38:	135b883a 	add	r13,r2,r13
    ad3c:	003feb06 	br	acec <__divdf3+0x160>

0000ad40 <__gtdf2>:
    ad40:	defff104 	addi	sp,sp,-60
    ad44:	d9000c15 	stw	r4,48(sp)
    ad48:	d9400d15 	stw	r5,52(sp)
    ad4c:	d9000c04 	addi	r4,sp,48
    ad50:	d9400504 	addi	r5,sp,20
    ad54:	dfc00e15 	stw	ra,56(sp)
    ad58:	d9800a15 	stw	r6,40(sp)
    ad5c:	d9c00b15 	stw	r7,44(sp)
    ad60:	000b5440 	call	b544 <__unpack_d>
    ad64:	d9000a04 	addi	r4,sp,40
    ad68:	d80b883a 	mov	r5,sp
    ad6c:	000b5440 	call	b544 <__unpack_d>
    ad70:	d8c00517 	ldw	r3,20(sp)
    ad74:	00800044 	movi	r2,1
    ad78:	10c0082e 	bgeu	r2,r3,ad9c <__gtdf2+0x5c>
    ad7c:	d8c00017 	ldw	r3,0(sp)
    ad80:	10c0062e 	bgeu	r2,r3,ad9c <__gtdf2+0x5c>
    ad84:	d9000504 	addi	r4,sp,20
    ad88:	d80b883a 	mov	r5,sp
    ad8c:	000b6480 	call	b648 <__fpcmp_parts_d>
    ad90:	dfc00e17 	ldw	ra,56(sp)
    ad94:	dec00f04 	addi	sp,sp,60
    ad98:	f800283a 	ret
    ad9c:	00bfffc4 	movi	r2,-1
    ada0:	003ffb06 	br	ad90 <__gtdf2+0x50>

0000ada4 <__gedf2>:
    ada4:	defff104 	addi	sp,sp,-60
    ada8:	d9000c15 	stw	r4,48(sp)
    adac:	d9400d15 	stw	r5,52(sp)
    adb0:	d9000c04 	addi	r4,sp,48
    adb4:	d9400504 	addi	r5,sp,20
    adb8:	dfc00e15 	stw	ra,56(sp)
    adbc:	d9800a15 	stw	r6,40(sp)
    adc0:	d9c00b15 	stw	r7,44(sp)
    adc4:	000b5440 	call	b544 <__unpack_d>
    adc8:	d9000a04 	addi	r4,sp,40
    adcc:	d80b883a 	mov	r5,sp
    add0:	000b5440 	call	b544 <__unpack_d>
    add4:	d8c00517 	ldw	r3,20(sp)
    add8:	00800044 	movi	r2,1
    addc:	10c0082e 	bgeu	r2,r3,ae00 <__gedf2+0x5c>
    ade0:	d8c00017 	ldw	r3,0(sp)
    ade4:	10c0062e 	bgeu	r2,r3,ae00 <__gedf2+0x5c>
    ade8:	d9000504 	addi	r4,sp,20
    adec:	d80b883a 	mov	r5,sp
    adf0:	000b6480 	call	b648 <__fpcmp_parts_d>
    adf4:	dfc00e17 	ldw	ra,56(sp)
    adf8:	dec00f04 	addi	sp,sp,60
    adfc:	f800283a 	ret
    ae00:	00bfffc4 	movi	r2,-1
    ae04:	003ffb06 	br	adf4 <__gedf2+0x50>

0000ae08 <__ltdf2>:
    ae08:	defff104 	addi	sp,sp,-60
    ae0c:	d9000c15 	stw	r4,48(sp)
    ae10:	d9400d15 	stw	r5,52(sp)
    ae14:	d9000c04 	addi	r4,sp,48
    ae18:	d9400504 	addi	r5,sp,20
    ae1c:	dfc00e15 	stw	ra,56(sp)
    ae20:	d9800a15 	stw	r6,40(sp)
    ae24:	d9c00b15 	stw	r7,44(sp)
    ae28:	000b5440 	call	b544 <__unpack_d>
    ae2c:	d9000a04 	addi	r4,sp,40
    ae30:	d80b883a 	mov	r5,sp
    ae34:	000b5440 	call	b544 <__unpack_d>
    ae38:	d8c00517 	ldw	r3,20(sp)
    ae3c:	00800044 	movi	r2,1
    ae40:	10c0052e 	bgeu	r2,r3,ae58 <__ltdf2+0x50>
    ae44:	d8c00017 	ldw	r3,0(sp)
    ae48:	10c0032e 	bgeu	r2,r3,ae58 <__ltdf2+0x50>
    ae4c:	d9000504 	addi	r4,sp,20
    ae50:	d80b883a 	mov	r5,sp
    ae54:	000b6480 	call	b648 <__fpcmp_parts_d>
    ae58:	dfc00e17 	ldw	ra,56(sp)
    ae5c:	dec00f04 	addi	sp,sp,60
    ae60:	f800283a 	ret

0000ae64 <__floatsidf>:
    ae64:	2004d7fa 	srli	r2,r4,31
    ae68:	defff904 	addi	sp,sp,-28
    ae6c:	00c000c4 	movi	r3,3
    ae70:	dfc00615 	stw	ra,24(sp)
    ae74:	dc000515 	stw	r16,20(sp)
    ae78:	d8c00015 	stw	r3,0(sp)
    ae7c:	d8800115 	stw	r2,4(sp)
    ae80:	2000081e 	bne	r4,zero,aea4 <__floatsidf+0x40>
    ae84:	00800084 	movi	r2,2
    ae88:	d8800015 	stw	r2,0(sp)
    ae8c:	d809883a 	mov	r4,sp
    ae90:	000b3200 	call	b320 <__pack_d>
    ae94:	dfc00617 	ldw	ra,24(sp)
    ae98:	dc000517 	ldw	r16,20(sp)
    ae9c:	dec00704 	addi	sp,sp,28
    aea0:	f800283a 	ret
    aea4:	00c00f04 	movi	r3,60
    aea8:	d8c00215 	stw	r3,8(sp)
    aeac:	10000f1e 	bne	r2,zero,aeec <__floatsidf+0x88>
    aeb0:	2021883a 	mov	r16,r4
    aeb4:	8009883a 	mov	r4,r16
    aeb8:	000b2740 	call	b274 <__clzsi2>
    aebc:	11000744 	addi	r4,r2,29
    aec0:	0100110e 	bge	zero,r4,af08 <__floatsidf+0xa4>
    aec4:	10ffff44 	addi	r3,r2,-3
    aec8:	18001216 	blt	r3,zero,af14 <__floatsidf+0xb0>
    aecc:	80c6983a 	sll	r3,r16,r3
    aed0:	0009883a 	mov	r4,zero
    aed4:	014007c4 	movi	r5,31
    aed8:	2885c83a 	sub	r2,r5,r2
    aedc:	d9000315 	stw	r4,12(sp)
    aee0:	d8c00415 	stw	r3,16(sp)
    aee4:	d8800215 	stw	r2,8(sp)
    aee8:	003fe806 	br	ae8c <__floatsidf+0x28>
    aeec:	00a00034 	movhi	r2,32768
    aef0:	20800e26 	beq	r4,r2,af2c <__floatsidf+0xc8>
    aef4:	0121c83a 	sub	r16,zero,r4
    aef8:	8009883a 	mov	r4,r16
    aefc:	000b2740 	call	b274 <__clzsi2>
    af00:	11000744 	addi	r4,r2,29
    af04:	013fef16 	blt	zero,r4,aec4 <__floatsidf+0x60>
    af08:	dc000315 	stw	r16,12(sp)
    af0c:	d8000415 	stw	zero,16(sp)
    af10:	003fde06 	br	ae8c <__floatsidf+0x28>
    af14:	800ad07a 	srli	r5,r16,1
    af18:	00c007c4 	movi	r3,31
    af1c:	1907c83a 	sub	r3,r3,r4
    af20:	28c6d83a 	srl	r3,r5,r3
    af24:	8108983a 	sll	r4,r16,r4
    af28:	003fea06 	br	aed4 <__floatsidf+0x70>
    af2c:	0005883a 	mov	r2,zero
    af30:	00f07834 	movhi	r3,49632
    af34:	003fd706 	br	ae94 <__floatsidf+0x30>

0000af38 <__fixdfsi>:
    af38:	defff804 	addi	sp,sp,-32
    af3c:	d9000515 	stw	r4,20(sp)
    af40:	d9400615 	stw	r5,24(sp)
    af44:	d9000504 	addi	r4,sp,20
    af48:	d80b883a 	mov	r5,sp
    af4c:	dfc00715 	stw	ra,28(sp)
    af50:	000b5440 	call	b544 <__unpack_d>
    af54:	d8800017 	ldw	r2,0(sp)
    af58:	00c00084 	movi	r3,2
    af5c:	10c01c26 	beq	r2,r3,afd0 <__fixdfsi+0x98>
    af60:	00c00044 	movi	r3,1
    af64:	18801a2e 	bgeu	r3,r2,afd0 <__fixdfsi+0x98>
    af68:	00c00104 	movi	r3,4
    af6c:	10c01126 	beq	r2,r3,afb4 <__fixdfsi+0x7c>
    af70:	d8800217 	ldw	r2,8(sp)
    af74:	10001616 	blt	r2,zero,afd0 <__fixdfsi+0x98>
    af78:	00c00784 	movi	r3,30
    af7c:	18800d16 	blt	r3,r2,afb4 <__fixdfsi+0x7c>
    af80:	00c00f04 	movi	r3,60
    af84:	1885c83a 	sub	r2,r3,r2
    af88:	10fff804 	addi	r3,r2,-32
    af8c:	d9400317 	ldw	r5,12(sp)
    af90:	d9000417 	ldw	r4,16(sp)
    af94:	18001616 	blt	r3,zero,aff0 <__fixdfsi+0xb8>
    af98:	20c4d83a 	srl	r2,r4,r3
    af9c:	d8c00117 	ldw	r3,4(sp)
    afa0:	18000126 	beq	r3,zero,afa8 <__fixdfsi+0x70>
    afa4:	0085c83a 	sub	r2,zero,r2
    afa8:	dfc00717 	ldw	ra,28(sp)
    afac:	dec00804 	addi	sp,sp,32
    afb0:	f800283a 	ret
    afb4:	d8800117 	ldw	r2,4(sp)
    afb8:	1000091e 	bne	r2,zero,afe0 <__fixdfsi+0xa8>
    afbc:	00a00034 	movhi	r2,32768
    afc0:	10bfffc4 	addi	r2,r2,-1
    afc4:	dfc00717 	ldw	ra,28(sp)
    afc8:	dec00804 	addi	sp,sp,32
    afcc:	f800283a 	ret
    afd0:	0005883a 	mov	r2,zero
    afd4:	dfc00717 	ldw	ra,28(sp)
    afd8:	dec00804 	addi	sp,sp,32
    afdc:	f800283a 	ret
    afe0:	00a00034 	movhi	r2,32768
    afe4:	dfc00717 	ldw	ra,28(sp)
    afe8:	dec00804 	addi	sp,sp,32
    afec:	f800283a 	ret
    aff0:	2008907a 	slli	r4,r4,1
    aff4:	018007c4 	movi	r6,31
    aff8:	308dc83a 	sub	r6,r6,r2
    affc:	2188983a 	sll	r4,r4,r6
    b000:	2884d83a 	srl	r2,r5,r2
    b004:	2084b03a 	or	r2,r4,r2
    b008:	003fe406 	br	af9c <__fixdfsi+0x64>

0000b00c <udivmodsi4>:
    b00c:	2005883a 	mov	r2,r4
    b010:	2900182e 	bgeu	r5,r4,b074 <udivmodsi4+0x68>
    b014:	28001716 	blt	r5,zero,b074 <udivmodsi4+0x68>
    b018:	01000804 	movi	r4,32
    b01c:	00c00044 	movi	r3,1
    b020:	00000206 	br	b02c <udivmodsi4+0x20>
    b024:	20001126 	beq	r4,zero,b06c <udivmodsi4+0x60>
    b028:	28000516 	blt	r5,zero,b040 <udivmodsi4+0x34>
    b02c:	294b883a 	add	r5,r5,r5
    b030:	213fffc4 	addi	r4,r4,-1
    b034:	18c7883a 	add	r3,r3,r3
    b038:	28bffa36 	bltu	r5,r2,b024 <udivmodsi4+0x18>
    b03c:	18000b26 	beq	r3,zero,b06c <udivmodsi4+0x60>
    b040:	0009883a 	mov	r4,zero
    b044:	11400236 	bltu	r2,r5,b050 <udivmodsi4+0x44>
    b048:	1145c83a 	sub	r2,r2,r5
    b04c:	20c8b03a 	or	r4,r4,r3
    b050:	1806d07a 	srli	r3,r3,1
    b054:	280ad07a 	srli	r5,r5,1
    b058:	183ffa1e 	bne	r3,zero,b044 <udivmodsi4+0x38>
    b05c:	3000021e 	bne	r6,zero,b068 <udivmodsi4+0x5c>
    b060:	2005883a 	mov	r2,r4
    b064:	f800283a 	ret
    b068:	f800283a 	ret
    b06c:	0009883a 	mov	r4,zero
    b070:	003ffa06 	br	b05c <udivmodsi4+0x50>
    b074:	00c00044 	movi	r3,1
    b078:	0009883a 	mov	r4,zero
    b07c:	003ff106 	br	b044 <udivmodsi4+0x38>

0000b080 <__divsi3>:
    b080:	defffe04 	addi	sp,sp,-8
    b084:	dfc00115 	stw	ra,4(sp)
    b088:	dc000015 	stw	r16,0(sp)
    b08c:	20000a16 	blt	r4,zero,b0b8 <__divsi3+0x38>
    b090:	0021883a 	mov	r16,zero
    b094:	28000b16 	blt	r5,zero,b0c4 <__divsi3+0x44>
    b098:	000d883a 	mov	r6,zero
    b09c:	000b00c0 	call	b00c <udivmodsi4>
    b0a0:	80000126 	beq	r16,zero,b0a8 <__divsi3+0x28>
    b0a4:	0085c83a 	sub	r2,zero,r2
    b0a8:	dfc00117 	ldw	ra,4(sp)
    b0ac:	dc000017 	ldw	r16,0(sp)
    b0b0:	dec00204 	addi	sp,sp,8
    b0b4:	f800283a 	ret
    b0b8:	0109c83a 	sub	r4,zero,r4
    b0bc:	04000044 	movi	r16,1
    b0c0:	283ff50e 	bge	r5,zero,b098 <__divsi3+0x18>
    b0c4:	014bc83a 	sub	r5,zero,r5
    b0c8:	8400005c 	xori	r16,r16,1
    b0cc:	003ff206 	br	b098 <__divsi3+0x18>

0000b0d0 <__modsi3>:
    b0d0:	deffff04 	addi	sp,sp,-4
    b0d4:	dfc00015 	stw	ra,0(sp)
    b0d8:	20000516 	blt	r4,zero,b0f0 <__modsi3+0x20>
    b0dc:	28000c16 	blt	r5,zero,b110 <__modsi3+0x40>
    b0e0:	01800044 	movi	r6,1
    b0e4:	dfc00017 	ldw	ra,0(sp)
    b0e8:	dec00104 	addi	sp,sp,4
    b0ec:	000b00c1 	jmpi	b00c <udivmodsi4>
    b0f0:	0109c83a 	sub	r4,zero,r4
    b0f4:	28000b16 	blt	r5,zero,b124 <__modsi3+0x54>
    b0f8:	01800044 	movi	r6,1
    b0fc:	000b00c0 	call	b00c <udivmodsi4>
    b100:	0085c83a 	sub	r2,zero,r2
    b104:	dfc00017 	ldw	ra,0(sp)
    b108:	dec00104 	addi	sp,sp,4
    b10c:	f800283a 	ret
    b110:	014bc83a 	sub	r5,zero,r5
    b114:	01800044 	movi	r6,1
    b118:	dfc00017 	ldw	ra,0(sp)
    b11c:	dec00104 	addi	sp,sp,4
    b120:	000b00c1 	jmpi	b00c <udivmodsi4>
    b124:	014bc83a 	sub	r5,zero,r5
    b128:	003ff306 	br	b0f8 <__modsi3+0x28>

0000b12c <__udivsi3>:
    b12c:	000d883a 	mov	r6,zero
    b130:	000b00c1 	jmpi	b00c <udivmodsi4>

0000b134 <__umodsi3>:
    b134:	01800044 	movi	r6,1
    b138:	000b00c1 	jmpi	b00c <udivmodsi4>

0000b13c <__mulsi3>:
    b13c:	0005883a 	mov	r2,zero
    b140:	20000726 	beq	r4,zero,b160 <__mulsi3+0x24>
    b144:	20c0004c 	andi	r3,r4,1
    b148:	2008d07a 	srli	r4,r4,1
    b14c:	18000126 	beq	r3,zero,b154 <__mulsi3+0x18>
    b150:	1145883a 	add	r2,r2,r5
    b154:	294b883a 	add	r5,r5,r5
    b158:	203ffa1e 	bne	r4,zero,b144 <__mulsi3+0x8>
    b15c:	f800283a 	ret
    b160:	f800283a 	ret

0000b164 <__muldi3>:
    b164:	defff604 	addi	sp,sp,-40
    b168:	dd400515 	stw	r21,20(sp)
    b16c:	dd000415 	stw	r20,16(sp)
    b170:	257fffcc 	andi	r21,r4,65535
    b174:	353fffcc 	andi	r20,r6,65535
    b178:	dcc00315 	stw	r19,12(sp)
    b17c:	3026d43a 	srli	r19,r6,16
    b180:	dd800615 	stw	r22,24(sp)
    b184:	dc800215 	stw	r18,8(sp)
    b188:	dc400115 	stw	r17,4(sp)
    b18c:	2024d43a 	srli	r18,r4,16
    b190:	2023883a 	mov	r17,r4
    b194:	282d883a 	mov	r22,r5
    b198:	a009883a 	mov	r4,r20
    b19c:	a80b883a 	mov	r5,r21
    b1a0:	dfc00915 	stw	ra,36(sp)
    b1a4:	df000815 	stw	fp,32(sp)
    b1a8:	ddc00715 	stw	r23,28(sp)
    b1ac:	3839883a 	mov	fp,r7
    b1b0:	dc000015 	stw	r16,0(sp)
    b1b4:	3021883a 	mov	r16,r6
    b1b8:	000b13c0 	call	b13c <__mulsi3>
    b1bc:	a80b883a 	mov	r5,r21
    b1c0:	9809883a 	mov	r4,r19
    b1c4:	102f883a 	mov	r23,r2
    b1c8:	000b13c0 	call	b13c <__mulsi3>
    b1cc:	a009883a 	mov	r4,r20
    b1d0:	900b883a 	mov	r5,r18
    b1d4:	102b883a 	mov	r21,r2
    b1d8:	000b13c0 	call	b13c <__mulsi3>
    b1dc:	9809883a 	mov	r4,r19
    b1e0:	900b883a 	mov	r5,r18
    b1e4:	1029883a 	mov	r20,r2
    b1e8:	000b13c0 	call	b13c <__mulsi3>
    b1ec:	1007883a 	mov	r3,r2
    b1f0:	b804d43a 	srli	r2,r23,16
    b1f4:	a549883a 	add	r4,r20,r21
    b1f8:	2089883a 	add	r4,r4,r2
    b1fc:	2500022e 	bgeu	r4,r20,b208 <__muldi3+0xa4>
    b200:	00800074 	movhi	r2,1
    b204:	1887883a 	add	r3,r3,r2
    b208:	200cd43a 	srli	r6,r4,16
    b20c:	2004943a 	slli	r2,r4,16
    b210:	e00b883a 	mov	r5,fp
    b214:	8809883a 	mov	r4,r17
    b218:	bdffffcc 	andi	r23,r23,65535
    b21c:	19a3883a 	add	r17,r3,r6
    b220:	15ef883a 	add	r23,r2,r23
    b224:	000b13c0 	call	b13c <__mulsi3>
    b228:	8009883a 	mov	r4,r16
    b22c:	b00b883a 	mov	r5,r22
    b230:	1025883a 	mov	r18,r2
    b234:	000b13c0 	call	b13c <__mulsi3>
    b238:	9085883a 	add	r2,r18,r2
    b23c:	1447883a 	add	r3,r2,r17
    b240:	b805883a 	mov	r2,r23
    b244:	dfc00917 	ldw	ra,36(sp)
    b248:	df000817 	ldw	fp,32(sp)
    b24c:	ddc00717 	ldw	r23,28(sp)
    b250:	dd800617 	ldw	r22,24(sp)
    b254:	dd400517 	ldw	r21,20(sp)
    b258:	dd000417 	ldw	r20,16(sp)
    b25c:	dcc00317 	ldw	r19,12(sp)
    b260:	dc800217 	ldw	r18,8(sp)
    b264:	dc400117 	ldw	r17,4(sp)
    b268:	dc000017 	ldw	r16,0(sp)
    b26c:	dec00a04 	addi	sp,sp,40
    b270:	f800283a 	ret

0000b274 <__clzsi2>:
    b274:	00bfffd4 	movui	r2,65535
    b278:	11000b36 	bltu	r2,r4,b2a8 <__clzsi2+0x34>
    b27c:	00803fc4 	movi	r2,255
    b280:	11001e2e 	bgeu	r2,r4,b2fc <__clzsi2+0x88>
    b284:	00c00204 	movi	r3,8
    b288:	20c8d83a 	srl	r4,r4,r3
    b28c:	00c00074 	movhi	r3,1
    b290:	18f70204 	addi	r3,r3,-9208
    b294:	00800604 	movi	r2,24
    b298:	1909883a 	add	r4,r3,r4
    b29c:	20c00003 	ldbu	r3,0(r4)
    b2a0:	10c5c83a 	sub	r2,r2,r3
    b2a4:	f800283a 	ret
    b2a8:	00804034 	movhi	r2,256
    b2ac:	10bfffc4 	addi	r2,r2,-1
    b2b0:	11000936 	bltu	r2,r4,b2d8 <__clzsi2+0x64>
    b2b4:	00800404 	movi	r2,16
    b2b8:	1007883a 	mov	r3,r2
    b2bc:	20c8d83a 	srl	r4,r4,r3
    b2c0:	00c00074 	movhi	r3,1
    b2c4:	18f70204 	addi	r3,r3,-9208
    b2c8:	1909883a 	add	r4,r3,r4
    b2cc:	20c00003 	ldbu	r3,0(r4)
    b2d0:	10c5c83a 	sub	r2,r2,r3
    b2d4:	f800283a 	ret
    b2d8:	00c00604 	movi	r3,24
    b2dc:	20c8d83a 	srl	r4,r4,r3
    b2e0:	00c00074 	movhi	r3,1
    b2e4:	18f70204 	addi	r3,r3,-9208
    b2e8:	00800204 	movi	r2,8
    b2ec:	1909883a 	add	r4,r3,r4
    b2f0:	20c00003 	ldbu	r3,0(r4)
    b2f4:	10c5c83a 	sub	r2,r2,r3
    b2f8:	f800283a 	ret
    b2fc:	0007883a 	mov	r3,zero
    b300:	20c8d83a 	srl	r4,r4,r3
    b304:	00c00074 	movhi	r3,1
    b308:	18f70204 	addi	r3,r3,-9208
    b30c:	00800804 	movi	r2,32
    b310:	1909883a 	add	r4,r3,r4
    b314:	20c00003 	ldbu	r3,0(r4)
    b318:	10c5c83a 	sub	r2,r2,r3
    b31c:	f800283a 	ret

0000b320 <__pack_d>:
    b320:	20800017 	ldw	r2,0(r4)
    b324:	defff804 	addi	sp,sp,-32
    b328:	dcc00315 	stw	r19,12(sp)
    b32c:	dc800215 	stw	r18,8(sp)
    b330:	dfc00715 	stw	ra,28(sp)
    b334:	dd800615 	stw	r22,24(sp)
    b338:	dd400515 	stw	r21,20(sp)
    b33c:	dd000415 	stw	r20,16(sp)
    b340:	dc400115 	stw	r17,4(sp)
    b344:	dc000015 	stw	r16,0(sp)
    b348:	04800044 	movi	r18,1
    b34c:	24400317 	ldw	r17,12(r4)
    b350:	24000417 	ldw	r16,16(r4)
    b354:	24c00117 	ldw	r19,4(r4)
    b358:	9080422e 	bgeu	r18,r2,b464 <__pack_d+0x144>
    b35c:	00c00104 	movi	r3,4
    b360:	10c03c26 	beq	r2,r3,b454 <__pack_d+0x134>
    b364:	00c00084 	movi	r3,2
    b368:	10c01926 	beq	r2,r3,b3d0 <__pack_d+0xb0>
    b36c:	8c04b03a 	or	r2,r17,r16
    b370:	10001726 	beq	r2,zero,b3d0 <__pack_d+0xb0>
    b374:	21000217 	ldw	r4,8(r4)
    b378:	00bf0084 	movi	r2,-1022
    b37c:	20804016 	blt	r4,r2,b480 <__pack_d+0x160>
    b380:	0080ffc4 	movi	r2,1023
    b384:	11003316 	blt	r2,r4,b454 <__pack_d+0x134>
    b388:	88803fcc 	andi	r2,r17,255
    b38c:	00c02004 	movi	r3,128
    b390:	10c02926 	beq	r2,r3,b438 <__pack_d+0x118>
    b394:	88801fc4 	addi	r2,r17,127
    b398:	1463803a 	cmpltu	r17,r2,r17
    b39c:	8c21883a 	add	r16,r17,r16
    b3a0:	1023883a 	mov	r17,r2
    b3a4:	00880034 	movhi	r2,8192
    b3a8:	10bfffc4 	addi	r2,r2,-1
    b3ac:	14001c36 	bltu	r2,r16,b420 <__pack_d+0x100>
    b3b0:	2100ffc4 	addi	r4,r4,1023
    b3b4:	8006963a 	slli	r3,r16,24
    b3b8:	8804d23a 	srli	r2,r17,8
    b3bc:	8020913a 	slli	r16,r16,4
    b3c0:	2101ffcc 	andi	r4,r4,2047
    b3c4:	1884b03a 	or	r2,r3,r2
    b3c8:	8020d33a 	srli	r16,r16,12
    b3cc:	00000306 	br	b3dc <__pack_d+0xbc>
    b3d0:	0009883a 	mov	r4,zero
    b3d4:	0005883a 	mov	r2,zero
    b3d8:	0021883a 	mov	r16,zero
    b3dc:	2008953a 	slli	r4,r4,20
    b3e0:	982697fa 	slli	r19,r19,31
    b3e4:	00c00434 	movhi	r3,16
    b3e8:	18ffffc4 	addi	r3,r3,-1
    b3ec:	80e0703a 	and	r16,r16,r3
    b3f0:	8106b03a 	or	r3,r16,r4
    b3f4:	1cc6b03a 	or	r3,r3,r19
    b3f8:	dfc00717 	ldw	ra,28(sp)
    b3fc:	dd800617 	ldw	r22,24(sp)
    b400:	dd400517 	ldw	r21,20(sp)
    b404:	dd000417 	ldw	r20,16(sp)
    b408:	dcc00317 	ldw	r19,12(sp)
    b40c:	dc800217 	ldw	r18,8(sp)
    b410:	dc400117 	ldw	r17,4(sp)
    b414:	dc000017 	ldw	r16,0(sp)
    b418:	dec00804 	addi	sp,sp,32
    b41c:	f800283a 	ret
    b420:	800697fa 	slli	r3,r16,31
    b424:	8804d07a 	srli	r2,r17,1
    b428:	21010004 	addi	r4,r4,1024
    b42c:	8020d07a 	srli	r16,r16,1
    b430:	18a2b03a 	or	r17,r3,r2
    b434:	003fdf06 	br	b3b4 <__pack_d+0x94>
    b438:	88c0400c 	andi	r3,r17,256
    b43c:	183fd926 	beq	r3,zero,b3a4 <__pack_d+0x84>
    b440:	8885883a 	add	r2,r17,r2
    b444:	1463803a 	cmpltu	r17,r2,r17
    b448:	8c21883a 	add	r16,r17,r16
    b44c:	1023883a 	mov	r17,r2
    b450:	003fd406 	br	b3a4 <__pack_d+0x84>
    b454:	0101ffc4 	movi	r4,2047
    b458:	0005883a 	mov	r2,zero
    b45c:	0021883a 	mov	r16,zero
    b460:	003fde06 	br	b3dc <__pack_d+0xbc>
    b464:	84000234 	orhi	r16,r16,8
    b468:	00c00434 	movhi	r3,16
    b46c:	18ffffc4 	addi	r3,r3,-1
    b470:	8805883a 	mov	r2,r17
    b474:	80e0703a 	and	r16,r16,r3
    b478:	0101ffc4 	movi	r4,2047
    b47c:	003fd706 	br	b3dc <__pack_d+0xbc>
    b480:	1129c83a 	sub	r20,r2,r4
    b484:	00800e04 	movi	r2,56
    b488:	15002716 	blt	r2,r20,b528 <__pack_d+0x208>
    b48c:	800b883a 	mov	r5,r16
    b490:	a00d883a 	mov	r6,r20
    b494:	8809883a 	mov	r4,r17
    b498:	000b7180 	call	b718 <__lshrdi3>
    b49c:	9009883a 	mov	r4,r18
    b4a0:	000b883a 	mov	r5,zero
    b4a4:	a00d883a 	mov	r6,r20
    b4a8:	102d883a 	mov	r22,r2
    b4ac:	182b883a 	mov	r21,r3
    b4b0:	000b75c0 	call	b75c <__ashldi3>
    b4b4:	1009003a 	cmpeq	r4,r2,zero
    b4b8:	1907c83a 	sub	r3,r3,r4
    b4bc:	10bfffc4 	addi	r2,r2,-1
    b4c0:	1c20703a 	and	r16,r3,r16
    b4c4:	1444703a 	and	r2,r2,r17
    b4c8:	1404b03a 	or	r2,r2,r16
    b4cc:	1004c03a 	cmpne	r2,r2,zero
    b4d0:	1584b03a 	or	r2,r2,r22
    b4d4:	11003fcc 	andi	r4,r2,255
    b4d8:	01402004 	movi	r5,128
    b4dc:	a807883a 	mov	r3,r21
    b4e0:	2140131e 	bne	r4,r5,b530 <__pack_d+0x210>
    b4e4:	1140400c 	andi	r5,r2,256
    b4e8:	28000426 	beq	r5,zero,b4fc <__pack_d+0x1dc>
    b4ec:	1109883a 	add	r4,r2,r4
    b4f0:	2085803a 	cmpltu	r2,r4,r2
    b4f4:	1547883a 	add	r3,r2,r21
    b4f8:	2005883a 	mov	r2,r4
    b4fc:	1808963a 	slli	r4,r3,24
    b500:	1004d23a 	srli	r2,r2,8
    b504:	1820913a 	slli	r16,r3,4
    b508:	01440034 	movhi	r5,4096
    b50c:	297fffc4 	addi	r5,r5,-1
    b510:	2084b03a 	or	r2,r4,r2
    b514:	8020d33a 	srli	r16,r16,12
    b518:	01000044 	movi	r4,1
    b51c:	28ffaf36 	bltu	r5,r3,b3dc <__pack_d+0xbc>
    b520:	0009883a 	mov	r4,zero
    b524:	003fad06 	br	b3dc <__pack_d+0xbc>
    b528:	0005883a 	mov	r2,zero
    b52c:	0007883a 	mov	r3,zero
    b530:	11001fc4 	addi	r4,r2,127
    b534:	2085803a 	cmpltu	r2,r4,r2
    b538:	10c7883a 	add	r3,r2,r3
    b53c:	2005883a 	mov	r2,r4
    b540:	003fee06 	br	b4fc <__pack_d+0x1dc>

0000b544 <__unpack_d>:
    b544:	21800117 	ldw	r6,4(r4)
    b548:	20c00017 	ldw	r3,0(r4)
    b54c:	3004d7fa 	srli	r2,r6,31
    b550:	3008d53a 	srli	r4,r6,20
    b554:	28800115 	stw	r2,4(r5)
    b558:	2101ffcc 	andi	r4,r4,2047
    b55c:	00800434 	movhi	r2,16
    b560:	10bfffc4 	addi	r2,r2,-1
    b564:	3084703a 	and	r2,r6,r2
    b568:	20001a1e 	bne	r4,zero,b5d4 <__unpack_d+0x90>
    b56c:	1888b03a 	or	r4,r3,r2
    b570:	20002626 	beq	r4,zero,b60c <__unpack_d+0xc8>
    b574:	1808d63a 	srli	r4,r3,24
    b578:	1004923a 	slli	r2,r2,8
    b57c:	01bf0084 	movi	r6,-1022
    b580:	29800215 	stw	r6,8(r5)
    b584:	2084b03a 	or	r2,r4,r2
    b588:	010000c4 	movi	r4,3
    b58c:	29000015 	stw	r4,0(r5)
    b590:	02040034 	movhi	r8,4096
    b594:	423fffc4 	addi	r8,r8,-1
    b598:	1806923a 	slli	r3,r3,8
    b59c:	40801836 	bltu	r8,r2,b600 <__unpack_d+0xbc>
    b5a0:	013f0044 	movi	r4,-1023
    b5a4:	18cd883a 	add	r6,r3,r3
    b5a8:	30c7803a 	cmpltu	r3,r6,r3
    b5ac:	1085883a 	add	r2,r2,r2
    b5b0:	1885883a 	add	r2,r3,r2
    b5b4:	200f883a 	mov	r7,r4
    b5b8:	3007883a 	mov	r3,r6
    b5bc:	213fffc4 	addi	r4,r4,-1
    b5c0:	40bff82e 	bgeu	r8,r2,b5a4 <__unpack_d+0x60>
    b5c4:	29c00215 	stw	r7,8(r5)
    b5c8:	28c00315 	stw	r3,12(r5)
    b5cc:	28800415 	stw	r2,16(r5)
    b5d0:	f800283a 	ret
    b5d4:	01c1ffc4 	movi	r7,2047
    b5d8:	21c00f26 	beq	r4,r7,b618 <__unpack_d+0xd4>
    b5dc:	180cd63a 	srli	r6,r3,24
    b5e0:	1004923a 	slli	r2,r2,8
    b5e4:	213f0044 	addi	r4,r4,-1023
    b5e8:	1806923a 	slli	r3,r3,8
    b5ec:	3084b03a 	or	r2,r6,r2
    b5f0:	29000215 	stw	r4,8(r5)
    b5f4:	010000c4 	movi	r4,3
    b5f8:	10840034 	orhi	r2,r2,4096
    b5fc:	29000015 	stw	r4,0(r5)
    b600:	28c00315 	stw	r3,12(r5)
    b604:	28800415 	stw	r2,16(r5)
    b608:	f800283a 	ret
    b60c:	00800084 	movi	r2,2
    b610:	28800015 	stw	r2,0(r5)
    b614:	f800283a 	ret
    b618:	1888b03a 	or	r4,r3,r2
    b61c:	20000526 	beq	r4,zero,b634 <__unpack_d+0xf0>
    b620:	3180022c 	andhi	r6,r6,8
    b624:	30000626 	beq	r6,zero,b640 <__unpack_d+0xfc>
    b628:	01000044 	movi	r4,1
    b62c:	29000015 	stw	r4,0(r5)
    b630:	003ff306 	br	b600 <__unpack_d+0xbc>
    b634:	00800104 	movi	r2,4
    b638:	28800015 	stw	r2,0(r5)
    b63c:	f800283a 	ret
    b640:	28000015 	stw	zero,0(r5)
    b644:	003fee06 	br	b600 <__unpack_d+0xbc>

0000b648 <__fpcmp_parts_d>:
    b648:	20c00017 	ldw	r3,0(r4)
    b64c:	00800044 	movi	r2,1
    b650:	10c0142e 	bgeu	r2,r3,b6a4 <__fpcmp_parts_d+0x5c>
    b654:	29800017 	ldw	r6,0(r5)
    b658:	1180122e 	bgeu	r2,r6,b6a4 <__fpcmp_parts_d+0x5c>
    b65c:	01c00104 	movi	r7,4
    b660:	19c02826 	beq	r3,r7,b704 <__fpcmp_parts_d+0xbc>
    b664:	31c00926 	beq	r6,r7,b68c <__fpcmp_parts_d+0x44>
    b668:	01c00084 	movi	r7,2
    b66c:	19c00626 	beq	r3,r7,b688 <__fpcmp_parts_d+0x40>
    b670:	31c00a26 	beq	r6,r7,b69c <__fpcmp_parts_d+0x54>
    b674:	20c00117 	ldw	r3,4(r4)
    b678:	29800117 	ldw	r6,4(r5)
    b67c:	19800b26 	beq	r3,r6,b6ac <__fpcmp_parts_d+0x64>
    b680:	1800041e 	bne	r3,zero,b694 <__fpcmp_parts_d+0x4c>
    b684:	f800283a 	ret
    b688:	30c01a26 	beq	r6,r3,b6f4 <__fpcmp_parts_d+0xac>
    b68c:	28800117 	ldw	r2,4(r5)
    b690:	1000041e 	bne	r2,zero,b6a4 <__fpcmp_parts_d+0x5c>
    b694:	00bfffc4 	movi	r2,-1
    b698:	f800283a 	ret
    b69c:	20800117 	ldw	r2,4(r4)
    b6a0:	103ffc1e 	bne	r2,zero,b694 <__fpcmp_parts_d+0x4c>
    b6a4:	00800044 	movi	r2,1
    b6a8:	f800283a 	ret
    b6ac:	21c00217 	ldw	r7,8(r4)
    b6b0:	29800217 	ldw	r6,8(r5)
    b6b4:	31c0020e 	bge	r6,r7,b6c0 <__fpcmp_parts_d+0x78>
    b6b8:	183ff61e 	bne	r3,zero,b694 <__fpcmp_parts_d+0x4c>
    b6bc:	f800283a 	ret
    b6c0:	39800a16 	blt	r7,r6,b6ec <__fpcmp_parts_d+0xa4>
    b6c4:	20800417 	ldw	r2,16(r4)
    b6c8:	29800417 	ldw	r6,16(r5)
    b6cc:	21c00317 	ldw	r7,12(r4)
    b6d0:	29000317 	ldw	r4,12(r5)
    b6d4:	30800936 	bltu	r6,r2,b6fc <__fpcmp_parts_d+0xb4>
    b6d8:	1180011e 	bne	r2,r6,b6e0 <__fpcmp_parts_d+0x98>
    b6dc:	21c00736 	bltu	r4,r7,b6fc <__fpcmp_parts_d+0xb4>
    b6e0:	11800236 	bltu	r2,r6,b6ec <__fpcmp_parts_d+0xa4>
    b6e4:	3080031e 	bne	r6,r2,b6f4 <__fpcmp_parts_d+0xac>
    b6e8:	3900022e 	bgeu	r7,r4,b6f4 <__fpcmp_parts_d+0xac>
    b6ec:	183fe926 	beq	r3,zero,b694 <__fpcmp_parts_d+0x4c>
    b6f0:	003fec06 	br	b6a4 <__fpcmp_parts_d+0x5c>
    b6f4:	0005883a 	mov	r2,zero
    b6f8:	f800283a 	ret
    b6fc:	183fe926 	beq	r3,zero,b6a4 <__fpcmp_parts_d+0x5c>
    b700:	003fe406 	br	b694 <__fpcmp_parts_d+0x4c>
    b704:	30ffe51e 	bne	r6,r3,b69c <__fpcmp_parts_d+0x54>
    b708:	28c00117 	ldw	r3,4(r5)
    b70c:	20800117 	ldw	r2,4(r4)
    b710:	1885c83a 	sub	r2,r3,r2
    b714:	f800283a 	ret

0000b718 <__lshrdi3>:
    b718:	2005883a 	mov	r2,r4
    b71c:	2807883a 	mov	r3,r5
    b720:	30000826 	beq	r6,zero,b744 <__lshrdi3+0x2c>
    b724:	01000804 	movi	r4,32
    b728:	2189c83a 	sub	r4,r4,r6
    b72c:	0100060e 	bge	zero,r4,b748 <__lshrdi3+0x30>
    b730:	1184d83a 	srl	r2,r2,r6
    b734:	2908983a 	sll	r4,r5,r4
    b738:	298cd83a 	srl	r6,r5,r6
    b73c:	2084b03a 	or	r2,r4,r2
    b740:	3007883a 	mov	r3,r6
    b744:	f800283a 	ret
    b748:	0105c83a 	sub	r2,zero,r4
    b74c:	000d883a 	mov	r6,zero
    b750:	2884d83a 	srl	r2,r5,r2
    b754:	3007883a 	mov	r3,r6
    b758:	003ffa06 	br	b744 <__lshrdi3+0x2c>

0000b75c <__ashldi3>:
    b75c:	2005883a 	mov	r2,r4
    b760:	2807883a 	mov	r3,r5
    b764:	30000826 	beq	r6,zero,b788 <__ashldi3+0x2c>
    b768:	01000804 	movi	r4,32
    b76c:	2189c83a 	sub	r4,r4,r6
    b770:	0100060e 	bge	zero,r4,b78c <__ashldi3+0x30>
    b774:	1108d83a 	srl	r4,r2,r4
    b778:	2986983a 	sll	r3,r5,r6
    b77c:	118c983a 	sll	r6,r2,r6
    b780:	20c6b03a 	or	r3,r4,r3
    b784:	3005883a 	mov	r2,r6
    b788:	f800283a 	ret
    b78c:	0107c83a 	sub	r3,zero,r4
    b790:	000d883a 	mov	r6,zero
    b794:	10c6983a 	sll	r3,r2,r3
    b798:	3005883a 	mov	r2,r6
    b79c:	003ffa06 	br	b788 <__ashldi3+0x2c>

0000b7a0 <memset>:
    b7a0:	2005883a 	mov	r2,r4
    b7a4:	30000526 	beq	r6,zero,b7bc <memset+0x1c>
    b7a8:	218d883a 	add	r6,r4,r6
    b7ac:	2007883a 	mov	r3,r4
    b7b0:	19400005 	stb	r5,0(r3)
    b7b4:	18c00044 	addi	r3,r3,1
    b7b8:	19bffd1e 	bne	r3,r6,b7b0 <memset+0x10>
    b7bc:	f800283a 	ret

0000b7c0 <_printf_r>:
    b7c0:	defffd04 	addi	sp,sp,-12
    b7c4:	dfc00015 	stw	ra,0(sp)
    b7c8:	d9800115 	stw	r6,4(sp)
    b7cc:	d9c00215 	stw	r7,8(sp)
    b7d0:	20800217 	ldw	r2,8(r4)
    b7d4:	00c00074 	movhi	r3,1
    b7d8:	18f01704 	addi	r3,r3,-16292
    b7dc:	280d883a 	mov	r6,r5
    b7e0:	10c00115 	stw	r3,4(r2)
    b7e4:	100b883a 	mov	r5,r2
    b7e8:	d9c00104 	addi	r7,sp,4
    b7ec:	000b9040 	call	b904 <___vfprintf_internal_r>
    b7f0:	dfc00017 	ldw	ra,0(sp)
    b7f4:	dec00304 	addi	sp,sp,12
    b7f8:	f800283a 	ret

0000b7fc <printf>:
    b7fc:	defffc04 	addi	sp,sp,-16
    b800:	dfc00015 	stw	ra,0(sp)
    b804:	d9400115 	stw	r5,4(sp)
    b808:	d9800215 	stw	r6,8(sp)
    b80c:	d9c00315 	stw	r7,12(sp)
    b810:	00800074 	movhi	r2,1
    b814:	10b81904 	addi	r2,r2,-8092
    b818:	10800017 	ldw	r2,0(r2)
    b81c:	00c00074 	movhi	r3,1
    b820:	18f01704 	addi	r3,r3,-16292
    b824:	200b883a 	mov	r5,r4
    b828:	10800217 	ldw	r2,8(r2)
    b82c:	d9800104 	addi	r6,sp,4
    b830:	10c00115 	stw	r3,4(r2)
    b834:	1009883a 	mov	r4,r2
    b838:	000c0380 	call	c038 <__vfprintf_internal>
    b83c:	dfc00017 	ldw	ra,0(sp)
    b840:	dec00404 	addi	sp,sp,16
    b844:	f800283a 	ret

0000b848 <_puts_r>:
    b848:	defffd04 	addi	sp,sp,-12
    b84c:	dc000015 	stw	r16,0(sp)
    b850:	2021883a 	mov	r16,r4
    b854:	2809883a 	mov	r4,r5
    b858:	dfc00215 	stw	ra,8(sp)
    b85c:	dc400115 	stw	r17,4(sp)
    b860:	2823883a 	mov	r17,r5
    b864:	000b8dc0 	call	b8dc <strlen>
    b868:	81400217 	ldw	r5,8(r16)
    b86c:	00c00074 	movhi	r3,1
    b870:	18f01704 	addi	r3,r3,-16292
    b874:	880d883a 	mov	r6,r17
    b878:	8009883a 	mov	r4,r16
    b87c:	28c00115 	stw	r3,4(r5)
    b880:	100f883a 	mov	r7,r2
    b884:	183ee83a 	callr	r3
    b888:	047fffc4 	movi	r17,-1
    b88c:	14400926 	beq	r2,r17,b8b4 <_puts_r+0x6c>
    b890:	81400217 	ldw	r5,8(r16)
    b894:	8009883a 	mov	r4,r16
    b898:	01800074 	movhi	r6,1
    b89c:	31b74204 	addi	r6,r6,-8952
    b8a0:	28800117 	ldw	r2,4(r5)
    b8a4:	01c00044 	movi	r7,1
    b8a8:	103ee83a 	callr	r2
    b8ac:	14400126 	beq	r2,r17,b8b4 <_puts_r+0x6c>
    b8b0:	0005883a 	mov	r2,zero
    b8b4:	dfc00217 	ldw	ra,8(sp)
    b8b8:	dc400117 	ldw	r17,4(sp)
    b8bc:	dc000017 	ldw	r16,0(sp)
    b8c0:	dec00304 	addi	sp,sp,12
    b8c4:	f800283a 	ret

0000b8c8 <puts>:
    b8c8:	00800074 	movhi	r2,1
    b8cc:	10b81904 	addi	r2,r2,-8092
    b8d0:	200b883a 	mov	r5,r4
    b8d4:	11000017 	ldw	r4,0(r2)
    b8d8:	000b8481 	jmpi	b848 <_puts_r>

0000b8dc <strlen>:
    b8dc:	20800007 	ldb	r2,0(r4)
    b8e0:	10000626 	beq	r2,zero,b8fc <strlen+0x20>
    b8e4:	2005883a 	mov	r2,r4
    b8e8:	10800044 	addi	r2,r2,1
    b8ec:	10c00007 	ldb	r3,0(r2)
    b8f0:	183ffd1e 	bne	r3,zero,b8e8 <strlen+0xc>
    b8f4:	1105c83a 	sub	r2,r2,r4
    b8f8:	f800283a 	ret
    b8fc:	0005883a 	mov	r2,zero
    b900:	f800283a 	ret

0000b904 <___vfprintf_internal_r>:
    b904:	deffe004 	addi	sp,sp,-128
    b908:	d8c00804 	addi	r3,sp,32
    b90c:	ddc01d15 	stw	r23,116(sp)
    b910:	dd401b15 	stw	r21,108(sp)
    b914:	dd001a15 	stw	r20,104(sp)
    b918:	dcc01915 	stw	r19,100(sp)
    b91c:	dc801815 	stw	r18,96(sp)
    b920:	dc001615 	stw	r16,88(sp)
    b924:	dfc01f15 	stw	ra,124(sp)
    b928:	df001e15 	stw	fp,120(sp)
    b92c:	dd801c15 	stw	r22,112(sp)
    b930:	dc401715 	stw	r17,92(sp)
    b934:	d9000f15 	stw	r4,60(sp)
    b938:	d9c00e15 	stw	r7,56(sp)
    b93c:	3021883a 	mov	r16,r6
    b940:	0025883a 	mov	r18,zero
    b944:	d8001415 	stw	zero,80(sp)
    b948:	d8000d15 	stw	zero,52(sp)
    b94c:	0029883a 	mov	r20,zero
    b950:	d8000b15 	stw	zero,44(sp)
    b954:	d8000c15 	stw	zero,48(sp)
    b958:	d8001315 	stw	zero,76(sp)
    b95c:	d8001015 	stw	zero,64(sp)
    b960:	002b883a 	mov	r21,zero
    b964:	04c00044 	movi	r19,1
    b968:	d8c00a15 	stw	r3,40(sp)
    b96c:	282f883a 	mov	r23,r5
    b970:	80c00003 	ldbu	r3,0(r16)
    b974:	84000044 	addi	r16,r16,1
    b978:	18803fcc 	andi	r2,r3,255
    b97c:	1080201c 	xori	r2,r2,128
    b980:	10bfe004 	addi	r2,r2,-128
    b984:	10001426 	beq	r2,zero,b9d8 <___vfprintf_internal_r+0xd4>
    b988:	acc03026 	beq	r21,r19,ba4c <___vfprintf_internal_r+0x148>
    b98c:	9d401f16 	blt	r19,r21,ba0c <___vfprintf_internal_r+0x108>
    b990:	a83ff71e 	bne	r21,zero,b970 <___vfprintf_internal_r+0x6c>
    b994:	01000944 	movi	r4,37
    b998:	1100d926 	beq	r2,r4,bd00 <___vfprintf_internal_r+0x3fc>
    b99c:	b8800117 	ldw	r2,4(r23)
    b9a0:	d9000f17 	ldw	r4,60(sp)
    b9a4:	d8c00905 	stb	r3,36(sp)
    b9a8:	b80b883a 	mov	r5,r23
    b9ac:	d9800904 	addi	r6,sp,36
    b9b0:	01c00044 	movi	r7,1
    b9b4:	103ee83a 	callr	r2
    b9b8:	1000a31e 	bne	r2,zero,bc48 <___vfprintf_internal_r+0x344>
    b9bc:	80c00003 	ldbu	r3,0(r16)
    b9c0:	94800044 	addi	r18,r18,1
    b9c4:	84000044 	addi	r16,r16,1
    b9c8:	18803fcc 	andi	r2,r3,255
    b9cc:	1080201c 	xori	r2,r2,128
    b9d0:	10bfe004 	addi	r2,r2,-128
    b9d4:	103fec1e 	bne	r2,zero,b988 <___vfprintf_internal_r+0x84>
    b9d8:	9005883a 	mov	r2,r18
    b9dc:	dfc01f17 	ldw	ra,124(sp)
    b9e0:	df001e17 	ldw	fp,120(sp)
    b9e4:	ddc01d17 	ldw	r23,116(sp)
    b9e8:	dd801c17 	ldw	r22,112(sp)
    b9ec:	dd401b17 	ldw	r21,108(sp)
    b9f0:	dd001a17 	ldw	r20,104(sp)
    b9f4:	dcc01917 	ldw	r19,100(sp)
    b9f8:	dc801817 	ldw	r18,96(sp)
    b9fc:	dc401717 	ldw	r17,92(sp)
    ba00:	dc001617 	ldw	r16,88(sp)
    ba04:	dec02004 	addi	sp,sp,128
    ba08:	f800283a 	ret
    ba0c:	01000084 	movi	r4,2
    ba10:	a9001226 	beq	r21,r4,ba5c <___vfprintf_internal_r+0x158>
    ba14:	010000c4 	movi	r4,3
    ba18:	a93fd51e 	bne	r21,r4,b970 <___vfprintf_internal_r+0x6c>
    ba1c:	1c7ff404 	addi	r17,r3,-48
    ba20:	8c403fcc 	andi	r17,r17,255
    ba24:	01000244 	movi	r4,9
    ba28:	24401b36 	bltu	r4,r17,ba98 <___vfprintf_internal_r+0x194>
    ba2c:	d9000b17 	ldw	r4,44(sp)
    ba30:	00bfffc4 	movi	r2,-1
    ba34:	2080ea26 	beq	r4,r2,bde0 <___vfprintf_internal_r+0x4dc>
    ba38:	01400284 	movi	r5,10
    ba3c:	000b13c0 	call	b13c <__mulsi3>
    ba40:	88a3883a 	add	r17,r17,r2
    ba44:	dc400b15 	stw	r17,44(sp)
    ba48:	003fc906 	br	b970 <___vfprintf_internal_r+0x6c>
    ba4c:	01000c04 	movi	r4,48
    ba50:	1100de26 	beq	r2,r4,bdcc <___vfprintf_internal_r+0x4c8>
    ba54:	01000944 	movi	r4,37
    ba58:	1100fd26 	beq	r2,r4,be50 <___vfprintf_internal_r+0x54c>
    ba5c:	1c7ff404 	addi	r17,r3,-48
    ba60:	8c403fcc 	andi	r17,r17,255
    ba64:	01000244 	movi	r4,9
    ba68:	24400936 	bltu	r4,r17,ba90 <___vfprintf_internal_r+0x18c>
    ba6c:	d9000c17 	ldw	r4,48(sp)
    ba70:	00bfffc4 	movi	r2,-1
    ba74:	2080d826 	beq	r4,r2,bdd8 <___vfprintf_internal_r+0x4d4>
    ba78:	01400284 	movi	r5,10
    ba7c:	000b13c0 	call	b13c <__mulsi3>
    ba80:	88a3883a 	add	r17,r17,r2
    ba84:	dc400c15 	stw	r17,48(sp)
    ba88:	05400084 	movi	r21,2
    ba8c:	003fb806 	br	b970 <___vfprintf_internal_r+0x6c>
    ba90:	01000b84 	movi	r4,46
    ba94:	1100a726 	beq	r2,r4,bd34 <___vfprintf_internal_r+0x430>
    ba98:	01401b04 	movi	r5,108
    ba9c:	1140a326 	beq	r2,r5,bd2c <___vfprintf_internal_r+0x428>
    baa0:	d9000b17 	ldw	r4,44(sp)
    baa4:	00bfffc4 	movi	r2,-1
    baa8:	2080e626 	beq	r4,r2,be44 <___vfprintf_internal_r+0x540>
    baac:	d8001015 	stw	zero,64(sp)
    bab0:	18ffea04 	addi	r3,r3,-88
    bab4:	18c03fcc 	andi	r3,r3,255
    bab8:	00800804 	movi	r2,32
    babc:	10c0022e 	bgeu	r2,r3,bac8 <___vfprintf_internal_r+0x1c4>
    bac0:	002b883a 	mov	r21,zero
    bac4:	003faa06 	br	b970 <___vfprintf_internal_r+0x6c>
    bac8:	18c7883a 	add	r3,r3,r3
    bacc:	18c7883a 	add	r3,r3,r3
    bad0:	01400074 	movhi	r5,1
    bad4:	296eb904 	addi	r5,r5,-17692
    bad8:	1947883a 	add	r3,r3,r5
    badc:	18800017 	ldw	r2,0(r3)
    bae0:	1000683a 	jmp	r2
    bae4:	0000be7c 	xorhi	zero,zero,761
    bae8:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    baec:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    baf0:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    baf4:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    baf8:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bafc:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb00:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb04:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb08:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb0c:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb10:	0000be8c 	andi	zero,zero,762
    bb14:	0000bb68 	cmpgeui	zero,zero,749
    bb18:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb1c:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb20:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb24:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb28:	0000bb68 	cmpgeui	zero,zero,749
    bb2c:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb30:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb34:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb38:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb3c:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb40:	0000bc50 	cmplti	zero,zero,753
    bb44:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb48:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb4c:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb50:	0000bed8 	cmpnei	zero,zero,763
    bb54:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb58:	0000bc54 	movui	zero,753
    bb5c:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb60:	0000bac0 	call	bac <__alt_mem_onchip_mem-0x7454>
    bb64:	0000be84 	movi	zero,762
    bb68:	d8c00d17 	ldw	r3,52(sp)
    bb6c:	18003926 	beq	r3,zero,bc54 <___vfprintf_internal_r+0x350>
    bb70:	d9000e17 	ldw	r4,56(sp)
    bb74:	00c00044 	movi	r3,1
    bb78:	25400017 	ldw	r21,0(r4)
    bb7c:	21000104 	addi	r4,r4,4
    bb80:	d9000e15 	stw	r4,56(sp)
    bb84:	d8c00d15 	stw	r3,52(sp)
    bb88:	a8012116 	blt	r21,zero,c010 <___vfprintf_internal_r+0x70c>
    bb8c:	d8001215 	stw	zero,72(sp)
    bb90:	d823883a 	mov	r17,sp
    bb94:	a800371e 	bne	r21,zero,bc74 <___vfprintf_internal_r+0x370>
    bb98:	d9400b17 	ldw	r5,44(sp)
    bb9c:	d809883a 	mov	r4,sp
    bba0:	01400b0e 	bge	zero,r5,bbd0 <___vfprintf_internal_r+0x2cc>
    bba4:	d8800b17 	ldw	r2,44(sp)
    bba8:	d823883a 	mov	r17,sp
    bbac:	00c00c04 	movi	r3,48
    bbb0:	00000206 	br	bbbc <___vfprintf_internal_r+0x2b8>
    bbb4:	d9400a17 	ldw	r5,40(sp)
    bbb8:	89400426 	beq	r17,r5,bbcc <___vfprintf_internal_r+0x2c8>
    bbbc:	88c00005 	stb	r3,0(r17)
    bbc0:	10bfffc4 	addi	r2,r2,-1
    bbc4:	8c400044 	addi	r17,r17,1
    bbc8:	103ffa1e 	bne	r2,zero,bbb4 <___vfprintf_internal_r+0x2b0>
    bbcc:	892bc83a 	sub	r21,r17,r4
    bbd0:	d8c01217 	ldw	r3,72(sp)
    bbd4:	d9000c17 	ldw	r4,48(sp)
    bbd8:	a8c5883a 	add	r2,r21,r3
    bbdc:	d8c01017 	ldw	r3,64(sp)
    bbe0:	2085c83a 	sub	r2,r4,r2
    bbe4:	d8801115 	stw	r2,68(sp)
    bbe8:	18007f26 	beq	r3,zero,bde8 <___vfprintf_internal_r+0x4e4>
    bbec:	d8c01217 	ldw	r3,72(sp)
    bbf0:	1800fa1e 	bne	r3,zero,bfdc <___vfprintf_internal_r+0x6d8>
    bbf4:	d8c01117 	ldw	r3,68(sp)
    bbf8:	00c0620e 	bge	zero,r3,bd84 <___vfprintf_internal_r+0x480>
    bbfc:	00800c04 	movi	r2,48
    bc00:	d88008c5 	stb	r2,35(sp)
    bc04:	b805883a 	mov	r2,r23
    bc08:	dc001215 	stw	r16,72(sp)
    bc0c:	882f883a 	mov	r23,r17
    bc10:	1f3fffc4 	addi	fp,r3,-1
    bc14:	05bfffc4 	movi	r22,-1
    bc18:	dc000f17 	ldw	r16,60(sp)
    bc1c:	1023883a 	mov	r17,r2
    bc20:	00000206 	br	bc2c <___vfprintf_internal_r+0x328>
    bc24:	e73fffc4 	addi	fp,fp,-1
    bc28:	e580fc26 	beq	fp,r22,c01c <___vfprintf_internal_r+0x718>
    bc2c:	88800117 	ldw	r2,4(r17)
    bc30:	8009883a 	mov	r4,r16
    bc34:	880b883a 	mov	r5,r17
    bc38:	d98008c4 	addi	r6,sp,35
    bc3c:	01c00044 	movi	r7,1
    bc40:	103ee83a 	callr	r2
    bc44:	103ff726 	beq	r2,zero,bc24 <___vfprintf_internal_r+0x320>
    bc48:	04bfffc4 	movi	r18,-1
    bc4c:	003f6206 	br	b9d8 <___vfprintf_internal_r+0xd4>
    bc50:	05000204 	movi	r20,8
    bc54:	d9400e17 	ldw	r5,56(sp)
    bc58:	2d400017 	ldw	r21,0(r5)
    bc5c:	29400104 	addi	r5,r5,4
    bc60:	d9400e15 	stw	r5,56(sp)
    bc64:	d8000d15 	stw	zero,52(sp)
    bc68:	d8001215 	stw	zero,72(sp)
    bc6c:	d823883a 	mov	r17,sp
    bc70:	a83fc926 	beq	r21,zero,bb98 <___vfprintf_internal_r+0x294>
    bc74:	05800244 	movi	r22,9
    bc78:	dc001115 	stw	r16,68(sp)
    bc7c:	df001417 	ldw	fp,80(sp)
    bc80:	00000506 	br	bc98 <___vfprintf_internal_r+0x394>
    bc84:	15400c04 	addi	r21,r2,48
    bc88:	8d400005 	stb	r21,0(r17)
    bc8c:	802b883a 	mov	r21,r16
    bc90:	8c400044 	addi	r17,r17,1
    bc94:	80000f26 	beq	r16,zero,bcd4 <___vfprintf_internal_r+0x3d0>
    bc98:	a809883a 	mov	r4,r21
    bc9c:	a00b883a 	mov	r5,r20
    bca0:	000b12c0 	call	b12c <__udivsi3>
    bca4:	a009883a 	mov	r4,r20
    bca8:	100b883a 	mov	r5,r2
    bcac:	1021883a 	mov	r16,r2
    bcb0:	000b13c0 	call	b13c <__mulsi3>
    bcb4:	a885c83a 	sub	r2,r21,r2
    bcb8:	b0bff20e 	bge	r22,r2,bc84 <___vfprintf_internal_r+0x380>
    bcbc:	e0000e26 	beq	fp,zero,bcf8 <___vfprintf_internal_r+0x3f4>
    bcc0:	15400dc4 	addi	r21,r2,55
    bcc4:	8d400005 	stb	r21,0(r17)
    bcc8:	802b883a 	mov	r21,r16
    bccc:	8c400044 	addi	r17,r17,1
    bcd0:	803ff11e 	bne	r16,zero,bc98 <___vfprintf_internal_r+0x394>
    bcd4:	d9000b17 	ldw	r4,44(sp)
    bcd8:	8eebc83a 	sub	r21,r17,sp
    bcdc:	dc001117 	ldw	r16,68(sp)
    bce0:	2545c83a 	sub	r2,r4,r21
    bce4:	d809883a 	mov	r4,sp
    bce8:	00bfb90e 	bge	zero,r2,bbd0 <___vfprintf_internal_r+0x2cc>
    bcec:	d8c00a17 	ldw	r3,40(sp)
    bcf0:	88ffae36 	bltu	r17,r3,bbac <___vfprintf_internal_r+0x2a8>
    bcf4:	003fb606 	br	bbd0 <___vfprintf_internal_r+0x2cc>
    bcf8:	154015c4 	addi	r21,r2,87
    bcfc:	003fe206 	br	bc88 <___vfprintf_internal_r+0x384>
    bd00:	00c00044 	movi	r3,1
    bd04:	013fffc4 	movi	r4,-1
    bd08:	d8c00d15 	stw	r3,52(sp)
    bd0c:	d9000b15 	stw	r4,44(sp)
    bd10:	d8001415 	stw	zero,80(sp)
    bd14:	05000284 	movi	r20,10
    bd18:	d9000c15 	stw	r4,48(sp)
    bd1c:	d8001315 	stw	zero,76(sp)
    bd20:	d8001015 	stw	zero,64(sp)
    bd24:	182b883a 	mov	r21,r3
    bd28:	003f1106 	br	b970 <___vfprintf_internal_r+0x6c>
    bd2c:	00c00044 	movi	r3,1
    bd30:	d8c01315 	stw	r3,76(sp)
    bd34:	054000c4 	movi	r21,3
    bd38:	003f0d06 	br	b970 <___vfprintf_internal_r+0x6c>
    bd3c:	d8c01117 	ldw	r3,68(sp)
    bd40:	dc001517 	ldw	r16,84(sp)
    bd44:	8805883a 	mov	r2,r17
    bd48:	90e5883a 	add	r18,r18,r3
    bd4c:	b823883a 	mov	r17,r23
    bd50:	102f883a 	mov	r23,r2
    bd54:	d8c01217 	ldw	r3,72(sp)
    bd58:	18000a26 	beq	r3,zero,bd84 <___vfprintf_internal_r+0x480>
    bd5c:	b8800117 	ldw	r2,4(r23)
    bd60:	d9000f17 	ldw	r4,60(sp)
    bd64:	00c00b44 	movi	r3,45
    bd68:	d8c00905 	stb	r3,36(sp)
    bd6c:	b80b883a 	mov	r5,r23
    bd70:	d9800904 	addi	r6,sp,36
    bd74:	01c00044 	movi	r7,1
    bd78:	103ee83a 	callr	r2
    bd7c:	103fb21e 	bne	r2,zero,bc48 <___vfprintf_internal_r+0x344>
    bd80:	94800044 	addi	r18,r18,1
    bd84:	8d6dc83a 	sub	r22,r17,r21
    bd88:	057f4d0e 	bge	zero,r21,bac0 <___vfprintf_internal_r+0x1bc>
    bd8c:	dd400f17 	ldw	r21,60(sp)
    bd90:	00000206 	br	bd9c <___vfprintf_internal_r+0x498>
    bd94:	94800044 	addi	r18,r18,1
    bd98:	8dbf4926 	beq	r17,r22,bac0 <___vfprintf_internal_r+0x1bc>
    bd9c:	8c7fffc4 	addi	r17,r17,-1
    bda0:	88c00003 	ldbu	r3,0(r17)
    bda4:	b8800117 	ldw	r2,4(r23)
    bda8:	a809883a 	mov	r4,r21
    bdac:	d8c00905 	stb	r3,36(sp)
    bdb0:	b80b883a 	mov	r5,r23
    bdb4:	d9800904 	addi	r6,sp,36
    bdb8:	01c00044 	movi	r7,1
    bdbc:	103ee83a 	callr	r2
    bdc0:	103ff426 	beq	r2,zero,bd94 <___vfprintf_internal_r+0x490>
    bdc4:	04bfffc4 	movi	r18,-1
    bdc8:	003f0306 	br	b9d8 <___vfprintf_internal_r+0xd4>
    bdcc:	dd401015 	stw	r21,64(sp)
    bdd0:	05400084 	movi	r21,2
    bdd4:	003ee606 	br	b970 <___vfprintf_internal_r+0x6c>
    bdd8:	0005883a 	mov	r2,zero
    bddc:	003f2806 	br	ba80 <___vfprintf_internal_r+0x17c>
    bde0:	0005883a 	mov	r2,zero
    bde4:	003f1606 	br	ba40 <___vfprintf_internal_r+0x13c>
    bde8:	d8c01117 	ldw	r3,68(sp)
    bdec:	00ffd90e 	bge	zero,r3,bd54 <___vfprintf_internal_r+0x450>
    bdf0:	00800804 	movi	r2,32
    bdf4:	d8800885 	stb	r2,34(sp)
    bdf8:	b805883a 	mov	r2,r23
    bdfc:	dc001515 	stw	r16,84(sp)
    be00:	882f883a 	mov	r23,r17
    be04:	1f3fffc4 	addi	fp,r3,-1
    be08:	05bfffc4 	movi	r22,-1
    be0c:	dc000f17 	ldw	r16,60(sp)
    be10:	1023883a 	mov	r17,r2
    be14:	00000206 	br	be20 <___vfprintf_internal_r+0x51c>
    be18:	e73fffc4 	addi	fp,fp,-1
    be1c:	e5bfc726 	beq	fp,r22,bd3c <___vfprintf_internal_r+0x438>
    be20:	88800117 	ldw	r2,4(r17)
    be24:	8009883a 	mov	r4,r16
    be28:	880b883a 	mov	r5,r17
    be2c:	d9800884 	addi	r6,sp,34
    be30:	01c00044 	movi	r7,1
    be34:	103ee83a 	callr	r2
    be38:	103ff726 	beq	r2,zero,be18 <___vfprintf_internal_r+0x514>
    be3c:	04bfffc4 	movi	r18,-1
    be40:	003ee506 	br	b9d8 <___vfprintf_internal_r+0xd4>
    be44:	01000044 	movi	r4,1
    be48:	d9000b15 	stw	r4,44(sp)
    be4c:	003f1806 	br	bab0 <___vfprintf_internal_r+0x1ac>
    be50:	b8c00117 	ldw	r3,4(r23)
    be54:	d9000f17 	ldw	r4,60(sp)
    be58:	d8800905 	stb	r2,36(sp)
    be5c:	b80b883a 	mov	r5,r23
    be60:	d9800904 	addi	r6,sp,36
    be64:	a80f883a 	mov	r7,r21
    be68:	183ee83a 	callr	r3
    be6c:	103f761e 	bne	r2,zero,bc48 <___vfprintf_internal_r+0x344>
    be70:	94800044 	addi	r18,r18,1
    be74:	002b883a 	mov	r21,zero
    be78:	003ebd06 	br	b970 <___vfprintf_internal_r+0x6c>
    be7c:	00c00044 	movi	r3,1
    be80:	d8c01415 	stw	r3,80(sp)
    be84:	05000404 	movi	r20,16
    be88:	003f7206 	br	bc54 <___vfprintf_internal_r+0x350>
    be8c:	d9000c17 	ldw	r4,48(sp)
    be90:	9900420e 	bge	r19,r4,bf9c <___vfprintf_internal_r+0x698>
    be94:	df000f17 	ldw	fp,60(sp)
    be98:	25bfffc4 	addi	r22,r4,-1
    be9c:	00800804 	movi	r2,32
    bea0:	d8800845 	stb	r2,33(sp)
    bea4:	b023883a 	mov	r17,r22
    bea8:	057fffc4 	movi	r21,-1
    beac:	8c7fffc4 	addi	r17,r17,-1
    beb0:	8d403926 	beq	r17,r21,bf98 <___vfprintf_internal_r+0x694>
    beb4:	b8800117 	ldw	r2,4(r23)
    beb8:	e009883a 	mov	r4,fp
    bebc:	b80b883a 	mov	r5,r23
    bec0:	d9800844 	addi	r6,sp,33
    bec4:	01c00044 	movi	r7,1
    bec8:	103ee83a 	callr	r2
    becc:	103ff726 	beq	r2,zero,beac <___vfprintf_internal_r+0x5a8>
    bed0:	04bfffc4 	movi	r18,-1
    bed4:	003ec006 	br	b9d8 <___vfprintf_internal_r+0xd4>
    bed8:	d9000e17 	ldw	r4,56(sp)
    bedc:	d8c00e17 	ldw	r3,56(sp)
    bee0:	21000017 	ldw	r4,0(r4)
    bee4:	18c00104 	addi	r3,r3,4
    bee8:	d8c00e15 	stw	r3,56(sp)
    beec:	d9001215 	stw	r4,72(sp)
    bef0:	000b8dc0 	call	b8dc <strlen>
    bef4:	d9000c17 	ldw	r4,48(sp)
    bef8:	102d883a 	mov	r22,r2
    befc:	20b9c83a 	sub	fp,r4,r2
    bf00:	07001b0e 	bge	zero,fp,bf70 <___vfprintf_internal_r+0x66c>
    bf04:	00800804 	movi	r2,32
    bf08:	d8800805 	stb	r2,32(sp)
    bf0c:	b805883a 	mov	r2,r23
    bf10:	dc001115 	stw	r16,68(sp)
    bf14:	b02f883a 	mov	r23,r22
    bf18:	e47fffc4 	addi	r17,fp,-1
    bf1c:	902d883a 	mov	r22,r18
    bf20:	057fffc4 	movi	r21,-1
    bf24:	dc000f17 	ldw	r16,60(sp)
    bf28:	1025883a 	mov	r18,r2
    bf2c:	00000206 	br	bf38 <___vfprintf_internal_r+0x634>
    bf30:	8c7fffc4 	addi	r17,r17,-1
    bf34:	8d400826 	beq	r17,r21,bf58 <___vfprintf_internal_r+0x654>
    bf38:	90800117 	ldw	r2,4(r18)
    bf3c:	8009883a 	mov	r4,r16
    bf40:	900b883a 	mov	r5,r18
    bf44:	d9800804 	addi	r6,sp,32
    bf48:	01c00044 	movi	r7,1
    bf4c:	103ee83a 	callr	r2
    bf50:	103ff726 	beq	r2,zero,bf30 <___vfprintf_internal_r+0x62c>
    bf54:	003f3c06 	br	bc48 <___vfprintf_internal_r+0x344>
    bf58:	dc001117 	ldw	r16,68(sp)
    bf5c:	9005883a 	mov	r2,r18
    bf60:	b025883a 	mov	r18,r22
    bf64:	9725883a 	add	r18,r18,fp
    bf68:	b82d883a 	mov	r22,r23
    bf6c:	102f883a 	mov	r23,r2
    bf70:	b8800117 	ldw	r2,4(r23)
    bf74:	d9000f17 	ldw	r4,60(sp)
    bf78:	d9801217 	ldw	r6,72(sp)
    bf7c:	b80b883a 	mov	r5,r23
    bf80:	b00f883a 	mov	r7,r22
    bf84:	103ee83a 	callr	r2
    bf88:	103f2f1e 	bne	r2,zero,bc48 <___vfprintf_internal_r+0x344>
    bf8c:	95a5883a 	add	r18,r18,r22
    bf90:	002b883a 	mov	r21,zero
    bf94:	003e7606 	br	b970 <___vfprintf_internal_r+0x6c>
    bf98:	95a5883a 	add	r18,r18,r22
    bf9c:	d9400e17 	ldw	r5,56(sp)
    bfa0:	b8800117 	ldw	r2,4(r23)
    bfa4:	d9000f17 	ldw	r4,60(sp)
    bfa8:	28c00017 	ldw	r3,0(r5)
    bfac:	d9800904 	addi	r6,sp,36
    bfb0:	b80b883a 	mov	r5,r23
    bfb4:	d8c00905 	stb	r3,36(sp)
    bfb8:	d8c00e17 	ldw	r3,56(sp)
    bfbc:	01c00044 	movi	r7,1
    bfc0:	1c400104 	addi	r17,r3,4
    bfc4:	103ee83a 	callr	r2
    bfc8:	103f1f1e 	bne	r2,zero,bc48 <___vfprintf_internal_r+0x344>
    bfcc:	94800044 	addi	r18,r18,1
    bfd0:	dc400e15 	stw	r17,56(sp)
    bfd4:	002b883a 	mov	r21,zero
    bfd8:	003e6506 	br	b970 <___vfprintf_internal_r+0x6c>
    bfdc:	b8800117 	ldw	r2,4(r23)
    bfe0:	d9000f17 	ldw	r4,60(sp)
    bfe4:	00c00b44 	movi	r3,45
    bfe8:	d8c00905 	stb	r3,36(sp)
    bfec:	b80b883a 	mov	r5,r23
    bff0:	d9800904 	addi	r6,sp,36
    bff4:	01c00044 	movi	r7,1
    bff8:	103ee83a 	callr	r2
    bffc:	103f121e 	bne	r2,zero,bc48 <___vfprintf_internal_r+0x344>
    c000:	d8c01117 	ldw	r3,68(sp)
    c004:	94800044 	addi	r18,r18,1
    c008:	00fefc16 	blt	zero,r3,bbfc <___vfprintf_internal_r+0x2f8>
    c00c:	003f5d06 	br	bd84 <___vfprintf_internal_r+0x480>
    c010:	056bc83a 	sub	r21,zero,r21
    c014:	d8c01215 	stw	r3,72(sp)
    c018:	003f1406 	br	bc6c <___vfprintf_internal_r+0x368>
    c01c:	d8c01117 	ldw	r3,68(sp)
    c020:	8805883a 	mov	r2,r17
    c024:	dc001217 	ldw	r16,72(sp)
    c028:	b823883a 	mov	r17,r23
    c02c:	90e5883a 	add	r18,r18,r3
    c030:	102f883a 	mov	r23,r2
    c034:	003f5306 	br	bd84 <___vfprintf_internal_r+0x480>

0000c038 <__vfprintf_internal>:
    c038:	00800074 	movhi	r2,1
    c03c:	10b81904 	addi	r2,r2,-8092
    c040:	2007883a 	mov	r3,r4
    c044:	11000017 	ldw	r4,0(r2)
    c048:	2805883a 	mov	r2,r5
    c04c:	300f883a 	mov	r7,r6
    c050:	180b883a 	mov	r5,r3
    c054:	100d883a 	mov	r6,r2
    c058:	000b9041 	jmpi	b904 <___vfprintf_internal_r>

0000c05c <__sfvwrite_small_dev>:
    c05c:	2880000b 	ldhu	r2,0(r5)
    c060:	defffa04 	addi	sp,sp,-24
    c064:	dcc00315 	stw	r19,12(sp)
    c068:	10c0020c 	andi	r3,r2,8
    c06c:	18ffffcc 	andi	r3,r3,65535
    c070:	18e0001c 	xori	r3,r3,32768
    c074:	dc800215 	stw	r18,8(sp)
    c078:	dc400115 	stw	r17,4(sp)
    c07c:	dfc00515 	stw	ra,20(sp)
    c080:	dd000415 	stw	r20,16(sp)
    c084:	dc000015 	stw	r16,0(sp)
    c088:	18e00004 	addi	r3,r3,-32768
    c08c:	2825883a 	mov	r18,r5
    c090:	2027883a 	mov	r19,r4
    c094:	3023883a 	mov	r17,r6
    c098:	18002626 	beq	r3,zero,c134 <__sfvwrite_small_dev+0xd8>
    c09c:	2940008f 	ldh	r5,2(r5)
    c0a0:	28001016 	blt	r5,zero,c0e4 <__sfvwrite_small_dev+0x88>
    c0a4:	01c01a0e 	bge	zero,r7,c110 <__sfvwrite_small_dev+0xb4>
    c0a8:	3821883a 	mov	r16,r7
    c0ac:	05010004 	movi	r20,1024
    c0b0:	00000306 	br	c0c0 <__sfvwrite_small_dev+0x64>
    c0b4:	88a3883a 	add	r17,r17,r2
    c0b8:	0400150e 	bge	zero,r16,c110 <__sfvwrite_small_dev+0xb4>
    c0bc:	9140008f 	ldh	r5,2(r18)
    c0c0:	880d883a 	mov	r6,r17
    c0c4:	9809883a 	mov	r4,r19
    c0c8:	800f883a 	mov	r7,r16
    c0cc:	a400010e 	bge	r20,r16,c0d4 <__sfvwrite_small_dev+0x78>
    c0d0:	01c10004 	movi	r7,1024
    c0d4:	000c13c0 	call	c13c <_write_r>
    c0d8:	80a1c83a 	sub	r16,r16,r2
    c0dc:	00bff516 	blt	zero,r2,c0b4 <__sfvwrite_small_dev+0x58>
    c0e0:	9080000b 	ldhu	r2,0(r18)
    c0e4:	10801014 	ori	r2,r2,64
    c0e8:	9080000d 	sth	r2,0(r18)
    c0ec:	00bfffc4 	movi	r2,-1
    c0f0:	dfc00517 	ldw	ra,20(sp)
    c0f4:	dd000417 	ldw	r20,16(sp)
    c0f8:	dcc00317 	ldw	r19,12(sp)
    c0fc:	dc800217 	ldw	r18,8(sp)
    c100:	dc400117 	ldw	r17,4(sp)
    c104:	dc000017 	ldw	r16,0(sp)
    c108:	dec00604 	addi	sp,sp,24
    c10c:	f800283a 	ret
    c110:	0005883a 	mov	r2,zero
    c114:	dfc00517 	ldw	ra,20(sp)
    c118:	dd000417 	ldw	r20,16(sp)
    c11c:	dcc00317 	ldw	r19,12(sp)
    c120:	dc800217 	ldw	r18,8(sp)
    c124:	dc400117 	ldw	r17,4(sp)
    c128:	dc000017 	ldw	r16,0(sp)
    c12c:	dec00604 	addi	sp,sp,24
    c130:	f800283a 	ret
    c134:	00bfffc4 	movi	r2,-1
    c138:	003fed06 	br	c0f0 <__sfvwrite_small_dev+0x94>

0000c13c <_write_r>:
    c13c:	defffd04 	addi	sp,sp,-12
    c140:	dc400115 	stw	r17,4(sp)
    c144:	dc000015 	stw	r16,0(sp)
    c148:	2023883a 	mov	r17,r4
    c14c:	04000074 	movhi	r16,1
    c150:	84390304 	addi	r16,r16,-7156
    c154:	2809883a 	mov	r4,r5
    c158:	300b883a 	mov	r5,r6
    c15c:	380d883a 	mov	r6,r7
    c160:	dfc00215 	stw	ra,8(sp)
    c164:	80000015 	stw	zero,0(r16)
    c168:	000c4fc0 	call	c4fc <write>
    c16c:	00ffffc4 	movi	r3,-1
    c170:	10c00526 	beq	r2,r3,c188 <_write_r+0x4c>
    c174:	dfc00217 	ldw	ra,8(sp)
    c178:	dc400117 	ldw	r17,4(sp)
    c17c:	dc000017 	ldw	r16,0(sp)
    c180:	dec00304 	addi	sp,sp,12
    c184:	f800283a 	ret
    c188:	80c00017 	ldw	r3,0(r16)
    c18c:	183ff926 	beq	r3,zero,c174 <_write_r+0x38>
    c190:	88c00015 	stw	r3,0(r17)
    c194:	dfc00217 	ldw	ra,8(sp)
    c198:	dc400117 	ldw	r17,4(sp)
    c19c:	dc000017 	ldw	r16,0(sp)
    c1a0:	dec00304 	addi	sp,sp,12
    c1a4:	f800283a 	ret

0000c1a8 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
    c1a8:	defff004 	addi	sp,sp,-64
    c1ac:	df000f15 	stw	fp,60(sp)
    c1b0:	df000f04 	addi	fp,sp,60
    c1b4:	e13ffd15 	stw	r4,-12(fp)
    c1b8:	e17ffe15 	stw	r5,-8(fp)
    c1bc:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
    c1c0:	00bffa84 	movi	r2,-22
    c1c4:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    c1c8:	e0bffd17 	ldw	r2,-12(fp)
    c1cc:	10800828 	cmpgeui	r2,r2,32
    c1d0:	10005c1e 	bne	r2,zero,c344 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    c1d4:	0005303a 	rdctl	r2,status
    c1d8:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    c1dc:	e0fff317 	ldw	r3,-52(fp)
    c1e0:	00bfff84 	movi	r2,-2
    c1e4:	1884703a 	and	r2,r3,r2
    c1e8:	1001703a 	wrctl	status,r2
  
  return context;
    c1ec:	e0bff317 	ldw	r2,-52(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
    c1f0:	e0bff215 	stw	r2,-56(fp)

    alt_irq[id].handler = handler;
    c1f4:	00c00074 	movhi	r3,1
    c1f8:	18fb7604 	addi	r3,r3,-4648
    c1fc:	e0bffd17 	ldw	r2,-12(fp)
    c200:	100490fa 	slli	r2,r2,3
    c204:	1885883a 	add	r2,r3,r2
    c208:	e0ffff17 	ldw	r3,-4(fp)
    c20c:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
    c210:	00c00074 	movhi	r3,1
    c214:	18fb7604 	addi	r3,r3,-4648
    c218:	e0bffd17 	ldw	r2,-12(fp)
    c21c:	100490fa 	slli	r2,r2,3
    c220:	1885883a 	add	r2,r3,r2
    c224:	10800104 	addi	r2,r2,4
    c228:	e0fffe17 	ldw	r3,-8(fp)
    c22c:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    c230:	e0bfff17 	ldw	r2,-4(fp)
    c234:	10001f26 	beq	r2,zero,c2b4 <alt_irq_register+0x10c>
    c238:	e0bffd17 	ldw	r2,-12(fp)
    c23c:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    c240:	0005303a 	rdctl	r2,status
    c244:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    c248:	e0fff517 	ldw	r3,-44(fp)
    c24c:	00bfff84 	movi	r2,-2
    c250:	1884703a 	and	r2,r3,r2
    c254:	1001703a 	wrctl	status,r2
  
  return context;
    c258:	e0bff517 	ldw	r2,-44(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    c25c:	e0bff615 	stw	r2,-40(fp)

  alt_irq_active |= (1 << id);
    c260:	e0bff417 	ldw	r2,-48(fp)
    c264:	00c00044 	movi	r3,1
    c268:	1884983a 	sll	r2,r3,r2
    c26c:	1007883a 	mov	r3,r2
    c270:	00800074 	movhi	r2,1
    c274:	10b90404 	addi	r2,r2,-7152
    c278:	10800017 	ldw	r2,0(r2)
    c27c:	1886b03a 	or	r3,r3,r2
    c280:	00800074 	movhi	r2,1
    c284:	10b90404 	addi	r2,r2,-7152
    c288:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    c28c:	00800074 	movhi	r2,1
    c290:	10b90404 	addi	r2,r2,-7152
    c294:	10800017 	ldw	r2,0(r2)
    c298:	100170fa 	wrctl	ienable,r2
    c29c:	e0bff617 	ldw	r2,-40(fp)
    c2a0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    c2a4:	e0bff717 	ldw	r2,-36(fp)
    c2a8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    c2ac:	0005883a 	mov	r2,zero
    c2b0:	00001f06 	br	c330 <alt_irq_register+0x188>
    c2b4:	e0bffd17 	ldw	r2,-12(fp)
    c2b8:	e0bff815 	stw	r2,-32(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    c2bc:	0005303a 	rdctl	r2,status
    c2c0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    c2c4:	e0fff917 	ldw	r3,-28(fp)
    c2c8:	00bfff84 	movi	r2,-2
    c2cc:	1884703a 	and	r2,r3,r2
    c2d0:	1001703a 	wrctl	status,r2
  
  return context;
    c2d4:	e0bff917 	ldw	r2,-28(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    c2d8:	e0bffa15 	stw	r2,-24(fp)

  alt_irq_active &= ~(1 << id);
    c2dc:	e0bff817 	ldw	r2,-32(fp)
    c2e0:	00c00044 	movi	r3,1
    c2e4:	1884983a 	sll	r2,r3,r2
    c2e8:	0084303a 	nor	r2,zero,r2
    c2ec:	1007883a 	mov	r3,r2
    c2f0:	00800074 	movhi	r2,1
    c2f4:	10b90404 	addi	r2,r2,-7152
    c2f8:	10800017 	ldw	r2,0(r2)
    c2fc:	1886703a 	and	r3,r3,r2
    c300:	00800074 	movhi	r2,1
    c304:	10b90404 	addi	r2,r2,-7152
    c308:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    c30c:	00800074 	movhi	r2,1
    c310:	10b90404 	addi	r2,r2,-7152
    c314:	10800017 	ldw	r2,0(r2)
    c318:	100170fa 	wrctl	ienable,r2
    c31c:	e0bffa17 	ldw	r2,-24(fp)
    c320:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    c324:	e0bffb17 	ldw	r2,-20(fp)
    c328:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    c32c:	0005883a 	mov	r2,zero
    c330:	e0bff115 	stw	r2,-60(fp)
    c334:	e0bff217 	ldw	r2,-56(fp)
    c338:	e0bffc15 	stw	r2,-16(fp)
    c33c:	e0bffc17 	ldw	r2,-16(fp)
    c340:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
    c344:	e0bff117 	ldw	r2,-60(fp)
}
    c348:	e037883a 	mov	sp,fp
    c34c:	df000017 	ldw	fp,0(sp)
    c350:	dec00104 	addi	sp,sp,4
    c354:	f800283a 	ret

0000c358 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    c358:	defffc04 	addi	sp,sp,-16
    c35c:	df000315 	stw	fp,12(sp)
    c360:	df000304 	addi	fp,sp,12
    c364:	e13ffd15 	stw	r4,-12(fp)
    c368:	e17ffe15 	stw	r5,-8(fp)
    c36c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    c370:	e0fffe17 	ldw	r3,-8(fp)
    c374:	e0bffd17 	ldw	r2,-12(fp)
    c378:	18800e26 	beq	r3,r2,c3b4 <alt_load_section+0x5c>
  {
    while( to != end )
    c37c:	00000a06 	br	c3a8 <alt_load_section+0x50>
    {
      *to++ = *from++;
    c380:	e0bffd17 	ldw	r2,-12(fp)
    c384:	10c00017 	ldw	r3,0(r2)
    c388:	e0bffe17 	ldw	r2,-8(fp)
    c38c:	10c00015 	stw	r3,0(r2)
    c390:	e0bffe17 	ldw	r2,-8(fp)
    c394:	10800104 	addi	r2,r2,4
    c398:	e0bffe15 	stw	r2,-8(fp)
    c39c:	e0bffd17 	ldw	r2,-12(fp)
    c3a0:	10800104 	addi	r2,r2,4
    c3a4:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    c3a8:	e0fffe17 	ldw	r3,-8(fp)
    c3ac:	e0bfff17 	ldw	r2,-4(fp)
    c3b0:	18bff31e 	bne	r3,r2,c380 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
    c3b4:	e037883a 	mov	sp,fp
    c3b8:	df000017 	ldw	fp,0(sp)
    c3bc:	dec00104 	addi	sp,sp,4
    c3c0:	f800283a 	ret

0000c3c4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    c3c4:	defffe04 	addi	sp,sp,-8
    c3c8:	dfc00115 	stw	ra,4(sp)
    c3cc:	df000015 	stw	fp,0(sp)
    c3d0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    c3d4:	01000074 	movhi	r4,1
    c3d8:	21382304 	addi	r4,r4,-8052
    c3dc:	01400074 	movhi	r5,1
    c3e0:	29775104 	addi	r5,r5,-8892
    c3e4:	01800074 	movhi	r6,1
    c3e8:	31b82304 	addi	r6,r6,-8052
    c3ec:	000c3580 	call	c358 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    c3f0:	01000074 	movhi	r4,1
    c3f4:	21200804 	addi	r4,r4,-32736
    c3f8:	01400074 	movhi	r5,1
    c3fc:	29600804 	addi	r5,r5,-32736
    c400:	01800074 	movhi	r6,1
    c404:	31a06f04 	addi	r6,r6,-32324
    c408:	000c3580 	call	c358 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    c40c:	01000074 	movhi	r4,1
    c410:	2136c804 	addi	r4,r4,-9440
    c414:	01400074 	movhi	r5,1
    c418:	2976c804 	addi	r5,r5,-9440
    c41c:	01800074 	movhi	r6,1
    c420:	31b75104 	addi	r6,r6,-8892
    c424:	000c3580 	call	c358 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    c428:	000ce0c0 	call	ce0c <alt_dcache_flush_all>
  alt_icache_flush_all();
    c42c:	000cf440 	call	cf44 <alt_icache_flush_all>
}
    c430:	e037883a 	mov	sp,fp
    c434:	dfc00117 	ldw	ra,4(sp)
    c438:	df000017 	ldw	fp,0(sp)
    c43c:	dec00204 	addi	sp,sp,8
    c440:	f800283a 	ret

0000c444 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    c444:	defffd04 	addi	sp,sp,-12
    c448:	dfc00215 	stw	ra,8(sp)
    c44c:	df000115 	stw	fp,4(sp)
    c450:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    c454:	0009883a 	mov	r4,zero
    c458:	000c6240 	call	c624 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    c45c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    c460:	000c6580 	call	c658 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    c464:	01000074 	movhi	r4,1
    c468:	21374304 	addi	r4,r4,-8948
    c46c:	01400074 	movhi	r5,1
    c470:	29774304 	addi	r5,r5,-8948
    c474:	01800074 	movhi	r6,1
    c478:	31b74304 	addi	r6,r6,-8948
    c47c:	000d0540 	call	d054 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    c480:	d120fc17 	ldw	r4,-31760(gp)
    c484:	d0e0fd17 	ldw	r3,-31756(gp)
    c488:	d0a0fe17 	ldw	r2,-31752(gp)
    c48c:	180b883a 	mov	r5,r3
    c490:	100d883a 	mov	r6,r2
    c494:	00087e80 	call	87e8 <main>
    c498:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    c49c:	01000044 	movi	r4,1
    c4a0:	000cd400 	call	cd40 <close>
  exit (result);
    c4a4:	e13fff17 	ldw	r4,-4(fp)
    c4a8:	000d8a40 	call	d8a4 <exit>

0000c4ac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    c4ac:	defffe04 	addi	sp,sp,-8
    c4b0:	dfc00115 	stw	ra,4(sp)
    c4b4:	df000015 	stw	fp,0(sp)
    c4b8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    c4bc:	00800074 	movhi	r2,1
    c4c0:	10b82004 	addi	r2,r2,-8064
    c4c4:	10800017 	ldw	r2,0(r2)
    c4c8:	10000526 	beq	r2,zero,c4e0 <alt_get_errno+0x34>
    c4cc:	00800074 	movhi	r2,1
    c4d0:	10b82004 	addi	r2,r2,-8064
    c4d4:	10800017 	ldw	r2,0(r2)
    c4d8:	103ee83a 	callr	r2
    c4dc:	00000206 	br	c4e8 <alt_get_errno+0x3c>
    c4e0:	00800074 	movhi	r2,1
    c4e4:	10b90304 	addi	r2,r2,-7156
}
    c4e8:	e037883a 	mov	sp,fp
    c4ec:	dfc00117 	ldw	ra,4(sp)
    c4f0:	df000017 	ldw	fp,0(sp)
    c4f4:	dec00204 	addi	sp,sp,8
    c4f8:	f800283a 	ret

0000c4fc <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    c4fc:	defff904 	addi	sp,sp,-28
    c500:	dfc00615 	stw	ra,24(sp)
    c504:	df000515 	stw	fp,20(sp)
    c508:	df000504 	addi	fp,sp,20
    c50c:	e13ffd15 	stw	r4,-12(fp)
    c510:	e17ffe15 	stw	r5,-8(fp)
    c514:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    c518:	e0bffd17 	ldw	r2,-12(fp)
    c51c:	10000716 	blt	r2,zero,c53c <write+0x40>
    c520:	e13ffd17 	ldw	r4,-12(fp)
    c524:	01400304 	movi	r5,12
    c528:	000b13c0 	call	b13c <__mulsi3>
    c52c:	00c00074 	movhi	r3,1
    c530:	18f7a904 	addi	r3,r3,-8540
    c534:	10c5883a 	add	r2,r2,r3
    c538:	00000106 	br	c540 <write+0x44>
    c53c:	0005883a 	mov	r2,zero
    c540:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    c544:	e0bffb17 	ldw	r2,-20(fp)
    c548:	10001f26 	beq	r2,zero,c5c8 <write+0xcc>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    c54c:	e0bffb17 	ldw	r2,-20(fp)
    c550:	10800217 	ldw	r2,8(r2)
    c554:	108000cc 	andi	r2,r2,3
    c558:	10001726 	beq	r2,zero,c5b8 <write+0xbc>
    c55c:	e0bffb17 	ldw	r2,-20(fp)
    c560:	10800017 	ldw	r2,0(r2)
    c564:	10800617 	ldw	r2,24(r2)
    c568:	10001326 	beq	r2,zero,c5b8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    c56c:	e0bffb17 	ldw	r2,-20(fp)
    c570:	10800017 	ldw	r2,0(r2)
    c574:	10c00617 	ldw	r3,24(r2)
    c578:	e0bfff17 	ldw	r2,-4(fp)
    c57c:	e13ffb17 	ldw	r4,-20(fp)
    c580:	e17ffe17 	ldw	r5,-8(fp)
    c584:	100d883a 	mov	r6,r2
    c588:	183ee83a 	callr	r3
    c58c:	e0bffc15 	stw	r2,-16(fp)
    c590:	e0bffc17 	ldw	r2,-16(fp)
    c594:	1000060e 	bge	r2,zero,c5b0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
    c598:	000c4ac0 	call	c4ac <alt_get_errno>
    c59c:	e0fffc17 	ldw	r3,-16(fp)
    c5a0:	00c7c83a 	sub	r3,zero,r3
    c5a4:	10c00015 	stw	r3,0(r2)
        return -1;
    c5a8:	00bfffc4 	movi	r2,-1
    c5ac:	00000a06 	br	c5d8 <write+0xdc>
      }
      return rval;
    c5b0:	e0bffc17 	ldw	r2,-16(fp)
    c5b4:	00000806 	br	c5d8 <write+0xdc>
    }
    else
    {
      ALT_ERRNO = EACCES;
    c5b8:	000c4ac0 	call	c4ac <alt_get_errno>
    c5bc:	00c00344 	movi	r3,13
    c5c0:	10c00015 	stw	r3,0(r2)
    c5c4:	00000306 	br	c5d4 <write+0xd8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    c5c8:	000c4ac0 	call	c4ac <alt_get_errno>
    c5cc:	00c01444 	movi	r3,81
    c5d0:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    c5d4:	00bfffc4 	movi	r2,-1
}
    c5d8:	e037883a 	mov	sp,fp
    c5dc:	dfc00117 	ldw	ra,4(sp)
    c5e0:	df000017 	ldw	fp,0(sp)
    c5e4:	dec00204 	addi	sp,sp,8
    c5e8:	f800283a 	ret

0000c5ec <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    c5ec:	defffd04 	addi	sp,sp,-12
    c5f0:	dfc00215 	stw	ra,8(sp)
    c5f4:	df000115 	stw	fp,4(sp)
    c5f8:	df000104 	addi	fp,sp,4
    c5fc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    c600:	e13fff17 	ldw	r4,-4(fp)
    c604:	01400074 	movhi	r5,1
    c608:	29781d04 	addi	r5,r5,-8076
    c60c:	000cea40 	call	cea4 <alt_dev_llist_insert>
}
    c610:	e037883a 	mov	sp,fp
    c614:	dfc00117 	ldw	ra,4(sp)
    c618:	df000017 	ldw	fp,0(sp)
    c61c:	dec00204 	addi	sp,sp,8
    c620:	f800283a 	ret

0000c624 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    c624:	defffd04 	addi	sp,sp,-12
    c628:	dfc00215 	stw	ra,8(sp)
    c62c:	df000115 	stw	fp,4(sp)
    c630:	df000104 	addi	fp,sp,4
    c634:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
    c638:	000d5800 	call	d580 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    c63c:	00800044 	movi	r2,1
    c640:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    c644:	e037883a 	mov	sp,fp
    c648:	dfc00117 	ldw	ra,4(sp)
    c64c:	df000017 	ldw	fp,0(sp)
    c650:	dec00204 	addi	sp,sp,8
    c654:	f800283a 	ret

0000c658 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    c658:	defffe04 	addi	sp,sp,-8
    c65c:	dfc00115 	stw	ra,4(sp)
    c660:	df000015 	stw	fp,0(sp)
    c664:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_CLOCK_TIMER, sys_clock_timer);
    c668:	01000074 	movhi	r4,1
    c66c:	21050804 	addi	r4,r4,5152
    c670:	000b883a 	mov	r5,zero
    c674:	01800044 	movi	r6,1
    c678:	01c0fa04 	movi	r7,1000
    c67c:	000c9740 	call	c974 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    c680:	01000074 	movhi	r4,1
    c684:	21378904 	addi	r4,r4,-8668
    c688:	000c5ec0 	call	c5ec <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    c68c:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
    c690:	01000074 	movhi	r4,1
    c694:	21379404 	addi	r4,r4,-8624
    c698:	000c5ec0 	call	c5ec <alt_dev_reg>
}
    c69c:	e037883a 	mov	sp,fp
    c6a0:	dfc00117 	ldw	ra,4(sp)
    c6a4:	df000017 	ldw	fp,0(sp)
    c6a8:	dec00204 	addi	sp,sp,8
    c6ac:	f800283a 	ret

0000c6b0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    c6b0:	defffa04 	addi	sp,sp,-24
    c6b4:	dfc00515 	stw	ra,20(sp)
    c6b8:	df000415 	stw	fp,16(sp)
    c6bc:	df000404 	addi	fp,sp,16
    c6c0:	e13ffd15 	stw	r4,-12(fp)
    c6c4:	e17ffe15 	stw	r5,-8(fp)
    c6c8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    c6cc:	e0bffd17 	ldw	r2,-12(fp)
    c6d0:	10800017 	ldw	r2,0(r2)
    c6d4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    c6d8:	e0bffc17 	ldw	r2,-16(fp)
    c6dc:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    c6e0:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    c6e4:	10800217 	ldw	r2,8(r2)
    c6e8:	1809883a 	mov	r4,r3
    c6ec:	e17ffe17 	ldw	r5,-8(fp)
    c6f0:	e1bfff17 	ldw	r6,-4(fp)
    c6f4:	100f883a 	mov	r7,r2
    c6f8:	000c7700 	call	c770 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    c6fc:	e037883a 	mov	sp,fp
    c700:	dfc00117 	ldw	ra,4(sp)
    c704:	df000017 	ldw	fp,0(sp)
    c708:	dec00204 	addi	sp,sp,8
    c70c:	f800283a 	ret

0000c710 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    c710:	defffa04 	addi	sp,sp,-24
    c714:	dfc00515 	stw	ra,20(sp)
    c718:	df000415 	stw	fp,16(sp)
    c71c:	df000404 	addi	fp,sp,16
    c720:	e13ffd15 	stw	r4,-12(fp)
    c724:	e17ffe15 	stw	r5,-8(fp)
    c728:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    c72c:	e0bffd17 	ldw	r2,-12(fp)
    c730:	10800017 	ldw	r2,0(r2)
    c734:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    c738:	e0bffc17 	ldw	r2,-16(fp)
    c73c:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    c740:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    c744:	10800217 	ldw	r2,8(r2)
    c748:	1809883a 	mov	r4,r3
    c74c:	e17ffe17 	ldw	r5,-8(fp)
    c750:	e1bfff17 	ldw	r6,-4(fp)
    c754:	100f883a 	mov	r7,r2
    c758:	000c8640 	call	c864 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    c75c:	e037883a 	mov	sp,fp
    c760:	dfc00117 	ldw	ra,4(sp)
    c764:	df000017 	ldw	fp,0(sp)
    c768:	dec00204 	addi	sp,sp,8
    c76c:	f800283a 	ret

0000c770 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
    c770:	defff704 	addi	sp,sp,-36
    c774:	df000815 	stw	fp,32(sp)
    c778:	df000804 	addi	fp,sp,32
    c77c:	e13ffc15 	stw	r4,-16(fp)
    c780:	e17ffd15 	stw	r5,-12(fp)
    c784:	e1bffe15 	stw	r6,-8(fp)
    c788:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
    c78c:	e0bffc17 	ldw	r2,-16(fp)
    c790:	10800017 	ldw	r2,0(r2)
    c794:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
    c798:	e0bffd17 	ldw	r2,-12(fp)
    c79c:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
    c7a0:	e0bffe17 	ldw	r2,-8(fp)
    c7a4:	e0fffd17 	ldw	r3,-12(fp)
    c7a8:	1885883a 	add	r2,r3,r2
    c7ac:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
    c7b0:	00001406 	br	c804 <altera_avalon_jtag_uart_read+0x94>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    c7b4:	e0bff917 	ldw	r2,-28(fp)
    c7b8:	10800037 	ldwio	r2,0(r2)
    c7bc:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
    c7c0:	e0bffb17 	ldw	r2,-20(fp)
    c7c4:	10a0000c 	andi	r2,r2,32768
    c7c8:	10000826 	beq	r2,zero,c7ec <altera_avalon_jtag_uart_read+0x7c>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    c7cc:	e0bffb17 	ldw	r2,-20(fp)
    c7d0:	1007883a 	mov	r3,r2
    c7d4:	e0bff817 	ldw	r2,-32(fp)
    c7d8:	10c00005 	stb	r3,0(r2)
    c7dc:	e0bff817 	ldw	r2,-32(fp)
    c7e0:	10800044 	addi	r2,r2,1
    c7e4:	e0bff815 	stw	r2,-32(fp)
    c7e8:	00000606 	br	c804 <altera_avalon_jtag_uart_read+0x94>
    else if (ptr != buffer)
    c7ec:	e0fff817 	ldw	r3,-32(fp)
    c7f0:	e0bffd17 	ldw	r2,-12(fp)
    c7f4:	1880071e 	bne	r3,r2,c814 <altera_avalon_jtag_uart_read+0xa4>
      break;
    else if(flags & O_NONBLOCK)
    c7f8:	e0bfff17 	ldw	r2,-4(fp)
    c7fc:	1090000c 	andi	r2,r2,16384
    c800:	1000061e 	bne	r2,zero,c81c <altera_avalon_jtag_uart_read+0xac>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
    c804:	e0fff817 	ldw	r3,-32(fp)
    c808:	e0bffa17 	ldw	r2,-24(fp)
    c80c:	18bfe936 	bltu	r3,r2,c7b4 <altera_avalon_jtag_uart_read+0x44>
    c810:	00000306 	br	c820 <altera_avalon_jtag_uart_read+0xb0>
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    c814:	0001883a 	nop
    c818:	00000106 	br	c820 <altera_avalon_jtag_uart_read+0xb0>
    else if(flags & O_NONBLOCK)
      break;   
    c81c:	0001883a 	nop
    
  }

  if (ptr != buffer)
    c820:	e0fff817 	ldw	r3,-32(fp)
    c824:	e0bffd17 	ldw	r2,-12(fp)
    c828:	18800426 	beq	r3,r2,c83c <altera_avalon_jtag_uart_read+0xcc>
    return ptr - buffer;
    c82c:	e0fff817 	ldw	r3,-32(fp)
    c830:	e0bffd17 	ldw	r2,-12(fp)
    c834:	1885c83a 	sub	r2,r3,r2
    c838:	00000606 	br	c854 <altera_avalon_jtag_uart_read+0xe4>
  else if (flags & O_NONBLOCK)
    c83c:	e0bfff17 	ldw	r2,-4(fp)
    c840:	1090000c 	andi	r2,r2,16384
    c844:	10000226 	beq	r2,zero,c850 <altera_avalon_jtag_uart_read+0xe0>
    return -EWOULDBLOCK;
    c848:	00bffd44 	movi	r2,-11
    c84c:	00000106 	br	c854 <altera_avalon_jtag_uart_read+0xe4>
  else
    return -EIO;
    c850:	00bffec4 	movi	r2,-5
}
    c854:	e037883a 	mov	sp,fp
    c858:	df000017 	ldw	fp,0(sp)
    c85c:	dec00104 	addi	sp,sp,4
    c860:	f800283a 	ret

0000c864 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    c864:	defff904 	addi	sp,sp,-28
    c868:	df000615 	stw	fp,24(sp)
    c86c:	df000604 	addi	fp,sp,24
    c870:	e13ffc15 	stw	r4,-16(fp)
    c874:	e17ffd15 	stw	r5,-12(fp)
    c878:	e1bffe15 	stw	r6,-8(fp)
    c87c:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
    c880:	e0bffc17 	ldw	r2,-16(fp)
    c884:	10800017 	ldw	r2,0(r2)
    c888:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
    c88c:	e0bffe17 	ldw	r2,-8(fp)
    c890:	e0fffd17 	ldw	r3,-12(fp)
    c894:	1885883a 	add	r2,r3,r2
    c898:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
    c89c:	00000f06 	br	c8dc <altera_avalon_jtag_uart_write+0x78>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    c8a0:	e0bffa17 	ldw	r2,-24(fp)
    c8a4:	10800104 	addi	r2,r2,4
    c8a8:	10800037 	ldwio	r2,0(r2)
    c8ac:	10bfffec 	andhi	r2,r2,65535
    c8b0:	10000a26 	beq	r2,zero,c8dc <altera_avalon_jtag_uart_write+0x78>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    c8b4:	e0bffa17 	ldw	r2,-24(fp)
    c8b8:	e0fffd17 	ldw	r3,-12(fp)
    c8bc:	18c00003 	ldbu	r3,0(r3)
    c8c0:	18c03fcc 	andi	r3,r3,255
    c8c4:	18c0201c 	xori	r3,r3,128
    c8c8:	18ffe004 	addi	r3,r3,-128
    c8cc:	e13ffd17 	ldw	r4,-12(fp)
    c8d0:	21000044 	addi	r4,r4,1
    c8d4:	e13ffd15 	stw	r4,-12(fp)
    c8d8:	10c00035 	stwio	r3,0(r2)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    c8dc:	e0fffd17 	ldw	r3,-12(fp)
    c8e0:	e0bffb17 	ldw	r2,-20(fp)
    c8e4:	18bfee36 	bltu	r3,r2,c8a0 <altera_avalon_jtag_uart_write+0x3c>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
    c8e8:	e0bffe17 	ldw	r2,-8(fp)
}
    c8ec:	e037883a 	mov	sp,fp
    c8f0:	df000017 	ldw	fp,0(sp)
    c8f4:	dec00104 	addi	sp,sp,4
    c8f8:	f800283a 	ret

0000c8fc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    c8fc:	defff904 	addi	sp,sp,-28
    c900:	dfc00615 	stw	ra,24(sp)
    c904:	df000515 	stw	fp,20(sp)
    c908:	df000504 	addi	fp,sp,20
    c90c:	e13ffe15 	stw	r4,-8(fp)
    c910:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    c914:	0007883a 	mov	r3,zero
    c918:	e0bffe17 	ldw	r2,-8(fp)
    c91c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    c920:	e0bffe17 	ldw	r2,-8(fp)
    c924:	10800104 	addi	r2,r2,4
    c928:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    c92c:	0005303a 	rdctl	r2,status
    c930:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    c934:	e0fffc17 	ldw	r3,-16(fp)
    c938:	00bfff84 	movi	r2,-2
    c93c:	1884703a 	and	r2,r3,r2
    c940:	1001703a 	wrctl	status,r2
  
  return context;
    c944:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    c948:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
    c94c:	000d47c0 	call	d47c <alt_tick>
    c950:	e0bffb17 	ldw	r2,-20(fp)
    c954:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    c958:	e0bffd17 	ldw	r2,-12(fp)
    c95c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    c960:	e037883a 	mov	sp,fp
    c964:	dfc00117 	ldw	ra,4(sp)
    c968:	df000017 	ldw	fp,0(sp)
    c96c:	dec00204 	addi	sp,sp,8
    c970:	f800283a 	ret

0000c974 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    c974:	defff904 	addi	sp,sp,-28
    c978:	dfc00615 	stw	ra,24(sp)
    c97c:	df000515 	stw	fp,20(sp)
    c980:	df000504 	addi	fp,sp,20
    c984:	e13ffc15 	stw	r4,-16(fp)
    c988:	e17ffd15 	stw	r5,-12(fp)
    c98c:	e1bffe15 	stw	r6,-8(fp)
    c990:	e1ffff15 	stw	r7,-4(fp)
    c994:	e0bfff17 	ldw	r2,-4(fp)
    c998:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    c99c:	00800074 	movhi	r2,1
    c9a0:	10b90804 	addi	r2,r2,-7136
    c9a4:	10800017 	ldw	r2,0(r2)
    c9a8:	1000041e 	bne	r2,zero,c9bc <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
    c9ac:	00800074 	movhi	r2,1
    c9b0:	10b90804 	addi	r2,r2,-7136
    c9b4:	e0fffb17 	ldw	r3,-20(fp)
    c9b8:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    c9bc:	e0bffc17 	ldw	r2,-16(fp)
    c9c0:	10800104 	addi	r2,r2,4
    c9c4:	00c001c4 	movi	r3,7
    c9c8:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    c9cc:	e13ffe17 	ldw	r4,-8(fp)
    c9d0:	e17ffc17 	ldw	r5,-16(fp)
    c9d4:	01800074 	movhi	r6,1
    c9d8:	31b23f04 	addi	r6,r6,-14084
    c9dc:	000c1a80 	call	c1a8 <alt_irq_register>
#endif  
}
    c9e0:	e037883a 	mov	sp,fp
    c9e4:	dfc00117 	ldw	ra,4(sp)
    c9e8:	df000017 	ldw	fp,0(sp)
    c9ec:	dec00204 	addi	sp,sp,8
    c9f0:	f800283a 	ret

0000c9f4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    c9f4:	defffa04 	addi	sp,sp,-24
    c9f8:	dfc00515 	stw	ra,20(sp)
    c9fc:	df000415 	stw	fp,16(sp)
    ca00:	df000404 	addi	fp,sp,16
    ca04:	e13ffd15 	stw	r4,-12(fp)
    ca08:	e17ffe15 	stw	r5,-8(fp)
    ca0c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    ca10:	e0bffd17 	ldw	r2,-12(fp)
    ca14:	10800017 	ldw	r2,0(r2)
    ca18:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    ca1c:	e0bffc17 	ldw	r2,-16(fp)
    ca20:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    ca24:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    ca28:	10800217 	ldw	r2,8(r2)
    ca2c:	1809883a 	mov	r4,r3
    ca30:	e17ffe17 	ldw	r5,-8(fp)
    ca34:	e1bfff17 	ldw	r6,-4(fp)
    ca38:	100f883a 	mov	r7,r2
    ca3c:	000cb040 	call	cb04 <altera_avalon_uart_read>
      fd->fd_flags);
}
    ca40:	e037883a 	mov	sp,fp
    ca44:	dfc00117 	ldw	ra,4(sp)
    ca48:	df000017 	ldw	fp,0(sp)
    ca4c:	dec00204 	addi	sp,sp,8
    ca50:	f800283a 	ret

0000ca54 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    ca54:	defffa04 	addi	sp,sp,-24
    ca58:	dfc00515 	stw	ra,20(sp)
    ca5c:	df000415 	stw	fp,16(sp)
    ca60:	df000404 	addi	fp,sp,16
    ca64:	e13ffd15 	stw	r4,-12(fp)
    ca68:	e17ffe15 	stw	r5,-8(fp)
    ca6c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    ca70:	e0bffd17 	ldw	r2,-12(fp)
    ca74:	10800017 	ldw	r2,0(r2)
    ca78:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    ca7c:	e0bffc17 	ldw	r2,-16(fp)
    ca80:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    ca84:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    ca88:	10800217 	ldw	r2,8(r2)
    ca8c:	1809883a 	mov	r4,r3
    ca90:	e17ffe17 	ldw	r5,-8(fp)
    ca94:	e1bfff17 	ldw	r6,-4(fp)
    ca98:	100f883a 	mov	r7,r2
    ca9c:	000cc140 	call	cc14 <altera_avalon_uart_write>
      fd->fd_flags);
}
    caa0:	e037883a 	mov	sp,fp
    caa4:	dfc00117 	ldw	ra,4(sp)
    caa8:	df000017 	ldw	fp,0(sp)
    caac:	dec00204 	addi	sp,sp,8
    cab0:	f800283a 	ret

0000cab4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    cab4:	defffe04 	addi	sp,sp,-8
    cab8:	dfc00115 	stw	ra,4(sp)
    cabc:	df000015 	stw	fp,0(sp)
    cac0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    cac4:	00800074 	movhi	r2,1
    cac8:	10b82004 	addi	r2,r2,-8064
    cacc:	10800017 	ldw	r2,0(r2)
    cad0:	10000526 	beq	r2,zero,cae8 <alt_get_errno+0x34>
    cad4:	00800074 	movhi	r2,1
    cad8:	10b82004 	addi	r2,r2,-8064
    cadc:	10800017 	ldw	r2,0(r2)
    cae0:	103ee83a 	callr	r2
    cae4:	00000206 	br	caf0 <alt_get_errno+0x3c>
    cae8:	00800074 	movhi	r2,1
    caec:	10b90304 	addi	r2,r2,-7156
}
    caf0:	e037883a 	mov	sp,fp
    caf4:	dfc00117 	ldw	ra,4(sp)
    caf8:	df000017 	ldw	fp,0(sp)
    cafc:	dec00204 	addi	sp,sp,8
    cb00:	f800283a 	ret

0000cb04 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    cb04:	defff804 	addi	sp,sp,-32
    cb08:	dfc00715 	stw	ra,28(sp)
    cb0c:	df000615 	stw	fp,24(sp)
    cb10:	df000604 	addi	fp,sp,24
    cb14:	e13ffc15 	stw	r4,-16(fp)
    cb18:	e17ffd15 	stw	r5,-12(fp)
    cb1c:	e1bffe15 	stw	r6,-8(fp)
    cb20:	e1ffff15 	stw	r7,-4(fp)
  int block;
  unsigned int status;

  block = !(flags & O_NONBLOCK);
    cb24:	e0bfff17 	ldw	r2,-4(fp)
    cb28:	1090000c 	andi	r2,r2,16384
    cb2c:	1005003a 	cmpeq	r2,r2,zero
    cb30:	10803fcc 	andi	r2,r2,255
    cb34:	e0bffa15 	stw	r2,-24(fp)

  do
  {
    status = IORD_ALTERA_AVALON_UART_STATUS(sp->base);
    cb38:	e0bffc17 	ldw	r2,-16(fp)
    cb3c:	10800017 	ldw	r2,0(r2)
    cb40:	10800204 	addi	r2,r2,8
    cb44:	10800037 	ldwio	r2,0(r2)
    cb48:	e0bffb15 	stw	r2,-20(fp)

    /* clear any error flags */

    IOWR_ALTERA_AVALON_UART_STATUS(sp->base, 0);
    cb4c:	e0bffc17 	ldw	r2,-16(fp)
    cb50:	10800017 	ldw	r2,0(r2)
    cb54:	10800204 	addi	r2,r2,8
    cb58:	0007883a 	mov	r3,zero
    cb5c:	10c00035 	stwio	r3,0(r2)

    if (status & ALTERA_AVALON_UART_CONTROL_RRDY_MSK)
    cb60:	e0bffb17 	ldw	r2,-20(fp)
    cb64:	1080200c 	andi	r2,r2,128
    cb68:	10000b26 	beq	r2,zero,cb98 <altera_avalon_uart_read+0x94>
    {
      ptr[0] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    cb6c:	e0bffc17 	ldw	r2,-16(fp)
    cb70:	10800017 	ldw	r2,0(r2)
    cb74:	10800037 	ldwio	r2,0(r2)
    cb78:	1007883a 	mov	r3,r2
    cb7c:	e0bffd17 	ldw	r2,-12(fp)
    cb80:	10c00005 	stb	r3,0(r2)

      if (!(status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    cb84:	e0bffb17 	ldw	r2,-20(fp)
    cb88:	108000cc 	andi	r2,r2,3
    cb8c:	1000021e 	bne	r2,zero,cb98 <altera_avalon_uart_read+0x94>
      ALTERA_AVALON_UART_STATUS_FE_MSK)))
      {
        return 1;
    cb90:	00800044 	movi	r2,1
    cb94:	00000606 	br	cbb0 <altera_avalon_uart_read+0xac>
      }
    }
  }
  while (block);
    cb98:	e0bffa17 	ldw	r2,-24(fp)
    cb9c:	103fe61e 	bne	r2,zero,cb38 <altera_avalon_uart_read+0x34>

  ALT_ERRNO = EWOULDBLOCK;
    cba0:	000cab40 	call	cab4 <alt_get_errno>
    cba4:	00c002c4 	movi	r3,11
    cba8:	10c00015 	stw	r3,0(r2)
 
  return 0;
    cbac:	0005883a 	mov	r2,zero
}
    cbb0:	e037883a 	mov	sp,fp
    cbb4:	dfc00117 	ldw	ra,4(sp)
    cbb8:	df000017 	ldw	fp,0(sp)
    cbbc:	dec00204 	addi	sp,sp,8
    cbc0:	f800283a 	ret

0000cbc4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    cbc4:	defffe04 	addi	sp,sp,-8
    cbc8:	dfc00115 	stw	ra,4(sp)
    cbcc:	df000015 	stw	fp,0(sp)
    cbd0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    cbd4:	00800074 	movhi	r2,1
    cbd8:	10b82004 	addi	r2,r2,-8064
    cbdc:	10800017 	ldw	r2,0(r2)
    cbe0:	10000526 	beq	r2,zero,cbf8 <alt_get_errno+0x34>
    cbe4:	00800074 	movhi	r2,1
    cbe8:	10b82004 	addi	r2,r2,-8064
    cbec:	10800017 	ldw	r2,0(r2)
    cbf0:	103ee83a 	callr	r2
    cbf4:	00000206 	br	cc00 <alt_get_errno+0x3c>
    cbf8:	00800074 	movhi	r2,1
    cbfc:	10b90304 	addi	r2,r2,-7156
}
    cc00:	e037883a 	mov	sp,fp
    cc04:	dfc00117 	ldw	ra,4(sp)
    cc08:	df000017 	ldw	fp,0(sp)
    cc0c:	dec00204 	addi	sp,sp,8
    cc10:	f800283a 	ret

0000cc14 <altera_avalon_uart_write>:
 */

int 
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    cc14:	defff704 	addi	sp,sp,-36
    cc18:	dfc00815 	stw	ra,32(sp)
    cc1c:	df000715 	stw	fp,28(sp)
    cc20:	df000704 	addi	fp,sp,28
    cc24:	e13ffc15 	stw	r4,-16(fp)
    cc28:	e17ffd15 	stw	r5,-12(fp)
    cc2c:	e1bffe15 	stw	r6,-8(fp)
    cc30:	e1ffff15 	stw	r7,-4(fp)
  int block;
  unsigned int status;
  int count;

  block = !(flags & O_NONBLOCK);
    cc34:	e0bfff17 	ldw	r2,-4(fp)
    cc38:	1090000c 	andi	r2,r2,16384
    cc3c:	1005003a 	cmpeq	r2,r2,zero
    cc40:	10803fcc 	andi	r2,r2,255
    cc44:	e0bffa15 	stw	r2,-24(fp)
  count = len;
    cc48:	e0bffe17 	ldw	r2,-8(fp)
    cc4c:	e0bff915 	stw	r2,-28(fp)

  do
  {
    status = IORD_ALTERA_AVALON_UART_STATUS(sp->base);
    cc50:	e0bffc17 	ldw	r2,-16(fp)
    cc54:	10800017 	ldw	r2,0(r2)
    cc58:	10800204 	addi	r2,r2,8
    cc5c:	10800037 	ldwio	r2,0(r2)
    cc60:	e0bffb15 	stw	r2,-20(fp)
   
    if (status & ALTERA_AVALON_UART_STATUS_TRDY_MSK)
    cc64:	e0bffb17 	ldw	r2,-20(fp)
    cc68:	1080100c 	andi	r2,r2,64
    cc6c:	10000f26 	beq	r2,zero,ccac <altera_avalon_uart_write+0x98>
    {
      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, *ptr++);
    cc70:	e0bffc17 	ldw	r2,-16(fp)
    cc74:	10800017 	ldw	r2,0(r2)
    cc78:	10800104 	addi	r2,r2,4
    cc7c:	e0fffd17 	ldw	r3,-12(fp)
    cc80:	18c00003 	ldbu	r3,0(r3)
    cc84:	18c03fcc 	andi	r3,r3,255
    cc88:	18c0201c 	xori	r3,r3,128
    cc8c:	18ffe004 	addi	r3,r3,-128
    cc90:	e13ffd17 	ldw	r4,-12(fp)
    cc94:	21000044 	addi	r4,r4,1
    cc98:	e13ffd15 	stw	r4,-12(fp)
    cc9c:	10c00035 	stwio	r3,0(r2)
      count--;
    cca0:	e0bff917 	ldw	r2,-28(fp)
    cca4:	10bfffc4 	addi	r2,r2,-1
    cca8:	e0bff915 	stw	r2,-28(fp)
    }
  }
  while (block && count);
    ccac:	e0bffa17 	ldw	r2,-24(fp)
    ccb0:	10000226 	beq	r2,zero,ccbc <altera_avalon_uart_write+0xa8>
    ccb4:	e0bff917 	ldw	r2,-28(fp)
    ccb8:	103fe51e 	bne	r2,zero,cc50 <altera_avalon_uart_write+0x3c>

  if (count)
    ccbc:	e0bff917 	ldw	r2,-28(fp)
    ccc0:	10000326 	beq	r2,zero,ccd0 <altera_avalon_uart_write+0xbc>
  {
    ALT_ERRNO = EWOULDBLOCK;
    ccc4:	000cbc40 	call	cbc4 <alt_get_errno>
    ccc8:	00c002c4 	movi	r3,11
    cccc:	10c00015 	stw	r3,0(r2)
  }

  return (len - count);
    ccd0:	e0fffe17 	ldw	r3,-8(fp)
    ccd4:	e0bff917 	ldw	r2,-28(fp)
    ccd8:	1885c83a 	sub	r2,r3,r2
}
    ccdc:	e037883a 	mov	sp,fp
    cce0:	dfc00117 	ldw	ra,4(sp)
    cce4:	df000017 	ldw	fp,0(sp)
    cce8:	dec00204 	addi	sp,sp,8
    ccec:	f800283a 	ret

0000ccf0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ccf0:	defffe04 	addi	sp,sp,-8
    ccf4:	dfc00115 	stw	ra,4(sp)
    ccf8:	df000015 	stw	fp,0(sp)
    ccfc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    cd00:	00800074 	movhi	r2,1
    cd04:	10b82004 	addi	r2,r2,-8064
    cd08:	10800017 	ldw	r2,0(r2)
    cd0c:	10000526 	beq	r2,zero,cd24 <alt_get_errno+0x34>
    cd10:	00800074 	movhi	r2,1
    cd14:	10b82004 	addi	r2,r2,-8064
    cd18:	10800017 	ldw	r2,0(r2)
    cd1c:	103ee83a 	callr	r2
    cd20:	00000206 	br	cd2c <alt_get_errno+0x3c>
    cd24:	00800074 	movhi	r2,1
    cd28:	10b90304 	addi	r2,r2,-7156
}
    cd2c:	e037883a 	mov	sp,fp
    cd30:	dfc00117 	ldw	ra,4(sp)
    cd34:	df000017 	ldw	fp,0(sp)
    cd38:	dec00204 	addi	sp,sp,8
    cd3c:	f800283a 	ret

0000cd40 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    cd40:	defffb04 	addi	sp,sp,-20
    cd44:	dfc00415 	stw	ra,16(sp)
    cd48:	df000315 	stw	fp,12(sp)
    cd4c:	df000304 	addi	fp,sp,12
    cd50:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    cd54:	e0bfff17 	ldw	r2,-4(fp)
    cd58:	10000716 	blt	r2,zero,cd78 <close+0x38>
    cd5c:	e13fff17 	ldw	r4,-4(fp)
    cd60:	01400304 	movi	r5,12
    cd64:	000b13c0 	call	b13c <__mulsi3>
    cd68:	00c00074 	movhi	r3,1
    cd6c:	18f7a904 	addi	r3,r3,-8540
    cd70:	10c5883a 	add	r2,r2,r3
    cd74:	00000106 	br	cd7c <close+0x3c>
    cd78:	0005883a 	mov	r2,zero
    cd7c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    cd80:	e0bffd17 	ldw	r2,-12(fp)
    cd84:	10001826 	beq	r2,zero,cde8 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    cd88:	e0bffd17 	ldw	r2,-12(fp)
    cd8c:	10800017 	ldw	r2,0(r2)
    cd90:	10800417 	ldw	r2,16(r2)
    cd94:	10000626 	beq	r2,zero,cdb0 <close+0x70>
    cd98:	e0bffd17 	ldw	r2,-12(fp)
    cd9c:	10800017 	ldw	r2,0(r2)
    cda0:	10800417 	ldw	r2,16(r2)
    cda4:	e13ffd17 	ldw	r4,-12(fp)
    cda8:	103ee83a 	callr	r2
    cdac:	00000106 	br	cdb4 <close+0x74>
    cdb0:	0005883a 	mov	r2,zero
    cdb4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    cdb8:	e13fff17 	ldw	r4,-4(fp)
    cdbc:	000d3640 	call	d364 <alt_release_fd>
    if (rval < 0)
    cdc0:	e0bffe17 	ldw	r2,-8(fp)
    cdc4:	1000060e 	bge	r2,zero,cde0 <close+0xa0>
    {
      ALT_ERRNO = -rval;
    cdc8:	000ccf00 	call	ccf0 <alt_get_errno>
    cdcc:	e0fffe17 	ldw	r3,-8(fp)
    cdd0:	00c7c83a 	sub	r3,zero,r3
    cdd4:	10c00015 	stw	r3,0(r2)
      return -1;
    cdd8:	00bfffc4 	movi	r2,-1
    cddc:	00000606 	br	cdf8 <close+0xb8>
    }
    return 0;
    cde0:	0005883a 	mov	r2,zero
    cde4:	00000406 	br	cdf8 <close+0xb8>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    cde8:	000ccf00 	call	ccf0 <alt_get_errno>
    cdec:	00c01444 	movi	r3,81
    cdf0:	10c00015 	stw	r3,0(r2)
    return -1;
    cdf4:	00bfffc4 	movi	r2,-1
  }
}
    cdf8:	e037883a 	mov	sp,fp
    cdfc:	dfc00117 	ldw	ra,4(sp)
    ce00:	df000017 	ldw	fp,0(sp)
    ce04:	dec00204 	addi	sp,sp,8
    ce08:	f800283a 	ret

0000ce0c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    ce0c:	deffff04 	addi	sp,sp,-4
    ce10:	df000015 	stw	fp,0(sp)
    ce14:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    ce18:	e037883a 	mov	sp,fp
    ce1c:	df000017 	ldw	fp,0(sp)
    ce20:	dec00104 	addi	sp,sp,4
    ce24:	f800283a 	ret

0000ce28 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    ce28:	defffc04 	addi	sp,sp,-16
    ce2c:	df000315 	stw	fp,12(sp)
    ce30:	df000304 	addi	fp,sp,12
    ce34:	e13ffd15 	stw	r4,-12(fp)
    ce38:	e17ffe15 	stw	r5,-8(fp)
    ce3c:	e1bfff15 	stw	r6,-4(fp)
  return len;
    ce40:	e0bfff17 	ldw	r2,-4(fp)
}
    ce44:	e037883a 	mov	sp,fp
    ce48:	df000017 	ldw	fp,0(sp)
    ce4c:	dec00104 	addi	sp,sp,4
    ce50:	f800283a 	ret

0000ce54 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ce54:	defffe04 	addi	sp,sp,-8
    ce58:	dfc00115 	stw	ra,4(sp)
    ce5c:	df000015 	stw	fp,0(sp)
    ce60:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    ce64:	00800074 	movhi	r2,1
    ce68:	10b82004 	addi	r2,r2,-8064
    ce6c:	10800017 	ldw	r2,0(r2)
    ce70:	10000526 	beq	r2,zero,ce88 <alt_get_errno+0x34>
    ce74:	00800074 	movhi	r2,1
    ce78:	10b82004 	addi	r2,r2,-8064
    ce7c:	10800017 	ldw	r2,0(r2)
    ce80:	103ee83a 	callr	r2
    ce84:	00000206 	br	ce90 <alt_get_errno+0x3c>
    ce88:	00800074 	movhi	r2,1
    ce8c:	10b90304 	addi	r2,r2,-7156
}
    ce90:	e037883a 	mov	sp,fp
    ce94:	dfc00117 	ldw	ra,4(sp)
    ce98:	df000017 	ldw	fp,0(sp)
    ce9c:	dec00204 	addi	sp,sp,8
    cea0:	f800283a 	ret

0000cea4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    cea4:	defffa04 	addi	sp,sp,-24
    cea8:	dfc00515 	stw	ra,20(sp)
    ceac:	df000415 	stw	fp,16(sp)
    ceb0:	df000404 	addi	fp,sp,16
    ceb4:	e13ffe15 	stw	r4,-8(fp)
    ceb8:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    cebc:	e0bffe17 	ldw	r2,-8(fp)
    cec0:	10000326 	beq	r2,zero,ced0 <alt_dev_llist_insert+0x2c>
    cec4:	e0bffe17 	ldw	r2,-8(fp)
    cec8:	10800217 	ldw	r2,8(r2)
    cecc:	1000051e 	bne	r2,zero,cee4 <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
    ced0:	000ce540 	call	ce54 <alt_get_errno>
    ced4:	00c00584 	movi	r3,22
    ced8:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    cedc:	00bffa84 	movi	r2,-22
    cee0:	00001306 	br	cf30 <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    cee4:	e0bffe17 	ldw	r2,-8(fp)
    cee8:	e0ffff17 	ldw	r3,-4(fp)
    ceec:	e0fffc15 	stw	r3,-16(fp)
    cef0:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    cef4:	e0bffd17 	ldw	r2,-12(fp)
    cef8:	e0fffc17 	ldw	r3,-16(fp)
    cefc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    cf00:	e0bffc17 	ldw	r2,-16(fp)
    cf04:	10c00017 	ldw	r3,0(r2)
    cf08:	e0bffd17 	ldw	r2,-12(fp)
    cf0c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    cf10:	e0bffc17 	ldw	r2,-16(fp)
    cf14:	10800017 	ldw	r2,0(r2)
    cf18:	e0fffd17 	ldw	r3,-12(fp)
    cf1c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    cf20:	e0bffc17 	ldw	r2,-16(fp)
    cf24:	e0fffd17 	ldw	r3,-12(fp)
    cf28:	10c00015 	stw	r3,0(r2)

  return 0;  
    cf2c:	0005883a 	mov	r2,zero
}
    cf30:	e037883a 	mov	sp,fp
    cf34:	dfc00117 	ldw	ra,4(sp)
    cf38:	df000017 	ldw	fp,0(sp)
    cf3c:	dec00204 	addi	sp,sp,8
    cf40:	f800283a 	ret

0000cf44 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    cf44:	defffe04 	addi	sp,sp,-8
    cf48:	dfc00115 	stw	ra,4(sp)
    cf4c:	df000015 	stw	fp,0(sp)
    cf50:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    cf54:	0009883a 	mov	r4,zero
    cf58:	01420004 	movi	r5,2048
    cf5c:	000d8180 	call	d818 <alt_icache_flush>
#endif
}
    cf60:	e037883a 	mov	sp,fp
    cf64:	dfc00117 	ldw	ra,4(sp)
    cf68:	df000017 	ldw	fp,0(sp)
    cf6c:	dec00204 	addi	sp,sp,8
    cf70:	f800283a 	ret

0000cf74 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    cf74:	defff804 	addi	sp,sp,-32
    cf78:	dfc00715 	stw	ra,28(sp)
    cf7c:	df000615 	stw	fp,24(sp)
    cf80:	dc000515 	stw	r16,20(sp)
    cf84:	df000504 	addi	fp,sp,20
    cf88:	e13ffc15 	stw	r4,-16(fp)
    cf8c:	e17ffd15 	stw	r5,-12(fp)
    cf90:	e1bffe15 	stw	r6,-8(fp)
    cf94:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    cf98:	e13ffd17 	ldw	r4,-12(fp)
    cf9c:	e17ffe17 	ldw	r5,-8(fp)
    cfa0:	e1bfff17 	ldw	r6,-4(fp)
    cfa4:	000d20c0 	call	d20c <open>
    cfa8:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    cfac:	e0bffb17 	ldw	r2,-20(fp)
    cfb0:	10002216 	blt	r2,zero,d03c <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    cfb4:	04000074 	movhi	r16,1
    cfb8:	8437a904 	addi	r16,r16,-8540
    cfbc:	e0bffb17 	ldw	r2,-20(fp)
    cfc0:	1009883a 	mov	r4,r2
    cfc4:	01400304 	movi	r5,12
    cfc8:	000b13c0 	call	b13c <__mulsi3>
    cfcc:	8085883a 	add	r2,r16,r2
    cfd0:	10c00017 	ldw	r3,0(r2)
    cfd4:	e0bffc17 	ldw	r2,-16(fp)
    cfd8:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    cfdc:	04000074 	movhi	r16,1
    cfe0:	8437a904 	addi	r16,r16,-8540
    cfe4:	e0bffb17 	ldw	r2,-20(fp)
    cfe8:	1009883a 	mov	r4,r2
    cfec:	01400304 	movi	r5,12
    cff0:	000b13c0 	call	b13c <__mulsi3>
    cff4:	8085883a 	add	r2,r16,r2
    cff8:	10800104 	addi	r2,r2,4
    cffc:	10c00017 	ldw	r3,0(r2)
    d000:	e0bffc17 	ldw	r2,-16(fp)
    d004:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    d008:	04000074 	movhi	r16,1
    d00c:	8437a904 	addi	r16,r16,-8540
    d010:	e0bffb17 	ldw	r2,-20(fp)
    d014:	1009883a 	mov	r4,r2
    d018:	01400304 	movi	r5,12
    d01c:	000b13c0 	call	b13c <__mulsi3>
    d020:	8085883a 	add	r2,r16,r2
    d024:	10800204 	addi	r2,r2,8
    d028:	10c00017 	ldw	r3,0(r2)
    d02c:	e0bffc17 	ldw	r2,-16(fp)
    d030:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    d034:	e13ffb17 	ldw	r4,-20(fp)
    d038:	000d3640 	call	d364 <alt_release_fd>
  }
} 
    d03c:	e037883a 	mov	sp,fp
    d040:	dfc00217 	ldw	ra,8(sp)
    d044:	df000117 	ldw	fp,4(sp)
    d048:	dc000017 	ldw	r16,0(sp)
    d04c:	dec00304 	addi	sp,sp,12
    d050:	f800283a 	ret

0000d054 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    d054:	defffb04 	addi	sp,sp,-20
    d058:	dfc00415 	stw	ra,16(sp)
    d05c:	df000315 	stw	fp,12(sp)
    d060:	df000304 	addi	fp,sp,12
    d064:	e13ffd15 	stw	r4,-12(fp)
    d068:	e17ffe15 	stw	r5,-8(fp)
    d06c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    d070:	01000074 	movhi	r4,1
    d074:	2137ac04 	addi	r4,r4,-8528
    d078:	e17ffd17 	ldw	r5,-12(fp)
    d07c:	01800044 	movi	r6,1
    d080:	01c07fc4 	movi	r7,511
    d084:	000cf740 	call	cf74 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    d088:	01000074 	movhi	r4,1
    d08c:	2137a904 	addi	r4,r4,-8540
    d090:	e17ffe17 	ldw	r5,-8(fp)
    d094:	000d883a 	mov	r6,zero
    d098:	01c07fc4 	movi	r7,511
    d09c:	000cf740 	call	cf74 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    d0a0:	01000074 	movhi	r4,1
    d0a4:	2137af04 	addi	r4,r4,-8516
    d0a8:	e17fff17 	ldw	r5,-4(fp)
    d0ac:	01800044 	movi	r6,1
    d0b0:	01c07fc4 	movi	r7,511
    d0b4:	000cf740 	call	cf74 <alt_open_fd>
}  
    d0b8:	e037883a 	mov	sp,fp
    d0bc:	dfc00117 	ldw	ra,4(sp)
    d0c0:	df000017 	ldw	fp,0(sp)
    d0c4:	dec00204 	addi	sp,sp,8
    d0c8:	f800283a 	ret

0000d0cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    d0cc:	defffe04 	addi	sp,sp,-8
    d0d0:	dfc00115 	stw	ra,4(sp)
    d0d4:	df000015 	stw	fp,0(sp)
    d0d8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    d0dc:	00800074 	movhi	r2,1
    d0e0:	10b82004 	addi	r2,r2,-8064
    d0e4:	10800017 	ldw	r2,0(r2)
    d0e8:	10000526 	beq	r2,zero,d100 <alt_get_errno+0x34>
    d0ec:	00800074 	movhi	r2,1
    d0f0:	10b82004 	addi	r2,r2,-8064
    d0f4:	10800017 	ldw	r2,0(r2)
    d0f8:	103ee83a 	callr	r2
    d0fc:	00000206 	br	d108 <alt_get_errno+0x3c>
    d100:	00800074 	movhi	r2,1
    d104:	10b90304 	addi	r2,r2,-7156
}
    d108:	e037883a 	mov	sp,fp
    d10c:	dfc00117 	ldw	ra,4(sp)
    d110:	df000017 	ldw	fp,0(sp)
    d114:	dec00204 	addi	sp,sp,8
    d118:	f800283a 	ret

0000d11c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    d11c:	defffb04 	addi	sp,sp,-20
    d120:	dfc00415 	stw	ra,16(sp)
    d124:	df000315 	stw	fp,12(sp)
    d128:	dc000215 	stw	r16,8(sp)
    d12c:	df000204 	addi	fp,sp,8
    d130:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    d134:	e0bfff17 	ldw	r2,-4(fp)
    d138:	10800217 	ldw	r2,8(r2)
    d13c:	10d00034 	orhi	r3,r2,16384
    d140:	e0bfff17 	ldw	r2,-4(fp)
    d144:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    d148:	e03ffe15 	stw	zero,-8(fp)
    d14c:	00002206 	br	d1d8 <alt_file_locked+0xbc>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    d150:	04000074 	movhi	r16,1
    d154:	8437a904 	addi	r16,r16,-8540
    d158:	e0bffe17 	ldw	r2,-8(fp)
    d15c:	1009883a 	mov	r4,r2
    d160:	01400304 	movi	r5,12
    d164:	000b13c0 	call	b13c <__mulsi3>
    d168:	8085883a 	add	r2,r16,r2
    d16c:	10c00017 	ldw	r3,0(r2)
    d170:	e0bfff17 	ldw	r2,-4(fp)
    d174:	10800017 	ldw	r2,0(r2)
    d178:	1880141e 	bne	r3,r2,d1cc <alt_file_locked+0xb0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    d17c:	04000074 	movhi	r16,1
    d180:	8437a904 	addi	r16,r16,-8540
    d184:	e0bffe17 	ldw	r2,-8(fp)
    d188:	1009883a 	mov	r4,r2
    d18c:	01400304 	movi	r5,12
    d190:	000b13c0 	call	b13c <__mulsi3>
    d194:	8085883a 	add	r2,r16,r2
    d198:	10800204 	addi	r2,r2,8
    d19c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    d1a0:	10000a0e 	bge	r2,zero,d1cc <alt_file_locked+0xb0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    d1a4:	e13ffe17 	ldw	r4,-8(fp)
    d1a8:	01400304 	movi	r5,12
    d1ac:	000b13c0 	call	b13c <__mulsi3>
    d1b0:	00c00074 	movhi	r3,1
    d1b4:	18f7a904 	addi	r3,r3,-8540
    d1b8:	10c7883a 	add	r3,r2,r3
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    d1bc:	e0bfff17 	ldw	r2,-4(fp)
    d1c0:	18800226 	beq	r3,r2,d1cc <alt_file_locked+0xb0>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    d1c4:	00bffcc4 	movi	r2,-13
    d1c8:	00000a06 	br	d1f4 <alt_file_locked+0xd8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    d1cc:	e0bffe17 	ldw	r2,-8(fp)
    d1d0:	10800044 	addi	r2,r2,1
    d1d4:	e0bffe15 	stw	r2,-8(fp)
    d1d8:	00800074 	movhi	r2,1
    d1dc:	10b81f04 	addi	r2,r2,-8068
    d1e0:	10800017 	ldw	r2,0(r2)
    d1e4:	1007883a 	mov	r3,r2
    d1e8:	e0bffe17 	ldw	r2,-8(fp)
    d1ec:	18bfd82e 	bgeu	r3,r2,d150 <alt_file_locked+0x34>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    d1f0:	0005883a 	mov	r2,zero
}
    d1f4:	e037883a 	mov	sp,fp
    d1f8:	dfc00217 	ldw	ra,8(sp)
    d1fc:	df000117 	ldw	fp,4(sp)
    d200:	dc000017 	ldw	r16,0(sp)
    d204:	dec00304 	addi	sp,sp,12
    d208:	f800283a 	ret

0000d20c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    d20c:	defff604 	addi	sp,sp,-40
    d210:	dfc00915 	stw	ra,36(sp)
    d214:	df000815 	stw	fp,32(sp)
    d218:	df000804 	addi	fp,sp,32
    d21c:	e13ffd15 	stw	r4,-12(fp)
    d220:	e17ffe15 	stw	r5,-8(fp)
    d224:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    d228:	00bfffc4 	movi	r2,-1
    d22c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    d230:	00bffb44 	movi	r2,-19
    d234:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    d238:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    d23c:	e13ffd17 	ldw	r4,-12(fp)
    d240:	01400074 	movhi	r5,1
    d244:	29781d04 	addi	r5,r5,-8076
    d248:	000d5a00 	call	d5a0 <alt_find_dev>
    d24c:	e0bff815 	stw	r2,-32(fp)
    d250:	e0bff817 	ldw	r2,-32(fp)
    d254:	1000051e 	bne	r2,zero,d26c <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    d258:	e13ffd17 	ldw	r4,-12(fp)
    d25c:	000d6300 	call	d630 <alt_find_file>
    d260:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    d264:	00800044 	movi	r2,1
    d268:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    d26c:	e0bff817 	ldw	r2,-32(fp)
    d270:	10002a26 	beq	r2,zero,d31c <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
    d274:	e13ff817 	ldw	r4,-32(fp)
    d278:	000d7440 	call	d744 <alt_get_fd>
    d27c:	e0bff915 	stw	r2,-28(fp)
    d280:	e0bff917 	ldw	r2,-28(fp)
    d284:	1000030e 	bge	r2,zero,d294 <open+0x88>
    {
      status = index;
    d288:	e0bff917 	ldw	r2,-28(fp)
    d28c:	e0bffa15 	stw	r2,-24(fp)
    d290:	00002406 	br	d324 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
    d294:	e13ff917 	ldw	r4,-28(fp)
    d298:	01400304 	movi	r5,12
    d29c:	000b13c0 	call	b13c <__mulsi3>
    d2a0:	00c00074 	movhi	r3,1
    d2a4:	18f7a904 	addi	r3,r3,-8540
    d2a8:	10c5883a 	add	r2,r2,r3
    d2ac:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    d2b0:	e0fffe17 	ldw	r3,-8(fp)
    d2b4:	00900034 	movhi	r2,16384
    d2b8:	10bfffc4 	addi	r2,r2,-1
    d2bc:	1886703a 	and	r3,r3,r2
    d2c0:	e0bffc17 	ldw	r2,-16(fp)
    d2c4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    d2c8:	e0bffb17 	ldw	r2,-20(fp)
    d2cc:	1000051e 	bne	r2,zero,d2e4 <open+0xd8>
    d2d0:	e13ffc17 	ldw	r4,-16(fp)
    d2d4:	000d11c0 	call	d11c <alt_file_locked>
    d2d8:	e0bffa15 	stw	r2,-24(fp)
    d2dc:	e0bffa17 	ldw	r2,-24(fp)
    d2e0:	10001016 	blt	r2,zero,d324 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    d2e4:	e0bff817 	ldw	r2,-32(fp)
    d2e8:	10800317 	ldw	r2,12(r2)
    d2ec:	10000826 	beq	r2,zero,d310 <open+0x104>
    d2f0:	e0bff817 	ldw	r2,-32(fp)
    d2f4:	10800317 	ldw	r2,12(r2)
    d2f8:	e13ffc17 	ldw	r4,-16(fp)
    d2fc:	e17ffd17 	ldw	r5,-12(fp)
    d300:	e1bffe17 	ldw	r6,-8(fp)
    d304:	e1ffff17 	ldw	r7,-4(fp)
    d308:	103ee83a 	callr	r2
    d30c:	00000106 	br	d314 <open+0x108>
    d310:	0005883a 	mov	r2,zero
    d314:	e0bffa15 	stw	r2,-24(fp)
    d318:	00000206 	br	d324 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
    d31c:	00bffb44 	movi	r2,-19
    d320:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    d324:	e0bffa17 	ldw	r2,-24(fp)
    d328:	1000080e 	bge	r2,zero,d34c <open+0x140>
  {
    alt_release_fd (index);  
    d32c:	e13ff917 	ldw	r4,-28(fp)
    d330:	000d3640 	call	d364 <alt_release_fd>
    ALT_ERRNO = -status;
    d334:	000d0cc0 	call	d0cc <alt_get_errno>
    d338:	e0fffa17 	ldw	r3,-24(fp)
    d33c:	00c7c83a 	sub	r3,zero,r3
    d340:	10c00015 	stw	r3,0(r2)
    return -1;
    d344:	00bfffc4 	movi	r2,-1
    d348:	00000106 	br	d350 <open+0x144>
  }
  
  /* return the reference upon success */

  return index;
    d34c:	e0bff917 	ldw	r2,-28(fp)
}
    d350:	e037883a 	mov	sp,fp
    d354:	dfc00117 	ldw	ra,4(sp)
    d358:	df000017 	ldw	fp,0(sp)
    d35c:	dec00204 	addi	sp,sp,8
    d360:	f800283a 	ret

0000d364 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    d364:	defffc04 	addi	sp,sp,-16
    d368:	dfc00315 	stw	ra,12(sp)
    d36c:	df000215 	stw	fp,8(sp)
    d370:	dc000115 	stw	r16,4(sp)
    d374:	df000104 	addi	fp,sp,4
    d378:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    d37c:	e0bfff17 	ldw	r2,-4(fp)
    d380:	108000d0 	cmplti	r2,r2,3
    d384:	1000111e 	bne	r2,zero,d3cc <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
    d388:	04000074 	movhi	r16,1
    d38c:	8437a904 	addi	r16,r16,-8540
    d390:	e0bfff17 	ldw	r2,-4(fp)
    d394:	1009883a 	mov	r4,r2
    d398:	01400304 	movi	r5,12
    d39c:	000b13c0 	call	b13c <__mulsi3>
    d3a0:	8085883a 	add	r2,r16,r2
    d3a4:	10800204 	addi	r2,r2,8
    d3a8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    d3ac:	04000074 	movhi	r16,1
    d3b0:	8437a904 	addi	r16,r16,-8540
    d3b4:	e0bfff17 	ldw	r2,-4(fp)
    d3b8:	1009883a 	mov	r4,r2
    d3bc:	01400304 	movi	r5,12
    d3c0:	000b13c0 	call	b13c <__mulsi3>
    d3c4:	8085883a 	add	r2,r16,r2
    d3c8:	10000015 	stw	zero,0(r2)
  }
}
    d3cc:	e037883a 	mov	sp,fp
    d3d0:	dfc00217 	ldw	ra,8(sp)
    d3d4:	df000117 	ldw	fp,4(sp)
    d3d8:	dc000017 	ldw	r16,0(sp)
    d3dc:	dec00304 	addi	sp,sp,12
    d3e0:	f800283a 	ret

0000d3e4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    d3e4:	defffa04 	addi	sp,sp,-24
    d3e8:	df000515 	stw	fp,20(sp)
    d3ec:	df000504 	addi	fp,sp,20
    d3f0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    d3f4:	0005303a 	rdctl	r2,status
    d3f8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    d3fc:	e0fffc17 	ldw	r3,-16(fp)
    d400:	00bfff84 	movi	r2,-2
    d404:	1884703a 	and	r2,r3,r2
    d408:	1001703a 	wrctl	status,r2
  
  return context;
    d40c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    d410:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    d414:	e0bfff17 	ldw	r2,-4(fp)
    d418:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    d41c:	e0bffd17 	ldw	r2,-12(fp)
    d420:	10800017 	ldw	r2,0(r2)
    d424:	e0fffd17 	ldw	r3,-12(fp)
    d428:	18c00117 	ldw	r3,4(r3)
    d42c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    d430:	e0bffd17 	ldw	r2,-12(fp)
    d434:	10800117 	ldw	r2,4(r2)
    d438:	e0fffd17 	ldw	r3,-12(fp)
    d43c:	18c00017 	ldw	r3,0(r3)
    d440:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    d444:	e0bffd17 	ldw	r2,-12(fp)
    d448:	e0fffd17 	ldw	r3,-12(fp)
    d44c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    d450:	e0bffd17 	ldw	r2,-12(fp)
    d454:	e0fffd17 	ldw	r3,-12(fp)
    d458:	10c00015 	stw	r3,0(r2)
    d45c:	e0bffb17 	ldw	r2,-20(fp)
    d460:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    d464:	e0bffe17 	ldw	r2,-8(fp)
    d468:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    d46c:	e037883a 	mov	sp,fp
    d470:	df000017 	ldw	fp,0(sp)
    d474:	dec00104 	addi	sp,sp,4
    d478:	f800283a 	ret

0000d47c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    d47c:	defffb04 	addi	sp,sp,-20
    d480:	dfc00415 	stw	ra,16(sp)
    d484:	df000315 	stw	fp,12(sp)
    d488:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    d48c:	d0a01817 	ldw	r2,-32672(gp)
    d490:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    d494:	d0a10017 	ldw	r2,-31744(gp)
    d498:	10800044 	addi	r2,r2,1
    d49c:	d0a10015 	stw	r2,-31744(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    d4a0:	00002e06 	br	d55c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    d4a4:	e0bffd17 	ldw	r2,-12(fp)
    d4a8:	10800017 	ldw	r2,0(r2)
    d4ac:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    d4b0:	e0bffd17 	ldw	r2,-12(fp)
    d4b4:	10800403 	ldbu	r2,16(r2)
    d4b8:	10803fcc 	andi	r2,r2,255
    d4bc:	10000426 	beq	r2,zero,d4d0 <alt_tick+0x54>
    d4c0:	d0a10017 	ldw	r2,-31744(gp)
    d4c4:	1000021e 	bne	r2,zero,d4d0 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    d4c8:	e0bffd17 	ldw	r2,-12(fp)
    d4cc:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    d4d0:	e0bffd17 	ldw	r2,-12(fp)
    d4d4:	10800217 	ldw	r2,8(r2)
    d4d8:	d0e10017 	ldw	r3,-31744(gp)
    d4dc:	18801d36 	bltu	r3,r2,d554 <alt_tick+0xd8>
    d4e0:	e0bffd17 	ldw	r2,-12(fp)
    d4e4:	10800403 	ldbu	r2,16(r2)
    d4e8:	10803fcc 	andi	r2,r2,255
    d4ec:	1000191e 	bne	r2,zero,d554 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    d4f0:	e0bffd17 	ldw	r2,-12(fp)
    d4f4:	10c00317 	ldw	r3,12(r2)
    d4f8:	e0bffd17 	ldw	r2,-12(fp)
    d4fc:	10800517 	ldw	r2,20(r2)
    d500:	1009883a 	mov	r4,r2
    d504:	183ee83a 	callr	r3
    d508:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    d50c:	e0bfff17 	ldw	r2,-4(fp)
    d510:	1000031e 	bne	r2,zero,d520 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    d514:	e13ffd17 	ldw	r4,-12(fp)
    d518:	000d3e40 	call	d3e4 <alt_alarm_stop>
    d51c:	00000d06 	br	d554 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    d520:	e0bffd17 	ldw	r2,-12(fp)
    d524:	10c00217 	ldw	r3,8(r2)
    d528:	e0bfff17 	ldw	r2,-4(fp)
    d52c:	1887883a 	add	r3,r3,r2
    d530:	e0bffd17 	ldw	r2,-12(fp)
    d534:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    d538:	e0bffd17 	ldw	r2,-12(fp)
    d53c:	10c00217 	ldw	r3,8(r2)
    d540:	d0a10017 	ldw	r2,-31744(gp)
    d544:	1880032e 	bgeu	r3,r2,d554 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    d548:	e0bffd17 	ldw	r2,-12(fp)
    d54c:	00c00044 	movi	r3,1
    d550:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    d554:	e0bffe17 	ldw	r2,-8(fp)
    d558:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    d55c:	e0fffd17 	ldw	r3,-12(fp)
    d560:	d0a01804 	addi	r2,gp,-32672
    d564:	18bfcf1e 	bne	r3,r2,d4a4 <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    d568:	0001883a 	nop
}
    d56c:	e037883a 	mov	sp,fp
    d570:	dfc00117 	ldw	ra,4(sp)
    d574:	df000017 	ldw	fp,0(sp)
    d578:	dec00204 	addi	sp,sp,8
    d57c:	f800283a 	ret

0000d580 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    d580:	deffff04 	addi	sp,sp,-4
    d584:	df000015 	stw	fp,0(sp)
    d588:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    d58c:	000170fa 	wrctl	ienable,zero
}
    d590:	e037883a 	mov	sp,fp
    d594:	df000017 	ldw	fp,0(sp)
    d598:	dec00104 	addi	sp,sp,4
    d59c:	f800283a 	ret

0000d5a0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    d5a0:	defffa04 	addi	sp,sp,-24
    d5a4:	dfc00515 	stw	ra,20(sp)
    d5a8:	df000415 	stw	fp,16(sp)
    d5ac:	df000404 	addi	fp,sp,16
    d5b0:	e13ffe15 	stw	r4,-8(fp)
    d5b4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    d5b8:	e0bfff17 	ldw	r2,-4(fp)
    d5bc:	10800017 	ldw	r2,0(r2)
    d5c0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    d5c4:	e13ffe17 	ldw	r4,-8(fp)
    d5c8:	000b8dc0 	call	b8dc <strlen>
    d5cc:	10800044 	addi	r2,r2,1
    d5d0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    d5d4:	00000d06 	br	d60c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    d5d8:	e0bffc17 	ldw	r2,-16(fp)
    d5dc:	10c00217 	ldw	r3,8(r2)
    d5e0:	e0bffd17 	ldw	r2,-12(fp)
    d5e4:	1809883a 	mov	r4,r3
    d5e8:	e17ffe17 	ldw	r5,-8(fp)
    d5ec:	100d883a 	mov	r6,r2
    d5f0:	000d8c40 	call	d8c4 <memcmp>
    d5f4:	1000021e 	bne	r2,zero,d600 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    d5f8:	e0bffc17 	ldw	r2,-16(fp)
    d5fc:	00000706 	br	d61c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    d600:	e0bffc17 	ldw	r2,-16(fp)
    d604:	10800017 	ldw	r2,0(r2)
    d608:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    d60c:	e0fffc17 	ldw	r3,-16(fp)
    d610:	e0bfff17 	ldw	r2,-4(fp)
    d614:	18bff01e 	bne	r3,r2,d5d8 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    d618:	0005883a 	mov	r2,zero
}
    d61c:	e037883a 	mov	sp,fp
    d620:	dfc00117 	ldw	ra,4(sp)
    d624:	df000017 	ldw	fp,0(sp)
    d628:	dec00204 	addi	sp,sp,8
    d62c:	f800283a 	ret

0000d630 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    d630:	defffb04 	addi	sp,sp,-20
    d634:	dfc00415 	stw	ra,16(sp)
    d638:	df000315 	stw	fp,12(sp)
    d63c:	df000304 	addi	fp,sp,12
    d640:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    d644:	00800074 	movhi	r2,1
    d648:	10b81b04 	addi	r2,r2,-8084
    d64c:	10800017 	ldw	r2,0(r2)
    d650:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    d654:	00003106 	br	d71c <alt_find_file+0xec>
  {
    len = strlen(next->name);
    d658:	e0bffd17 	ldw	r2,-12(fp)
    d65c:	10800217 	ldw	r2,8(r2)
    d660:	1009883a 	mov	r4,r2
    d664:	000b8dc0 	call	b8dc <strlen>
    d668:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    d66c:	e0bffd17 	ldw	r2,-12(fp)
    d670:	10c00217 	ldw	r3,8(r2)
    d674:	e0bffe17 	ldw	r2,-8(fp)
    d678:	10bfffc4 	addi	r2,r2,-1
    d67c:	1885883a 	add	r2,r3,r2
    d680:	10800003 	ldbu	r2,0(r2)
    d684:	10803fcc 	andi	r2,r2,255
    d688:	1080201c 	xori	r2,r2,128
    d68c:	10bfe004 	addi	r2,r2,-128
    d690:	10800bd8 	cmpnei	r2,r2,47
    d694:	1000031e 	bne	r2,zero,d6a4 <alt_find_file+0x74>
    {
      len -= 1;
    d698:	e0bffe17 	ldw	r2,-8(fp)
    d69c:	10bfffc4 	addi	r2,r2,-1
    d6a0:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    d6a4:	e0bffe17 	ldw	r2,-8(fp)
    d6a8:	e0ffff17 	ldw	r3,-4(fp)
    d6ac:	1885883a 	add	r2,r3,r2
    d6b0:	10800003 	ldbu	r2,0(r2)
    d6b4:	10803fcc 	andi	r2,r2,255
    d6b8:	1080201c 	xori	r2,r2,128
    d6bc:	10bfe004 	addi	r2,r2,-128
    d6c0:	10800be0 	cmpeqi	r2,r2,47
    d6c4:	1000081e 	bne	r2,zero,d6e8 <alt_find_file+0xb8>
    d6c8:	e0bffe17 	ldw	r2,-8(fp)
    d6cc:	e0ffff17 	ldw	r3,-4(fp)
    d6d0:	1885883a 	add	r2,r3,r2
    d6d4:	10800003 	ldbu	r2,0(r2)
    d6d8:	10803fcc 	andi	r2,r2,255
    d6dc:	1080201c 	xori	r2,r2,128
    d6e0:	10bfe004 	addi	r2,r2,-128
    d6e4:	10000a1e 	bne	r2,zero,d710 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    d6e8:	e0bffd17 	ldw	r2,-12(fp)
    d6ec:	10c00217 	ldw	r3,8(r2)
    d6f0:	e0bffe17 	ldw	r2,-8(fp)
    d6f4:	1809883a 	mov	r4,r3
    d6f8:	e17fff17 	ldw	r5,-4(fp)
    d6fc:	100d883a 	mov	r6,r2
    d700:	000d8c40 	call	d8c4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    d704:	1000021e 	bne	r2,zero,d710 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    d708:	e0bffd17 	ldw	r2,-12(fp)
    d70c:	00000806 	br	d730 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    d710:	e0bffd17 	ldw	r2,-12(fp)
    d714:	10800017 	ldw	r2,0(r2)
    d718:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    d71c:	e0fffd17 	ldw	r3,-12(fp)
    d720:	00800074 	movhi	r2,1
    d724:	10b81b04 	addi	r2,r2,-8084
    d728:	18bfcb1e 	bne	r3,r2,d658 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    d72c:	0005883a 	mov	r2,zero
}
    d730:	e037883a 	mov	sp,fp
    d734:	dfc00117 	ldw	ra,4(sp)
    d738:	df000017 	ldw	fp,0(sp)
    d73c:	dec00204 	addi	sp,sp,8
    d740:	f800283a 	ret

0000d744 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    d744:	defffa04 	addi	sp,sp,-24
    d748:	dfc00515 	stw	ra,20(sp)
    d74c:	df000415 	stw	fp,16(sp)
    d750:	dc000315 	stw	r16,12(sp)
    d754:	df000304 	addi	fp,sp,12
    d758:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    d75c:	00bffa04 	movi	r2,-24
    d760:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    d764:	e03ffd15 	stw	zero,-12(fp)
    d768:	00002106 	br	d7f0 <alt_get_fd+0xac>
  {
    if (!alt_fd_list[i].dev)
    d76c:	04000074 	movhi	r16,1
    d770:	8437a904 	addi	r16,r16,-8540
    d774:	e0bffd17 	ldw	r2,-12(fp)
    d778:	1009883a 	mov	r4,r2
    d77c:	01400304 	movi	r5,12
    d780:	000b13c0 	call	b13c <__mulsi3>
    d784:	8085883a 	add	r2,r16,r2
    d788:	10800017 	ldw	r2,0(r2)
    d78c:	1000151e 	bne	r2,zero,d7e4 <alt_get_fd+0xa0>
    {
      alt_fd_list[i].dev = dev;
    d790:	04000074 	movhi	r16,1
    d794:	8437a904 	addi	r16,r16,-8540
    d798:	e0bffd17 	ldw	r2,-12(fp)
    d79c:	1009883a 	mov	r4,r2
    d7a0:	01400304 	movi	r5,12
    d7a4:	000b13c0 	call	b13c <__mulsi3>
    d7a8:	8085883a 	add	r2,r16,r2
    d7ac:	e0ffff17 	ldw	r3,-4(fp)
    d7b0:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    d7b4:	00800074 	movhi	r2,1
    d7b8:	10b81f04 	addi	r2,r2,-8068
    d7bc:	10c00017 	ldw	r3,0(r2)
    d7c0:	e0bffd17 	ldw	r2,-12(fp)
    d7c4:	1880040e 	bge	r3,r2,d7d8 <alt_get_fd+0x94>
      {
        alt_max_fd = i;
    d7c8:	00800074 	movhi	r2,1
    d7cc:	10b81f04 	addi	r2,r2,-8068
    d7d0:	e0fffd17 	ldw	r3,-12(fp)
    d7d4:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    d7d8:	e0bffd17 	ldw	r2,-12(fp)
    d7dc:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    d7e0:	00000606 	br	d7fc <alt_get_fd+0xb8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    d7e4:	e0bffd17 	ldw	r2,-12(fp)
    d7e8:	10800044 	addi	r2,r2,1
    d7ec:	e0bffd15 	stw	r2,-12(fp)
    d7f0:	e0bffd17 	ldw	r2,-12(fp)
    d7f4:	10800810 	cmplti	r2,r2,32
    d7f8:	103fdc1e 	bne	r2,zero,d76c <alt_get_fd+0x28>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    d7fc:	e0bffe17 	ldw	r2,-8(fp)
}
    d800:	e037883a 	mov	sp,fp
    d804:	dfc00217 	ldw	ra,8(sp)
    d808:	df000117 	ldw	fp,4(sp)
    d80c:	dc000017 	ldw	r16,0(sp)
    d810:	dec00304 	addi	sp,sp,12
    d814:	f800283a 	ret

0000d818 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    d818:	defffb04 	addi	sp,sp,-20
    d81c:	df000415 	stw	fp,16(sp)
    d820:	df000404 	addi	fp,sp,16
    d824:	e13ffe15 	stw	r4,-8(fp)
    d828:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    d82c:	e0bfff17 	ldw	r2,-4(fp)
    d830:	10820070 	cmpltui	r2,r2,2049
    d834:	1000021e 	bne	r2,zero,d840 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    d838:	00820004 	movi	r2,2048
    d83c:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    d840:	e0fffe17 	ldw	r3,-8(fp)
    d844:	e0bfff17 	ldw	r2,-4(fp)
    d848:	1885883a 	add	r2,r3,r2
    d84c:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    d850:	e0bffe17 	ldw	r2,-8(fp)
    d854:	e0bffc15 	stw	r2,-16(fp)
    d858:	00000506 	br	d870 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    d85c:	e0bffc17 	ldw	r2,-16(fp)
    d860:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    d864:	e0bffc17 	ldw	r2,-16(fp)
    d868:	10800804 	addi	r2,r2,32
    d86c:	e0bffc15 	stw	r2,-16(fp)
    d870:	e0fffc17 	ldw	r3,-16(fp)
    d874:	e0bffd17 	ldw	r2,-12(fp)
    d878:	18bff836 	bltu	r3,r2,d85c <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    d87c:	e0bffe17 	ldw	r2,-8(fp)
    d880:	108007cc 	andi	r2,r2,31
    d884:	10000226 	beq	r2,zero,d890 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    d888:	e0bffc17 	ldw	r2,-16(fp)
    d88c:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    d890:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    d894:	e037883a 	mov	sp,fp
    d898:	df000017 	ldw	fp,0(sp)
    d89c:	dec00104 	addi	sp,sp,4
    d8a0:	f800283a 	ret

0000d8a4 <exit>:
    d8a4:	defffe04 	addi	sp,sp,-8
    d8a8:	000b883a 	mov	r5,zero
    d8ac:	dc000015 	stw	r16,0(sp)
    d8b0:	dfc00115 	stw	ra,4(sp)
    d8b4:	2021883a 	mov	r16,r4
    d8b8:	000d90c0 	call	d90c <__call_exitprocs>
    d8bc:	8009883a 	mov	r4,r16
    d8c0:	000dae40 	call	dae4 <_exit>

0000d8c4 <memcmp>:
    d8c4:	30000d26 	beq	r6,zero,d8fc <memcmp+0x38>
    d8c8:	20c00003 	ldbu	r3,0(r4)
    d8cc:	28800003 	ldbu	r2,0(r5)
    d8d0:	18800c1e 	bne	r3,r2,d904 <memcmp+0x40>
    d8d4:	31bfff84 	addi	r6,r6,-2
    d8d8:	01ffffc4 	movi	r7,-1
    d8dc:	00000406 	br	d8f0 <memcmp+0x2c>
    d8e0:	20c00003 	ldbu	r3,0(r4)
    d8e4:	28800003 	ldbu	r2,0(r5)
    d8e8:	31bfffc4 	addi	r6,r6,-1
    d8ec:	1880051e 	bne	r3,r2,d904 <memcmp+0x40>
    d8f0:	21000044 	addi	r4,r4,1
    d8f4:	29400044 	addi	r5,r5,1
    d8f8:	31fff91e 	bne	r6,r7,d8e0 <memcmp+0x1c>
    d8fc:	0005883a 	mov	r2,zero
    d900:	f800283a 	ret
    d904:	1885c83a 	sub	r2,r3,r2
    d908:	f800283a 	ret

0000d90c <__call_exitprocs>:
    d90c:	00800074 	movhi	r2,1
    d910:	10b81804 	addi	r2,r2,-8096
    d914:	10800017 	ldw	r2,0(r2)
    d918:	defff204 	addi	sp,sp,-56
    d91c:	df000c15 	stw	fp,48(sp)
    d920:	d8800015 	stw	r2,0(sp)
    d924:	10800c04 	addi	r2,r2,48
    d928:	dd400915 	stw	r21,36(sp)
    d92c:	dfc00d15 	stw	ra,52(sp)
    d930:	ddc00b15 	stw	r23,44(sp)
    d934:	dd800a15 	stw	r22,40(sp)
    d938:	dd000815 	stw	r20,32(sp)
    d93c:	dcc00715 	stw	r19,28(sp)
    d940:	dc800615 	stw	r18,24(sp)
    d944:	dc400515 	stw	r17,20(sp)
    d948:	dc000415 	stw	r16,16(sp)
    d94c:	d9000115 	stw	r4,4(sp)
    d950:	2839883a 	mov	fp,r5
    d954:	d8800215 	stw	r2,8(sp)
    d958:	057fffc4 	movi	r21,-1
    d95c:	d8800017 	ldw	r2,0(sp)
    d960:	dd800217 	ldw	r22,8(sp)
    d964:	15c00c17 	ldw	r23,48(r2)
    d968:	b8001b26 	beq	r23,zero,d9d8 <__call_exitprocs+0xcc>
    d96c:	b9000117 	ldw	r4,4(r23)
    d970:	bd002217 	ldw	r20,136(r23)
    d974:	243fffc4 	addi	r16,r4,-1
    d978:	80001416 	blt	r16,zero,d9cc <__call_exitprocs+0xc0>
    d97c:	244007c4 	addi	r17,r4,31
    d980:	21000044 	addi	r4,r4,1
    d984:	8c63883a 	add	r17,r17,r17
    d988:	8427883a 	add	r19,r16,r16
    d98c:	2109883a 	add	r4,r4,r4
    d990:	8c63883a 	add	r17,r17,r17
    d994:	9ce7883a 	add	r19,r19,r19
    d998:	2109883a 	add	r4,r4,r4
    d99c:	a463883a 	add	r17,r20,r17
    d9a0:	a4e7883a 	add	r19,r20,r19
    d9a4:	b925883a 	add	r18,r23,r4
    d9a8:	e0001726 	beq	fp,zero,da08 <__call_exitprocs+0xfc>
    d9ac:	a0000226 	beq	r20,zero,d9b8 <__call_exitprocs+0xac>
    d9b0:	89400017 	ldw	r5,0(r17)
    d9b4:	2f001426 	beq	r5,fp,da08 <__call_exitprocs+0xfc>
    d9b8:	843fffc4 	addi	r16,r16,-1
    d9bc:	8c7fff04 	addi	r17,r17,-4
    d9c0:	9cffff04 	addi	r19,r19,-4
    d9c4:	94bfff04 	addi	r18,r18,-4
    d9c8:	857ff71e 	bne	r16,r21,d9a8 <__call_exitprocs+0x9c>
    d9cc:	00800034 	movhi	r2,0
    d9d0:	10800004 	addi	r2,r2,0
    d9d4:	1000311e 	bne	r2,zero,da9c <__call_exitprocs+0x190>
    d9d8:	dfc00d17 	ldw	ra,52(sp)
    d9dc:	df000c17 	ldw	fp,48(sp)
    d9e0:	ddc00b17 	ldw	r23,44(sp)
    d9e4:	dd800a17 	ldw	r22,40(sp)
    d9e8:	dd400917 	ldw	r21,36(sp)
    d9ec:	dd000817 	ldw	r20,32(sp)
    d9f0:	dcc00717 	ldw	r19,28(sp)
    d9f4:	dc800617 	ldw	r18,24(sp)
    d9f8:	dc400517 	ldw	r17,20(sp)
    d9fc:	dc000417 	ldw	r16,16(sp)
    da00:	dec00e04 	addi	sp,sp,56
    da04:	f800283a 	ret
    da08:	b9000117 	ldw	r4,4(r23)
    da0c:	92000017 	ldw	r8,0(r18)
    da10:	213fffc4 	addi	r4,r4,-1
    da14:	24001a26 	beq	r4,r16,da80 <__call_exitprocs+0x174>
    da18:	90000015 	stw	zero,0(r18)
    da1c:	403fe626 	beq	r8,zero,d9b8 <__call_exitprocs+0xac>
    da20:	ba400117 	ldw	r9,4(r23)
    da24:	a0001226 	beq	r20,zero,da70 <__call_exitprocs+0x164>
    da28:	00800044 	movi	r2,1
    da2c:	1408983a 	sll	r4,r2,r16
    da30:	a1404017 	ldw	r5,256(r20)
    da34:	214a703a 	and	r5,r4,r5
    da38:	28000d26 	beq	r5,zero,da70 <__call_exitprocs+0x164>
    da3c:	a1404117 	ldw	r5,260(r20)
    da40:	2148703a 	and	r4,r4,r5
    da44:	2000101e 	bne	r4,zero,da88 <__call_exitprocs+0x17c>
    da48:	99400017 	ldw	r5,0(r19)
    da4c:	d9000117 	ldw	r4,4(sp)
    da50:	da400315 	stw	r9,12(sp)
    da54:	403ee83a 	callr	r8
    da58:	da400317 	ldw	r9,12(sp)
    da5c:	b9000117 	ldw	r4,4(r23)
    da60:	227fbe1e 	bne	r4,r9,d95c <__call_exitprocs+0x50>
    da64:	b1000017 	ldw	r4,0(r22)
    da68:	25ffd326 	beq	r4,r23,d9b8 <__call_exitprocs+0xac>
    da6c:	003fbb06 	br	d95c <__call_exitprocs+0x50>
    da70:	da400315 	stw	r9,12(sp)
    da74:	403ee83a 	callr	r8
    da78:	da400317 	ldw	r9,12(sp)
    da7c:	003ff706 	br	da5c <__call_exitprocs+0x150>
    da80:	bc000115 	stw	r16,4(r23)
    da84:	003fe506 	br	da1c <__call_exitprocs+0x110>
    da88:	99000017 	ldw	r4,0(r19)
    da8c:	da400315 	stw	r9,12(sp)
    da90:	403ee83a 	callr	r8
    da94:	da400317 	ldw	r9,12(sp)
    da98:	003ff006 	br	da5c <__call_exitprocs+0x150>
    da9c:	b9000117 	ldw	r4,4(r23)
    daa0:	20000e1e 	bne	r4,zero,dadc <__call_exitprocs+0x1d0>
    daa4:	b9000017 	ldw	r4,0(r23)
    daa8:	20000826 	beq	r4,zero,dacc <__call_exitprocs+0x1c0>
    daac:	b1000015 	stw	r4,0(r22)
    dab0:	a0000226 	beq	r20,zero,dabc <__call_exitprocs+0x1b0>
    dab4:	a009883a 	mov	r4,r20
    dab8:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>
    dabc:	b809883a 	mov	r4,r23
    dac0:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>
    dac4:	b5c00017 	ldw	r23,0(r22)
    dac8:	003fa706 	br	d968 <__call_exitprocs+0x5c>
    dacc:	0007883a 	mov	r3,zero
    dad0:	b82d883a 	mov	r22,r23
    dad4:	182f883a 	mov	r23,r3
    dad8:	003fa306 	br	d968 <__call_exitprocs+0x5c>
    dadc:	b8c00017 	ldw	r3,0(r23)
    dae0:	003ffb06 	br	dad0 <__call_exitprocs+0x1c4>

0000dae4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    dae4:	defffc04 	addi	sp,sp,-16
    dae8:	df000315 	stw	fp,12(sp)
    daec:	df000304 	addi	fp,sp,12
    daf0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    daf4:	0001883a 	nop
    daf8:	e0bfff17 	ldw	r2,-4(fp)
    dafc:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
    db00:	e0bffd17 	ldw	r2,-12(fp)
    db04:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    db08:	e0bffe17 	ldw	r2,-8(fp)
    db0c:	10000226 	beq	r2,zero,db18 <_exit+0x34>
    ALT_SIM_FAIL();
    db10:	002af070 	cmpltui	zero,zero,43969
    db14:	00000106 	br	db1c <_exit+0x38>
  } else {
    ALT_SIM_PASS();
    db18:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    db1c:	003fff06 	br	db1c <_exit+0x38>
