// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_58 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
input  [17:0] p_read24;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_426_p2;
reg   [0:0] icmp_ln86_reg_1414;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1414_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1179_fu_432_p2;
reg   [0:0] icmp_ln86_1179_reg_1425;
wire   [0:0] icmp_ln86_1180_fu_438_p2;
reg   [0:0] icmp_ln86_1180_reg_1430;
reg   [0:0] icmp_ln86_1180_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1180_reg_1430_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1181_fu_444_p2;
reg   [0:0] icmp_ln86_1181_reg_1436;
wire   [0:0] icmp_ln86_1182_fu_450_p2;
reg   [0:0] icmp_ln86_1182_reg_1442;
reg   [0:0] icmp_ln86_1182_reg_1442_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1183_fu_456_p2;
reg   [0:0] icmp_ln86_1183_reg_1448;
reg   [0:0] icmp_ln86_1183_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1183_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1183_reg_1448_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1184_fu_462_p2;
reg   [0:0] icmp_ln86_1184_reg_1454;
reg   [0:0] icmp_ln86_1184_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1184_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1184_reg_1454_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1185_fu_468_p2;
reg   [0:0] icmp_ln86_1185_reg_1460;
wire   [0:0] icmp_ln86_1186_fu_474_p2;
reg   [0:0] icmp_ln86_1186_reg_1466;
reg   [0:0] icmp_ln86_1186_reg_1466_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1187_fu_480_p2;
reg   [0:0] icmp_ln86_1187_reg_1472;
reg   [0:0] icmp_ln86_1187_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1187_reg_1472_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1188_fu_486_p2;
reg   [0:0] icmp_ln86_1188_reg_1478;
reg   [0:0] icmp_ln86_1188_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1188_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1188_reg_1478_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1189_fu_492_p2;
reg   [0:0] icmp_ln86_1189_reg_1484;
reg   [0:0] icmp_ln86_1189_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1189_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1189_reg_1484_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1190_fu_498_p2;
reg   [0:0] icmp_ln86_1190_reg_1490;
reg   [0:0] icmp_ln86_1190_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1190_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1190_reg_1490_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1190_reg_1490_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1191_fu_504_p2;
reg   [0:0] icmp_ln86_1191_reg_1496;
reg   [0:0] icmp_ln86_1191_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1191_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1191_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1191_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1191_reg_1496_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1192_fu_510_p2;
reg   [0:0] icmp_ln86_1192_reg_1502;
reg   [0:0] icmp_ln86_1192_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1192_reg_1502_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1192_reg_1502_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1192_reg_1502_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1192_reg_1502_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1192_reg_1502_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1193_fu_516_p2;
reg   [0:0] icmp_ln86_1193_reg_1508;
reg   [0:0] icmp_ln86_1193_reg_1508_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1194_fu_522_p2;
reg   [0:0] icmp_ln86_1194_reg_1513;
wire   [0:0] icmp_ln86_1195_fu_528_p2;
reg   [0:0] icmp_ln86_1195_reg_1518;
reg   [0:0] icmp_ln86_1195_reg_1518_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1196_fu_534_p2;
reg   [0:0] icmp_ln86_1196_reg_1523;
reg   [0:0] icmp_ln86_1196_reg_1523_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1197_fu_540_p2;
reg   [0:0] icmp_ln86_1197_reg_1528;
reg   [0:0] icmp_ln86_1197_reg_1528_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1197_reg_1528_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1198_fu_546_p2;
reg   [0:0] icmp_ln86_1198_reg_1533;
reg   [0:0] icmp_ln86_1198_reg_1533_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1198_reg_1533_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1199_fu_552_p2;
reg   [0:0] icmp_ln86_1199_reg_1538;
reg   [0:0] icmp_ln86_1199_reg_1538_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1199_reg_1538_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1200_fu_558_p2;
reg   [0:0] icmp_ln86_1200_reg_1543;
reg   [0:0] icmp_ln86_1200_reg_1543_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1200_reg_1543_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1200_reg_1543_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1201_fu_564_p2;
reg   [0:0] icmp_ln86_1201_reg_1548;
reg   [0:0] icmp_ln86_1201_reg_1548_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1201_reg_1548_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1201_reg_1548_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1202_fu_570_p2;
reg   [0:0] icmp_ln86_1202_reg_1553;
reg   [0:0] icmp_ln86_1202_reg_1553_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1202_reg_1553_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1202_reg_1553_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1203_fu_576_p2;
reg   [0:0] icmp_ln86_1203_reg_1558;
reg   [0:0] icmp_ln86_1203_reg_1558_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1203_reg_1558_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1203_reg_1558_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1203_reg_1558_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1204_fu_582_p2;
reg   [0:0] icmp_ln86_1204_reg_1563;
reg   [0:0] icmp_ln86_1204_reg_1563_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1204_reg_1563_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1204_reg_1563_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1204_reg_1563_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1205_fu_588_p2;
reg   [0:0] icmp_ln86_1205_reg_1568;
reg   [0:0] icmp_ln86_1205_reg_1568_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1205_reg_1568_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1205_reg_1568_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1205_reg_1568_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1206_fu_594_p2;
reg   [0:0] icmp_ln86_1206_reg_1573;
reg   [0:0] icmp_ln86_1206_reg_1573_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1206_reg_1573_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1206_reg_1573_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1206_reg_1573_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1206_reg_1573_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1207_fu_600_p2;
reg   [0:0] icmp_ln86_1207_reg_1578;
reg   [0:0] icmp_ln86_1207_reg_1578_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1207_reg_1578_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1207_reg_1578_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1207_reg_1578_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1207_reg_1578_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1208_fu_606_p2;
reg   [0:0] icmp_ln86_1208_reg_1583;
reg   [0:0] icmp_ln86_1208_reg_1583_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1208_reg_1583_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1208_reg_1583_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1208_reg_1583_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1208_reg_1583_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1208_reg_1583_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_612_p2;
reg   [0:0] and_ln102_reg_1588;
reg   [0:0] and_ln102_reg_1588_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1588_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_623_p2;
reg   [0:0] and_ln104_reg_1598;
wire   [0:0] and_ln102_1442_fu_628_p2;
reg   [0:0] and_ln102_1442_reg_1604;
wire   [0:0] and_ln104_214_fu_637_p2;
reg   [0:0] and_ln104_214_reg_1611;
wire   [0:0] and_ln102_1446_fu_642_p2;
reg   [0:0] and_ln102_1446_reg_1616;
wire   [0:0] and_ln102_1447_fu_652_p2;
reg   [0:0] and_ln102_1447_reg_1622;
wire   [0:0] or_ln117_fu_668_p2;
reg   [0:0] or_ln117_reg_1628;
wire   [0:0] xor_ln104_fu_674_p2;
reg   [0:0] xor_ln104_reg_1633;
wire   [0:0] and_ln102_1443_fu_679_p2;
reg   [0:0] and_ln102_1443_reg_1639;
wire   [0:0] and_ln104_215_fu_688_p2;
reg   [0:0] and_ln104_215_reg_1645;
reg   [0:0] and_ln104_215_reg_1645_pp0_iter3_reg;
wire   [0:0] and_ln102_1448_fu_698_p2;
reg   [0:0] and_ln102_1448_reg_1651;
wire   [3:0] select_ln117_1145_fu_799_p3;
reg   [3:0] select_ln117_1145_reg_1656;
wire   [0:0] or_ln117_1048_fu_806_p2;
reg   [0:0] or_ln117_1048_reg_1661;
wire   [0:0] and_ln102_1441_fu_811_p2;
reg   [0:0] and_ln102_1441_reg_1667;
wire   [0:0] and_ln104_213_fu_820_p2;
reg   [0:0] and_ln104_213_reg_1673;
wire   [0:0] and_ln102_1444_fu_825_p2;
reg   [0:0] and_ln102_1444_reg_1679;
wire   [0:0] and_ln102_1450_fu_839_p2;
reg   [0:0] and_ln102_1450_reg_1685;
wire   [0:0] or_ln117_1052_fu_913_p2;
reg   [0:0] or_ln117_1052_reg_1691;
wire   [3:0] select_ln117_1151_fu_927_p3;
reg   [3:0] select_ln117_1151_reg_1696;
wire   [0:0] and_ln104_216_fu_940_p2;
reg   [0:0] and_ln104_216_reg_1701;
wire   [0:0] and_ln102_1445_fu_945_p2;
reg   [0:0] and_ln102_1445_reg_1706;
reg   [0:0] and_ln102_1445_reg_1706_pp0_iter5_reg;
wire   [0:0] and_ln104_217_fu_954_p2;
reg   [0:0] and_ln104_217_reg_1713;
reg   [0:0] and_ln104_217_reg_1713_pp0_iter5_reg;
reg   [0:0] and_ln104_217_reg_1713_pp0_iter6_reg;
wire   [0:0] and_ln102_1451_fu_969_p2;
reg   [0:0] and_ln102_1451_reg_1719;
wire   [0:0] or_ln117_1057_fu_1052_p2;
reg   [0:0] or_ln117_1057_reg_1724;
wire   [4:0] select_ln117_1157_fu_1064_p3;
reg   [4:0] select_ln117_1157_reg_1729;
wire   [0:0] or_ln117_1059_fu_1072_p2;
reg   [0:0] or_ln117_1059_reg_1734;
wire   [0:0] or_ln117_1061_fu_1078_p2;
reg   [0:0] or_ln117_1061_reg_1740;
reg   [0:0] or_ln117_1061_reg_1740_pp0_iter5_reg;
wire   [0:0] or_ln117_1063_fu_1154_p2;
reg   [0:0] or_ln117_1063_reg_1748;
wire   [4:0] select_ln117_1163_fu_1167_p3;
reg   [4:0] select_ln117_1163_reg_1753;
wire   [0:0] or_ln117_1067_fu_1229_p2;
reg   [0:0] or_ln117_1067_reg_1758;
wire   [4:0] select_ln117_1167_fu_1243_p3;
reg   [4:0] select_ln117_1167_reg_1763;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_558_fu_618_p2;
wire   [0:0] xor_ln104_560_fu_632_p2;
wire   [0:0] xor_ln104_564_fu_647_p2;
wire   [0:0] and_ln102_1455_fu_657_p2;
wire   [0:0] and_ln102_1456_fu_662_p2;
wire   [0:0] xor_ln104_561_fu_683_p2;
wire   [0:0] xor_ln104_565_fu_693_p2;
wire   [0:0] and_ln102_1458_fu_711_p2;
wire   [0:0] and_ln102_1454_fu_703_p2;
wire   [0:0] xor_ln117_fu_721_p2;
wire   [1:0] zext_ln117_fu_727_p1;
wire   [1:0] select_ln117_fu_731_p3;
wire   [1:0] select_ln117_1140_fu_738_p3;
wire   [0:0] and_ln102_1457_fu_707_p2;
wire   [2:0] zext_ln117_124_fu_745_p1;
wire   [0:0] or_ln117_1044_fu_749_p2;
wire   [2:0] select_ln117_1141_fu_754_p3;
wire   [0:0] or_ln117_1045_fu_761_p2;
wire   [0:0] and_ln102_1459_fu_716_p2;
wire   [2:0] select_ln117_1142_fu_765_p3;
wire   [0:0] or_ln117_1046_fu_773_p2;
wire   [2:0] select_ln117_1143_fu_779_p3;
wire   [2:0] select_ln117_1144_fu_787_p3;
wire   [3:0] zext_ln117_125_fu_795_p1;
wire   [0:0] xor_ln104_559_fu_815_p2;
wire   [0:0] xor_ln104_566_fu_830_p2;
wire   [0:0] and_ln102_1461_fu_848_p2;
wire   [0:0] and_ln102_1449_fu_835_p2;
wire   [0:0] and_ln102_1460_fu_844_p2;
wire   [0:0] or_ln117_1047_fu_863_p2;
wire   [0:0] and_ln102_1462_fu_853_p2;
wire   [3:0] select_ln117_1146_fu_868_p3;
wire   [0:0] or_ln117_1049_fu_875_p2;
wire   [3:0] select_ln117_1147_fu_880_p3;
wire   [0:0] or_ln117_1050_fu_887_p2;
wire   [0:0] and_ln102_1463_fu_858_p2;
wire   [3:0] select_ln117_1148_fu_891_p3;
wire   [0:0] or_ln117_1051_fu_899_p2;
wire   [3:0] select_ln117_1149_fu_905_p3;
wire   [3:0] select_ln117_1150_fu_919_p3;
wire   [0:0] xor_ln104_562_fu_935_p2;
wire   [0:0] xor_ln104_563_fu_949_p2;
wire   [0:0] xor_ln104_567_fu_959_p2;
wire   [0:0] and_ln102_1464_fu_974_p2;
wire   [0:0] xor_ln104_568_fu_964_p2;
wire   [0:0] and_ln102_1467_fu_988_p2;
wire   [0:0] and_ln102_1465_fu_979_p2;
wire   [0:0] or_ln117_1053_fu_998_p2;
wire   [3:0] select_ln117_1152_fu_1003_p3;
wire   [0:0] and_ln102_1466_fu_984_p2;
wire   [4:0] zext_ln117_126_fu_1010_p1;
wire   [0:0] or_ln117_1054_fu_1014_p2;
wire   [4:0] select_ln117_1153_fu_1019_p3;
wire   [0:0] or_ln117_1055_fu_1026_p2;
wire   [0:0] and_ln102_1468_fu_993_p2;
wire   [4:0] select_ln117_1154_fu_1030_p3;
wire   [0:0] or_ln117_1056_fu_1038_p2;
wire   [4:0] select_ln117_1155_fu_1044_p3;
wire   [4:0] select_ln117_1156_fu_1056_p3;
wire   [0:0] xor_ln104_569_fu_1082_p2;
wire   [0:0] and_ln102_1470_fu_1095_p2;
wire   [0:0] and_ln102_1452_fu_1087_p2;
wire   [0:0] and_ln102_1469_fu_1091_p2;
wire   [0:0] or_ln117_1058_fu_1110_p2;
wire   [0:0] and_ln102_1471_fu_1100_p2;
wire   [4:0] select_ln117_1158_fu_1115_p3;
wire   [0:0] or_ln117_1060_fu_1122_p2;
wire   [4:0] select_ln117_1159_fu_1127_p3;
wire   [0:0] and_ln102_1472_fu_1105_p2;
wire   [4:0] select_ln117_1160_fu_1134_p3;
wire   [0:0] or_ln117_1062_fu_1142_p2;
wire   [4:0] select_ln117_1161_fu_1147_p3;
wire   [4:0] select_ln117_1162_fu_1159_p3;
wire   [0:0] xor_ln104_570_fu_1175_p2;
wire   [0:0] and_ln102_1473_fu_1184_p2;
wire   [0:0] and_ln102_1453_fu_1180_p2;
wire   [0:0] and_ln102_1474_fu_1189_p2;
wire   [0:0] or_ln117_1064_fu_1199_p2;
wire   [0:0] or_ln117_1065_fu_1204_p2;
wire   [0:0] and_ln102_1475_fu_1194_p2;
wire   [4:0] select_ln117_1164_fu_1208_p3;
wire   [0:0] or_ln117_1066_fu_1215_p2;
wire   [4:0] select_ln117_1165_fu_1221_p3;
wire   [4:0] select_ln117_1166_fu_1235_p3;
wire   [0:0] xor_ln104_571_fu_1251_p2;
wire   [0:0] and_ln102_1476_fu_1256_p2;
wire   [0:0] and_ln102_1477_fu_1261_p2;
wire   [0:0] or_ln117_1068_fu_1266_p2;
wire   [12:0] agg_result_fu_1278_p65;
wire   [4:0] agg_result_fu_1278_p66;
wire   [12:0] agg_result_fu_1278_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
reg   [17:0] p_read24_int_reg;
wire   [4:0] agg_result_fu_1278_p1;
wire   [4:0] agg_result_fu_1278_p3;
wire   [4:0] agg_result_fu_1278_p5;
wire   [4:0] agg_result_fu_1278_p7;
wire   [4:0] agg_result_fu_1278_p9;
wire   [4:0] agg_result_fu_1278_p11;
wire   [4:0] agg_result_fu_1278_p13;
wire   [4:0] agg_result_fu_1278_p15;
wire   [4:0] agg_result_fu_1278_p17;
wire   [4:0] agg_result_fu_1278_p19;
wire   [4:0] agg_result_fu_1278_p21;
wire   [4:0] agg_result_fu_1278_p23;
wire   [4:0] agg_result_fu_1278_p25;
wire   [4:0] agg_result_fu_1278_p27;
wire   [4:0] agg_result_fu_1278_p29;
wire   [4:0] agg_result_fu_1278_p31;
wire  signed [4:0] agg_result_fu_1278_p33;
wire  signed [4:0] agg_result_fu_1278_p35;
wire  signed [4:0] agg_result_fu_1278_p37;
wire  signed [4:0] agg_result_fu_1278_p39;
wire  signed [4:0] agg_result_fu_1278_p41;
wire  signed [4:0] agg_result_fu_1278_p43;
wire  signed [4:0] agg_result_fu_1278_p45;
wire  signed [4:0] agg_result_fu_1278_p47;
wire  signed [4:0] agg_result_fu_1278_p49;
wire  signed [4:0] agg_result_fu_1278_p51;
wire  signed [4:0] agg_result_fu_1278_p53;
wire  signed [4:0] agg_result_fu_1278_p55;
wire  signed [4:0] agg_result_fu_1278_p57;
wire  signed [4:0] agg_result_fu_1278_p59;
wire  signed [4:0] agg_result_fu_1278_p61;
wire  signed [4:0] agg_result_fu_1278_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x6_U1109(
    .din0(13'd7859),
    .din1(13'd80),
    .din2(13'd7746),
    .din3(13'd8135),
    .din4(13'd808),
    .din5(13'd7906),
    .din6(13'd97),
    .din7(13'd8022),
    .din8(13'd384),
    .din9(13'd85),
    .din10(13'd7928),
    .din11(13'd23),
    .din12(13'd146),
    .din13(13'd8069),
    .din14(13'd632),
    .din15(13'd236),
    .din16(13'd422),
    .din17(13'd7692),
    .din18(13'd615),
    .din19(13'd2731),
    .din20(13'd178),
    .din21(13'd7866),
    .din22(13'd8095),
    .din23(13'd407),
    .din24(13'd4),
    .din25(13'd140),
    .din26(13'd1195),
    .din27(13'd191),
    .din28(13'd8137),
    .din29(13'd7938),
    .din30(13'd286),
    .din31(13'd8155),
    .def(agg_result_fu_1278_p65),
    .sel(agg_result_fu_1278_p66),
    .dout(agg_result_fu_1278_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1441_reg_1667 <= and_ln102_1441_fu_811_p2;
        and_ln102_1442_reg_1604 <= and_ln102_1442_fu_628_p2;
        and_ln102_1443_reg_1639 <= and_ln102_1443_fu_679_p2;
        and_ln102_1444_reg_1679 <= and_ln102_1444_fu_825_p2;
        and_ln102_1445_reg_1706 <= and_ln102_1445_fu_945_p2;
        and_ln102_1445_reg_1706_pp0_iter5_reg <= and_ln102_1445_reg_1706;
        and_ln102_1446_reg_1616 <= and_ln102_1446_fu_642_p2;
        and_ln102_1447_reg_1622 <= and_ln102_1447_fu_652_p2;
        and_ln102_1448_reg_1651 <= and_ln102_1448_fu_698_p2;
        and_ln102_1450_reg_1685 <= and_ln102_1450_fu_839_p2;
        and_ln102_1451_reg_1719 <= and_ln102_1451_fu_969_p2;
        and_ln102_reg_1588 <= and_ln102_fu_612_p2;
        and_ln102_reg_1588_pp0_iter1_reg <= and_ln102_reg_1588;
        and_ln102_reg_1588_pp0_iter2_reg <= and_ln102_reg_1588_pp0_iter1_reg;
        and_ln104_213_reg_1673 <= and_ln104_213_fu_820_p2;
        and_ln104_214_reg_1611 <= and_ln104_214_fu_637_p2;
        and_ln104_215_reg_1645 <= and_ln104_215_fu_688_p2;
        and_ln104_215_reg_1645_pp0_iter3_reg <= and_ln104_215_reg_1645;
        and_ln104_216_reg_1701 <= and_ln104_216_fu_940_p2;
        and_ln104_217_reg_1713 <= and_ln104_217_fu_954_p2;
        and_ln104_217_reg_1713_pp0_iter5_reg <= and_ln104_217_reg_1713;
        and_ln104_217_reg_1713_pp0_iter6_reg <= and_ln104_217_reg_1713_pp0_iter5_reg;
        and_ln104_reg_1598 <= and_ln104_fu_623_p2;
        icmp_ln86_1179_reg_1425 <= icmp_ln86_1179_fu_432_p2;
        icmp_ln86_1180_reg_1430 <= icmp_ln86_1180_fu_438_p2;
        icmp_ln86_1180_reg_1430_pp0_iter1_reg <= icmp_ln86_1180_reg_1430;
        icmp_ln86_1180_reg_1430_pp0_iter2_reg <= icmp_ln86_1180_reg_1430_pp0_iter1_reg;
        icmp_ln86_1181_reg_1436 <= icmp_ln86_1181_fu_444_p2;
        icmp_ln86_1182_reg_1442 <= icmp_ln86_1182_fu_450_p2;
        icmp_ln86_1182_reg_1442_pp0_iter1_reg <= icmp_ln86_1182_reg_1442;
        icmp_ln86_1183_reg_1448 <= icmp_ln86_1183_fu_456_p2;
        icmp_ln86_1183_reg_1448_pp0_iter1_reg <= icmp_ln86_1183_reg_1448;
        icmp_ln86_1183_reg_1448_pp0_iter2_reg <= icmp_ln86_1183_reg_1448_pp0_iter1_reg;
        icmp_ln86_1183_reg_1448_pp0_iter3_reg <= icmp_ln86_1183_reg_1448_pp0_iter2_reg;
        icmp_ln86_1184_reg_1454 <= icmp_ln86_1184_fu_462_p2;
        icmp_ln86_1184_reg_1454_pp0_iter1_reg <= icmp_ln86_1184_reg_1454;
        icmp_ln86_1184_reg_1454_pp0_iter2_reg <= icmp_ln86_1184_reg_1454_pp0_iter1_reg;
        icmp_ln86_1184_reg_1454_pp0_iter3_reg <= icmp_ln86_1184_reg_1454_pp0_iter2_reg;
        icmp_ln86_1185_reg_1460 <= icmp_ln86_1185_fu_468_p2;
        icmp_ln86_1186_reg_1466 <= icmp_ln86_1186_fu_474_p2;
        icmp_ln86_1186_reg_1466_pp0_iter1_reg <= icmp_ln86_1186_reg_1466;
        icmp_ln86_1187_reg_1472 <= icmp_ln86_1187_fu_480_p2;
        icmp_ln86_1187_reg_1472_pp0_iter1_reg <= icmp_ln86_1187_reg_1472;
        icmp_ln86_1187_reg_1472_pp0_iter2_reg <= icmp_ln86_1187_reg_1472_pp0_iter1_reg;
        icmp_ln86_1188_reg_1478 <= icmp_ln86_1188_fu_486_p2;
        icmp_ln86_1188_reg_1478_pp0_iter1_reg <= icmp_ln86_1188_reg_1478;
        icmp_ln86_1188_reg_1478_pp0_iter2_reg <= icmp_ln86_1188_reg_1478_pp0_iter1_reg;
        icmp_ln86_1188_reg_1478_pp0_iter3_reg <= icmp_ln86_1188_reg_1478_pp0_iter2_reg;
        icmp_ln86_1189_reg_1484 <= icmp_ln86_1189_fu_492_p2;
        icmp_ln86_1189_reg_1484_pp0_iter1_reg <= icmp_ln86_1189_reg_1484;
        icmp_ln86_1189_reg_1484_pp0_iter2_reg <= icmp_ln86_1189_reg_1484_pp0_iter1_reg;
        icmp_ln86_1189_reg_1484_pp0_iter3_reg <= icmp_ln86_1189_reg_1484_pp0_iter2_reg;
        icmp_ln86_1190_reg_1490 <= icmp_ln86_1190_fu_498_p2;
        icmp_ln86_1190_reg_1490_pp0_iter1_reg <= icmp_ln86_1190_reg_1490;
        icmp_ln86_1190_reg_1490_pp0_iter2_reg <= icmp_ln86_1190_reg_1490_pp0_iter1_reg;
        icmp_ln86_1190_reg_1490_pp0_iter3_reg <= icmp_ln86_1190_reg_1490_pp0_iter2_reg;
        icmp_ln86_1190_reg_1490_pp0_iter4_reg <= icmp_ln86_1190_reg_1490_pp0_iter3_reg;
        icmp_ln86_1191_reg_1496 <= icmp_ln86_1191_fu_504_p2;
        icmp_ln86_1191_reg_1496_pp0_iter1_reg <= icmp_ln86_1191_reg_1496;
        icmp_ln86_1191_reg_1496_pp0_iter2_reg <= icmp_ln86_1191_reg_1496_pp0_iter1_reg;
        icmp_ln86_1191_reg_1496_pp0_iter3_reg <= icmp_ln86_1191_reg_1496_pp0_iter2_reg;
        icmp_ln86_1191_reg_1496_pp0_iter4_reg <= icmp_ln86_1191_reg_1496_pp0_iter3_reg;
        icmp_ln86_1191_reg_1496_pp0_iter5_reg <= icmp_ln86_1191_reg_1496_pp0_iter4_reg;
        icmp_ln86_1192_reg_1502 <= icmp_ln86_1192_fu_510_p2;
        icmp_ln86_1192_reg_1502_pp0_iter1_reg <= icmp_ln86_1192_reg_1502;
        icmp_ln86_1192_reg_1502_pp0_iter2_reg <= icmp_ln86_1192_reg_1502_pp0_iter1_reg;
        icmp_ln86_1192_reg_1502_pp0_iter3_reg <= icmp_ln86_1192_reg_1502_pp0_iter2_reg;
        icmp_ln86_1192_reg_1502_pp0_iter4_reg <= icmp_ln86_1192_reg_1502_pp0_iter3_reg;
        icmp_ln86_1192_reg_1502_pp0_iter5_reg <= icmp_ln86_1192_reg_1502_pp0_iter4_reg;
        icmp_ln86_1192_reg_1502_pp0_iter6_reg <= icmp_ln86_1192_reg_1502_pp0_iter5_reg;
        icmp_ln86_1193_reg_1508 <= icmp_ln86_1193_fu_516_p2;
        icmp_ln86_1193_reg_1508_pp0_iter1_reg <= icmp_ln86_1193_reg_1508;
        icmp_ln86_1194_reg_1513 <= icmp_ln86_1194_fu_522_p2;
        icmp_ln86_1195_reg_1518 <= icmp_ln86_1195_fu_528_p2;
        icmp_ln86_1195_reg_1518_pp0_iter1_reg <= icmp_ln86_1195_reg_1518;
        icmp_ln86_1196_reg_1523 <= icmp_ln86_1196_fu_534_p2;
        icmp_ln86_1196_reg_1523_pp0_iter1_reg <= icmp_ln86_1196_reg_1523;
        icmp_ln86_1197_reg_1528 <= icmp_ln86_1197_fu_540_p2;
        icmp_ln86_1197_reg_1528_pp0_iter1_reg <= icmp_ln86_1197_reg_1528;
        icmp_ln86_1197_reg_1528_pp0_iter2_reg <= icmp_ln86_1197_reg_1528_pp0_iter1_reg;
        icmp_ln86_1198_reg_1533 <= icmp_ln86_1198_fu_546_p2;
        icmp_ln86_1198_reg_1533_pp0_iter1_reg <= icmp_ln86_1198_reg_1533;
        icmp_ln86_1198_reg_1533_pp0_iter2_reg <= icmp_ln86_1198_reg_1533_pp0_iter1_reg;
        icmp_ln86_1199_reg_1538 <= icmp_ln86_1199_fu_552_p2;
        icmp_ln86_1199_reg_1538_pp0_iter1_reg <= icmp_ln86_1199_reg_1538;
        icmp_ln86_1199_reg_1538_pp0_iter2_reg <= icmp_ln86_1199_reg_1538_pp0_iter1_reg;
        icmp_ln86_1200_reg_1543 <= icmp_ln86_1200_fu_558_p2;
        icmp_ln86_1200_reg_1543_pp0_iter1_reg <= icmp_ln86_1200_reg_1543;
        icmp_ln86_1200_reg_1543_pp0_iter2_reg <= icmp_ln86_1200_reg_1543_pp0_iter1_reg;
        icmp_ln86_1200_reg_1543_pp0_iter3_reg <= icmp_ln86_1200_reg_1543_pp0_iter2_reg;
        icmp_ln86_1201_reg_1548 <= icmp_ln86_1201_fu_564_p2;
        icmp_ln86_1201_reg_1548_pp0_iter1_reg <= icmp_ln86_1201_reg_1548;
        icmp_ln86_1201_reg_1548_pp0_iter2_reg <= icmp_ln86_1201_reg_1548_pp0_iter1_reg;
        icmp_ln86_1201_reg_1548_pp0_iter3_reg <= icmp_ln86_1201_reg_1548_pp0_iter2_reg;
        icmp_ln86_1202_reg_1553 <= icmp_ln86_1202_fu_570_p2;
        icmp_ln86_1202_reg_1553_pp0_iter1_reg <= icmp_ln86_1202_reg_1553;
        icmp_ln86_1202_reg_1553_pp0_iter2_reg <= icmp_ln86_1202_reg_1553_pp0_iter1_reg;
        icmp_ln86_1202_reg_1553_pp0_iter3_reg <= icmp_ln86_1202_reg_1553_pp0_iter2_reg;
        icmp_ln86_1203_reg_1558 <= icmp_ln86_1203_fu_576_p2;
        icmp_ln86_1203_reg_1558_pp0_iter1_reg <= icmp_ln86_1203_reg_1558;
        icmp_ln86_1203_reg_1558_pp0_iter2_reg <= icmp_ln86_1203_reg_1558_pp0_iter1_reg;
        icmp_ln86_1203_reg_1558_pp0_iter3_reg <= icmp_ln86_1203_reg_1558_pp0_iter2_reg;
        icmp_ln86_1203_reg_1558_pp0_iter4_reg <= icmp_ln86_1203_reg_1558_pp0_iter3_reg;
        icmp_ln86_1204_reg_1563 <= icmp_ln86_1204_fu_582_p2;
        icmp_ln86_1204_reg_1563_pp0_iter1_reg <= icmp_ln86_1204_reg_1563;
        icmp_ln86_1204_reg_1563_pp0_iter2_reg <= icmp_ln86_1204_reg_1563_pp0_iter1_reg;
        icmp_ln86_1204_reg_1563_pp0_iter3_reg <= icmp_ln86_1204_reg_1563_pp0_iter2_reg;
        icmp_ln86_1204_reg_1563_pp0_iter4_reg <= icmp_ln86_1204_reg_1563_pp0_iter3_reg;
        icmp_ln86_1205_reg_1568 <= icmp_ln86_1205_fu_588_p2;
        icmp_ln86_1205_reg_1568_pp0_iter1_reg <= icmp_ln86_1205_reg_1568;
        icmp_ln86_1205_reg_1568_pp0_iter2_reg <= icmp_ln86_1205_reg_1568_pp0_iter1_reg;
        icmp_ln86_1205_reg_1568_pp0_iter3_reg <= icmp_ln86_1205_reg_1568_pp0_iter2_reg;
        icmp_ln86_1205_reg_1568_pp0_iter4_reg <= icmp_ln86_1205_reg_1568_pp0_iter3_reg;
        icmp_ln86_1206_reg_1573 <= icmp_ln86_1206_fu_594_p2;
        icmp_ln86_1206_reg_1573_pp0_iter1_reg <= icmp_ln86_1206_reg_1573;
        icmp_ln86_1206_reg_1573_pp0_iter2_reg <= icmp_ln86_1206_reg_1573_pp0_iter1_reg;
        icmp_ln86_1206_reg_1573_pp0_iter3_reg <= icmp_ln86_1206_reg_1573_pp0_iter2_reg;
        icmp_ln86_1206_reg_1573_pp0_iter4_reg <= icmp_ln86_1206_reg_1573_pp0_iter3_reg;
        icmp_ln86_1206_reg_1573_pp0_iter5_reg <= icmp_ln86_1206_reg_1573_pp0_iter4_reg;
        icmp_ln86_1207_reg_1578 <= icmp_ln86_1207_fu_600_p2;
        icmp_ln86_1207_reg_1578_pp0_iter1_reg <= icmp_ln86_1207_reg_1578;
        icmp_ln86_1207_reg_1578_pp0_iter2_reg <= icmp_ln86_1207_reg_1578_pp0_iter1_reg;
        icmp_ln86_1207_reg_1578_pp0_iter3_reg <= icmp_ln86_1207_reg_1578_pp0_iter2_reg;
        icmp_ln86_1207_reg_1578_pp0_iter4_reg <= icmp_ln86_1207_reg_1578_pp0_iter3_reg;
        icmp_ln86_1207_reg_1578_pp0_iter5_reg <= icmp_ln86_1207_reg_1578_pp0_iter4_reg;
        icmp_ln86_1208_reg_1583 <= icmp_ln86_1208_fu_606_p2;
        icmp_ln86_1208_reg_1583_pp0_iter1_reg <= icmp_ln86_1208_reg_1583;
        icmp_ln86_1208_reg_1583_pp0_iter2_reg <= icmp_ln86_1208_reg_1583_pp0_iter1_reg;
        icmp_ln86_1208_reg_1583_pp0_iter3_reg <= icmp_ln86_1208_reg_1583_pp0_iter2_reg;
        icmp_ln86_1208_reg_1583_pp0_iter4_reg <= icmp_ln86_1208_reg_1583_pp0_iter3_reg;
        icmp_ln86_1208_reg_1583_pp0_iter5_reg <= icmp_ln86_1208_reg_1583_pp0_iter4_reg;
        icmp_ln86_1208_reg_1583_pp0_iter6_reg <= icmp_ln86_1208_reg_1583_pp0_iter5_reg;
        icmp_ln86_reg_1414 <= icmp_ln86_fu_426_p2;
        icmp_ln86_reg_1414_pp0_iter1_reg <= icmp_ln86_reg_1414;
        icmp_ln86_reg_1414_pp0_iter2_reg <= icmp_ln86_reg_1414_pp0_iter1_reg;
        icmp_ln86_reg_1414_pp0_iter3_reg <= icmp_ln86_reg_1414_pp0_iter2_reg;
        or_ln117_1048_reg_1661 <= or_ln117_1048_fu_806_p2;
        or_ln117_1052_reg_1691 <= or_ln117_1052_fu_913_p2;
        or_ln117_1057_reg_1724 <= or_ln117_1057_fu_1052_p2;
        or_ln117_1059_reg_1734 <= or_ln117_1059_fu_1072_p2;
        or_ln117_1061_reg_1740 <= or_ln117_1061_fu_1078_p2;
        or_ln117_1061_reg_1740_pp0_iter5_reg <= or_ln117_1061_reg_1740;
        or_ln117_1063_reg_1748 <= or_ln117_1063_fu_1154_p2;
        or_ln117_1067_reg_1758 <= or_ln117_1067_fu_1229_p2;
        or_ln117_reg_1628 <= or_ln117_fu_668_p2;
        select_ln117_1145_reg_1656 <= select_ln117_1145_fu_799_p3;
        select_ln117_1151_reg_1696 <= select_ln117_1151_fu_927_p3;
        select_ln117_1157_reg_1729 <= select_ln117_1157_fu_1064_p3;
        select_ln117_1163_reg_1753 <= select_ln117_1163_fu_1167_p3;
        select_ln117_1167_reg_1763 <= select_ln117_1167_fu_1243_p3;
        xor_ln104_reg_1633 <= xor_ln104_fu_674_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read24_int_reg <= p_read24;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1278_p65 = 'bx;

assign agg_result_fu_1278_p66 = ((or_ln117_1068_fu_1266_p2[0:0] == 1'b1) ? select_ln117_1167_reg_1763 : 5'd31);

assign and_ln102_1441_fu_811_p2 = (xor_ln104_reg_1633 & icmp_ln86_1180_reg_1430_pp0_iter2_reg);

assign and_ln102_1442_fu_628_p2 = (icmp_ln86_1181_reg_1436 & and_ln102_reg_1588);

assign and_ln102_1443_fu_679_p2 = (icmp_ln86_1182_reg_1442_pp0_iter1_reg & and_ln104_reg_1598);

assign and_ln102_1444_fu_825_p2 = (icmp_ln86_1183_reg_1448_pp0_iter2_reg & and_ln102_1441_fu_811_p2);

assign and_ln102_1445_fu_945_p2 = (icmp_ln86_1184_reg_1454_pp0_iter3_reg & and_ln104_213_reg_1673);

assign and_ln102_1446_fu_642_p2 = (icmp_ln86_1185_reg_1460 & and_ln102_1442_fu_628_p2);

assign and_ln102_1447_fu_652_p2 = (icmp_ln86_1186_reg_1466 & and_ln104_214_fu_637_p2);

assign and_ln102_1448_fu_698_p2 = (icmp_ln86_1187_reg_1472_pp0_iter1_reg & and_ln102_1443_fu_679_p2);

assign and_ln102_1449_fu_835_p2 = (icmp_ln86_1188_reg_1478_pp0_iter2_reg & and_ln104_215_reg_1645);

assign and_ln102_1450_fu_839_p2 = (icmp_ln86_1189_reg_1484_pp0_iter2_reg & and_ln102_1444_fu_825_p2);

assign and_ln102_1451_fu_969_p2 = (icmp_ln86_1190_reg_1490_pp0_iter3_reg & and_ln104_216_fu_940_p2);

assign and_ln102_1452_fu_1087_p2 = (icmp_ln86_1191_reg_1496_pp0_iter4_reg & and_ln102_1445_reg_1706);

assign and_ln102_1453_fu_1180_p2 = (icmp_ln86_1192_reg_1502_pp0_iter5_reg & and_ln104_217_reg_1713_pp0_iter5_reg);

assign and_ln102_1454_fu_703_p2 = (icmp_ln86_1193_reg_1508_pp0_iter1_reg & and_ln102_1446_reg_1616);

assign and_ln102_1455_fu_657_p2 = (xor_ln104_564_fu_647_p2 & icmp_ln86_1194_reg_1513);

assign and_ln102_1456_fu_662_p2 = (and_ln102_1455_fu_657_p2 & and_ln102_1442_fu_628_p2);

assign and_ln102_1457_fu_707_p2 = (icmp_ln86_1195_reg_1518_pp0_iter1_reg & and_ln102_1447_reg_1622);

assign and_ln102_1458_fu_711_p2 = (xor_ln104_565_fu_693_p2 & icmp_ln86_1196_reg_1523_pp0_iter1_reg);

assign and_ln102_1459_fu_716_p2 = (and_ln104_214_reg_1611 & and_ln102_1458_fu_711_p2);

assign and_ln102_1460_fu_844_p2 = (icmp_ln86_1197_reg_1528_pp0_iter2_reg & and_ln102_1448_reg_1651);

assign and_ln102_1461_fu_848_p2 = (xor_ln104_566_fu_830_p2 & icmp_ln86_1198_reg_1533_pp0_iter2_reg);

assign and_ln102_1462_fu_853_p2 = (and_ln102_1461_fu_848_p2 & and_ln102_1443_reg_1639);

assign and_ln102_1463_fu_858_p2 = (icmp_ln86_1199_reg_1538_pp0_iter2_reg & and_ln102_1449_fu_835_p2);

assign and_ln102_1464_fu_974_p2 = (xor_ln104_567_fu_959_p2 & icmp_ln86_1200_reg_1543_pp0_iter3_reg);

assign and_ln102_1465_fu_979_p2 = (and_ln104_215_reg_1645_pp0_iter3_reg & and_ln102_1464_fu_974_p2);

assign and_ln102_1466_fu_984_p2 = (icmp_ln86_1201_reg_1548_pp0_iter3_reg & and_ln102_1450_reg_1685);

assign and_ln102_1467_fu_988_p2 = (xor_ln104_568_fu_964_p2 & icmp_ln86_1202_reg_1553_pp0_iter3_reg);

assign and_ln102_1468_fu_993_p2 = (and_ln102_1467_fu_988_p2 & and_ln102_1444_reg_1679);

assign and_ln102_1469_fu_1091_p2 = (icmp_ln86_1203_reg_1558_pp0_iter4_reg & and_ln102_1451_reg_1719);

assign and_ln102_1470_fu_1095_p2 = (xor_ln104_569_fu_1082_p2 & icmp_ln86_1204_reg_1563_pp0_iter4_reg);

assign and_ln102_1471_fu_1100_p2 = (and_ln104_216_reg_1701 & and_ln102_1470_fu_1095_p2);

assign and_ln102_1472_fu_1105_p2 = (icmp_ln86_1205_reg_1568_pp0_iter4_reg & and_ln102_1452_fu_1087_p2);

assign and_ln102_1473_fu_1184_p2 = (xor_ln104_570_fu_1175_p2 & icmp_ln86_1206_reg_1573_pp0_iter5_reg);

assign and_ln102_1474_fu_1189_p2 = (and_ln102_1473_fu_1184_p2 & and_ln102_1445_reg_1706_pp0_iter5_reg);

assign and_ln102_1475_fu_1194_p2 = (icmp_ln86_1207_reg_1578_pp0_iter5_reg & and_ln102_1453_fu_1180_p2);

assign and_ln102_1476_fu_1256_p2 = (xor_ln104_571_fu_1251_p2 & icmp_ln86_1208_reg_1583_pp0_iter6_reg);

assign and_ln102_1477_fu_1261_p2 = (and_ln104_217_reg_1713_pp0_iter6_reg & and_ln102_1476_fu_1256_p2);

assign and_ln102_fu_612_p2 = (icmp_ln86_fu_426_p2 & icmp_ln86_1179_fu_432_p2);

assign and_ln104_213_fu_820_p2 = (xor_ln104_reg_1633 & xor_ln104_559_fu_815_p2);

assign and_ln104_214_fu_637_p2 = (xor_ln104_560_fu_632_p2 & and_ln102_reg_1588);

assign and_ln104_215_fu_688_p2 = (xor_ln104_561_fu_683_p2 & and_ln104_reg_1598);

assign and_ln104_216_fu_940_p2 = (xor_ln104_562_fu_935_p2 & and_ln102_1441_reg_1667);

assign and_ln104_217_fu_954_p2 = (xor_ln104_563_fu_949_p2 & and_ln104_213_reg_1673);

assign and_ln104_fu_623_p2 = (xor_ln104_558_fu_618_p2 & icmp_ln86_reg_1414);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1278_p67;

assign icmp_ln86_1179_fu_432_p2 = (($signed(p_read5_int_reg) < $signed(18'd614)) ? 1'b1 : 1'b0);

assign icmp_ln86_1180_fu_438_p2 = (($signed(p_read14_int_reg) < $signed(18'd264)) ? 1'b1 : 1'b0);

assign icmp_ln86_1181_fu_444_p2 = (($signed(p_read4_int_reg) < $signed(18'd5776)) ? 1'b1 : 1'b0);

assign icmp_ln86_1182_fu_450_p2 = (($signed(p_read4_int_reg) < $signed(18'd7196)) ? 1'b1 : 1'b0);

assign icmp_ln86_1183_fu_456_p2 = (($signed(p_read19_int_reg) < $signed(18'd56)) ? 1'b1 : 1'b0);

assign icmp_ln86_1184_fu_462_p2 = (($signed(p_read18_int_reg) < $signed(18'd484)) ? 1'b1 : 1'b0);

assign icmp_ln86_1185_fu_468_p2 = (($signed(p_read9_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_1186_fu_474_p2 = (($signed(p_read23_int_reg) < $signed(18'd86686)) ? 1'b1 : 1'b0);

assign icmp_ln86_1187_fu_480_p2 = (($signed(p_read24_int_reg) < $signed(18'd79469)) ? 1'b1 : 1'b0);

assign icmp_ln86_1188_fu_486_p2 = (($signed(p_read11_int_reg) < $signed(18'd933)) ? 1'b1 : 1'b0);

assign icmp_ln86_1189_fu_492_p2 = (($signed(p_read17_int_reg) < $signed(18'd148)) ? 1'b1 : 1'b0);

assign icmp_ln86_1190_fu_498_p2 = (($signed(p_read22_int_reg) < $signed(18'd172)) ? 1'b1 : 1'b0);

assign icmp_ln86_1191_fu_504_p2 = (($signed(p_read3_int_reg) < $signed(18'd38747)) ? 1'b1 : 1'b0);

assign icmp_ln86_1192_fu_510_p2 = (($signed(p_read20_int_reg) < $signed(18'd98)) ? 1'b1 : 1'b0);

assign icmp_ln86_1193_fu_516_p2 = (($signed(p_read12_int_reg) < $signed(18'd633)) ? 1'b1 : 1'b0);

assign icmp_ln86_1194_fu_522_p2 = (($signed(p_read16_int_reg) < $signed(18'd1352)) ? 1'b1 : 1'b0);

assign icmp_ln86_1195_fu_528_p2 = (($signed(p_read20_int_reg) < $signed(18'd23)) ? 1'b1 : 1'b0);

assign icmp_ln86_1196_fu_534_p2 = (($signed(p_read8_int_reg) < $signed(18'd455)) ? 1'b1 : 1'b0);

assign icmp_ln86_1197_fu_540_p2 = (($signed(p_read15_int_reg) < $signed(18'd145)) ? 1'b1 : 1'b0);

assign icmp_ln86_1198_fu_546_p2 = (($signed(p_read2_int_reg) < $signed(18'd86219)) ? 1'b1 : 1'b0);

assign icmp_ln86_1199_fu_552_p2 = (($signed(p_read10_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_1200_fu_558_p2 = (($signed(p_read8_int_reg) < $signed(18'd406)) ? 1'b1 : 1'b0);

assign icmp_ln86_1201_fu_564_p2 = (($signed(p_read6_int_reg) < $signed(18'd834)) ? 1'b1 : 1'b0);

assign icmp_ln86_1202_fu_570_p2 = (($signed(p_read21_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1203_fu_576_p2 = (($signed(p_read6_int_reg) < $signed(18'd714)) ? 1'b1 : 1'b0);

assign icmp_ln86_1204_fu_582_p2 = (($signed(p_read7_int_reg) < $signed(18'd995)) ? 1'b1 : 1'b0);

assign icmp_ln86_1205_fu_588_p2 = (($signed(p_read1_int_reg) < $signed(18'd1590)) ? 1'b1 : 1'b0);

assign icmp_ln86_1206_fu_594_p2 = (($signed(p_read3_int_reg) < $signed(18'd39205)) ? 1'b1 : 1'b0);

assign icmp_ln86_1207_fu_600_p2 = (($signed(p_read13_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_1208_fu_606_p2 = (($signed(p_read22_int_reg) < $signed(18'd284)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_426_p2 = (($signed(p_read10_int_reg) < $signed(18'd12)) ? 1'b1 : 1'b0);

assign or_ln117_1044_fu_749_p2 = (and_ln102_1457_fu_707_p2 | and_ln102_1442_reg_1604);

assign or_ln117_1045_fu_761_p2 = (and_ln102_1447_reg_1622 | and_ln102_1442_reg_1604);

assign or_ln117_1046_fu_773_p2 = (or_ln117_1045_fu_761_p2 | and_ln102_1459_fu_716_p2);

assign or_ln117_1047_fu_863_p2 = (and_ln102_reg_1588_pp0_iter2_reg | and_ln102_1460_fu_844_p2);

assign or_ln117_1048_fu_806_p2 = (and_ln102_reg_1588_pp0_iter1_reg | and_ln102_1448_fu_698_p2);

assign or_ln117_1049_fu_875_p2 = (or_ln117_1048_reg_1661 | and_ln102_1462_fu_853_p2);

assign or_ln117_1050_fu_887_p2 = (and_ln102_reg_1588_pp0_iter2_reg | and_ln102_1443_reg_1639);

assign or_ln117_1051_fu_899_p2 = (or_ln117_1050_fu_887_p2 | and_ln102_1463_fu_858_p2);

assign or_ln117_1052_fu_913_p2 = (or_ln117_1050_fu_887_p2 | and_ln102_1449_fu_835_p2);

assign or_ln117_1053_fu_998_p2 = (or_ln117_1052_reg_1691 | and_ln102_1465_fu_979_p2);

assign or_ln117_1054_fu_1014_p2 = (icmp_ln86_reg_1414_pp0_iter3_reg | and_ln102_1466_fu_984_p2);

assign or_ln117_1055_fu_1026_p2 = (icmp_ln86_reg_1414_pp0_iter3_reg | and_ln102_1450_reg_1685);

assign or_ln117_1056_fu_1038_p2 = (or_ln117_1055_fu_1026_p2 | and_ln102_1468_fu_993_p2);

assign or_ln117_1057_fu_1052_p2 = (icmp_ln86_reg_1414_pp0_iter3_reg | and_ln102_1444_reg_1679);

assign or_ln117_1058_fu_1110_p2 = (or_ln117_1057_reg_1724 | and_ln102_1469_fu_1091_p2);

assign or_ln117_1059_fu_1072_p2 = (or_ln117_1057_fu_1052_p2 | and_ln102_1451_fu_969_p2);

assign or_ln117_1060_fu_1122_p2 = (or_ln117_1059_reg_1734 | and_ln102_1471_fu_1100_p2);

assign or_ln117_1061_fu_1078_p2 = (icmp_ln86_reg_1414_pp0_iter3_reg | and_ln102_1441_reg_1667);

assign or_ln117_1062_fu_1142_p2 = (or_ln117_1061_reg_1740 | and_ln102_1472_fu_1105_p2);

assign or_ln117_1063_fu_1154_p2 = (or_ln117_1061_reg_1740 | and_ln102_1452_fu_1087_p2);

assign or_ln117_1064_fu_1199_p2 = (or_ln117_1063_reg_1748 | and_ln102_1474_fu_1189_p2);

assign or_ln117_1065_fu_1204_p2 = (or_ln117_1061_reg_1740_pp0_iter5_reg | and_ln102_1445_reg_1706_pp0_iter5_reg);

assign or_ln117_1066_fu_1215_p2 = (or_ln117_1065_fu_1204_p2 | and_ln102_1475_fu_1194_p2);

assign or_ln117_1067_fu_1229_p2 = (or_ln117_1065_fu_1204_p2 | and_ln102_1453_fu_1180_p2);

assign or_ln117_1068_fu_1266_p2 = (or_ln117_1067_reg_1758 | and_ln102_1477_fu_1261_p2);

assign or_ln117_fu_668_p2 = (and_ln102_1456_fu_662_p2 | and_ln102_1446_fu_642_p2);

assign select_ln117_1140_fu_738_p3 = ((or_ln117_reg_1628[0:0] == 1'b1) ? select_ln117_fu_731_p3 : 2'd3);

assign select_ln117_1141_fu_754_p3 = ((and_ln102_1442_reg_1604[0:0] == 1'b1) ? zext_ln117_124_fu_745_p1 : 3'd4);

assign select_ln117_1142_fu_765_p3 = ((or_ln117_1044_fu_749_p2[0:0] == 1'b1) ? select_ln117_1141_fu_754_p3 : 3'd5);

assign select_ln117_1143_fu_779_p3 = ((or_ln117_1045_fu_761_p2[0:0] == 1'b1) ? select_ln117_1142_fu_765_p3 : 3'd6);

assign select_ln117_1144_fu_787_p3 = ((or_ln117_1046_fu_773_p2[0:0] == 1'b1) ? select_ln117_1143_fu_779_p3 : 3'd7);

assign select_ln117_1145_fu_799_p3 = ((and_ln102_reg_1588_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_125_fu_795_p1 : 4'd8);

assign select_ln117_1146_fu_868_p3 = ((or_ln117_1047_fu_863_p2[0:0] == 1'b1) ? select_ln117_1145_reg_1656 : 4'd9);

assign select_ln117_1147_fu_880_p3 = ((or_ln117_1048_reg_1661[0:0] == 1'b1) ? select_ln117_1146_fu_868_p3 : 4'd10);

assign select_ln117_1148_fu_891_p3 = ((or_ln117_1049_fu_875_p2[0:0] == 1'b1) ? select_ln117_1147_fu_880_p3 : 4'd11);

assign select_ln117_1149_fu_905_p3 = ((or_ln117_1050_fu_887_p2[0:0] == 1'b1) ? select_ln117_1148_fu_891_p3 : 4'd12);

assign select_ln117_1150_fu_919_p3 = ((or_ln117_1051_fu_899_p2[0:0] == 1'b1) ? select_ln117_1149_fu_905_p3 : 4'd13);

assign select_ln117_1151_fu_927_p3 = ((or_ln117_1052_fu_913_p2[0:0] == 1'b1) ? select_ln117_1150_fu_919_p3 : 4'd14);

assign select_ln117_1152_fu_1003_p3 = ((or_ln117_1053_fu_998_p2[0:0] == 1'b1) ? select_ln117_1151_reg_1696 : 4'd15);

assign select_ln117_1153_fu_1019_p3 = ((icmp_ln86_reg_1414_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_126_fu_1010_p1 : 5'd16);

assign select_ln117_1154_fu_1030_p3 = ((or_ln117_1054_fu_1014_p2[0:0] == 1'b1) ? select_ln117_1153_fu_1019_p3 : 5'd17);

assign select_ln117_1155_fu_1044_p3 = ((or_ln117_1055_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1154_fu_1030_p3 : 5'd18);

assign select_ln117_1156_fu_1056_p3 = ((or_ln117_1056_fu_1038_p2[0:0] == 1'b1) ? select_ln117_1155_fu_1044_p3 : 5'd19);

assign select_ln117_1157_fu_1064_p3 = ((or_ln117_1057_fu_1052_p2[0:0] == 1'b1) ? select_ln117_1156_fu_1056_p3 : 5'd20);

assign select_ln117_1158_fu_1115_p3 = ((or_ln117_1058_fu_1110_p2[0:0] == 1'b1) ? select_ln117_1157_reg_1729 : 5'd21);

assign select_ln117_1159_fu_1127_p3 = ((or_ln117_1059_reg_1734[0:0] == 1'b1) ? select_ln117_1158_fu_1115_p3 : 5'd22);

assign select_ln117_1160_fu_1134_p3 = ((or_ln117_1060_fu_1122_p2[0:0] == 1'b1) ? select_ln117_1159_fu_1127_p3 : 5'd23);

assign select_ln117_1161_fu_1147_p3 = ((or_ln117_1061_reg_1740[0:0] == 1'b1) ? select_ln117_1160_fu_1134_p3 : 5'd24);

assign select_ln117_1162_fu_1159_p3 = ((or_ln117_1062_fu_1142_p2[0:0] == 1'b1) ? select_ln117_1161_fu_1147_p3 : 5'd25);

assign select_ln117_1163_fu_1167_p3 = ((or_ln117_1063_fu_1154_p2[0:0] == 1'b1) ? select_ln117_1162_fu_1159_p3 : 5'd26);

assign select_ln117_1164_fu_1208_p3 = ((or_ln117_1064_fu_1199_p2[0:0] == 1'b1) ? select_ln117_1163_reg_1753 : 5'd27);

assign select_ln117_1165_fu_1221_p3 = ((or_ln117_1065_fu_1204_p2[0:0] == 1'b1) ? select_ln117_1164_fu_1208_p3 : 5'd28);

assign select_ln117_1166_fu_1235_p3 = ((or_ln117_1066_fu_1215_p2[0:0] == 1'b1) ? select_ln117_1165_fu_1221_p3 : 5'd29);

assign select_ln117_1167_fu_1243_p3 = ((or_ln117_1067_fu_1229_p2[0:0] == 1'b1) ? select_ln117_1166_fu_1235_p3 : 5'd30);

assign select_ln117_fu_731_p3 = ((and_ln102_1446_reg_1616[0:0] == 1'b1) ? zext_ln117_fu_727_p1 : 2'd2);

assign xor_ln104_558_fu_618_p2 = (icmp_ln86_1179_reg_1425 ^ 1'd1);

assign xor_ln104_559_fu_815_p2 = (icmp_ln86_1180_reg_1430_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_560_fu_632_p2 = (icmp_ln86_1181_reg_1436 ^ 1'd1);

assign xor_ln104_561_fu_683_p2 = (icmp_ln86_1182_reg_1442_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_562_fu_935_p2 = (icmp_ln86_1183_reg_1448_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_563_fu_949_p2 = (icmp_ln86_1184_reg_1454_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_564_fu_647_p2 = (icmp_ln86_1185_reg_1460 ^ 1'd1);

assign xor_ln104_565_fu_693_p2 = (icmp_ln86_1186_reg_1466_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_566_fu_830_p2 = (icmp_ln86_1187_reg_1472_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_567_fu_959_p2 = (icmp_ln86_1188_reg_1478_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_568_fu_964_p2 = (icmp_ln86_1189_reg_1484_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_569_fu_1082_p2 = (icmp_ln86_1190_reg_1490_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_570_fu_1175_p2 = (icmp_ln86_1191_reg_1496_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_571_fu_1251_p2 = (icmp_ln86_1192_reg_1502_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_674_p2 = (icmp_ln86_reg_1414_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_721_p2 = (1'd1 ^ and_ln102_1454_fu_703_p2);

assign zext_ln117_124_fu_745_p1 = select_ln117_1140_fu_738_p3;

assign zext_ln117_125_fu_795_p1 = select_ln117_1144_fu_787_p3;

assign zext_ln117_126_fu_1010_p1 = select_ln117_1152_fu_1003_p3;

assign zext_ln117_fu_727_p1 = xor_ln117_fu_721_p2;

endmodule //conifer_jettag_accelerator_decision_function_58
