<?xml version="1.0" encoding="UTF-8"?><module id="AINTC" HW_revision="" XML_version="1" description="This module acts as interface between ARM9 and system interrupts.">
     <register id="REV" acronym="REV" offset="0x0" width="32" description="Read only ID register for AINTC.">
<bitfield id="REVID" width="32" begin="31" end="0" resetval="1317142784" description="Revision ID of AINTC. This is read only." range="" rwaccess="R"/>
</register>
     <register id="CR" acronym="CR" offset="0x4" width="32" description="The Control Register holds global control parameters.">
<bitfield id="Reserved" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRHOLDMODE" width="1" begin="4" end="4" resetval="0" description="Enables priority holding mode." range="" rwaccess="RW">
<bitenum id="NO_PRHOLD" value="0" token="NO_PRHOLD" description="no priority holding, prioritized MMRs will continually update."/>
<bitenum id="PRHOLD" value="1" token="PRHOLD" description="priority holding enabled, Prioritized Index and Vector Address MMRs will hold their value after the first is read and release the hold after either is written or Host Interrupt is set or cleared as described in functional section."/>
</bitfield>
<bitfield id="NESTMODE" width="2" begin="3" end="2" resetval="0" description="The nesting mode." range="" rwaccess="RW">
<bitenum id="NONEST" value="0" token="NONEST" description="no nesting"/>
<bitenum id="INDIVIDUAL" value="1" token="INDIVIDUAL" description="automatic individual nesting (per host interrupt)"/>
<bitenum id="GLOBAL" value="2" token="GLOBAL" description="automatic global nesting (over all host interrupts)"/>
<bitenum id="MANUAL" value="3" token="MANUAL" description="manual nesting"/>
</bitfield>
<bitfield id="Reserved" width="2" begin="1" end="0" resetval="0" description="Reserved." range="" rwaccess="N"/>
</register>
     <register id="GER" acronym="GER" offset="0x10" width="32" description="The Global Enable Register enables all the host interrupts. Individual host interrupts are still enabled or disabled from their individual enables and are not overridden by the global enable. ">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="The current global enable value when read. Writes set the global enable" range="" rwaccess="RW"/>
</register>
     <register id="GNLR" acronym="GNLR" offset="0x1C" width="32" description="The Global Nesting Level Register allows the checking and setting of the global nesting level across all host interrupts when automatic global nesting mode is set. The nesting level is the channel (and all of lower priority) that are nested out because of a current interrupt. ">
<bitfield id="OVERRIDE" width="1" begin="31" end="31" resetval="0" description="Always read as 0.  Writes of 1 override the automatic nesting and set the NESTLVL to the written data." range="" rwaccess="RW"/>
<bitfield id="Reserved" width="22" begin="30" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NESTLVL" width="9" begin="8" end="0" resetval="32" description="The current global nesting level (highest channel that is nested). Writes set the nesting level. In auto nesting mode this value is updated internally unless the auto_override bit is set." range="" rwaccess="RW"/>
</register>
     <register id="SISR" acronym="SISR" offset="0x20" width="32" description="The System Interrupt Status Indexed Set Register allows setting the status of an interrupt. The interrupt to set is the INDEX value written. This sets the Raw Status Register bit of the given INDEX.">
<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="INDEX" width="10" begin="9" end="0" resetval="0" description="Writes set the status of the interrupt given in the INDEX value. Reads return 0." range="" rwaccess="W"/>
</register>
     <register id="SICR" acronym="SICR" offset="0x24" width="32" description="This register allows clearing the status of an interrupt. The interrupt to clear is the INDEX value written. This clears the Raw Status Register bit of the given INDEX.">
<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="INDEX" width="10" begin="9" end="0" resetval="0" description="Writes clear the status of the interrupt given in the INDEX value. Reads return 0." range="" rwaccess="W"/>
</register>
     <register id="EISR" acronym="EISR" offset="0x28" width="32" description="This register allows enabling an interrupt. The interrupt to enable is the INDEX value written. This sets the Enable Register bit of the given INDEX.">
<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="INDEX" width="10" begin="9" end="0" resetval="0" description="Writes set the enable of the interrupt given in the INDEX value. Reads return 0." range="" rwaccess="W"/>
</register>
     <register id="EICR" acronym="EICR" offset="0x2C" width="32" description="This register allows disabling an interrupt. The interrupt to disable is the INDEX value written. This clears the Enable Register bit of the given INDEX.">
<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="INDEX" width="10" begin="9" end="0" resetval="0" description="Writes clear the enable of the interrupt given in the INDEX value. Reads return 0." range="" rwaccess="W"/>
</register>
     <register id="HIEISR" acronym="HIEISR" offset="0x34" width="32" description="This register allows enabling a host interrupt output. The host interrupt to enable is the INDEX value written. This enables the host interrupt output or triggers the output again if already enabled.">
<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="INDEX" width="10" begin="9" end="0" resetval="0" description="Writes set the enable of the host interrupt given in the INDEX value. Reads return 0." range="" rwaccess="W"/>
</register>
     <register id="HIDISR" acronym="HIDISR" offset="0x38" width="32" description="This register allows disabling a host interrupt output. The host interrupt to disable is the INDEX value written. This disables the host interrupt output.">
<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="INDEX" width="10" begin="9" end="0" resetval="0" description="Writes clear the enable of the host interrupt given in the INDEX value. Reads return 0." range="" rwaccess="W"/>
</register>
     <register id="VBR" acronym="VBR" offset="0x50" width="32" description="This register holds the base address of the ISR vector addresses. ">
<bitfield id="BASE" width="32" begin="31" end="0" resetval="0" description="ISR Base Address. " range="" rwaccess="RW"/>
</register>
     <register id="VSR" acronym="VSR" offset="0x54" width="32" description="This register holds the sizes of the individual ISR routines in the vector table. This is only the sizes to space the calculated vector addresses for the initial ISR targets (the ISR targets could branch off to the full ISR routines).">
<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SIZE" width="8" begin="7" end="0" resetval="0" description="Size of ISR address spaces" range="" rwaccess="RW"/>
</register>
     <register id="VNR" acronym="VNR" offset="0x58" width="32" description="This register holds the address of the ISR null address that handles no pending interrupts (if accidentally branched to when no interrupts are pending). ">
<bitfield id="NULL" width="32" begin="31" end="0" resetval="0" description="ISR Null address." range="" rwaccess="RW"/>
</register>
     <register id="GPIR" acronym="GPIR" offset="0x80" width="32" description="This register shows the interrupt number of the highest priority interrupt pending across all the host interrupts. ">
<bitfield id="NONE" width="1" begin="31" end="31" resetval="1" description="No Interrupt is pending. Can be used by host to test for a negative value to see if no interrupts are pending." range="" rwaccess="R"/>
<bitfield id="Reserved" width="21" begin="30" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRI_INDX" width="10" begin="9" end="0" resetval="0" description="The currently highest priority interrupt index pending across all the host interrupts." range="" rwaccess="R"/>
</register>
     <register id="GPVR" acronym="GPVR" offset="0x84" width="32" description="This register shows the interrupt vector address of the highest priority interrupt pending across all the host interrupts. ">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="The currently highest priority interrupts vector address across all the host interrupts." range="" rwaccess="R"/>
</register>
     <register id="SRSR1" acronym="SRSR1" offset="0x200" width="32" description="This register shows the pending enabled status of the system interrupts 0 to 31. Software can write to the Status Set Registers to set a system interrupt without a hardware trigger. There is one bit per system interrupt. ">
<bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0" description="System interrupt raw status and setting. Reads return the raw status. Write a 1 in a bit position to set the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="SRSR2" acronym="SRSR2" offset="0x204" width="32" description="This register shows the pending enabled status of the system interrupts 32 to 63. Software can write to the Status Set Registers to set a system interrupt without a hardware trigger. There is one bit per system interrupt. ">
<bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0" description="System interrupt raw status and setting. Reads return the raw status. Write a 1 in a bit position to set the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="SRSR3" acronym="SRSR3" offset="0x208" width="32" description="This register shows the pending enabled status of the system interrupts 64 to 90. Software can write to the Status Set Registers to set a system interrupt without a hardware trigger. There is one bit per system interrupt. ">
<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RAW_STATUS" width="27" begin="26" end="0" resetval="0" description="System interrupt raw status and setting. Reads return the raw status. Write a 1 in a bit position to set the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="SECR1" acronym="SECR1" offset="0x280" width="32" description="This register shows the pending enabled status of the system interrupts 0 to 31. Software can write to the Status Clear Registers to clear a system interrupt after it has been serviced. If a system interrupt status is not cleared then another host interrupt may not be triggered or another host interrupt may be triggered incorrectly. There is one bit per system interrupt. ">
<bitfield id="ENBL_STATUS" width="32" begin="31" end="0" resetval="0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the Enable Registers). Write a 1 in a bit position to clear the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="SECR2" acronym="SECR2" offset="0x284" width="32" description="This register shows the pending enabled status of the system interrupts 32 to 63. Software can write to the Status Clear Registers to clear a system interrupt after it has been serviced. If a system interrupt status is not cleared then another host interrupt may not be triggered or another host interrupt may be triggered incorrectly. There is one bit per system interrupt. ">
<bitfield id="ENBL_STATUS" width="32" begin="31" end="0" resetval="0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the Enable Registers). Write a 1 in a bit position to clear the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="SECR3" acronym="SECR3" offset="0x288" width="32" description="This register shows the pending enabled status of the system interrupts 64 to 90. Software can write to the Status Clear Registers to clear a system interrupt after it has been serviced. If a system interrupt status is not cleared then another host interrupt may not be triggered or another host interrupt may be triggered incorrectly. There is one bit per system interrupt. ">
<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="ENBL_STATUS" width="27" begin="26" end="0" resetval="0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the Enable Registers). Write a 1 in a bit position to clear the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="ESR1" acronym="ESR1" offset="0x300" width="32" description="This register enables system interrupts 0 to 31 to trigger outputs. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt. ">
<bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0" description="System interrupt enables. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to set that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="ESR2" acronym="ESR2" offset="0x304" width="32" description="This register enables system interrupts 32 to 63 to trigger outputs. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt. ">
<bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0" description="System interrupt enables. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to set that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="ESR3" acronym="ESR3" offset="0x308" width="32" description="This register enables system interrupts 63 to 90 to trigger outputs. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt. ">
<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="ENABLE" width="27" begin="26" end="0" resetval="0" description="System interrupt enables. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to set that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="ECR1" acronym="ECR1" offset="0x380" width="32" description="This register disables system interrupts 0 to 31 to map to channels. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt. ">
<bitfield id="DISABLE" width="32" begin="31" end="0" resetval="0" description="System interrupt disable. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to clear that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="ECR2" acronym="ECR2" offset="0x384" width="32" description="This register disables system interrupts 32 to 63 to map to channels. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt. ">
<bitfield id="DISABLE" width="32" begin="31" end="0" resetval="0" description="System interrupt disable. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to clear that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="ECR3" acronym="ECR3" offset="0x388" width="32" description="This register disables system interrupts 64 to 90 to map to channels. System interrupts that are not enabled do not interrupt the host. There is a bit per system interrupt. ">
<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DISABLE" width="27" begin="26" end="0" resetval="0" description="System interrupt disable. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to clear that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
</register>
     <register id="CMR0" acronym="CMR0" offset="0x400" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR1" acronym="CMR1" offset="0x404" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR2" acronym="CMR2" offset="0x408" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR3" acronym="CMR3" offset="0x40C" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR4" acronym="CMR4" offset="0x410" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR5" acronym="CMR5" offset="0x414" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR6" acronym="CMR6" offset="0x418" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR7" acronym="CMR7" offset="0x41C" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR8" acronym="CMR8" offset="0x420" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR9" acronym="CMR9" offset="0x424" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR10" acronym="CMR10" offset="0x428" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR11" acronym="CMR11" offset="0x42C" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR12" acronym="CMR12" offset="0x430" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR13" acronym="CMR13" offset="0x434" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR14" acronym="CMR14" offset="0x438" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR15" acronym="CMR15" offset="0x43C" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR16" acronym="CMR16" offset="0x440" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR17" acronym="CMR17" offset="0x444" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR18" acronym="CMR18" offset="0x448" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR19" acronym="CMR19" offset="0x44C" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR20" acronym="CMR20" offset="0x450" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR21" acronym="CMR21" offset="0x454" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="CMR22" acronym="CMR22" offset="0x458" width="32" description="These registers define the channel for each system interrupt. There is one register per 4 system interrupts. ">
<bitfield id="CHNL_NPLUS3" width="8" begin="31" end="24" resetval="0" description="Sets the host interrupt for channel N + 3" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS2" width="8" begin="23" end="16" resetval="0" description="Sets the host interrupt for channel N + 2" range="" rwaccess="RW"/>
<bitfield id="CHNL_NPLUS1" width="8" begin="15" end="8" resetval="0" description="Sets the host interrupt for channel N + 1" range="" rwaccess="RW"/>
<bitfield id="CHNL_N" width="8" begin="7" end="0" resetval="0" description="Sets the channel for the system interrupt N. (N ranges from 0 to 90)" range="" rwaccess="RW"/>
</register>
     <register id="HIPIR1" acronym="HIPIR1" offset="0x900" width="32" description="This register shows the highest priority current pending interrupt for the FIQ interrupt. ">
<bitfield id="NONE" width="1" begin="31" end="31" resetval="1" description="No Interrupt is pending." range="" rwaccess="R"/>
<bitfield id="Reserved" width="21" begin="30" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRI_INDX" width="10" begin="9" end="0" resetval="0" description="Interrupt number of the highest priority pending interrupt for FIQ host interrupt." range="" rwaccess="R"/>
</register>
     <register id="HIPIR2" acronym="HIPIR2" offset="0x904" width="32" description="This register shows the highest priority current pending interrupt for the IRQ interrupt. ">
<bitfield id="NONE" width="1" begin="31" end="31" resetval="1" description="No Interrupt is pending." range="" rwaccess="R"/>
<bitfield id="Reserved" width="21" begin="30" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRI_INDX" width="10" begin="9" end="0" resetval="0" description="Interrupt number of the highest priority pending interrupt for IRQ host interrupt." range="" rwaccess="R"/>
</register>
     <register id="SITR1" acronym="SITR1" offset="0xD80" width="32" description="This register defines the type of the system interrupts 0 to 31. There is a type for each system interrupt.">
<bitfield id="TYPE" width="32" begin="31" end="0" resetval="0" description="System interrupt type." range="" rwaccess="RW">
<bitenum id="LEVEL" value="0" token="LEVEL" description="Level or pulse interrupts"/>
<bitenum id="EDGE" value="1" token="EDGE" description="Edge interrupt (required edge detect)"/>
</bitfield>
</register>
     <register id="SITR2" acronym="SITR2" offset="0xD84" width="32" description="This register defines the type of the system interrupts 32 to 63. There is a type for each system interrupt.">
<bitfield id="TYPE" width="32" begin="31" end="0" resetval="0" description="System interrupt type." range="" rwaccess="RW">
<bitenum id="LEVEL" value="0" token="LEVEL" description="Level or pulse interrupts"/>
<bitenum id="EDGE" value="1" token="EDGE" description="Edge interrupt (required edge detect)"/>
</bitfield>
</register>
     <register id="SITR3" acronym="SITR3" offset="0xD88" width="32" description="This register defines the type of the system interrupts 64 to 90. There is a type for each system interrupt.">
<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="TYPE" width="27" begin="26" end="0" resetval="0" description="System interrupt type." range="" rwaccess="RW">
<bitenum id="LEVEL" value="0" token="LEVEL" description="Level or pulse interrupts"/>
<bitenum id="EDGE" value="1" token="EDGE" description="Edge interrupt (required edge detect)"/>
</bitfield>
</register>
     <register id="DSR1" acronym="DSR1" offset="0xF00" width="32" description="This register selects which interrupt source generates the debug interrupt output.">
<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0" description="Debug interrupt enable." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Debug interrupt-1 disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Debug interrupt-1 enabled"/>
</bitfield>
<bitfield id="Reserved" width="18" begin="30" end="13" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="SELECT" width="13" begin="12" end="0" resetval="0" description="Debug interrupt source select." range="" rwaccess="RW">
<bitenum id="" value="144" token="" description="input interrupt before enabling"/>
<bitenum id="" value="152047651" token="" description="Reserved"/>
<bitenum id="" value="4331671827" token="" description="processed and enabled interrupt"/>
<bitenum id="" value="4584382535" token="" description="Reserved"/>
<bitenum id="" value="8264" token="" description="ARM fast interrupt output"/>
<bitenum id="" value="8265" token="" description="ARM normal interrupt output"/>
<bitenum id="" value="8673837205" token="" description="Reserved"/>
</bitfield>
</register>
     <register id="DSR2" acronym="DSR2" offset="0xF04" width="32" description="This register selects which interrupt source generates the debug interrupt output.">
<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0" description="Debug interrupt enable." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Debug interrupt-2 disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Debug interrupt-2 enabled"/>
</bitfield>
<bitfield id="Reserved" width="18" begin="30" end="13" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="SELECT" width="13" begin="12" end="0" resetval="0" description="Debug interrupt source select." range="" rwaccess="RW">
<bitenum id="" value="144" token="" description="input interrupt before enabling"/>
<bitenum id="" value="152047651" token="" description="Reserved"/>
<bitenum id="" value="4331671827" token="" description="processed and enabled interrupt"/>
<bitenum id="" value="4584382535" token="" description="Reserved"/>
<bitenum id="" value="8264" token="" description="ARM fast interrupt output"/>
<bitenum id="" value="8265" token="" description="ARM normal interrupt output"/>
<bitenum id="" value="8673837205" token="" description="Reserved"/>
</bitfield>
</register>
     <register id="HINLR1" acronym="HINLR1" offset="0x1100" width="32" description="This register displays and controls the nesting level for FIQ host interrupt. The nesting level controls which channel and lower priority channels are nested. ">
<bitfield id="OVERRIDE" width="1" begin="31" end="31" resetval="0" description="Reads return 0. Writes of a 1 override the auto updating of the NEST_LVL and use the write data." range="" rwaccess="W"/>
<bitfield id="Reserved" width="22" begin="30" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NEST_LVL" width="9" begin="8" end="0" resetval="0" description="Reads return the current nesting level for the FIQ host interrupt. Writes set the nesting level for the FIQ host interrupt. In auto mode the value is updated internally unless the OVERRIDE is set and then the write data is used." range="" rwaccess="RW"/>
</register>
     <register id="HINLR2" acronym="HINLR2" offset="0x1104" width="32" description="This register displays and controls the nesting level for IRQ host interrupt. The nesting level controls which channel and lower priority channels are nested. ">
<bitfield id="OVERRIDE" width="1" begin="31" end="31" resetval="0" description="Reads return 0. Writes of a 1 override the auto updating of the NEST_LVL and use the write data." range="" rwaccess="W"/>
<bitfield id="Reserved" width="22" begin="30" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NEST_LVL" width="9" begin="8" end="0" resetval="0" description="Reads return the current nesting level for the IRQ host interrupt. Writes set the nesting level for the IRQ host interrupt. In auto mode the value is updated internally unless the OVERRIDE is set and then the write data is used." range="" rwaccess="RW"/>
</register>
     <register id="HIER" acronym="HIER" offset="0x1500" width="32" description="This register enables or disables individual host interrupts(FIQ and IRQ). These work separately from the global enables. There is one bit per host interrupt. These bits are updated when writing to the Host Interrupt Enable Index Set and Host Interrupt Enable Index Clear registers.">
<bitfield id="Reserved" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="IRQ" width="1" begin="1" end="1" resetval="0" description="Enable of IRQ" range="" rwaccess="RW">
<bitenum id="" value="0" token="" description="disabled"/>
<bitenum id="" value="1" token="" description="enabled"/>
</bitfield>
<bitfield id="FIQ" width="1" begin="0" end="0" resetval="0" description="Enable of FIQ" range="" rwaccess="RW">
<bitenum id="" value="0" token="" description="disabled"/>
<bitenum id="" value="1" token="" description="enabled"/>
</bitfield>
</register>
     <register id="HIPVR1" acronym="HIPVR1" offset="0x1600" width="32" description="This register shows the interrupt vector address of the highest priority interrupt pending for FIQ host interrupt. ">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="The currently highest priority interrupt vector address across for the FIQ host interrupt." range="" rwaccess="R"/>
</register>
     <register id="HIPVR2" acronym="HIPVR2" offset="0x1604" width="32" description="This register shows the interrupt vector address of the highest priority interrupt pending for IRQ host interrupt. ">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="The currently highest priority interrupt vector address across for the IRQ host interrupt." range="" rwaccess="R"/>
</register>
</module>
