{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595394112717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595394112725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 12:01:52 2020 " "Processing started: Wed Jul 22 12:01:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595394112725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394112725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394112725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595394113125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595394113125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/lab3/led7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/lab3/led7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7_decoder " "Found entity 1: led7_decoder" {  } { { "../lab3/led7_decoder.v" "" { Text "C:/intelFPGA_lite/lab3/led7_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccond_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file seccond_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 seccond_counter " "Found entity 1: seccond_counter" {  } { { "seccond_counter.v" "" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock.v(12) " "Verilog HDL information at clock.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/mini project/clock.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/mini project/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider " "Found entity 1: clock_devider" {  } { { "clock_devider.v" "" { Text "C:/intelFPGA_lite/mini project/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/mini project/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/mini project/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/mini project/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd3.v(6) " "Verilog HDL information at bin_to_bcd3.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/mini project/output_files/bin_to_bcd3.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595394122123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bin_to_bcd3.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bin_to_bcd3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd3 " "Found entity 1: bin_to_bcd3" {  } { { "output_files/bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/mini project/output_files/bin_to_bcd3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_2.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_2 " "Found entity 1: interface_2" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/mini project/interface_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter " "Found entity 1: minute_counter" {  } { { "minute_counter.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_2 " "Found entity 1: testbench_2" {  } { { "testbench_2.v" "" { Text "C:/intelFPGA_lite/mini project/testbench_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "second_counter2.v(30) " "Verilog HDL information at second_counter2.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/second_counter2.v" "" { Text "C:/intelFPGA_lite/mini project/output_files/second_counter2.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/second_counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/second_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_counter2 " "Found entity 1: second_counter2" {  } { { "output_files/second_counter2.v" "" { Text "C:/intelFPGA_lite/mini project/output_files/second_counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider2 " "Found entity 1: clock_divider2" {  } { { "clock_divider2.v" "" { Text "C:/intelFPGA_lite/mini project/clock_divider2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_3.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_3 " "Found entity 1: interface_3" {  } { { "interface_3.v" "" { Text "C:/intelFPGA_lite/mini project/interface_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/intelFPGA_lite/mini project/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/intelFPGA_lite/mini project/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter2 " "Found entity 1: minute_counter2" {  } { { "minute_counter2.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_counter " "Found entity 1: hour_counter" {  } { { "hour_counter.v" "" { Text "C:/intelFPGA_lite/mini project/hour_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_states.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_states " "Found entity 1: switch_states" {  } { { "switch_states.v" "" { Text "C:/intelFPGA_lite/mini project/switch_states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_for_switchstates.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_for_switchstates.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_for_switchstates " "Found entity 1: testbench_for_switchstates" {  } { { "testbench_for_switchstates.v" "" { Text "C:/intelFPGA_lite/mini project/testbench_for_switchstates.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_for_switch_states.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_for_switch_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_for_switch_states " "Found entity 1: interface_for_switch_states" {  } { { "interface_for_switch_states.v" "" { Text "C:/intelFPGA_lite/mini project/interface_for_switch_states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_state_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_state_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_state_ver2 " "Found entity 1: switch_state_ver2" {  } { { "switch_state_ver2.v" "" { Text "C:/intelFPGA_lite/mini project/switch_state_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_counter_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file second_counter_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_counter_ver2 " "Found entity 1: second_counter_ver2" {  } { { "second_counter_ver2.v" "" { Text "C:/intelFPGA_lite/mini project/second_counter_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mini_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mini_block_diagram " "Found entity 1: mini_block_diagram" {  } { { "mini_block_diagram.bdf" "" { Schematic "C:/intelFPGA_lite/mini project/mini_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter_ver2 " "Found entity 1: minute_counter_ver2" {  } { { "minute_counter_ver2.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_counter_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_counter_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_counter_ver2 " "Found entity 1: hour_counter_ver2" {  } { { "hour_counter_ver2.v" "" { Text "C:/intelFPGA_lite/mini project/hour_counter_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd4.v(6) " "Verilog HDL information at bin_to_bcd4.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd4.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd4 " "Found entity 1: bin_to_bcd4" {  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394122154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122154 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<<\";  expecting \".\", or an identifier testbenchfinal.v(12) " "Verilog HDL syntax error at testbenchfinal.v(12) near text: \"<<\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbenchfinal.v" "" { Text "C:/intelFPGA_lite/mini project/testbenchfinal.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1595394122170 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "testbenchfinal testbenchfinal.v(2) " "Ignored design unit \"testbenchfinal\" at testbenchfinal.v(2) due to previous errors" {  } { { "testbenchfinal.v" "" { Text "C:/intelFPGA_lite/mini project/testbenchfinal.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1595394122170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchfinal.v 0 0 " "Found 0 design units, including 0 entities, in source file testbenchfinal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/mini project/output_files/miniproject.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/mini project/output_files/miniproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122201 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595394122295 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 22 12:02:02 2020 " "Processing ended: Wed Jul 22 12:02:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595394122295 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595394122295 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595394122295 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394122295 ""}
