/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [26:0] _01_;
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [40:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z ? _00_ : celloutsig_0_2z);
  assign celloutsig_1_19z = ~((celloutsig_1_9z[12] | celloutsig_1_17z[3]) & (celloutsig_1_8z[15] | celloutsig_1_4z[0]));
  assign celloutsig_1_7z = ~((celloutsig_1_0z[0] | celloutsig_1_1z) & (celloutsig_1_1z | in_data[174]));
  reg [26:0] _05_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _05_ <= 27'h0000000;
    else _05_ <= { in_data[77:53], celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_[26:9], _00_, _01_[7:0] } = _05_;
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, _01_[18:16] };
  assign celloutsig_1_1z = in_data[135:121] > { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_0_12z = _01_[0] & ~(celloutsig_0_2z);
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z } * celloutsig_0_7z[9:2];
  assign celloutsig_1_8z = { in_data[154:126], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } * { celloutsig_1_0z[12:3], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_6z[13:7], celloutsig_1_7z } * in_data[144:137];
  assign celloutsig_1_18z = celloutsig_1_14z[10:3] | { celloutsig_1_10z[20:19], celloutsig_1_4z };
  assign celloutsig_1_10z = { in_data[150:149], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } | { celloutsig_1_6z[18:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } | { celloutsig_1_3z[3:2], celloutsig_1_9z };
  assign celloutsig_1_5z = & { celloutsig_1_1z, in_data[134:131] };
  assign celloutsig_0_2z = & { in_data[43:21], celloutsig_0_0z };
  assign celloutsig_0_0z = ~^ in_data[48:46];
  assign celloutsig_0_9z = ~^ { celloutsig_0_5z[3], celloutsig_0_5z };
  assign celloutsig_0_10z = { in_data[59:43], celloutsig_0_2z } << { _01_[19:9], _00_, _01_[7:3], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z[11:0], celloutsig_1_2z } << { celloutsig_1_0z[12:3], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[79], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[34:30];
  assign celloutsig_0_14z = { celloutsig_0_7z[6:3], celloutsig_0_9z, celloutsig_0_2z } >> celloutsig_0_10z[5:0];
  assign celloutsig_0_7z = { in_data[53:49], celloutsig_0_4z } - { _01_[23:16], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[110:98] - in_data[152:140];
  assign celloutsig_1_2z = celloutsig_1_0z[7:1] - { in_data[139:134], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[128:125] - celloutsig_1_2z[3:0];
  assign celloutsig_1_4z = { celloutsig_1_3z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } - celloutsig_1_2z[6:1];
  assign celloutsig_1_9z = celloutsig_1_6z[16:4] ^ { celloutsig_1_8z[25:21], celloutsig_1_3z, celloutsig_1_3z };
  assign _01_[8] = _00_;
  assign { out_data[135:128], out_data[96], out_data[39:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
