# This file contains a list of the *core* manycore architecture files that are
# used in simulation. This has NOT been used in tapeout or any tapeout related
# activities beyond simulation

VINCLUDES += $(BASEJUMP_STL_DIR)/bsg_misc
VINCLUDES += $(BASEJUMP_STL_DIR)/bsg_cache
VINCLUDES += $(BASEJUMP_STL_DIR)/bsg_noc
VINCLUDES += $(BASEJUMP_STL_DIR)/bsg_tag
VINCLUDES += $(BSG_MANYCORE_DIR)/v
VINCLUDES += $(BSG_MANYCORE_DIR)/v/vanilla_bean
VINCLUDES += $(BSG_MANYCORE_DIR)/imports/HardFloat/source
VINCLUDES += $(BSG_MANYCORE_DIR)/imports/HardFloat/source/RISCV

VHEADERS += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_defines.v
VHEADERS += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_noc_pkg.v
VHEADERS += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_mesh_router_pkg.v
VHEADERS += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_wormhole_router_pkg.v
VHEADERS += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_noc_links.vh
VHEADERS += $(BASEJUMP_STL_DIR)/bsg_tag/bsg_tag_pkg.v
VHEADERS += $(BASEJUMP_STL_DIR)/bsg_cache/bsg_cache_pkg.v
VHEADERS += $(BASEJUMP_STL_DIR)/bsg_cache/bsg_cache_non_blocking_pkg.v
VHEADERS += $(BSG_MANYCORE_DIR)/v/bsg_manycore_pkg.v
VHEADERS += $(BSG_MANYCORE_DIR)/v/vanilla_bean/bsg_vanilla_pkg.v
VHEADERS += $(BSG_MANYCORE_DIR)/v/bsg_manycore_addr_pkg.v
VHEADERS += $(BSG_MANYCORE_DIR)/imports/HardFloat/source/bsg_hardfloat_pkg.v

VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_less_than.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_reduce.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_abs.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_mul_synth.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_priority_encode.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_priority_encode_one_hot_out.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_encode_one_hot.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_scan.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_mux.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_mux_one_hot.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_mux_segmented.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_mux_bitwise.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_dff.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_dff_chain.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_dff_en_bypass.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_dff_reset_en_bypass.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_dff_en.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_dff_reset.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_dff_reset_en.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_dff_reset_set_clear.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_transpose.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_crossbar_o_by_i.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_decode_with_v.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_decode.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_counter_clear_up.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_counter_up_down.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_counter_set_down.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_round_robin_arb.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_arb_round_robin.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_circular_ptr.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_imul_iterative.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_idiv_iterative.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_idiv_iterative_controller.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_inv.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_buf.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_buf_ctrl.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_xnor.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_nor2.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_adder_cin.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_expand_bitmask.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_lru_pseudo_tree_decode.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_lru_pseudo_tree_encode.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_lru_pseudo_tree_backup.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_thermometer_count.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_id_pool.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_concentrate_static.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_array_concentrate_static.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_unconcentrate_static.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_misc/bsg_mux2_gatestack.v


VHEADERS += $(BASEJUMP_STL_DIR)/bsg_tag/bsg_tag_client.v

VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_fifo_1r1w_large.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_fifo_1rw_large.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_fifo_1r1w_small.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_two_fifo.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_round_robin_n_to_1.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_round_robin_2_to_2.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_parallel_in_serial_out.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_serial_in_parallel_out.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_fifo_tracker.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_make_2D_array.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_dataflow/bsg_flatten_2D_array.v

VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1r1w.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1r1w_synth.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1r1w_sync.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1r1w_sync_synth.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1rw_sync.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1rw_sync_synth.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_2r1w_sync.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_2r1w_sync_synth.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_3r1w_sync.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_3r1w_sync_synth.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v

VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_mesh_stitch.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_mesh_router.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_mesh_router_decoder_dor.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_mesh_router_buffered.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_wormhole_router.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_wormhole_router_decoder_dor.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_wormhole_router_input_control.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_wormhole_router_output_control.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_wormhole_concentrator.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_wormhole_concentrator_in.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_noc/bsg_wormhole_concentrator_out.v

VSOURCES += $(BASEJUMP_STL_DIR)/bsg_async/bsg_launch_sync_sync.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_async/bsg_sync_sync.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_async/bsg_async_fifo.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_async/bsg_async_ptr_gray.v

VSOURCES += $(BASEJUMP_STL_DIR)/bsg_cache/bsg_cache.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_cache/bsg_cache_decode.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_cache/bsg_cache_dma.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_cache/bsg_cache_miss.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_cache/bsg_cache_sbuf.v
VSOURCES += $(BASEJUMP_STL_DIR)/bsg_cache/bsg_cache_sbuf_queue.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_link_to_cache.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_vcache_blocking.v



VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_pod_ruche_array.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_pod_ruche.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_pod_ruche_row.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_tile_compute_array_ruche.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_tile_vcache_array.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_cache_dma_to_wormhole.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_hetero_socket.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_mesh_node.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_endpoint.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_endpoint_fc.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_endpoint_standard.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_reg_id_decode.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_eva_to_npa.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_dram_hash_function.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_link_sif_tieoff.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_manycore_ruche_x_link_sif_tieoff.v
VSOURCES += $(BSG_MANYCORE_DIR)/v/bsg_ruche_buffer.v
VSOURCES += $(HB_BIGBLADE_DIR)/bigblade_manycore_tile/bsg_14/current_build/synth/bsg_manycore_tile_compute_ruche/results/bsg_manycore_tile_compute_ruche.mapped.v
VSOURCES += $(HB_BIGBLADE_DIR)/bigblade_vcache/bsg_14/current_build/synth/bsg_manycore_tile_vcache/results/bsg_manycore_tile_vcache.mapped.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/LPK/SLVT/IN14LPP_SC7P5T_84CPP_LPK_SSSL_FDK_RELV01R00P1/model/verilog/IN14LPP_SC7P5T_84CPP_LPK_SSSL.v
VSOURCES += /gro/cad/pdk/gf_14/bsg/verilog/IN14LPP_SC7P5T_84CPP_BASE_SSC16L.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/HPK/LVT/IN14LPP_SC7P5T_84CPP_HPK_SSL_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_HPK_SSL.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/LPK/HVT/IN14LPP_SC7P5T_84CPP_LPK_SSH_FDK_RELV01R00P1/model/verilog/IN14LPP_SC7P5T_84CPP_LPK_SSH.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/SHIFT/RVT/IN14LPP_SC7P5T_84CPP_SHIFT_SSR_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_SHIFT_SSR.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/ECO/RVT/IN14LPP_SC7P5T_84CPP_ECO_SSR_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_ECO_SSR.v
VSOURCES += /gro/cad/pdk/gf_14/bsg/verilog/IN14LPP_SC7P5T_84CPP_BASE_SSC14R.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/LPK/LVT/IN14LPP_SC7P5T_84CPP_LPK_SSL_FDK_RELV01R00P1/model/verilog/IN14LPP_SC7P5T_84CPP_LPK_SSL.v
VSOURCES += /gro/cad/pdk/gf_14/bsg/verilog/IN14LPP_SC7P5T_84CPP_BASE_SSC16R.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/SHIFT/SLVT/IN14LPP_SC7P5T_84CPP_SHIFT_SSSL_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_SHIFT_SSSL.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/HPK/RVT/IN14LPP_SC7P5T_84CPP_HPK_SSR_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_HPK_SSR.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/ECO/SLVT/IN14LPP_SC7P5T_84CPP_ECO_SSSL_FDK_RELV01R00P1/model/verilog/IN14LPP_SC7P5T_84CPP_ECO_SSSL.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/SHIFT/HVT/IN14LPP_SC7P5T_84CPP_SHIFT_SSH_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_SHIFT_SSH.v
VSOURCES += /gro/cad/pdk/gf_14/bsg/verilog/IN14LPP_SC7P5T_84CPP_BASE_SSC14SL.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/ECO/HVT/IN14LPP_SC7P5T_84CPP_ECO_SSH_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_ECO_SSH.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/GPIO/1P8V/13M9S30/IN12LP_GPIO18_13M9S30P_FDK_RELV01R00SZ/model/verilog/IN12LP_GPIO18_13M9S30P.v
VSOURCES += /gro/cad/pdk/gf_14/bsg/verilog/IN14LPP_SC7P5T_84CPP_BASE_SSC16SL.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/LPK/RVT/IN14LPP_SC7P5T_84CPP_LPK_SSR_FDK_RELV01R00P1/model/verilog/IN14LPP_SC7P5T_84CPP_LPK_SSR.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/HPK/SLVT/IN14LPP_SC7P5T_84CPP_HPK_SSSL_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_HPK_SSSL.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/SHIFT/LVT/IN14LPP_SC7P5T_84CPP_SHIFT_SSL_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_SHIFT_SSL.v
VSOURCES += /gro/cad/pdk/gf_14/bsg/verilog/IN14LPP_SC7P5T_84CPP_BASE_SSC16H.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/ECO/LVT/IN14LPP_SC7P5T_84CPP_ECO_SSL_FDK_RELV01R00P1/model/verilog/IN14LPP_SC7P5T_84CPP_ECO_SSL.v
VSOURCES += /gro/cad/pdk/gf_14/invecas/STDLIB/7P5T/HPK/HVT/IN14LPP_SC7P5T_84CPP_HPK_SSH_FDK_RELV01R00/model/verilog/IN14LPP_SC7P5T_84CPP_HPK_SSH.v
VSOURCES += /gro/cad/pdk/gf_14/bsg/verilog/IN14LPP_SC7P5T_84CPP_BASE_SSC14L.v
VSOURCES += $(HB_BIGBLADE_DIR)/bigblade_manycore_tile/bsg_14/.pdk_prep/memgen/gf14_1rw_d1024_w32_m4_byte/gf14_1rw_d1024_w32_m4_byte.v
VSOURCES += $(HB_BIGBLADE_DIR)/bigblade_manycore_tile/bsg_14/.pdk_prep/memgen/gf14_1rw_d1024_w46_m4/gf14_1rw_d1024_w46_m4.v
VSOURCES += $(HB_BIGBLADE_DIR)/bigblade_vcache/bsg_14/.pdk_prep/memgen/gf14_1rw_d64_w80_m2_bit/gf14_1rw_d64_w80_m2_bit.v
VSOURCES += $(HB_BIGBLADE_DIR)/bigblade_vcache/bsg_14/.pdk_prep/memgen/gf14_1rw_d512_w128_m2_byte/gf14_1rw_d512_w128_m2_byte.v
VSOURCES += $(HB_BIGBLADE_DIR)/bigblade_vcache/bsg_14/.pdk_prep/memgen/gf14_1rw_d64_w7_m4_bit/gf14_1rw_d64_w7_m4_bit.v
