Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Dec  4 17:52:58 2018
| Host             : eecs-digital-19 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file nexys4_fft_demo_power_routed.rpt -pb nexys4_fft_demo_power_summary_routed.pb -rpx nexys4_fft_demo_power_routed.rpx
| Design           : nexys4_fft_demo
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.433 |
| Dynamic (W)              | 0.327 |
| Device Static (W)        | 0.106 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 98.0  |
| Junction Temperature (C) | 27.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.055 |       14 |       --- |             --- |
| Slice Logic              |     0.032 |    23640 |       --- |             --- |
|   LUT as Logic           |     0.024 |     5809 |     63400 |            9.16 |
|   Register               |     0.003 |    11205 |    126800 |            8.84 |
|   CARRY4                 |     0.003 |      861 |     15850 |            5.43 |
|   LUT as Shift Register  |     0.002 |     1308 |     19000 |            6.88 |
|   LUT as Distributed RAM |    <0.001 |      184 |     19000 |            0.97 |
|   F7/F8 Muxes            |    <0.001 |       97 |     63400 |            0.15 |
|   Others                 |     0.000 |     2113 |       --- |             --- |
| Signals                  |     0.066 |    14738 |       --- |             --- |
| Block RAM                |     0.022 |     12.5 |       135 |            9.26 |
| MMCM                     |     0.108 |        1 |         6 |           16.67 |
| DSPs                     |     0.020 |       18 |       240 |            7.50 |
| I/O                      |     0.021 |       74 |       210 |           35.24 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.433 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.212 |       0.196 |      0.016 |
| Vccaux    |       1.800 |     0.079 |       0.060 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| CLK100MHZ                                                           | CLK100MHZ                                  |            10.0 |
| clk_out1_clk_wiz_0                                                  | clockgen/inst/clk_out1_clk_wiz_0           |             9.6 |
| clk_out1_clk_wiz_0_1                                                | clockgen/inst/clk_out1_clk_wiz_0           |             9.6 |
| clk_out2_clk_wiz_0                                                  | clockgen/inst/clk_out2_clk_wiz_0           |            15.4 |
| clk_out2_clk_wiz_0_1                                                | clockgen/inst/clk_out2_clk_wiz_0           |            15.4 |
| clk_out3_clk_wiz_0                                                  | clockgen/inst/clk_out3_clk_wiz_0           |             4.8 |
| clk_out3_clk_wiz_0_1                                                | clockgen/inst/clk_out3_clk_wiz_0           |             4.8 |
| clkfbout_clk_wiz_0                                                  | clockgen/inst/clkfbout_clk_wiz_0           |            50.0 |
| clkfbout_clk_wiz_0_1                                                | clockgen/inst/clkfbout_clk_wiz_0           |            50.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
| sys_clk_pin                                                         | CLK100MHZ                                  |            10.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| nexys4_fft_demo                                                                              |     0.327 |
|   bram1                                                                                      |     0.002 |
|     U0                                                                                       |     0.002 |
|       inst_blk_mem_gen                                                                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen                                                 |     0.002 |
|           valid.cstr                                                                         |     0.002 |
|             ramloop[0].ram.r                                                                 |     0.001 |
|               prim_noinit.ram                                                                |     0.001 |
|             ramloop[1].ram.r                                                                 |     0.001 |
|               prim_noinit.ram                                                                |     0.001 |
|   bram2                                                                                      |    <0.001 |
|     U0                                                                                       |    <0.001 |
|       inst_blk_mem_gen                                                                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|           valid.cstr                                                                         |    <0.001 |
|             ramloop[0].ram.r                                                                 |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|   bram_to_fft_0                                                                              |    <0.001 |
|   chroma_calc1                                                                               |     0.007 |
|     chroma_binz                                                                              |     0.002 |
|       U0                                                                                     |     0.002 |
|         inst_blk_mem_gen                                                                     |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen                                               |     0.002 |
|             valid.cstr                                                                       |     0.002 |
|               ramloop[0].ram.r                                                               |     0.002 |
|                 prim_init.ram                                                                |     0.002 |
|   chroma_histogram                                                                           |    <0.001 |
|   clockgen                                                                                   |     0.108 |
|     inst                                                                                     |     0.108 |
|   db0                                                                                        |     0.003 |
|   dbg_hub                                                                                    |     0.004 |
|     inst                                                                                     |     0.004 |
|       CORE_XSDB.UUT_MASTER                                                                   |     0.004 |
|         U_ICON_INTERFACE                                                                     |     0.002 |
|           U_CMD1                                                                             |    <0.001 |
|           U_CMD2                                                                             |    <0.001 |
|           U_CMD3                                                                             |    <0.001 |
|           U_CMD4                                                                             |    <0.001 |
|           U_CMD5                                                                             |    <0.001 |
|           U_CMD6_RD                                                                          |    <0.001 |
|             U_RD_FIFO                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                                          |    <0.001 |
|                 inst_fifo_gen                                                                |    <0.001 |
|                   gconvfifo.rf                                                               |    <0.001 |
|                     grf.rf                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                         gr1.rfwft                                                            |    <0.001 |
|                         gras.rsts                                                            |    <0.001 |
|                         rpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                         gwas.wsts                                                            |    <0.001 |
|                         wpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                         gdm.dm                                                               |    <0.001 |
|                           RAM_reg_0_15_0_5                                                   |    <0.001 |
|                           RAM_reg_0_15_12_15                                                 |    <0.001 |
|                           RAM_reg_0_15_6_11                                                  |    <0.001 |
|                       rstblk                                                                 |    <0.001 |
|           U_CMD6_WR                                                                          |    <0.001 |
|             U_WR_FIFO                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                                          |    <0.001 |
|                 inst_fifo_gen                                                                |    <0.001 |
|                   gconvfifo.rf                                                               |    <0.001 |
|                     grf.rf                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                         gras.rsts                                                            |    <0.001 |
|                         rpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                         gwas.wsts                                                            |    <0.001 |
|                         wpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                         gdm.dm                                                               |    <0.001 |
|                           RAM_reg_0_15_0_5                                                   |    <0.001 |
|                           RAM_reg_0_15_12_15                                                 |    <0.001 |
|                           RAM_reg_0_15_6_11                                                  |    <0.001 |
|                       rstblk                                                                 |    <0.001 |
|           U_CMD7_CTL                                                                         |    <0.001 |
|           U_CMD7_STAT                                                                        |    <0.001 |
|           U_STATIC_STATUS                                                                    |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                            |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                       |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                |    <0.001 |
|           U_RD_ABORT_FLAG                                                                    |    <0.001 |
|           U_RD_REQ_FLAG                                                                      |    <0.001 |
|           U_TIMER                                                                            |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                        |    <0.001 |
|       CORE_XSDB.U_ICON                                                                       |    <0.001 |
|         U_CMD                                                                                |    <0.001 |
|         U_STAT                                                                               |    <0.001 |
|         U_SYNC                                                                               |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                 |    <0.001 |
|   display                                                                                    |    <0.001 |
|   fft_mag_i                                                                                  |     0.122 |
|     axis_register_slice_2                                                                    |    <0.001 |
|       inst                                                                                   |    <0.001 |
|         axisc_register_slice_0                                                               |    <0.001 |
|     c_addsub_0                                                                               |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         xst_addsub                                                                           |    <0.001 |
|           i_baseblox.i_baseblox_addsub                                                       |    <0.001 |
|             no_pipelining.the_addsub                                                         |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|     cordic_0                                                                                 |     0.014 |
|       U0                                                                                     |     0.014 |
|         i_synth                                                                              |     0.014 |
|           i_has_diplomatic_bag.i_diplomatic_bag                                              |    <0.001 |
|           i_nd_to_rdy                                                                        |    <0.001 |
|           i_synth                                                                            |     0.014 |
|             gen_sqrt.square_root                                                             |     0.014 |
|               gen_data_in_int                                                                |    <0.001 |
|               gen_iterations[11].gen_post_mid.gen_rem                                        |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[11].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[12].gen_post_mid.gen_rem                                        |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[12].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[13].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[13].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[14].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[14].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[15].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[15].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[16].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[16].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[17].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[17].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[18].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[18].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[19].gen_last.gen_rem                                            |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[19].gen_last.gen_round.gen_add                                  |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rdy_int                                                                    |    <0.001 |
|     mult_gen_0                                                                               |     0.001 |
|       U0                                                                                     |     0.001 |
|         i_mult                                                                               |     0.001 |
|           gDSP.gDSP_only.iDSP                                                                |     0.001 |
|     mult_gen_1                                                                               |     0.001 |
|       U0                                                                                     |     0.001 |
|         i_mult                                                                               |     0.001 |
|           gDSP.gDSP_only.iDSP                                                                |     0.001 |
|     xfft_0                                                                                   |     0.105 |
|       U0                                                                                     |     0.105 |
|         i_synth                                                                              |     0.105 |
|           axi_wrapper                                                                        |     0.003 |
|             config_channel_fifo                                                              |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_in_channel_fifo                                                             |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_out_channel                                                                 |    <0.001 |
|               gen_non_real_time.fifo                                                         |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|           xfft_inst                                                                          |     0.102 |
|             non_floating_point.arch_d.xfft_inst                                              |     0.102 |
|               DOUT_CNT_CTRL_0                                                                |    <0.001 |
|                 cnt                                                                          |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|               FLOW                                                                           |    <0.001 |
|                 proc0_counter                                                                |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|                 proc_cnt_start                                                               |    <0.001 |
|                 start_reg_delay                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|               input_delay_im                                                                 |    <0.001 |
|               input_delay_re                                                                 |    <0.001 |
|               no_bit_reverse.DV_delay                                                        |    <0.001 |
|               no_bit_reverse.EDONE_delay                                                     |    <0.001 |
|               no_bit_reverse.pe_rev_out_im_srl                                               |    <0.001 |
|               no_bit_reverse.pe_rev_out_re_srl                                               |    <0.001 |
|               pe0_bf1_addr_gen                                                               |    <0.001 |
|               pe0_bf2_start_gen                                                              |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                               |     0.025 |
|                 FB_1.BF_1                                                                    |     0.006 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.005 |
|                     blk_ram.use_bram_only.mem                                                |     0.005 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 delay_addr_tw                                                                |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |     0.002 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |     0.002 |
|                     tw1.twgen1                                                               |     0.002 |
|                       cos_addr_2s_comp                                                       |    <0.001 |
|                       rom_addr_zero_compare                                                  |    <0.001 |
|                       sin_addr_2s_comp                                                       |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.006 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.003 |
|                     blk_ram.use_bram_only.mem                                                |     0.003 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 rounding.ROUND_0                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 rounding.ROUND_1                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[1].natural_order_input.PE                                               |     0.021 |
|                 FB_1.BF_1                                                                    |     0.004 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.002 |
|                     blk_ram.use_bram_only.mem                                                |     0.002 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 delay_addr_tw                                                                |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |     0.002 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |     0.001 |
|                     tw0.twgen0                                                               |     0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.005 |
|                   BTFLY0                                                                     |     0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.002 |
|                     blk_ram.use_bram_only.mem                                                |     0.002 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 rounding.ROUND_0                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 rounding.ROUND_1                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[2].natural_order_input.PE                                               |     0.018 |
|                 FB_1.BF_1                                                                    |     0.004 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.002 |
|                     blk_ram.use_bram_only.mem                                                |     0.002 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_0_0                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_10_10                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_11_11                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_12_12                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_13_13                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_14_14                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_15_15                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_1_1                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_2_2                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_3_3                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_4_4                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_5_5                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_6_6                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_7_7                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_8_8                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_9_9                              |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_0_0                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_10_10                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_11_11                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_12_12                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_13_13                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_14_14                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_15_15                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_1_1                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_2_2                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_3_3                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_4_4                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_5_5                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_6_6                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_7_7                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_8_8                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_9_9                             |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.003 |
|                   BTFLY0                                                                     |     0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                 rounding.ROUND_0                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 rounding.ROUND_1                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[3].natural_order_input.PE                                               |     0.016 |
|                 FB_1.BF_1                                                                    |     0.002 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |     0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 rounding.ROUND_0                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 rounding.ROUND_1                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[4].natural_order_input.PE                                               |     0.015 |
|                 FW_1.BF_1                                                                    |     0.002 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 rounding.ROUND_0                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 rounding.ROUND_1                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   more_than_1_bit.and_lower_fract_bits                                       |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[5].natural_order_input.PE                                               |     0.007 |
|                 FW_1.BF_1                                                                    |     0.002 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay  |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 rounding.ROUND_0                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 rounding.ROUND_1                                                             |    <0.001 |
|                   gated_incrementer                                                          |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   pos_fullscale_detect                                                       |    <0.001 |
|                   reg_gate.delay_d_2                                                         |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|     xlconcat_0                                                                               |     0.000 |
|     xlslice_0                                                                                |     0.000 |
|     xlslice_1                                                                                |     0.000 |
|   hanning_values                                                                             |    <0.001 |
|     U0                                                                                       |    <0.001 |
|       inst_blk_mem_gen                                                                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|           valid.cstr                                                                         |    <0.001 |
|             ramloop[0].ram.r                                                                 |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|             ramloop[1].ram.r                                                                 |    <0.001 |
|               prim_init.ram                                                                  |    <0.001 |
|   histo                                                                                      |    <0.001 |
|   osamp64_1                                                                                  |    <0.001 |
|   pwm_out                                                                                    |    <0.001 |
|   xadc_demo                                                                                  |     0.002 |
|   xvga1                                                                                      |    <0.001 |
|   your_instance_name                                                                         |     0.052 |
|     inst                                                                                     |     0.052 |
|       ila_core_inst                                                                          |     0.052 |
|         ADV_TRIG.u_adv_trig                                                                  |     0.002 |
|           fsm_mem_data_reg_r1_0_63_0_2                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                                      |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                                   |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                                   |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                                   |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                                   |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                                    |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                                      |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                                   |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                                   |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                                   |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                                   |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                                    |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                             |    <0.001 |
|         COUNTER.u_count                                                                      |     0.002 |
|           G_COUNTER[0].U_COUNTER                                                             |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                             |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                             |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                             |    <0.001 |
|         ila_trace_memory_inst                                                                |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |     0.003 |
|             inst_blk_mem_gen                                                                 |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen                                           |     0.003 |
|                 valid.cstr                                                                   |     0.003 |
|                   ramloop[0].ram.r                                                           |     0.002 |
|                     prim_noinit.ram                                                          |     0.002 |
|                   ramloop[1].ram.r                                                           |     0.002 |
|                     prim_noinit.ram                                                          |     0.002 |
|         u_ila_cap_ctrl                                                                       |     0.002 |
|           U_CDONE                                                                            |    <0.001 |
|           U_NS0                                                                              |    <0.001 |
|           U_NS1                                                                              |    <0.001 |
|           u_cap_addrgen                                                                      |     0.001 |
|             U_CMPRESET                                                                       |    <0.001 |
|             u_cap_sample_counter                                                             |    <0.001 |
|               U_SCE                                                                          |    <0.001 |
|               U_SCMPCE                                                                       |    <0.001 |
|               U_SCRST                                                                        |    <0.001 |
|               u_scnt_cmp                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|             u_cap_window_counter                                                             |    <0.001 |
|               U_WCE                                                                          |    <0.001 |
|               U_WHCMPCE                                                                      |    <0.001 |
|               U_WLCMPCE                                                                      |    <0.001 |
|               u_wcnt_hcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|               u_wcnt_lcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|         u_ila_regs                                                                           |     0.032 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                         |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                         |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                         |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                         |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                               |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                        |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                               |    <0.001 |
|           U_XSDB_SLAVE                                                                       |     0.007 |
|           reg_15                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_16                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_17                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_18                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_19                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_1a                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_6                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_7                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_8                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_80                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_81                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_82                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_83                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_84                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_85                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_887                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_88d                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_88f                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_890                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_892                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_9                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_srl_fff                                                                        |    <0.001 |
|           reg_stream_ffd                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_stream_ffe                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|         u_ila_reset_ctrl                                                                     |    <0.001 |
|           arm_detection_inst                                                                 |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                         |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                       |    <0.001 |
|           halt_detection_inst                                                                |    <0.001 |
|         u_trig                                                                               |     0.008 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           U_TM                                                                               |     0.003 |
|             N_DDR_MODE.G_NMU[0].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|         xsdb_memory_read_inst                                                                |    <0.001 |
+----------------------------------------------------------------------------------------------+-----------+


