$date
  Thu Nov 11 20:16:23 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module rom_tb $end
$var reg 7 ! endereco[6:0] $end
$var reg 17 " dado[16:0] $end
$var reg 1 # finished $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 7 ' endereco[6:0] $end
$var reg 17 ( dado[16:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUU !
bUUUUUUUUUUUUUUUUU "
0#
0$
1%
0&
bUUUUUUU '
bUUUUUUUUUUUUUUUUU (
#50000000
b00000000000001000 "
1$
1&
b00000000000001000 (
#100000000
0$
0&
#150000000
1$
1&
#200000000
b0000000 !
0$
0%
0&
b0000000 '
#250000000
1$
1&
#300000000
b0000001 !
0$
0&
b0000001 '
#350000000
b00000000000000111 "
1$
1&
b00000000000000111 (
#400000000
b0000010 !
0$
0&
b0000010 '
#450000000
b00000000000000100 "
1$
1&
b00000000000000100 (
#500000000
b0000111 !
0$
0&
b0000111 '
#550000000
b00000000000000000 "
1$
1&
b00000000000000000 (
#600000000
b1000111 !
0$
0&
b1000111 '
#650000000
1$
1&
#700000000
1#
0$
0&
#750000000
1$
1&
#800000000
