{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 20:50:30 2019 " "Info: Processing started: Thu May 16 20:50:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Registrador:PC\|Saida\[2\] register Registrador:PC\|Saida\[31\] 165.78 MHz 6.032 ns Internal " "Info: Clock \"clock\" has Internal fmax of 165.78 MHz between source register \"Registrador:PC\|Saida\[2\]\" and destination register \"Registrador:PC\|Saida\[31\]\" (period= 6.032 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.862 ns + Longest register register " "Info: + Longest register to register delay is 5.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[2\] 1 REG LCFF_X18_Y9_N27 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 12; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[2] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.366 ns) 0.660 ns Ula32:ALU\|carry_temp\[2\]~1 2 COMB LCCOMB_X18_Y9_N30 2 " "Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X18_Y9_N30; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~1'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { Registrador:PC|Saida[2] Ula32:ALU|carry_temp[2]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.272 ns) 1.202 ns Ula32:ALU\|carry_temp\[5\]~4 3 COMB LCCOMB_X18_Y9_N0 3 " "Info: 3: + IC(0.270 ns) + CELL(0.272 ns) = 1.202 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~4'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:ALU|carry_temp[2]~1 Ula32:ALU|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 1.487 ns Ula32:ALU\|carry_temp\[7\]~5 4 COMB LCCOMB_X18_Y9_N24 3 " "Info: 4: + IC(0.232 ns) + CELL(0.053 ns) = 1.487 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~5'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ALU|carry_temp[5]~4 Ula32:ALU|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.053 ns) 2.726 ns Ula32:ALU\|carry_temp\[9\]~6 5 COMB LCCOMB_X18_Y25_N26 3 " "Info: 5: + IC(1.186 ns) + CELL(0.053 ns) = 2.726 ns; Loc. = LCCOMB_X18_Y25_N26; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~6'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Ula32:ALU|carry_temp[7]~5 Ula32:ALU|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 2.998 ns Ula32:ALU\|carry_temp\[11\]~7 6 COMB LCCOMB_X18_Y25_N0 3 " "Info: 6: + IC(0.219 ns) + CELL(0.053 ns) = 2.998 ns; Loc. = LCCOMB_X18_Y25_N0; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~7'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALU|carry_temp[9]~6 Ula32:ALU|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 3.261 ns Ula32:ALU\|carry_temp\[13\]~8 7 COMB LCCOMB_X18_Y25_N4 3 " "Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 3.261 ns; Loc. = LCCOMB_X18_Y25_N4; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~8'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALU|carry_temp[11]~7 Ula32:ALU|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 3.539 ns Ula32:ALU\|carry_temp\[15\]~9 8 COMB LCCOMB_X18_Y25_N30 4 " "Info: 8: + IC(0.225 ns) + CELL(0.053 ns) = 3.539 ns; Loc. = LCCOMB_X18_Y25_N30; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~9'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[13]~8 Ula32:ALU|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.807 ns Ula32:ALU\|carry_temp\[19\]~11 9 COMB LCCOMB_X18_Y25_N20 3 " "Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 3.807 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~11'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[15]~9 Ula32:ALU|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 4.074 ns Ula32:ALU\|carry_temp\[21\]~12 10 COMB LCCOMB_X18_Y25_N16 3 " "Info: 10: + IC(0.214 ns) + CELL(0.053 ns) = 4.074 ns; Loc. = LCCOMB_X18_Y25_N16; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~12'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALU|carry_temp[19]~11 Ula32:ALU|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 4.356 ns Ula32:ALU\|carry_temp\[23\]~13 11 COMB LCCOMB_X18_Y25_N10 3 " "Info: 11: + IC(0.229 ns) + CELL(0.053 ns) = 4.356 ns; Loc. = LCCOMB_X18_Y25_N10; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~13'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALU|carry_temp[21]~12 Ula32:ALU|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 4.636 ns Ula32:ALU\|carry_temp\[25\]~14 12 COMB LCCOMB_X18_Y25_N12 3 " "Info: 12: + IC(0.227 ns) + CELL(0.053 ns) = 4.636 ns; Loc. = LCCOMB_X18_Y25_N12; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~14'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[23]~13 Ula32:ALU|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 5.062 ns Ula32:ALU\|carry_temp\[27\]~15 13 COMB LCCOMB_X18_Y25_N14 3 " "Info: 13: + IC(0.373 ns) + CELL(0.053 ns) = 5.062 ns; Loc. = LCCOMB_X18_Y25_N14; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~15'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:ALU|carry_temp[25]~14 Ula32:ALU|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 5.342 ns Ula32:ALU\|carry_temp\[29\]~16 14 COMB LCCOMB_X18_Y25_N8 2 " "Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 5.342 ns; Loc. = LCCOMB_X18_Y25_N8; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~16'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[27]~15 Ula32:ALU|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.053 ns) 5.707 ns Ula32:ALU\|soma_temp\[31\] 15 COMB LCCOMB_X17_Y25_N20 1 " "Info: 15: + IC(0.312 ns) + CELL(0.053 ns) = 5.707 ns; Loc. = LCCOMB_X17_Y25_N20; Fanout = 1; COMB Node = 'Ula32:ALU\|soma_temp\[31\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.365 ns" { Ula32:ALU|carry_temp[29]~16 Ula32:ALU|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.862 ns Registrador:PC\|Saida\[31\] 16 REG LCFF_X17_Y25_N21 2 " "Info: 16: + IC(0.000 ns) + CELL(0.155 ns) = 5.862 ns; Loc. = LCFF_X17_Y25_N21; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:ALU|soma_temp[31] Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.429 ns ( 24.38 % ) " "Info: Total cell delay = 1.429 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.433 ns ( 75.62 % ) " "Info: Total interconnect delay = 4.433 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.862 ns" { Registrador:PC|Saida[2] Ula32:ALU|carry_temp[2]~1 Ula32:ALU|carry_temp[5]~4 Ula32:ALU|carry_temp[7]~5 Ula32:ALU|carry_temp[9]~6 Ula32:ALU|carry_temp[11]~7 Ula32:ALU|carry_temp[13]~8 Ula32:ALU|carry_temp[15]~9 Ula32:ALU|carry_temp[19]~11 Ula32:ALU|carry_temp[21]~12 Ula32:ALU|carry_temp[23]~13 Ula32:ALU|carry_temp[25]~14 Ula32:ALU|carry_temp[27]~15 Ula32:ALU|carry_temp[29]~16 Ula32:ALU|soma_temp[31] Registrador:PC|Saida[31] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.862 ns" { Registrador:PC|Saida[2] {} Ula32:ALU|carry_temp[2]~1 {} Ula32:ALU|carry_temp[5]~4 {} Ula32:ALU|carry_temp[7]~5 {} Ula32:ALU|carry_temp[9]~6 {} Ula32:ALU|carry_temp[11]~7 {} Ula32:ALU|carry_temp[13]~8 {} Ula32:ALU|carry_temp[15]~9 {} Ula32:ALU|carry_temp[19]~11 {} Ula32:ALU|carry_temp[21]~12 {} Ula32:ALU|carry_temp[23]~13 {} Ula32:ALU|carry_temp[25]~14 {} Ula32:ALU|carry_temp[27]~15 {} Ula32:ALU|carry_temp[29]~16 {} Ula32:ALU|soma_temp[31] {} Registrador:PC|Saida[31] {} } { 0.000ns 0.294ns 0.270ns 0.232ns 1.186ns 0.219ns 0.210ns 0.225ns 0.215ns 0.214ns 0.229ns 0.227ns 0.373ns 0.227ns 0.312ns 0.000ns } { 0.000ns 0.366ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.475 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 230 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 230; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns Registrador:PC\|Saida\[31\] 3 REG LCFF_X17_Y25_N21 2 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N21; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.461 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 230 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 230; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns Registrador:PC\|Saida\[2\] 3 REG LCFF_X18_Y9_N27 12 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 12; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.862 ns" { Registrador:PC|Saida[2] Ula32:ALU|carry_temp[2]~1 Ula32:ALU|carry_temp[5]~4 Ula32:ALU|carry_temp[7]~5 Ula32:ALU|carry_temp[9]~6 Ula32:ALU|carry_temp[11]~7 Ula32:ALU|carry_temp[13]~8 Ula32:ALU|carry_temp[15]~9 Ula32:ALU|carry_temp[19]~11 Ula32:ALU|carry_temp[21]~12 Ula32:ALU|carry_temp[23]~13 Ula32:ALU|carry_temp[25]~14 Ula32:ALU|carry_temp[27]~15 Ula32:ALU|carry_temp[29]~16 Ula32:ALU|soma_temp[31] Registrador:PC|Saida[31] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.862 ns" { Registrador:PC|Saida[2] {} Ula32:ALU|carry_temp[2]~1 {} Ula32:ALU|carry_temp[5]~4 {} Ula32:ALU|carry_temp[7]~5 {} Ula32:ALU|carry_temp[9]~6 {} Ula32:ALU|carry_temp[11]~7 {} Ula32:ALU|carry_temp[13]~8 {} Ula32:ALU|carry_temp[15]~9 {} Ula32:ALU|carry_temp[19]~11 {} Ula32:ALU|carry_temp[21]~12 {} Ula32:ALU|carry_temp[23]~13 {} Ula32:ALU|carry_temp[25]~14 {} Ula32:ALU|carry_temp[27]~15 {} Ula32:ALU|carry_temp[29]~16 {} Ula32:ALU|soma_temp[31] {} Registrador:PC|Saida[31] {} } { 0.000ns 0.294ns 0.270ns 0.232ns 1.186ns 0.219ns 0.210ns 0.225ns 0.215ns 0.214ns 0.229ns 0.227ns 0.373ns 0.227ns 0.312ns 0.000ns } { 0.000ns 0.366ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|state\[3\] reset clock 5.414 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|state\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is 5.414 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.783 ns + Longest pin register " "Info: + Longest pin to register delay is 7.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 8; PIN Node = 'reset'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.807 ns) + CELL(0.225 ns) 5.896 ns UnidadeControle:CtrlUnit\|state\[0\]~29 2 COMB LCCOMB_X15_Y9_N8 1 " "Info: 2: + IC(4.807 ns) + CELL(0.225 ns) = 5.896 ns; Loc. = LCCOMB_X15_Y9_N8; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|state\[0\]~29'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { reset UnidadeControle:CtrlUnit|state[0]~29 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.378 ns) 6.539 ns UnidadeControle:CtrlUnit\|state\[0\]~30 3 COMB LCCOMB_X15_Y9_N20 2 " "Info: 3: + IC(0.265 ns) + CELL(0.378 ns) = 6.539 ns; Loc. = LCCOMB_X15_Y9_N20; Fanout = 2; COMB Node = 'UnidadeControle:CtrlUnit\|state\[0\]~30'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { UnidadeControle:CtrlUnit|state[0]~29 UnidadeControle:CtrlUnit|state[0]~30 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.228 ns) 7.019 ns UnidadeControle:CtrlUnit\|state\[3\]~32 4 COMB LCCOMB_X15_Y9_N24 1 " "Info: 4: + IC(0.252 ns) + CELL(0.228 ns) = 7.019 ns; Loc. = LCCOMB_X15_Y9_N24; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|state\[3\]~32'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { UnidadeControle:CtrlUnit|state[0]~30 UnidadeControle:CtrlUnit|state[3]~32 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.357 ns) 7.628 ns UnidadeControle:CtrlUnit\|state\[3\]~33 5 COMB LCCOMB_X15_Y9_N4 1 " "Info: 5: + IC(0.252 ns) + CELL(0.357 ns) = 7.628 ns; Loc. = LCCOMB_X15_Y9_N4; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|state\[3\]~33'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { UnidadeControle:CtrlUnit|state[3]~32 UnidadeControle:CtrlUnit|state[3]~33 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.783 ns UnidadeControle:CtrlUnit\|state\[3\] 6 REG LCFF_X15_Y9_N5 9 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 7.783 ns; Loc. = LCFF_X15_Y9_N5; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit\|state\[3\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UnidadeControle:CtrlUnit|state[3]~33 UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.207 ns ( 28.36 % ) " "Info: Total cell delay = 2.207 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 71.64 % ) " "Info: Total interconnect delay = 5.576 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.783 ns" { reset UnidadeControle:CtrlUnit|state[0]~29 UnidadeControle:CtrlUnit|state[0]~30 UnidadeControle:CtrlUnit|state[3]~32 UnidadeControle:CtrlUnit|state[3]~33 UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.783 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[0]~29 {} UnidadeControle:CtrlUnit|state[0]~30 {} UnidadeControle:CtrlUnit|state[3]~32 {} UnidadeControle:CtrlUnit|state[3]~33 {} UnidadeControle:CtrlUnit|state[3] {} } { 0.000ns 0.000ns 4.807ns 0.265ns 0.252ns 0.252ns 0.000ns } { 0.000ns 0.864ns 0.225ns 0.378ns 0.228ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 230 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 230; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns UnidadeControle:CtrlUnit\|state\[3\] 3 REG LCFF_X15_Y9_N5 9 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X15_Y9_N5; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit\|state\[3\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[3] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.783 ns" { reset UnidadeControle:CtrlUnit|state[0]~29 UnidadeControle:CtrlUnit|state[0]~30 UnidadeControle:CtrlUnit|state[3]~32 UnidadeControle:CtrlUnit|state[3]~33 UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.783 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[0]~29 {} UnidadeControle:CtrlUnit|state[0]~30 {} UnidadeControle:CtrlUnit|state[3]~32 {} UnidadeControle:CtrlUnit|state[3]~33 {} UnidadeControle:CtrlUnit|state[3] {} } { 0.000ns 0.000ns 4.807ns 0.265ns 0.252ns 0.252ns 0.000ns } { 0.000ns 0.864ns 0.225ns 0.378ns 0.228ns 0.357ns 0.155ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[3] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock inst15_0\[3\] Instr_Reg:IR\|Instr15_0\[3\] 7.282 ns register " "Info: tco from clock \"clock\" to destination pin \"inst15_0\[3\]\" through register \"Instr_Reg:IR\|Instr15_0\[3\]\" is 7.282 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 230 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 230; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns Instr_Reg:IR\|Instr15_0\[3\] 3 REG LCFF_X18_Y9_N7 12 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N7; Fanout = 12; REG Node = 'Instr_Reg:IR\|Instr15_0\[3\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl Instr_Reg:IR|Instr15_0[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Instr_Reg:IR|Instr15_0[3] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr15_0[3] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.727 ns + Longest register pin " "Info: + Longest register to pin delay is 4.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IR\|Instr15_0\[3\] 1 REG LCFF_X18_Y9_N7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N7; Fanout = 12; REG Node = 'Instr_Reg:IR\|Instr15_0\[3\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IR|Instr15_0[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(2.114 ns) 4.727 ns inst15_0\[3\] 2 PIN PIN_N8 0 " "Info: 2: + IC(2.613 ns) + CELL(2.114 ns) = 4.727 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'inst15_0\[3\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { Instr_Reg:IR|Instr15_0[3] inst15_0[3] } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 44.72 % ) " "Info: Total cell delay = 2.114 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.613 ns ( 55.28 % ) " "Info: Total interconnect delay = 2.613 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { Instr_Reg:IR|Instr15_0[3] inst15_0[3] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.727 ns" { Instr_Reg:IR|Instr15_0[3] {} inst15_0[3] {} } { 0.000ns 2.613ns } { 0.000ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Instr_Reg:IR|Instr15_0[3] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr15_0[3] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { Instr_Reg:IR|Instr15_0[3] inst15_0[3] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.727 ns" { Instr_Reg:IR|Instr15_0[3] {} inst15_0[3] {} } { 0.000ns 2.613ns } { 0.000ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[2\] reset clock -2.993 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.457 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 230 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 230; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.457 ns UnidadeControle:CtrlUnit\|state\[2\] 3 REG LCFF_X13_Y9_N1 10 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X13_Y9_N1; Fanout = 10; REG Node = 'UnidadeControle:CtrlUnit\|state\[2\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.91 % ) " "Info: Total cell delay = 1.472 ns ( 59.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 40.09 % ) " "Info: Total interconnect delay = 0.985 ns ( 40.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.599 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 8; PIN Node = 'reset'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.338 ns) + CELL(0.397 ns) 5.599 ns UnidadeControle:CtrlUnit\|state\[2\] 2 REG LCFF_X13_Y9_N1 10 " "Info: 2: + IC(4.338 ns) + CELL(0.397 ns) = 5.599 ns; Loc. = LCFF_X13_Y9_N1; Fanout = 10; REG Node = 'UnidadeControle:CtrlUnit\|state\[2\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.735 ns" { reset UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 22.52 % ) " "Info: Total cell delay = 1.261 ns ( 22.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.338 ns ( 77.48 % ) " "Info: Total interconnect delay = 4.338 ns ( 77.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { reset UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.599 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.000ns 4.338ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { reset UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.599 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.000ns 4.338ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 20:50:30 2019 " "Info: Processing ended: Thu May 16 20:50:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
