Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 17 16:24:13 2018
| Host         : lab229g running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_ctrl_control_sets_placed.rpt
| Design       : vga_ctrl
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           19 |
| Yes          | No                    | No                     |              26 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                         Enable Signal                        |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0_inst/U0/clk_out1 |                                                              | Inst_MouseCtl/Inst_Ps2Interface/state[4]                     |                2 |              4 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/bit_count[3]_i_2_n_0         | Inst_MouseCtl/Inst_Ps2Interface/reset_bit_count              |                2 |              4 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |              7 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/load_rx_data                 |                                                              |                2 |              8 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/write_data                                     |                                                              |                4 |              8 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                              |                3 |             10 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             11 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                              | eqOp2_in                                                     |                3 |             12 |
|  clk_wiz_0_inst/U0/clk_out1 | eqOp2_in                                                     | v_cntr_reg0                                                  |                3 |             12 |
|  clk_wiz_0_inst/U0/clk_out1 | Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count[0]_i_1_n_0 |                4 |             14 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                              | Inst_MouseCtl/reset_timeout_cnt                              |                8 |             24 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                              | Inst_MouseCtl/reset_periodic_check_cnt                       |                6 |             26 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                              |                                                              |               25 |             41 |
+-----------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 7      |                     1 |
| 8      |                     2 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     2 |
| 14     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


