/****************************************************************************************************/
/**
* @file     va416xx.h
*
* @brief    CMSIS Cortex-M4 Peripheral Access Layer Header File for
*           va416xx from VORAGO TECHNOLOGIES.
*
* @version  V1.3
* @date     6. April 2020
*
* @note     Generated with SVDConv V2.87e
*           from CMSIS SVD File 'va416xx.svd' Version 1.3,
*
* @par      VORAGO Technologies
*
*           ----------------------------------------------------------------------------
*           Copyright (c) 2013-2020 VORAGO Technologies
*
*           BY DOWNLOADING, INSTALLING OR USING THIS SOFTWARE, YOU AGREE TO BE BOUND BY ALL THE TERMS
*           AND CONDITIONS OF THE VORAGO TECHNOLOGIES END USER LICENSE AGREEMENT.
*
*           THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
*           OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
*           MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
*           VORAGO TECHNOLOGIES SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE
*           FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
*
*
*******************************************************************************************************/

/** @addtogroup VORAGO TECHNOLOGIES
 * @{
 */

/** @addtogroup va416xx
 * @{
 */

#ifndef VA416XX_H
#define VA416XX_H

#ifdef __cplusplus
extern "C" {
#endif

/* -------------------------  Interrupt Number Definition  ------------------------ */

typedef enum {
  /* -------------------  Cortex-M4 Processor Exceptions Numbers  ------------------- */
  Reset_IRQn = -15, /*!<   1  Reset Vector, invoked on Power up and warm reset                 */
  NonMaskableInt_IRQn = -14,   /*!<   2  Non maskable Interrupt, cannot be stopped or preempted   */
  HardFault_IRQn = -13,        /*!<   3  Hard Fault, all classes of Fault        */
  MemoryManagement_IRQn = -12, /*!<   4  Memory Management, MPU mismatch, including Access Violation
                                    and No Match */
  BusFault_IRQn = -11, /*!<   5  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
                            related Fault                                                         */
  UsageFault_IRQn =
      -10,          /*!<   6  Usage Fault, i.e. Undef Instruction, Illegal State Transition    */
  SVCall_IRQn = -5, /*!<  11  System Service Call via SVC instruction                          */
  DebugMonitor_IRQn = -4, /*!<  12  Debug Monitor */
  PendSV_IRQn = -2,  /*!<  14  Pendable request for system service                              */
  SysTick_IRQn = -1, /*!<  15  System Tick Timer                                                */
  /* ---------------------  va416xx Specific Interrupt Numbers  --------------------- */
  U0_IRQn = 0,         /*!<   0  U0                                                               */
  U1_IRQn = 1,         /*!<   1  U1                                                               */
  U2_IRQn = 2,         /*!<   2  U2                                                               */
  U3_IRQn = 3,         /*!<   3  U3                                                               */
  U4_IRQn = 4,         /*!<   4  U4                                                               */
  U5_IRQn = 5,         /*!<   5  U5                                                               */
  U6_IRQn = 6,         /*!<   6  U6                                                               */
  U7_IRQn = 7,         /*!<   7  U7                                                               */
  U8_IRQn = 8,         /*!<   8  U8                                                               */
  U9_IRQn = 9,         /*!<   9  U9                                                               */
  U10_IRQn = 10,       /*!<  10  U10                                                              */
  U11_IRQn = 11,       /*!<  11  U11                                                              */
  U12_IRQn = 12,       /*!<  12  U12                                                              */
  U13_IRQn = 13,       /*!<  13  U13                                                              */
  U14_IRQn = 14,       /*!<  14  U14                                                              */
  U15_IRQn = 15,       /*!<  15  U15                                                              */
  SPI0_TX_IRQn = 16,   /*!<  16  SPI0_TX                                                          */
  SPI0_RX_IRQn = 17,   /*!<  17  SPI0_RX                                                          */
  SPI1_TX_IRQn = 18,   /*!<  18  SPI1_TX                                                          */
  SPI1_RX_IRQn = 19,   /*!<  19  SPI1_RX                                                          */
  SPI2_TX_IRQn = 20,   /*!<  20  SPI2_TX                                                          */
  SPI2_RX_IRQn = 21,   /*!<  21  SPI2_RX                                                          */
  SPI3_TX_IRQn = 22,   /*!<  22  SPI3_TX                                                          */
  SPI3_RX_IRQn = 23,   /*!<  23  SPI3_RX                                                          */
  UART0_TX_IRQn = 24,  /*!<  24  UART0_TX                                                         */
  UART0_RX_IRQn = 25,  /*!<  25  UART0_RX                                                         */
  UART1_TX_IRQn = 26,  /*!<  26  UART1_TX                                                         */
  UART1_RX_IRQn = 27,  /*!<  27  UART1_RX                                                         */
  UART2_TX_IRQn = 28,  /*!<  28  UART2_TX                                                         */
  UART2_RX_IRQn = 29,  /*!<  29  UART2_RX                                                         */
  I2C0_MS_IRQn = 30,   /*!<  30  I2C0_MS                                                          */
  I2C0_SL_IRQn = 31,   /*!<  31  I2C0_SL                                                          */
  I2C1_MS_IRQn = 32,   /*!<  32  I2C1_MS                                                          */
  I2C1_SL_IRQn = 33,   /*!<  33  I2C1_SL                                                          */
  I2C2_MS_IRQn = 34,   /*!<  34  I2C2_MS                                                          */
  I2C2_SL_IRQn = 35,   /*!<  35  I2C2_SL                                                          */
  Ethernet_IRQn = 36,  /*!<  36  Ethernet                                                         */
  U37_IRQn = 37,       /*!<  37  U37                                                              */
  SpW_IRQn = 38,       /*!<  38  SpW                                                              */
  U39_IRQn = 39,       /*!<  39  U39                                                              */
  DAC0_IRQn = 40,      /*!<  40  DAC0                                                             */
  DAC1_IRQn = 41,      /*!<  41  DAC1                                                             */
  TRNG_IRQn = 42,      /*!<  42  TRNG                                                             */
  DMA_ERROR_IRQn = 43, /*!<  43  DMA_ERROR                                                        */
  ADC_IRQn = 44,       /*!<  44  ADC                                                              */
  LoCLK_IRQn = 45,     /*!<  45  LoCLK                                                            */
  LVD_IRQn = 46,       /*!<  46  LVD                                                              */
  WATCHDOG_IRQn = 47,  /*!<  47  WATCHDOG                                                         */
  TIM0_IRQn = 48,      /*!<  48  TIM0                                                             */
  TIM1_IRQn = 49,      /*!<  49  TIM1                                                             */
  TIM2_IRQn = 50,      /*!<  50  TIM2                                                             */
  TIM3_IRQn = 51,      /*!<  51  TIM3                                                             */
  TIM4_IRQn = 52,      /*!<  52  TIM4                                                             */
  TIM5_IRQn = 53,      /*!<  53  TIM5                                                             */
  TIM6_IRQn = 54,      /*!<  54  TIM6                                                             */
  TIM7_IRQn = 55,      /*!<  55  TIM7                                                             */
  TIM8_IRQn = 56,      /*!<  56  TIM8                                                             */
  TIM9_IRQn = 57,      /*!<  57  TIM9                                                             */
  TIM10_IRQn = 58,     /*!<  58  TIM10                                                            */
  TIM11_IRQn = 59,     /*!<  59  TIM11                                                            */
  TIM12_IRQn = 60,     /*!<  60  TIM12                                                            */
  TIM13_IRQn = 61,     /*!<  61  TIM13                                                            */
  TIM14_IRQn = 62,     /*!<  62  TIM14                                                            */
  TIM15_IRQn = 63,     /*!<  63  TIM15                                                            */
  TIM16_IRQn = 64,     /*!<  64  TIM16                                                            */
  TIM17_IRQn = 65,     /*!<  65  TIM17                                                            */
  TIM18_IRQn = 66,     /*!<  66  TIM18                                                            */
  TIM19_IRQn = 67,     /*!<  67  TIM19                                                            */
  TIM20_IRQn = 68,     /*!<  68  TIM20                                                            */
  TIM21_IRQn = 69,     /*!<  69  TIM21                                                            */
  TIM22_IRQn = 70,     /*!<  70  TIM22                                                            */
  TIM23_IRQn = 71,     /*!<  71  TIM23                                                            */
  CAN0_IRQn = 72,      /*!<  72  CAN0                                                             */
  U73_IRQn = 73,       /*!<  73  U73                                                              */
  CAN1_IRQn = 74,      /*!<  74  CAN1                                                             */
  U75_IRQn = 75,       /*!<  75  U75                                                              */
  EDAC_MBE_IRQn = 76,  /*!<  76  EDAC_MBE                                                         */
  EDAC_SBE_IRQn = 77,  /*!<  77  EDAC_SBE                                                         */
  PORTA0_IRQn = 78,    /*!<  78  PORTA0                                                           */
  PORTA1_IRQn = 79,    /*!<  79  PORTA1                                                           */
  PORTA2_IRQn = 80,    /*!<  80  PORTA2                                                           */
  PORTA3_IRQn = 81,    /*!<  81  PORTA3                                                           */
  PORTA4_IRQn = 82,    /*!<  82  PORTA4                                                           */
  PORTA5_IRQn = 83,    /*!<  83  PORTA5                                                           */
  PORTA6_IRQn = 84,    /*!<  84  PORTA6                                                           */
  PORTA7_IRQn = 85,    /*!<  85  PORTA7                                                           */
  PORTA8_IRQn = 86,    /*!<  86  PORTA8                                                           */
  PORTA9_IRQn = 87,    /*!<  87  PORTA9                                                           */
  PORTA10_IRQn = 88,   /*!<  88  PORTA10                                                          */
  PORTA11_IRQn = 89,   /*!<  89  PORTA11                                                          */
  PORTA12_IRQn = 90,   /*!<  90  PORTA12                                                          */
  PORTA13_IRQn = 91,   /*!<  91  PORTA13                                                          */
  PORTA14_IRQn = 92,   /*!<  92  PORTA14                                                          */
  PORTA15_IRQn = 93,   /*!<  93  PORTA15                                                          */
  PORTB0_IRQn = 94,    /*!<  94  PORTB0                                                           */
  PORTB1_IRQn = 95,    /*!<  95  PORTB1                                                           */
  PORTB2_IRQn = 96,    /*!<  96  PORTB2                                                           */
  PORTB3_IRQn = 97,    /*!<  97  PORTB3                                                           */
  PORTB4_IRQn = 98,    /*!<  98  PORTB4                                                           */
  PORTB5_IRQn = 99,    /*!<  99  PORTB5                                                           */
  PORTB6_IRQn = 100,   /*!< 100  PORTB6                                                           */
  PORTB7_IRQn = 101,   /*!< 101  PORTB7                                                           */
  PORTB8_IRQn = 102,   /*!< 102  PORTB8                                                           */
  PORTB9_IRQn = 103,   /*!< 103  PORTB9                                                           */
  PORTB10_IRQn = 104,  /*!< 104  PORTB10                                                          */
  PORTB11_IRQn = 105,  /*!< 105  PORTB11                                                          */
  PORTB12_IRQn = 106,  /*!< 106  PORTB12                                                          */
  PORTB13_IRQn = 107,  /*!< 107  PORTB13                                                          */
  PORTB14_IRQn = 108,  /*!< 108  PORTB14                                                          */
  PORTB15_IRQn = 109,  /*!< 109  PORTB15                                                          */
  PORTC0_IRQn = 110,   /*!< 110  PORTC0                                                           */
  PORTC1_IRQn = 111,   /*!< 111  PORTC1                                                           */
  PORTC2_IRQn = 112,   /*!< 112  PORTC2                                                           */
  PORTC3_IRQn = 113,   /*!< 113  PORTC3                                                           */
  PORTC4_IRQn = 114,   /*!< 114  PORTC4                                                           */
  PORTC5_IRQn = 115,   /*!< 115  PORTC5                                                           */
  PORTC6_IRQn = 116,   /*!< 116  PORTC6                                                           */
  PORTC7_IRQn = 117,   /*!< 117  PORTC7                                                           */
  PORTC8_IRQn = 118,   /*!< 118  PORTC8                                                           */
  PORTC9_IRQn = 119,   /*!< 119  PORTC9                                                           */
  PORTC10_IRQn = 120,  /*!< 120  PORTC10                                                          */
  PORTC11_IRQn = 121,  /*!< 121  PORTC11                                                          */
  PORTC12_IRQn = 122,  /*!< 122  PORTC12                                                          */
  PORTC13_IRQn = 123,  /*!< 123  PORTC13                                                          */
  PORTC14_IRQn = 124,  /*!< 124  PORTC14                                                          */
  PORTC15_IRQn = 125,  /*!< 125  PORTC15                                                          */
  PORTD0_IRQn = 126,   /*!< 126  PORTD0                                                           */
  PORTD1_IRQn = 127,   /*!< 127  PORTD1                                                           */
  PORTD2_IRQn = 128,   /*!< 128  PORTD2                                                           */
  PORTD3_IRQn = 129,   /*!< 129  PORTD3                                                           */
  PORTD4_IRQn = 130,   /*!< 130  PORTD4                                                           */
  PORTD5_IRQn = 131,   /*!< 131  PORTD5                                                           */
  PORTD6_IRQn = 132,   /*!< 132  PORTD6                                                           */
  PORTD7_IRQn = 133,   /*!< 133  PORTD7                                                           */
  PORTD8_IRQn = 134,   /*!< 134  PORTD8                                                           */
  PORTD9_IRQn = 135,   /*!< 135  PORTD9                                                           */
  PORTD10_IRQn = 136,  /*!< 136  PORTD10                                                          */
  PORTD11_IRQn = 137,  /*!< 137  PORTD11                                                          */
  PORTD12_IRQn = 138,  /*!< 138  PORTD12                                                          */
  PORTD13_IRQn = 139,  /*!< 139  PORTD13                                                          */
  PORTD14_IRQn = 140,  /*!< 140  PORTD14                                                          */
  PORTD15_IRQn = 141,  /*!< 141  PORTD15                                                          */
  PORTE0_IRQn = 142,   /*!< 142  PORTE0                                                           */
  PORTE1_IRQn = 143,   /*!< 143  PORTE1                                                           */
  PORTE2_IRQn = 144,   /*!< 144  PORTE2                                                           */
  PORTE3_IRQn = 145,   /*!< 145  PORTE3                                                           */
  PORTE4_IRQn = 146,   /*!< 146  PORTE4                                                           */
  PORTE5_IRQn = 147,   /*!< 147  PORTE5                                                           */
  PORTE6_IRQn = 148,   /*!< 148  PORTE6                                                           */
  PORTE7_IRQn = 149,   /*!< 149  PORTE7                                                           */
  PORTE8_IRQn = 150,   /*!< 150  PORTE8                                                           */
  PORTE9_IRQn = 151,   /*!< 151  PORTE9                                                           */
  PORTE10_IRQn = 152,  /*!< 152  PORTE10                                                          */
  PORTE11_IRQn = 153,  /*!< 153  PORTE11                                                          */
  PORTE12_IRQn = 154,  /*!< 154  PORTE12                                                          */
  PORTE13_IRQn = 155,  /*!< 155  PORTE13                                                          */
  PORTE14_IRQn = 156,  /*!< 156  PORTE14                                                          */
  PORTE15_IRQn = 157,  /*!< 157  PORTE15                                                          */
  PORTF0_IRQn = 158,   /*!< 158  PORTF0                                                           */
  PORTF1_IRQn = 159,   /*!< 159  PORTF1                                                           */
  PORTF2_IRQn = 160,   /*!< 160  PORTF2                                                           */
  PORTF3_IRQn = 161,   /*!< 161  PORTF3                                                           */
  PORTF4_IRQn = 162,   /*!< 162  PORTF4                                                           */
  PORTF5_IRQn = 163,   /*!< 163  PORTF5                                                           */
  PORTF6_IRQn = 164,   /*!< 164  PORTF6                                                           */
  PORTF7_IRQn = 165,   /*!< 165  PORTF7                                                           */
  PORTF8_IRQn = 166,   /*!< 166  PORTF8                                                           */
  PORTF9_IRQn = 167,   /*!< 167  PORTF9                                                           */
  PORTF10_IRQn = 168,  /*!< 168  PORTF10                                                          */
  PORTF11_IRQn = 169,  /*!< 169  PORTF11                                                          */
  PORTF12_IRQn = 170,  /*!< 170  PORTF12                                                          */
  PORTF13_IRQn = 171,  /*!< 171  PORTF13                                                          */
  PORTF14_IRQn = 172,  /*!< 172  PORTF14                                                          */
  PORTF15_IRQn = 173,  /*!< 173  PORTF15                                                          */
  DMA_ACTIVE0_IRQn = 174, /*!< 174  DMA_ACTIVE0 */
  DMA_ACTIVE1_IRQn = 175, /*!< 175  DMA_ACTIVE1 */
  DMA_ACTIVE2_IRQn = 176, /*!< 176  DMA_ACTIVE2 */
  DMA_ACTIVE3_IRQn = 177, /*!< 177  DMA_ACTIVE3 */
  DMA_DONE0_IRQn = 178,   /*!< 178  DMA_DONE0   */
  DMA_DONE1_IRQn = 179,   /*!< 179  DMA_DONE1   */
  DMA_DONE2_IRQn = 180,   /*!< 180  DMA_DONE2   */
  DMA_DONE3_IRQn = 181,   /*!< 181  DMA_DONE3   */
  I2C0_MS_RX_IRQn = 182,  /*!< 182  I2C0_MS_RX  */
  I2C0_MS_TX_IRQn = 183,  /*!< 183  I2C0_MS_TX  */
  I2C0_SL_RX_IRQn = 184,  /*!< 184  I2C0_SL_RX  */
  I2C0_SL_TX_IRQn = 185,  /*!< 185  I2C0_SL_TX  */
  I2C1_MS_RX_IRQn = 186,  /*!< 186  I2C1_MS_RX  */
  I2C1_MS_TX_IRQn = 187,  /*!< 187  I2C1_MS_TX  */
  I2C1_SL_RX_IRQn = 188,  /*!< 188  I2C1_SL_RX  */
  I2C1_SL_TX_IRQn = 189,  /*!< 189  I2C1_SL_TX  */
  I2C2_MS_RX_IRQn = 190,  /*!< 190  I2C2_MS_RX  */
  I2C2_MS_TX_IRQn = 191,  /*!< 191  I2C2_MS_TX  */
  I2C2_SL_RX_IRQn = 192,  /*!< 192  I2C2_SL_RX  */
  I2C2_SL_TX_IRQn = 193,  /*!< 193  I2C2_SL_TX  */
  FPU_IRQn = 194, /*!< 194  FPU                                                              */
  TXEV_IRQn = 195 /*!< 195  TXEV                                                             */
} IRQn_Type;

/** @addtogroup Configuration_of_CMSIS
 * @{
 */

/* ================================================================================ */
/* ================      Processor and Core Peripheral Section     ================ */
/* ================================================================================ */

/* ----------------Configuration of the Cortex-M4 Processor and Core Peripherals---------------- */
#define __CM4_REV \
  0x0001 /*!< Cortex-M4 Core Revision                                               */
#define __MPU_PRESENT \
  0 /*!< MPU present or not                                                    */
#define __NVIC_PRIO_BITS \
  4 /*!< Number of Bits used for Priority Levels                               */
#define __Vendor_SysTickConfig \
  0 /*!< Set to 1 if different SysTick Config is used                          */
#define __FPU_PRESENT \
  1       /*!< FPU present or not                                                    */
/** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm4.h" /*!< Cortex-M4 processor and core peripherals                              */
#include "system_va416xx.h" /*!< va416xx System                                                        */

/* ================================================================================ */
/* ================       Device Specific Peripheral Section       ================ */
/* ================================================================================ */

/** @addtogroup Device_Peripheral_Registers
 * @{
 */

/* -------------------  Start of section using anonymous unions  ------------------ */
#if defined(__CC_ARM)
#pragma push
#pragma anon_unions
#elif defined(__ICCARM__)
#pragma language = extended
#elif defined(__GNUC__)
/* anonymous unions are enabled by default */
#elif defined(__TMS470__)
/* anonymous unions are enabled by default */
#elif defined(__TASKING__)
#pragma warning 586
#else
#warning Not supported compiler type
#endif

/* ================================================================================ */
/* ================                     CLKGEN                     ================ */
/* ================================================================================ */

/**
 * @brief Clock Generation Peripheral (CLKGEN)
 */

typedef struct {       /*!< CLKGEN Structure                                                      */
  __IO uint32_t CTRL0; /*!< Clock Generation Module Control Register 0                            */
  __I uint32_t STAT;   /*!< Clock Generation Module Status Register                               */
  __IO uint32_t CTRL1; /*!< Clock Generation Module Control Register 1                            */
} VOR_CLKGEN_Type;

/* ================================================================================ */
/* ================                    SYSCONFIG                   ================ */
/* ================================================================================ */

/**
 * @brief System Configuration Peripheral (SYSCONFIG)
 */

typedef struct { /*!< SYSCONFIG Structure                                                   */
  __IO uint32_t RST_STAT;              /*!< System Reset Status              */
  __IO uint32_t RST_CNTL_ROM;          /*!< ROM Reset Control          */
  __IO uint32_t RST_CNTL_RAM0;         /*!< RAM Reset Control         */
  __IO uint32_t RST_CNTL_RAM1;         /*!< RAM Reset Control         */
  __IO uint32_t ROM_PROT;              /*!< ROM Protection Configuration              */
  __IO uint32_t ROM_SCRUB;             /*!< ROM Scrub Period Configuration             */
  __IO uint32_t RAM0_SCRUB;            /*!< RAM0 Scrub Period Configuration            */
  __IO uint32_t RAM1_SCRUB;            /*!< RAM1 Scrub Period Configuration            */
  __IO uint32_t IRQ_ENB;               /*!< Enable EDAC Error Interrupt Register               */
  __I uint32_t IRQ_RAW;                /*!< Raw EDAC Error Interrupt Status                */
  __I uint32_t IRQ_END;                /*!< Enabled EDAC Error Interrupt Status                */
  __O uint32_t IRQ_CLR;                /*!< Clear EDAC Error Interrupt Status                */
  __IO uint32_t RAM0_SBE;              /*!< Count of RAM0 EDAC Single Bit Errors              */
  __IO uint32_t RAM1_SBE;              /*!< Count of RAM1 EDAC Single Bit Errors              */
  __IO uint32_t RAM0_MBE;              /*!< Count of RAM0 EDAC Multi Bit Errors              */
  __IO uint32_t RAM1_MBE;              /*!< Count of RAM1 EDAC Multi Bit Errors              */
  __IO uint32_t ROM_SBE;               /*!< Count of ROM EDAC Single Bit Errors               */
  __IO uint32_t ROM_MBE;               /*!< Count of ROM EDAC Multi Bit Errors               */
  __I uint32_t ROM_RETRIES;            /*!< ROM BOOT Retry count            */
  __IO uint32_t REFRESH_CONFIG_H;      /*!< Register Refresh Rate for TMR registers      */
  __IO uint32_t TIM_RESET;             /*!< TIM Reset Control             */
  __IO uint32_t TIM_CLK_ENABLE;        /*!< TIM Enable Control        */
  __IO uint32_t PERIPHERAL_RESET;      /*!< Peripheral Reset Control      */
  __IO uint32_t PERIPHERAL_CLK_ENABLE; /*!< Peripheral Enable Control */
  __IO uint32_t SPW_M4_CTRL;           /*!< SPW M4 control register           */
  __IO uint32_t PMU_CTRL;              /*!< PMU Control Register              */
  __IO uint32_t WAKEUP_CNT;            /*!< Wakeup Control            */
  __IO uint32_t EBI_CFG0;              /*!< EBI Config Register 0              */
  __IO uint32_t EBI_CFG1;              /*!< EBI Config Register 1              */
  __IO uint32_t EBI_CFG2;              /*!< EBI Config Register 2              */
  __IO uint32_t EBI_CFG3;              /*!< EBI Config Register 3              */
  __IO uint32_t ANALOG_CNTL;           /*!< Analog Control Register           */
  __IO uint32_t SW_CLKDIV10;           /*!< Initial SpW Clock Divider Value           */
  __IO uint32_t REFRESH_CONFIG_L;      /*!< Register Refresh Rate for TMR registers      */
  __I uint32_t RESERVED[978];
  __I uint32_t DAC0_CAL; /*!< DAC0 Calibration Register */
  __I uint32_t DAC1_CAL; /*!< DAC1 Calibration Register */
  __I uint32_t ADC_CAL;  /*!< ADC Calibration Register  */
  __I uint32_t BG_CAL; /*!< Bandgap Calibration Register                                          */
  __I uint32_t DREG_CAL;  /*!< Digital LDO Regulator Calibration Register  */
  __I uint32_t AREG_CAL;  /*!< Analog LDO Regulator Calibration Register  */
  __I uint32_t HBO_CAL;   /*!< Heart Beat OSC Calibration Register   */
  __I uint32_t EF_CONFIG; /*!< EFuse Config Register */
  __I uint32_t EF_ID0; /*!< EFuse ID0 Register                                                    */
  __I uint32_t EF_ID1; /*!< EFuse ID1 Register                                                    */
  __I uint32_t PROCID; /*!< Processor ID Register                                                 */
  __I uint32_t PERID;  /*!< Peripheral ID Register                                                */
} VOR_SYSCONFIG_Type;

/* ================================================================================ */
/* ================                       DMA                      ================ */
/* ================================================================================ */

/**
 * @brief DMA Controller Block (DMA)
 */

typedef struct {       /*!< DMA Structure                                                         */
  __I uint32_t STATUS; /*!< DMA Status                                                            */
  __O uint32_t CFG;    /*!< DMA Configuration                                                     */
  __IO uint32_t CTRL_BASE_PTR;     /*!< Base Pointer for DMA Control Registers     */
  __IO uint32_t ALT_CTRL_BASE_PTR; /*!< DMA Channel alternate control data base pointer */
  __I uint32_t WAITONREQ_STATUS;   /*!< DMA channel wait on request status   */
  __O uint32_t CHNL_SW_REQUEST;    /*!< DMA channel software request    */
  __IO uint32_t CHNL_USEBURST_SET; /*!< DMA channel useburst set */
  __IO uint32_t CHNL_USEBURST_CLR; /*!< DMA channel useburst clear */
  __IO uint32_t CHNL_REQ_MASK_SET; /*!< DMA channel request mask set */
  __IO uint32_t CHNL_REQ_MASK_CLR; /*!< DMA channel request mask clear */
  __IO uint32_t CHNL_ENABLE_SET;   /*!< DMA channel enable set   */
  __IO uint32_t CHNL_ENABLE_CLR;   /*!< DMA channel enable clear   */
  __IO uint32_t CHNL_PRI_ALT_SET;  /*!< DMA channel primary alternate set  */
  __IO uint32_t CHNL_PRI_ALT_CLR;  /*!< DMA channel primary alternate clear  */
  __IO uint32_t CHNL_PRIORITY_SET; /*!< DMA channel priority set */
  __O uint32_t CHNL_PRIORITY_CLR;  /*!< DMA channel priority clear  */
  __I uint32_t RESERVED[3];
  __IO uint32_t ERR_CLR; /*!< DMA bus error clear */
  __I uint32_t RESERVED1[876];
  __IO uint32_t INTEGRATION_CFG; /*!< DMA integration configuration */
  __I uint32_t RESERVED2;
  __I uint32_t STALL_STATUS; /*!< DMA stall status */
  __I uint32_t RESERVED3;
  __IO uint32_t DMA_REQ_STATUS; /*!< DMA Configuration */
  __I uint32_t RESERVED4;
  __IO uint32_t DMA_SREQ_STATUS; /*!< DMA single request status */
  __I uint32_t RESERVED5;
  __IO uint32_t DMA_DONE_SET;   /*!< DMA done set   */
  __IO uint32_t DMA_DONE_CLR;   /*!< DMA done clear   */
  __IO uint32_t DMA_ACTIVE_SET; /*!< DMA active set */
  __IO uint32_t DMA_ACTIVE_CLR; /*!< DMA active clear */
  __I uint32_t RESERVED6[6];
  __I uint32_t ERR_SET; /*!< DMA bus error set */
  __I uint32_t RESERVED7[97];
  __IO uint32_t PERIPH_ID_4; /*!< DMA Peripheral ID 4 */
  __I uint32_t RESERVED8[3];
  __IO uint32_t PERIPH_ID_0;    /*!< DMA Peripheral ID 0    */
  __I uint32_t PERIPH_ID_1;     /*!< DMA Peripheral ID 1     */
  __IO uint32_t PERIPH_ID_2;    /*!< DMA Peripheral ID 2    */
  __IO uint32_t PERIPH_ID_3;    /*!< DMA Peripheral ID 3    */
  __IO uint32_t PRIMECELL_ID_0; /*!< DMA PrimeCell ID 0 */
  __IO uint32_t PRIMECELL_ID_1; /*!< DMA PrimeCell ID 1 */
  __IO uint32_t PRIMECELL_ID_2; /*!< DMA PrimeCell ID 2 */
  __IO uint32_t PRIMECELL_ID_3; /*!< DMA PrimeCell ID 3 */
} VOR_DMA_Type;

/* ================================================================================ */
/* ================                    IOCONFIG                    ================ */
/* ================================================================================ */

/**
 * @brief IO Pin Configuration Peripheral (IOCONFIG)
 */

typedef struct { /*!< IOCONFIG Structure                                                    */
  __IO uint32_t PORTA[16]; /*!< PORTA Pin Configuration Register */
  __IO uint32_t PORTB[16]; /*!< PORTB Pin Configuration Register */
  __IO uint32_t PORTC[16]; /*!< PORTC Pin Configuration Register */
  __IO uint32_t PORTD[16]; /*!< PORTD Pin Configuration Register */
  __IO uint32_t PORTE[16]; /*!< PORTE Pin Configuration Register */
  __IO uint32_t PORTF[16]; /*!< PORTF Pin Configuration Register */
  __IO uint32_t PORTG[8];  /*!< PORTG Pin Configuration Register  */
  __I uint32_t RESERVED[8];
  __I uint32_t CLKDIV0;  /*!< Clock divide value. 0 will disable the clock  */
  __IO uint32_t CLKDIV1; /*!< Clock divide value. 0 will disable the clock */
  __IO uint32_t CLKDIV2; /*!< Clock divide value. 0 will disable the clock */
  __IO uint32_t CLKDIV3; /*!< Clock divide value. 0 will disable the clock */
  __IO uint32_t CLKDIV4; /*!< Clock divide value. 0 will disable the clock */
  __IO uint32_t CLKDIV5; /*!< Clock divide value. 0 will disable the clock */
  __IO uint32_t CLKDIV6; /*!< Clock divide value. 0 will disable the clock */
  __IO uint32_t CLKDIV7; /*!< Clock divide value. 0 will disable the clock */
  __I uint32_t RESERVED1[903];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_IOCONFIG_Type;

/* ================================================================================ */
/* ================                     UTILITY                    ================ */
/* ================================================================================ */

/**
 * @brief Utility Peripheral (UTILITY)
 */

typedef struct { /*!< UTILITY Structure                                                     */
  __IO uint32_t SYND_DATA;            /*!< Data Register            */
  __IO uint32_t SYND_SYND;            /*!< Syndrome Data Register            */
  __IO uint32_t SYND_ENC_32_44;       /*!< EDAC Encode       */
  __I uint32_t SYND_CHECK_32_44_DATA; /*!< EDAC Decode Data */
  __I uint32_t SYND_CHECK_32_44_SYND; /*!< EDAC Decode Syndrome */
  __IO uint32_t ROM_TRAP_ADDRESS;     /*!< ROM EDAC Trap Address     */
  __IO uint32_t ROM_TRAP_SYND;        /*!< ROM EDAC Trap Syndrome        */
  __IO uint32_t RAM_TRAP_ADDR0;       /*!< RAM0 EDAC Trap Address       */
  __IO uint32_t RAM_TRAP_SYND0;       /*!< RAM0 EDAC Trap Syndrome       */
  __IO uint32_t RAM_TRAP_ADDR1;       /*!< RAM1 EDAC Trap Address       */
  __IO uint32_t RAM_TRAP_SYND1;       /*!< RAM1 EDAC Trap Syndrome       */
  __I uint32_t RESERVED[61];
  __I uint32_t SYND_ENC_32_52;        /*!< EDAC Encode        */
  __I uint32_t SYND_CHECK_32_52_DATA; /*!< EDAC Decode Data */
  __I uint32_t SYND_CHECK_32_52_SYND; /*!< EDAC Decode Syndrome */
  __I uint32_t RESERVED1[948];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_UTILITY_Type;

/* ================================================================================ */
/* ================                      GPIO                      ================ */
/* ================================================================================ */

/**
 * @brief GPIO Peripheral (GPIO)
 */

typedef struct { /*!< GPIO Structure                                                        */

  union {
    __I uint32_t DATAIN;       /*!< Data In Register       */
    __I uint8_t DATAINBYTE[4]; /*!< Data In Register by Byte */
  };

  union {
    __I uint32_t DATAINRAW;       /*!< Data In Raw Register       */
    __I uint8_t DATAINRAWBYTE[4]; /*!< Data In Raw Register by Byte */
  };

  union {
    __O uint32_t DATAOUT;       /*!< Data Out Register       */
    __O uint8_t DATAOUTBYTE[4]; /*!< Data Out Register by Byte */
  };

  union {
    __O uint32_t DATAOUTRAW;       /*!< Data Out Register       */
    __O uint8_t DATAOUTRAWBYTE[4]; /*!< Data Out Register by Byte */
  };

  union {
    __O uint32_t SETOUT;       /*!< Set Out Register       */
    __O uint8_t SETOUTBYTE[4]; /*!< Set Out Register by Byte */
  };

  union {
    __O uint32_t CLROUT;       /*!< Clear Out Register       */
    __O uint8_t CLROUTBYTE[4]; /*!< Clear Out Register by Byte */
  };

  union {
    __O uint32_t TOGOUT;       /*!< Toggle Out Register       */
    __O uint8_t TOGOUTBYTE[4]; /*!< Toggle Out Register by Byte */
  };

  union {
    __IO uint32_t DATAMASK;       /*!< Data mask Register       */
    __IO uint8_t DATAMASKBYTE[4]; /*!< Data Out Register by Byte */
  };

  union {
    __IO uint32_t DIR; /*!< Direction Register (1:Output, 0:Input)                                */
    __IO uint8_t DIRBYTE[4]; /*!< Direction Register by Byte */
  };

  union {
    __IO uint32_t PULSE;       /*!< Pulse Mode Register       */
    __IO uint8_t PULSEBYTE[4]; /*!< Pulse Mode Register by Byte */
  };

  union {
    __IO uint32_t PULSEBASE;       /*!< Pulse Base Value Register       */
    __IO uint8_t PULSEBASEBYTE[4]; /*!< Pulse Base Mode Register by Byte */
  };

  union {
    __IO uint32_t DELAY1;       /*!< Delay1 Register       */
    __IO uint8_t DELAY1BYTE[4]; /*!< Delay1 Register by Byte */
  };

  union {
    __IO uint32_t DELAY2;       /*!< Delay2 Register       */
    __IO uint8_t DELAY2BYTE[4]; /*!< Delay2 Register by Byte */
  };
  __IO uint32_t IRQ_SEN;     /*!< Interrupt Sense Register (1:Level Sensitive, 0:Edge Sensitive)     */
  __IO uint32_t IRQ_EDGE;    /*!< Interrupt Both Edge Register (1:Both Edges, 0:Single Edge)    */
  __IO uint32_t IRQ_EVT;     /*!< Interrupt Event Register (1:HighLevel/L->H Edge, 0:LowLevel/H->L
                                  Edge)     */
  __IO uint32_t IRQ_ENB;     /*!< Interrupt Enable Register     */
  __I uint32_t IRQ_RAW;      /*!< Raw Interrupt Status      */
  __I uint32_t IRQ_END;      /*!< Masked Interrupt Status      */
  __IO uint32_t EDGE_STATUS; /*!< Edge Status Register */
  __I uint32_t RESERVED[235];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_GPIO_Type;

/* ================================================================================ */
/* ================                       TIM                      ================ */
/* ================================================================================ */

/**
 * @brief Timer/Counter Peripheral (TIM)
 */

typedef struct {      /*!< TIM Structure                                                         */
  __IO uint32_t CTRL; /*!< Control Register                                                      */
  __IO uint32_t RST_VALUE; /*!< The value that counter start from after reaching 0. */
  __IO uint32_t CNT_VALUE; /*!< The current value of the counter */
  __IO uint32_t ENABLE;    /*!< Alternate access to the Counter ENABLE bit in the CTRL Register    */
  __IO uint32_t CSD_CTRL;  /*!< The Cascade Control Register. Controls the counter external
                                enable signals  */
  __IO uint32_t CASCADE0;  /*!< Cascade Enable Selection  */
  __IO uint32_t CASCADE1;  /*!< Cascade Enable Selection  */
  __IO uint32_t CASCADE2;  /*!< Cascade Enable Selection  */

  union {
    __IO uint32_t PWMA_VALUE; /*!< The Pulse Width Modulation ValueA */
    __IO uint32_t PWM_VALUE;  /*!< The Pulse Width Modulation Value  */
  };
  __IO uint32_t PWMB_VALUE; /*!< The Pulse Width Modulation ValueB */
  __I uint32_t RESERVED[245];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_TIM_Type;

/* ================================================================================ */
/* ================                      UART                      ================ */
/* ================================================================================ */

/**
 * @brief UART Peripheral (UART)
 */

typedef struct {      /*!< UART Structure                                                        */
  __IO uint32_t DATA; /*!< Data In/Out Register                                                  */
  __IO uint32_t ENABLE; /*!< Enable Register */
  __IO uint32_t CTRL; /*!< Control Register                                                      */
  __O uint32_t CLKSCALE; /*!< Clock Scale Register */
  __I uint32_t RXSTATUS; /*!< Status Register */
  __I uint32_t TXSTATUS; /*!< Status Register */
  __O uint32_t FIFO_CLR; /*!< Clear FIFO Register */
  __O uint32_t TXBREAK;  /*!< Break Transmit Register  */
  __IO uint32_t ADDR9; /*!< Address9 Register                                                     */
  __IO uint32_t ADDR9MASK;    /*!< Address9 Mask Register    */
  __IO uint32_t IRQ_ENB;      /*!< IRQ Enable Register      */
  __I uint32_t IRQ_RAW;       /*!< IRQ Raw Status Register       */
  __I uint32_t IRQ_END;       /*!< IRQ Enabled Status Register       */
  __O uint32_t IRQ_CLR;       /*!< IRQ Clear Status Register       */
  __IO uint32_t RXFIFOIRQTRG; /*!< Rx FIFO IRQ Trigger Level */
  __IO uint32_t TXFIFOIRQTRG; /*!< Tx FIFO IRQ Trigger Level */
  __IO uint32_t RXFIFORTSTRG; /*!< Rx FIFO RTS Trigger Level */
  __I uint32_t STATE; /*!< Internal STATE of UART Controller                                     */
  __I uint32_t RESERVED[1005];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_UART_Type;

/* ================================================================================ */
/* ================                       SPI                      ================ */
/* ================================================================================ */

/**
 * @brief SPI Peripheral (SPI)
 */

typedef struct {       /*!< SPI Structure                                                         */
  __IO uint32_t CTRL0; /*!< Control Register 0                                                    */
  __IO uint32_t CTRL1; /*!< Control Register 1                                                    */
  __IO uint32_t DATA;  /*!< Data Input/Output                                                     */
  __I uint32_t STATUS; /*!< Status Register                                                       */
  __IO uint32_t CLKPRESCALE;  /*!< Clock Pre Scale divide value  */
  __IO uint32_t IRQ_ENB;      /*!< Interrupt Enable Register      */
  __I uint32_t IRQ_RAW;       /*!< Raw Interrupt Status Register       */
  __I uint32_t IRQ_END;       /*!< Enabled Interrupt Status Register       */
  __O uint32_t IRQ_CLR;       /*!< Clear Interrupt Status Register       */
  __IO uint32_t RXFIFOIRQTRG; /*!< Rx FIFO IRQ Trigger Level */
  __IO uint32_t TXFIFOIRQTRG; /*!< Tx FIFO IRQ Trigger Level */
  __O uint32_t FIFO_CLR;      /*!< Clear FIFO Register      */
  __I uint32_t STATE; /*!< Internal STATE of SPI Controller                                      */
  __I uint32_t RESERVED[242];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_SPI_Type;

/* ================================================================================ */
/* ================                       I2C                      ================ */
/* ================================================================================ */

/**
 * @brief I2C Peripheral (I2C)
 */

typedef struct {      /*!< I2C Structure                                                         */
  __IO uint32_t CTRL; /*!< Control Register                                                      */
  __IO uint32_t CLKSCALE; /*!< Clock Scale divide value */
  __IO uint32_t WORDS; /*!< Word Count value                                                      */
  __IO uint32_t ADDRESS; /*!< I2C Address value */
  __IO uint32_t DATA; /*!< Data Input/Output                                                     */
  __IO uint32_t CMD;  /*!< Command Register                                                      */
  __IO uint32_t STATUS; /*!< I2C Controller Status Register */
  __I uint32_t STATE; /*!< Internal STATE of I2C Master Controller                               */
  __I uint32_t TXCOUNT;       /*!< TX Count Register       */
  __I uint32_t RXCOUNT;       /*!< RX Count Register       */
  __IO uint32_t IRQ_ENB;      /*!< Interrupt Enable Register      */
  __I uint32_t IRQ_RAW;       /*!< Raw Interrupt Status Register       */
  __I uint32_t IRQ_END;       /*!< Enabled Interrupt Status Register       */
  __O uint32_t IRQ_CLR;       /*!< Clear Interrupt Status Register       */
  __IO uint32_t RXFIFOIRQTRG; /*!< Rx FIFO IRQ Trigger Level */
  __IO uint32_t TXFIFOIRQTRG; /*!< Tx FIFO IRQ Trigger Level */
  __O uint32_t FIFO_CLR;      /*!< Clear FIFO Register      */
  __IO uint32_t TMCONFIG;     /*!< Timing Config Register     */
  __IO uint32_t CLKTOLIMIT;   /*!< Clock Low Timeout Limit Register   */
  __I uint32_t RESERVED[45];
  __IO uint32_t S0_CTRL;         /*!< Slave Control Register         */
  __IO uint32_t S0_MAXWORDS;     /*!< Slave MaxWords Register     */
  __IO uint32_t S0_ADDRESS;      /*!< Slave I2C Address Value      */
  __IO uint32_t S0_ADDRESSMASK;  /*!< Slave I2C Address Mask value  */
  __IO uint32_t S0_DATA;         /*!< Slave Data Input/Output         */
  __I uint32_t S0_LASTADDRESS;   /*!< Slave I2C Last Address value   */
  __I uint32_t S0_STATUS;        /*!< Slave I2C Controller Status Register        */
  __I uint32_t S0_STATE;         /*!< Internal STATE of I2C Slave Controller         */
  __I uint32_t S0_TXCOUNT;       /*!< Slave TX Count Register       */
  __I uint32_t S0_RXCOUNT;       /*!< Slave RX Count Register       */
  __IO uint32_t S0_IRQ_ENB;      /*!< Slave Interrupt Enable Register      */
  __I uint32_t S0_IRQ_RAW;       /*!< Slave Raw Interrupt Status Register       */
  __I uint32_t S0_IRQ_END;       /*!< Slave Enabled Interrupt Status Register       */
  __O uint32_t S0_IRQ_CLR;       /*!< Slave Clear Interrupt Status Register       */
  __IO uint32_t S0_RXFIFOIRQTRG; /*!< Slave Rx FIFO IRQ Trigger Level */
  __IO uint32_t S0_TXFIFOIRQTRG; /*!< Slave Tx FIFO IRQ Trigger Level */
  __O uint32_t S0_FIFO_CLR;      /*!< Slave Clear FIFO Register      */
  __IO uint32_t S0_ADDRESSB;     /*!< Slave I2C Address B Value     */
  __IO uint32_t S0_ADDRESSMASKB; /*!< Slave I2C Address B Mask value */
  __I uint32_t RESERVED1[172];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_I2C_Type;

/* ================================================================================ */
/* ================                       CAN                      ================ */
/* ================================================================================ */

/**
 * @brief CAN Peripheral (CAN)
 */

typedef struct { /*!< CAN Structure                                                         */
  __IO uint32_t CNSTAT_CMB0;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB0;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB0;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB0;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB0;   /*!< CAN Frame Data Word 1   */
  __IO uint32_t DATA0_CMB0;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB0;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB0;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB1;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB1;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB1;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB1;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB1;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB1;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB1;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB1;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB2;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB2;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB2;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB2;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB2;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB2;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB2;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB2;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB3;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB3;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB3;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB3;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB3;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB3;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB3;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB3;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB4;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB4;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB4;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB4;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB4;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB4;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB4;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB4;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB5;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB5;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB5;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB5;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB5;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB5;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB5;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB5;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB6;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB6;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB6;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB6;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB6;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB6;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB6;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB6;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB7;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB7;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB7;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB7;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB7;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB7;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB7;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB7;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB8;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB8;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB8;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB8;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB8;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB8;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB8;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB8;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB9;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_CMB9;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_CMB9;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_CMB9;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_CMB9;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_CMB9;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_CMB9;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_CMB9;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CNSTAT_CMB10; /*!< Buffer Status / Control Register */
  __IO uint32_t TSTP_CMB10;   /*!< CAN Frame Timestamp   */
  __IO uint32_t DATA3_CMB10;  /*!< CAN Frame Data Word 3  */
  __IO uint32_t DATA2_CMB10;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA1_CMB10;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA0_CMB10;  /*!< CAN Frame Data Word 0  */
  __IO uint32_t ID0_CMB10;    /*!< CAN Frame Identifier Word 0    */
  __IO uint32_t ID1_CMB10;    /*!< CAN Frame Identifier Word 1    */
  __IO uint32_t CNSTAT_CMB11; /*!< Buffer Status / Control Register */
  __IO uint32_t TSTP_CMB11;   /*!< CAN Frame Timestamp   */
  __IO uint32_t DATA3_CMB11;  /*!< CAN Frame Data Word 3  */
  __IO uint32_t DATA2_CMB11;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA1_CMB11;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA0_CMB11;  /*!< CAN Frame Data Word 0  */
  __IO uint32_t ID0_CMB11;    /*!< CAN Frame Identifier Word 0    */
  __IO uint32_t ID1_CMB11;    /*!< CAN Frame Identifier Word 1    */
  __IO uint32_t CNSTAT_CMB12; /*!< Buffer Status / Control Register */
  __IO uint32_t TSTP_CMB12;   /*!< CAN Frame Timestamp   */
  __IO uint32_t DATA3_CMB12;  /*!< CAN Frame Data Word 3  */
  __IO uint32_t DATA2_CMB12;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA1_CMB12;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA0_CMB12;  /*!< CAN Frame Data Word 0  */
  __IO uint32_t ID0_CMB12;    /*!< CAN Frame Identifier Word 0    */
  __IO uint32_t ID1_CMB12;    /*!< CAN Frame Identifier Word 1    */
  __IO uint32_t CNSTAT_CMB13; /*!< Buffer Status / Control Register */
  __IO uint32_t TSTP_CMB13;   /*!< CAN Frame Timestamp   */
  __IO uint32_t DATA3_CMB13;  /*!< CAN Frame Data Word 3  */
  __IO uint32_t DATA2_CMB13;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA1_CMB13;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA0_CMB13;  /*!< CAN Frame Data Word 0  */
  __IO uint32_t ID0_CMB13;    /*!< CAN Frame Identifier Word 0    */
  __IO uint32_t ID1_CMB13;    /*!< CAN Frame Identifier Word 1    */
  __IO uint32_t CNSTAT_CMB14; /*!< Buffer Status / Control Register */
  __IO uint32_t TSTP_CMB14;   /*!< CAN Frame Timestamp   */
  __IO uint32_t DATA3_CMB14;  /*!< CAN Frame Data Word 3  */
  __IO uint32_t DATA2_CMB14;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA1_CMB14;  /*!< CAN Frame Data Word 2  */
  __IO uint32_t DATA0_CMB14;  /*!< CAN Frame Data Word 0  */
  __IO uint32_t ID0_CMB14;    /*!< CAN Frame Identifier Word 0    */
  __IO uint32_t ID1_CMB14;    /*!< CAN Frame Identifier Word 1    */
  __IO uint32_t CNSTAT_HCMB;  /*!< Buffer Status / Control Register  */
  __IO uint32_t TSTP_HCMB;    /*!< CAN Frame Timestamp    */
  __IO uint32_t DATA3_HCMB;   /*!< CAN Frame Data Word 3   */
  __IO uint32_t DATA2_HCMB;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA1_HCMB;   /*!< CAN Frame Data Word 2   */
  __IO uint32_t DATA0_HCMB;   /*!< CAN Frame Data Word 0   */
  __IO uint32_t ID0_HCMB;     /*!< CAN Frame Identifier Word 0     */
  __IO uint32_t ID1_HCMB;     /*!< CAN Frame Identifier Word 1     */
  __IO uint32_t CGCR;  /*!< CAN Global Configuration Register                                     */
  __IO uint32_t CTIM;  /*!< CAN Timing Register                                                   */
  __IO uint32_t GMSKX; /*!< CAN Global Mask Extension                                             */
  __IO uint32_t GMSKB; /*!< CAN Global Mask Base                                                  */
  __IO uint32_t BMSKX; /*!< CAN Basic Mask Extension                                              */
  __IO uint32_t BMSKB; /*!< CAN Basic Mask Base                                                   */
  __IO uint32_t CIEN;  /*!< CAN Interrupt Enable Register                                         */
  __IO uint32_t CIPND; /*!< CAN Interrupt Pending Register                                        */
  __IO uint32_t CICLR; /*!< CAN Interrupt Clear Register                                          */
  __IO uint32_t CICEN; /*!< CAN Interrupt Code Enable Register                                    */
  __IO uint32_t CSTPND; /*!< CAN Status Pending Register */
  __IO uint32_t CANEC; /*!< CAN Error Counter Register                                            */
  __IO uint32_t CEDIAG; /*!< CAN Error Diagnostic Register */
  __I uint32_t CTMR; /*!< CAN Timer Register                                                    */
} VOR_CAN_Type;

/* ================================================================================ */
/* ================                       ADC                      ================ */
/* ================================================================================ */

/**
 * @brief Analog to Digital Converter Peripheral (ADC)
 */

typedef struct {      /*!< ADC Structure                                                         */
  __IO uint32_t CTRL; /*!< Control Register                                                      */
  __I uint32_t FIFO_DATA; /*!< FIFO data */
  __I uint32_t STATUS; /*!< Status                                                                */
  __IO uint32_t IRQ_ENB;      /*!< Interrupt Enable      */
  __I uint32_t IRQ_RAW;       /*!< Raw Interrupt Status       */
  __I uint32_t IRQ_END;       /*!< Enabled Interrupt Status       */
  __O uint32_t IRQ_CLR;       /*!< Clear Interrupt       */
  __IO uint32_t RXFIFOIRQTRG; /*!< Receive FIFO Interrupt Trigger Value */
  __O uint32_t FIFO_CLR;      /*!< FIFO Clear      */
  __I uint32_t RESERVED[1014];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_ADC_Type;

/* ================================================================================ */
/* ================                       DAC                      ================ */
/* ================================================================================ */

/**
 * @brief Digital to Analog Converter Peripheral (DAC)
 */

typedef struct {       /*!< DAC Structure                                                         */
  __IO uint32_t CTRL0; /*!< Control Register 0                                                    */
  __IO uint32_t CTRL1; /*!< Control Register 1                                                    */
  __IO uint32_t FIFO_DATA; /*!< FIFO data */
  __I uint32_t STATUS; /*!< Status                                                                */
  __IO uint32_t IRQ_ENB;      /*!< Interrupt Enable      */
  __I uint32_t IRQ_RAW;       /*!< Raw Interrupt Status       */
  __I uint32_t IRQ_END;       /*!< Enabled Interrupt Status       */
  __O uint32_t IRQ_CLR;       /*!< Clear Interrupt       */
  __IO uint32_t TXFIFOIRQTRG; /*!< Receive FIFO Interrupt Trigger Value */
  __O uint32_t FIFO_CLR;      /*!< FIFO Clear      */
  __I uint32_t RESERVED[501];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_DAC_Type;

/* ================================================================================ */
/* ================                       SPW                      ================ */
/* ================================================================================ */

/**
 * @brief SpaceWire Peripheral (SPW)
 */

typedef struct {      /*!< SPW Structure                                                         */
  __IO uint32_t CTRL; /*!< Control Register                                                      */
  __IO uint32_t STS;  /*!< Status/Interrupt Source Register                                      */
  __IO uint32_t DEFADDR; /*!< Node Address Register */
  __IO uint32_t CLKDIV;  /*!< Clock Divisor Register  */
  __IO uint32_t DKEY; /*!< Destination Key                                                       */
  __IO uint32_t TC;   /*!< Time Code Register                                                    */
  __I uint32_t TDR;   /*!< Timer and Disconnect Register                                         */
  __I uint32_t RESERVED;
  __IO uint32_t DMACTRL0;   /*!< DMA Control Register   */
  __IO uint32_t DMAMAXLEN0; /*!< DMA RX Maximum Length Register */
  __IO uint32_t DMATXDESC0; /*!< DMA Transmitter Descriptor Table Address Register */
  __IO uint32_t DMARXDESC0; /*!< DMA Receiver Table Destination Register */
  __IO uint32_t DMAADDR0;   /*!< DMA Receiver Table Address Register   */
} VOR_SPW_Type;

/* ================================================================================ */
/* ================                       IRQ                      ================ */
/* ================================================================================ */

/**
 * @brief Interrupt Router Peripheral (IRQ)
 */

typedef struct { /*!< IRQ Structure                                                         */
  __IO uint32_t DMASEL0;  /*!< Interrupt select for DMA channel 0  */
  __IO uint32_t DMASEL1;  /*!< Interrupt select for DMA channel 1  */
  __IO uint32_t DMASEL2;  /*!< Interrupt select for DMA channel 2  */
  __IO uint32_t DMASEL3;  /*!< Interrupt select for DMA channel 3  */
  __IO uint32_t DMATTSEL; /*!< Trigger select for the DMA channels */
  __IO uint32_t ADCSEL;   /*!< Interrupt select for ADC   */
  __IO uint32_t DACSEL0;  /*!< Interrupt select for DAC0  */
  __IO uint32_t DACSEL1;  /*!< Interrupt select for DAC1  */
  __I uint32_t IRQ_OUT0;  /*!< DEBUG IRQ_OUT[31:0]  */
  __I uint32_t IRQ_OUT1;  /*!< DEBUG IRQ_OUT[63:32]  */
  __I uint32_t IRQ_OUT2;  /*!< DEBUG IRQ_OUT[95:64]  */
  __I uint32_t IRQ_OUT3;  /*!< DEBUG IRQ_OUT[127:96]  */
  __I uint32_t IRQ_OUT4;  /*!< DEBUG IRQ_OUT[159:128]  */
  __I uint32_t IRQ_OUT5;  /*!< DEBUG IRQ_OUT[179:160]  */
  __I uint32_t RESERVED[1009];
  __I uint32_t PERID; /*!< Peripheral ID Register                                                */
} VOR_IRQ_Type;

/* ================================================================================ */
/* ================                      WDOG                      ================ */
/* ================================================================================ */

/**
 * @brief Watchdog Block Peripheral (WDOG)
 */

typedef struct { /*!< WDOG Structure                                                        */
  __IO uint32_t WDOGLOAD;    /*!< Counter Start Value    */
  __I uint32_t WDOGVALUE;    /*!< Down Counter Value    */
  __IO uint32_t WDOGCONTROL; /*!< Enable for block reset and interrupt */
  __IO uint32_t WDOGINTCLR;  /*!< A write of any value clears the WDT module interrupt, and
                                reloadsthe  counter from the value in the WDOGLOAD Register  */
  __I uint32_t WDOGRIS;      /*!< Raw interrupt status      */
  __I uint32_t WDOGMIS;      /*!< Interrupt status      */
  __I uint32_t RESERVED[42];
  __IO uint32_t WDOGLOCK; /*!< Lock */
  __I uint32_t RESERVED1[911];
  __IO uint32_t WDOGITCR; /*!< Integration test control */
  __IO uint32_t WDOGITOP; /*!< Integration test output set */
  __I uint32_t RESERVED2[54];
  __I uint32_t WDOGPERIPHID0; /*!< Peripheral ID */
  __I uint32_t WDOGPERIPHID1; /*!< Peripheral ID */
  __I uint32_t WDOGPERIPHID2; /*!< Peripheral ID */
  __I uint32_t WDOGPERIPHID3; /*!< Peripheral ID */
  __I uint32_t WDOGPCELLID0;  /*!< PrimeCell ID  */
  __I uint32_t WDOGPCELLID1;  /*!< PrimeCell ID  */
  __I uint32_t WDOGPCELLID2;  /*!< PrimeCell ID  */
  __I uint32_t WDOGPCELLID3;  /*!< PrimeCell ID  */
} VOR_WDOG_Type;

/* ================================================================================ */
/* ================                      TRNG                      ================ */
/* ================================================================================ */

/**
 * @brief True Random Number Generator (TRNG)
 */

typedef struct { /*!< TRNG Structure                                                        */
  __I uint32_t RESERVED[64];
  __IO uint32_t IMR; /*!< Interrupt Mask Register                                               */
  __I uint32_t ISR;  /*!< Interrupt Status Register                                             */
  __IO uint32_t ICR; /*!< Interrupt Clear Register                                              */
  __IO uint32_t CONFIG; /*!< Configuration Register */
  __I uint32_t VALID; /*!< Valid Register                                                        */
  __I uint32_t EHR_DATA0;           /*!< Entropy Holding Register Data Register           */
  __I uint32_t EHR_DATA1;           /*!< Entropy Holding Register Data Register           */
  __I uint32_t EHR_DATA2;           /*!< Entropy Holding Register Data Register           */
  __I uint32_t EHR_DATA3;           /*!< Entropy Holding Register Data Register           */
  __I uint32_t EHR_DATA4;           /*!< Entropy Holding Register Data Register           */
  __I uint32_t EHR_DATA5;           /*!< Entropy Holding Register Data Register           */
  __IO uint32_t RND_SOURCE_ENABLE;  /*!< Random Source Enable Register  */
  __IO uint32_t SAMPLE_CNT1;        /*!< Section TBD        */
  __IO uint32_t AUTOCORR_STATISTIC; /*!< Auto-correlator Statistic Register */
  __IO uint32_t DEBUG_CONTROL;      /*!< Section TBD      */
  __I uint32_t RESERVED1;
  __IO uint32_t SW_RESET; /*!< Reset Register */
  __I uint32_t RESERVED2[29];
  __I uint32_t BUSY; /*!< Busy Register                                                         */
  __IO uint32_t RST_BITS_COUNTER; /*!< Reset Bits Counter Register */
  __I uint32_t RESERVED3[8];
  __I uint32_t BIST_CNTR0; /*!< BIST Counter Register */
  __I uint32_t BIST_CNTR1; /*!< BIST Counter Register */
  __I uint32_t BIST_CNTR2; /*!< BIST Counter Register */
} VOR_TRNG_Type;

/* ================================================================================ */
/* ================                       ETH                      ================ */
/* ================================================================================ */

/**
 * @brief Ethernet Block (ETH)
 */

typedef struct { /*!< ETH Structure                                                         */
  __IO uint32_t MAC_CONFIG;     /*!< Operation mode register for the MAC     */
  __IO uint32_t MAC_FRAME_FLTR; /*!< Contains the frame filtering controls */
  __I uint32_t RESERVED[2];
  __IO uint32_t MAC_GMII_ADDR; /*!< Controls the management cycles to an external PHY */
  __IO uint32_t
      MAC_GMII_DATA; /*!< Contains the data to be written to or read from the PHY register      */
  __IO uint32_t MAC_FLOW_CTRL; /*!< Controls the generation of control frames */
  __IO uint32_t MAC_VLAN_TAG;  /*!< Identifies IEEE 802.1Q VLAN type frames  */
  __I uint32_t RESERVED1;
  __I uint32_t MAC_DEBUG; /*!< Gives the status of the various internal blocks for debugging */
  __I uint32_t RESERVED2[4];
  __I uint32_t MAC_INTR_STAT;  /*!< Contains the interrupt status  */
  __IO uint32_t MAC_INTR_MASK; /*!< Contains the masks for generating interrupt */
  __IO uint32_t MAC_ADDR_H;    /*!< Contains the high 16-bits of the first MAC Address    */
  __IO uint32_t MAC_ADDR_L;    /*!< Contains the Low 32-bits of the first MAC Address    */
  __I uint32_t RESERVED3[37];
  __IO uint32_t MAC_WDOG_TO; /*!< Controls the watchdog time-out for received frames */
  __I uint32_t RESERVED4[8];
  __IO uint32_t MMC_CNTRL;        /*!< MMC Control Register        */
  __IO uint32_t MMC_INTR_RX;      /*!< MMC Receive Interrupt Register      */
  __IO uint32_t MMC_INTR_TX;      /*!< MMC Transmit Interrupt Register      */
  __IO uint32_t MMC_INTR_MASK_RX; /*!< MMC Receive Interrupt Mask Register */
  __IO uint32_t MMC_INTR_MASK_TX; /*!< MMC Transmit Interrupt Mask Register */
  __I uint32_t TXOCTETCOUNT_GB;   /*!< MMC Transmit Count   */
  __I uint32_t TXFRAMECOUNT_GB;   /*!< MMC Frame Count Register   */
  __I uint32_t TXBCASTFRAMES_G;   /*!< MMC Good Broadcast Frames Register   */
  __I uint32_t TXMCASTFRAMES_G;   /*!< MMC Good Multicast Frames Register   */
  __I uint32_t TX64OCT_GB;        /*!< MMC Good and bad Frames transmitted with length 64        */
  __I uint32_t TX65TO127OCT_GB;   /*!< MMC Good and bad Frames transmitted with length 65 to 127   */
  __I uint32_t
      TX128TO255OCT_GB; /*!< MMC Good and bad Frames transmitted with length 128 to 255 */
  __I uint32_t
      TX256TO511OCT_GB; /*!< MMC Good and bad Frames transmitted with length 256 to 511 */
  __I uint32_t
      TX512TO1023OCT_GB;        /*!< MMC Good and bad Frames transmitted with length 512 to 1023        */
  __I uint32_t TX1024MAXOCT_GB; /*!< MMC Good and bad Frames transmitted with length 1024 to max
                                     bytes */
  __I uint32_t TXUCASTFRAME_GB; /*!< MMC number of good and bad unicast frames transmitted */
  __I uint32_t TXMCASTFRAME_GB; /*!< MMC number of good and bad MULTIcast frames transmitted */
  __I uint32_t TXBCASTFRAME_GB; /*!< MMC number of good and bad broadcast frames transmitted */
  __I uint32_t TXUNDERERR;    /*!< MMC number of frames aborted because of frame underflow error    */
  __I uint32_t TXSINGLECOL_G; /*!< MMC Number of successfully transmitted frames after a single
                                   collision */
  __I uint32_t TXMULTICOL_G;  /*!< MMC Number of successfully transmitted frames after multiple
                                   collisions  */
  __I uint32_t TXDEFERRED;    /*!< MMC Number of successfully transmitted frames after a deferral    */
  __I uint32_t TXLATECOL;     /*!< MMC Number of aborted frames because of late collision error     */
  __I uint32_t TXEXESSCOL;    /*!< MMC Number of aborted frames because of excessive collision
                                   errors    */
  __I uint32_t TXCARRIERERROR; /*!< MMC Number of aborted frames because of carrier sense error */
  __I uint32_t TXOCTETCOUNT_G; /*!< MMC Number of bytes transmitted frames only in good frames */
  __I uint32_t TXFRAMECOUNT_G; /*!< MMC Number of good frames transmitted */
  __I uint32_t
      TXEXCESSDEF; /*!< MMC Number of frames aborted because of excessive deferral error      */
  __I uint32_t TXPAUSEFRAMES; /*!< MMC Number of good pause frames transmitted */
  __I uint32_t TXLANFRAMES_G; /*!< MMC Number of good VLAN frames transmitted */
  __I uint32_t TXOVERSIZE_G;  /*!< MMC Number of frames transmitted without errors  */
  __I uint32_t RESERVED5;
  __I uint32_t RXFRAMECOUNT_GB; /*!< MMC Number of good and bad frames received */
  __I uint32_t RXOCTETCOUNT_GB; /*!< MMC Number of bytes received in good and bad frames */
  __I uint32_t RXOCTETCOUNT_G;  /*!< MMC Number of bytes received in good frames only  */
  __I uint32_t RXBCASTFRAMES_G; /*!< MMC Number of good broadcast frames received */
  __I uint32_t RXMCASTFRAMES_G; /*!< MMC Number of good multicast frames received */
  __I uint32_t RXCRCERROR;      /*!< MMC Number of frames received with CRC error      */
  __I uint32_t RXALIGNERROR;    /*!< MMC Number of frames received with alignment error    */
  __I uint32_t RXRUNTERROR;     /*!< MMC Number of frames received with runt error     */
  __I uint32_t RXJABBERERROR;   /*!< MMC Number of giant frames received with length greater than
                                     1518 bytes and with CRC error   */
  __I uint32_t RXUNDERSIZE_G;   /*!< MMC Number of frames received with length less than 64 bytes   */
  __I uint32_t RXOVERSIZE_G; /*!< MMC Number of frames received without errors with length greater
                                  than the max size */
  __I uint32_t
      RX64OCTETS_GB; /*!< MMC Number of good and bad frames received with length 64 bytes       */
  __I uint32_t RX65TO127OCT_GB;  /*!< MMC Number of good and bad frames received with length between
                                      65 and 127 bytes  */
  __I uint32_t RX128TO255OCT_GB; /*!< MMC Number of good and bad frames received with length between
                                      128 and 255 bytes */
  __I uint32_t RX256TO511OCT_GB; /*!< MMC Number of good and bad frames received with length between
                                      256 and 511 bytes */
  __I uint32_t RX512TO1023OCT_GB; /*!< MMC Number of good and bad frames received with length
                                     between 512 and 1023 bytes */
  __I uint32_t RX1024MAXOCT_GB; /*!< MMC Number of good and bad frames received with length between
                                     1024 and max size bytes */
  __I uint32_t RXUCASTFRAMES_G; /*!< MMC Number of received good unicast frames */
  __I uint32_t RXLENGTHERROR;   /*!< MMC Number of frames received with length error   */
  __I uint32_t RXOUTRANGETYPE;  /*!< MMC Number of frames received with length field not equal to
                                     the valid frame size  */
  __I uint32_t RXPAUSEFRAMES;   /*!< MMC Number of good and valid Pause frames received   */
  __I uint32_t
      RXFIFOOVERFLOW; /*!< MMC Number of missed received frames because of FIFO overflow         */
  __I uint32_t RXVLANFRAMES_GB; /*!< MMC Number of good and bad VLAN frames received */
  __I uint32_t RXWDOGERROR;     /*!< MMC Number of frames received with error because of watchdog
                                     timeout error     */
  __I uint32_t RXRCVERROR; /*!< MMC Number of frames received with Receive error or Frame Extension
                                error */
  __I uint32_t RXCTRLFRAMES_G; /*!< MMC Number of received good control frames */
  __I uint32_t RESERVED6[231];
  __IO uint32_t VLAN_INCREPLACE; /*!< Holds the VLAN Tag for insertion into or replacement in the
                                      transmit frames */
  __IO uint32_t VLAN_HASHTABLE;  /*!< Holds the VLAN Hash Table  */
  __I uint32_t RESERVED7[93];
  __IO uint32_t
      TIMESTAMP_CTRL; /*!< Controls the IEEE 1588 timestamp generation and update logic          */
  __IO uint32_t
      SUBSEC_INC; /*!< Holds the 8-bit value by which the Sub-Second register is incremented */
  __I uint32_t
      SYSTIME_SECONDS; /*!< Holds the lower 32 bits of the second field of the system time        */
  __I uint32_t SYSTIME_NANOSEC;    /*!< Holds 32 bits of the nano-second field of the system time    */
  __IO uint32_t SYSTIME_SECSUPDAT; /*!< Holds the lower 32 bits of the second field to be written
                                      to, added to, or subtracted from the system time value */
  __IO uint32_t SYSTIME_NSECUP;  /*!< Holds 32 bits of the nano-second field to be written to, added
                                      to, or subtracted from the system time value  */
  __IO uint32_t TIMESTAMPADDEND; /*!< This register is used by software to re-adjust the clock
                                    frequency linearly to match the Master clock frequency */
  __IO uint32_t TARGET_TIME_SECS; /*!< Holds the high 32-bits of time to be compared with the system
                                       time */
  __IO uint32_t TARGET_TIME_NSEC; /*!< Holds the lower 32-bits of time to be compared with the
                                     system time */
  __I uint32_t RESERVED8[567];
  __IO uint32_t DMA_BUS_MODE;       /*!< Controls the DMA Host Interface Mode       */
  __IO uint32_t DMA_TX_POLL_DEMAND; /*!< Used by the host to instruct the DMA to poll the transmit
                                       Descriptor list */
  __IO uint32_t DMA_RX_POLL_DEMAND; /*!< Used by the host to instruct the DMA to poll the Receive
                                       Descriptor list */
  __IO uint32_t
      DMA_RX_DESC_LIST_ADDR; /*!< Points the DMA to the start of the Receive Descriptor list */
  __IO uint32_t
      DMA_TX_DESC_LIST_ADDR;   /*!< Points the DMA to the start of the Transmit Descriptor list   */
  __IO uint32_t DMA_STATUS;    /*!< Used to determine the status of the DMA    */
  __IO uint32_t DMA_OPER_MODE; /*!< Sets the Receive and Transmit operation mode and command */
  __IO uint32_t DMA_INTR_EN;   /*!< Enables the interrupts reported in the status register   */
  __IO uint32_t DMA_MISS_OVER_COUNTER;  /*!< Contains the counters for discarded frames because no
                                           Receive  Descriptor is available  */
  __IO uint32_t DMA_RX_INTR_WDOG_TIMER; /*!< Watchdog timeout for Receive Interrupt from DMA */
  __I uint32_t RESERVED9;
  __IO uint32_t DMA_AHB_STATUS; /*!< Provides the active status of the read and write channels of
                                     the AHB master interface */
  __I uint32_t RESERVED10[6];
  __IO uint32_t DMA_CURR_TX_DESC; /*!< Contains the start address of the current Transmit Descriptor
                                       read by the DMA */
  __IO uint32_t DMA_CURR_RX_DESC; /*!< Contains the start address of the current Receive Descriptor
                                       read by the DMA */
  __IO uint32_t DMA_CURR_TX_BUFR_ADDR; /*!< Contains the start address of the current Receive
                                          Descriptor read by the DMA */
  __IO uint32_t
      DMA_CURR_RX_BUFR_ADDR; /*!< Contains the current Receive Buffer address read by the DMA */
} VOR_ETH_Type;

/* --------------------  End of section using anonymous unions  ------------------- */
#if defined(__CC_ARM)
#pragma pop
#elif defined(__ICCARM__)
/* leave anonymous unions enabled */
#elif defined(__GNUC__)
/* anonymous unions are enabled by default */
#elif defined(__TMS470__)
/* anonymous unions are enabled by default */
#elif defined(__TASKING__)
#pragma warning restore
#else
#warning Not supported compiler type
#endif

/* ================================================================================ */
/* ================         struct 'CLKGEN' Position & Mask        ================ */
/* ================================================================================ */

/* --------------------------------  CLKGEN_CTRL0  -------------------------------- */
#define CLKGEN_CTRL0_REF_CLK_SEL_Pos \
  (0UL) /*!< CLKGEN CTRL0: REF_CLK_SEL (Bit 0)                           */
#define CLKGEN_CTRL0_REF_CLK_SEL_Msk \
  (0x3UL) /*!< CLKGEN CTRL0: REF_CLK_SEL (Bitfield-Mask: 0x03)             */
#define CLKGEN_CTRL0_CLKSEL_SYS_Pos \
  (2UL) /*!< CLKGEN CTRL0: CLKSEL_SYS (Bit 2)                            */
#define CLKGEN_CTRL0_CLKSEL_SYS_Msk \
  (0xcUL) /*!< CLKGEN CTRL0: CLKSEL_SYS (Bitfield-Mask: 0x03)              */
#define CLKGEN_CTRL0_PLL_INTFB_Pos \
  (4UL) /*!< CLKGEN CTRL0: PLL_INTFB (Bit 4)                             */
#define CLKGEN_CTRL0_PLL_INTFB_Msk \
  (0x10UL) /*!< CLKGEN CTRL0: PLL_INTFB (Bitfield-Mask: 0x01)               */
#define CLKGEN_CTRL0_PLL_PWDN_Pos \
  (5UL) /*!< CLKGEN CTRL0: PLL_PWDN (Bit 5)                              */
#define CLKGEN_CTRL0_PLL_PWDN_Msk \
  (0x20UL) /*!< CLKGEN CTRL0: PLL_PWDN (Bitfield-Mask: 0x01)                */
#define CLKGEN_CTRL0_PLL_BYPASS_Pos \
  (6UL) /*!< CLKGEN CTRL0: PLL_BYPASS (Bit 6)                            */
#define CLKGEN_CTRL0_PLL_BYPASS_Msk \
  (0x40UL) /*!< CLKGEN CTRL0: PLL_BYPASS (Bitfield-Mask: 0x01)              */
#define CLKGEN_CTRL0_PLL_TEST_Pos \
  (7UL) /*!< CLKGEN CTRL0: PLL_TEST (Bit 7)                              */
#define CLKGEN_CTRL0_PLL_TEST_Msk \
  (0x80UL) /*!< CLKGEN CTRL0: PLL_TEST (Bitfield-Mask: 0x01)                */
#define CLKGEN_CTRL0_PLL_BWADJ_Pos \
  (8UL) /*!< CLKGEN CTRL0: PLL_BWADJ (Bit 8)                             */
#define CLKGEN_CTRL0_PLL_BWADJ_Msk \
  (0x3f00UL) /*!< CLKGEN CTRL0: PLL_BWADJ (Bitfield-Mask: 0x3f)               */
#define CLKGEN_CTRL0_PLL_CLKOD_Pos \
  (14UL) /*!< CLKGEN CTRL0: PLL_CLKOD (Bit 14)                            */
#define CLKGEN_CTRL0_PLL_CLKOD_Msk \
  (0x3c000UL) /*!< CLKGEN CTRL0: PLL_CLKOD (Bitfield-Mask: 0x0f)               */
#define CLKGEN_CTRL0_PLL_CLKF_Pos \
  (18UL) /*!< CLKGEN CTRL0: PLL_CLKF (Bit 18)                             */
#define CLKGEN_CTRL0_PLL_CLKF_Msk \
  (0xfc0000UL) /*!< CLKGEN CTRL0: PLL_CLKF (Bitfield-Mask: 0x3f)                */
#define CLKGEN_CTRL0_PLL_CLKR_Pos \
  (24UL) /*!< CLKGEN CTRL0: PLL_CLKR (Bit 24)                             */
#define CLKGEN_CTRL0_PLL_CLKR_Msk \
  (0xf000000UL) /*!< CLKGEN CTRL0: PLL_CLKR (Bitfield-Mask: 0x0f)                */
#define CLKGEN_CTRL0_CLK_DIV_SEL_Pos \
  (28UL) /*!< CLKGEN CTRL0: CLK_DIV_SEL (Bit 28)                          */
#define CLKGEN_CTRL0_CLK_DIV_SEL_Msk \
  (0x30000000UL) /*!< CLKGEN CTRL0: CLK_DIV_SEL (Bitfield-Mask: 0x03)             */
#define CLKGEN_CTRL0_PLL_RESET_Pos \
  (30UL) /*!< CLKGEN CTRL0: PLL_RESET (Bit 30)                            */
#define CLKGEN_CTRL0_PLL_RESET_Msk \
  (0x40000000UL) /*!< CLKGEN CTRL0: PLL_RESET (Bitfield-Mask: 0x01)               */
#define CLKGEN_CTRL0_SYS_CLK_LOST_DET_EN_Pos \
  (31UL) /*!< CLKGEN CTRL0: SYS_CLK_LOST_DET_EN (Bit 31)                  */
#define CLKGEN_CTRL0_SYS_CLK_LOST_DET_EN_Msk \
  (0x80000000UL) /*!< CLKGEN CTRL0: SYS_CLK_LOST_DET_EN (Bitfield-Mask: 0x01)     */

/* ---------------------------------  CLKGEN_STAT  -------------------------------- */
#define CLKGEN_STAT_FBSLIP_Pos \
  (0UL) /*!< CLKGEN STAT: FBSLIP (Bit 0)                                 */
#define CLKGEN_STAT_FBSLIP_Msk \
  (0x1UL) /*!< CLKGEN STAT: FBSLIP (Bitfield-Mask: 0x01)                   */
#define CLKGEN_STAT_RFSLIP_Pos \
  (1UL) /*!< CLKGEN STAT: RFSLIP (Bit 1)                                 */
#define CLKGEN_STAT_RFSLIP_Msk \
  (0x2UL) /*!< CLKGEN STAT: RFSLIP (Bitfield-Mask: 0x01)                   */
#define CLKGEN_STAT_LOCKLOST_Pos \
  (2UL) /*!< CLKGEN STAT: LOCKLOST (Bit 2)                               */
#define CLKGEN_STAT_LOCKLOST_Msk \
  (0x4UL) /*!< CLKGEN STAT: LOCKLOST (Bitfield-Mask: 0x01)                 */
#define CLKGEN_STAT_SYSCLKLOST_Pos \
  (3UL) /*!< CLKGEN STAT: SYSCLKLOST (Bit 3)                             */
#define CLKGEN_STAT_SYSCLKLOST_Msk \
  (0x8UL) /*!< CLKGEN STAT: SYSCLKLOST (Bitfield-Mask: 0x01)               */

/* --------------------------------  CLKGEN_CTRL1  -------------------------------- */
#define CLKGEN_CTRL1_SYS_CLK_LOST_DET_REARM_Pos \
  (0UL) /*!< CLKGEN CTRL1: SYS_CLK_LOST_DET_REARM (Bit 0)                */
#define CLKGEN_CTRL1_SYS_CLK_LOST_DET_REARM_Msk \
  (0x1UL) /*!< CLKGEN CTRL1: SYS_CLK_LOST_DET_REARM (Bitfield-Mask: 0x01)  */
#define CLKGEN_CTRL1_PLL_LCK_DET_REARM_Pos \
  (1UL) /*!< CLKGEN CTRL1: PLL_LCK_DET_REARM (Bit 1)                     */
#define CLKGEN_CTRL1_PLL_LCK_DET_REARM_Msk \
  (0x2UL) /*!< CLKGEN CTRL1: PLL_LCK_DET_REARM (Bitfield-Mask: 0x01)       */
#define CLKGEN_CTRL1_PLL_LOST_LOCK_DET_EN_Pos \
  (2UL) /*!< CLKGEN CTRL1: PLL_LOST_LOCK_DET_EN (Bit 2)                  */
#define CLKGEN_CTRL1_PLL_LOST_LOCK_DET_EN_Msk \
  (0x4UL) /*!< CLKGEN CTRL1: PLL_LOST_LOCK_DET_EN (Bitfield-Mask: 0x01)    */
#define CLKGEN_CTRL1_XTAL_EN_Pos \
  (3UL) /*!< CLKGEN CTRL1: XTAL_EN (Bit 3)                               */
#define CLKGEN_CTRL1_XTAL_EN_Msk \
  (0x8UL) /*!< CLKGEN CTRL1: XTAL_EN (Bitfield-Mask: 0x01)                 */
#define CLKGEN_CTRL1_XTAL_N_EN_Pos \
  (4UL) /*!< CLKGEN CTRL1: XTAL_N_EN (Bit 4)                             */
#define CLKGEN_CTRL1_XTAL_N_EN_Msk \
  (0x10UL) /*!< CLKGEN CTRL1: XTAL_N_EN (Bitfield-Mask: 0x01)               */
#define CLKGEN_CTRL1_ADC_CLK_DIV_SEL_Pos \
  (5UL) /*!< CLKGEN CTRL1: ADC_CLK_DIV_SEL (Bit 5)                       */
#define CLKGEN_CTRL1_ADC_CLK_DIV_SEL_Msk \
  (0x60UL) /*!< CLKGEN CTRL1: ADC_CLK_DIV_SEL (Bitfield-Mask: 0x03)         */

/* ================================================================================ */
/* ================       struct 'SYSCONFIG' Position & Mask       ================ */
/* ================================================================================ */

/* -----------------------------  SYSCONFIG_RST_STAT  ----------------------------- */
#define SYSCONFIG_RST_STAT_POR_Pos \
  (0UL) /*!< SYSCONFIG RST_STAT: POR (Bit 0)                             */
#define SYSCONFIG_RST_STAT_POR_Msk \
  (0x1UL) /*!< SYSCONFIG RST_STAT: POR (Bitfield-Mask: 0x01)               */
#define SYSCONFIG_RST_STAT_EXTRST_Pos \
  (1UL) /*!< SYSCONFIG RST_STAT: EXTRST (Bit 1)                          */
#define SYSCONFIG_RST_STAT_EXTRST_Msk \
  (0x2UL) /*!< SYSCONFIG RST_STAT: EXTRST (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_RST_STAT_SYSRSTREQ_Pos \
  (2UL) /*!< SYSCONFIG RST_STAT: SYSRSTREQ (Bit 2)                       */
#define SYSCONFIG_RST_STAT_SYSRSTREQ_Msk \
  (0x4UL) /*!< SYSCONFIG RST_STAT: SYSRSTREQ (Bitfield-Mask: 0x01)         */
#define SYSCONFIG_RST_STAT_LOOKUP_Pos \
  (3UL) /*!< SYSCONFIG RST_STAT: LOOKUP (Bit 3)                          */
#define SYSCONFIG_RST_STAT_LOOKUP_Msk \
  (0x8UL) /*!< SYSCONFIG RST_STAT: LOOKUP (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_RST_STAT_WATCHDOG_Pos \
  (4UL) /*!< SYSCONFIG RST_STAT: WATCHDOG (Bit 4)                        */
#define SYSCONFIG_RST_STAT_WATCHDOG_Msk \
  (0x10UL) /*!< SYSCONFIG RST_STAT: WATCHDOG (Bitfield-Mask: 0x01)          */
#define SYSCONFIG_RST_STAT_MEMERR_Pos \
  (5UL) /*!< SYSCONFIG RST_STAT: MEMERR (Bit 5)                          */
#define SYSCONFIG_RST_STAT_MEMERR_Msk \
  (0x20UL) /*!< SYSCONFIG RST_STAT: MEMERR (Bitfield-Mask: 0x01)            */

/* ---------------------------  SYSCONFIG_RST_CNTL_ROM  --------------------------- */
#define SYSCONFIG_RST_CNTL_ROM_POR_Pos \
  (0UL) /*!< SYSCONFIG RST_CNTL_ROM: POR (Bit 0)                         */
#define SYSCONFIG_RST_CNTL_ROM_POR_Msk \
  (0x1UL) /*!< SYSCONFIG RST_CNTL_ROM: POR (Bitfield-Mask: 0x01)           */
#define SYSCONFIG_RST_CNTL_ROM_EXTRST_Pos \
  (1UL) /*!< SYSCONFIG RST_CNTL_ROM: EXTRST (Bit 1)                      */
#define SYSCONFIG_RST_CNTL_ROM_EXTRST_Msk \
  (0x2UL) /*!< SYSCONFIG RST_CNTL_ROM: EXTRST (Bitfield-Mask: 0x01)        */
#define SYSCONFIG_RST_CNTL_ROM_SYSRSTREQ_Pos \
  (2UL) /*!< SYSCONFIG RST_CNTL_ROM: SYSRSTREQ (Bit 2)                   */
#define SYSCONFIG_RST_CNTL_ROM_SYSRSTREQ_Msk \
  (0x4UL) /*!< SYSCONFIG RST_CNTL_ROM: SYSRSTREQ (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_RST_CNTL_ROM_LOOKUP_Pos \
  (3UL) /*!< SYSCONFIG RST_CNTL_ROM: LOOKUP (Bit 3)                      */
#define SYSCONFIG_RST_CNTL_ROM_LOOKUP_Msk \
  (0x8UL) /*!< SYSCONFIG RST_CNTL_ROM: LOOKUP (Bitfield-Mask: 0x01)        */
#define SYSCONFIG_RST_CNTL_ROM_WATCHDOG_Pos \
  (4UL) /*!< SYSCONFIG RST_CNTL_ROM: WATCHDOG (Bit 4)                    */
#define SYSCONFIG_RST_CNTL_ROM_WATCHDOG_Msk \
  (0x10UL) /*!< SYSCONFIG RST_CNTL_ROM: WATCHDOG (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_RST_CNTL_ROM_MEMERR_Pos \
  (5UL) /*!< SYSCONFIG RST_CNTL_ROM: MEMERR (Bit 5)                      */
#define SYSCONFIG_RST_CNTL_ROM_MEMERR_Msk \
  (0x20UL) /*!< SYSCONFIG RST_CNTL_ROM: MEMERR (Bitfield-Mask: 0x01)        */

/* ---------------------------  SYSCONFIG_RST_CNTL_RAM0  -------------------------- */
#define SYSCONFIG_RST_CNTL_RAM0_POR_Pos \
  (0UL) /*!< SYSCONFIG RST_CNTL_RAM0: POR (Bit 0)                        */
#define SYSCONFIG_RST_CNTL_RAM0_POR_Msk \
  (0x1UL) /*!< SYSCONFIG RST_CNTL_RAM0: POR (Bitfield-Mask: 0x01)          */
#define SYSCONFIG_RST_CNTL_RAM0_EXTRST_Pos \
  (1UL) /*!< SYSCONFIG RST_CNTL_RAM0: EXTRST (Bit 1)                     */
#define SYSCONFIG_RST_CNTL_RAM0_EXTRST_Msk \
  (0x2UL) /*!< SYSCONFIG RST_CNTL_RAM0: EXTRST (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_RST_CNTL_RAM0_SYSRSTREQ_Pos \
  (2UL) /*!< SYSCONFIG RST_CNTL_RAM0: SYSRSTREQ (Bit 2)                  */
#define SYSCONFIG_RST_CNTL_RAM0_SYSRSTREQ_Msk \
  (0x4UL) /*!< SYSCONFIG RST_CNTL_RAM0: SYSRSTREQ (Bitfield-Mask: 0x01)    */
#define SYSCONFIG_RST_CNTL_RAM0_LOOKUP_Pos \
  (3UL) /*!< SYSCONFIG RST_CNTL_RAM0: LOOKUP (Bit 3)                     */
#define SYSCONFIG_RST_CNTL_RAM0_LOOKUP_Msk \
  (0x8UL) /*!< SYSCONFIG RST_CNTL_RAM0: LOOKUP (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_RST_CNTL_RAM0_WATCHDOG_Pos \
  (4UL) /*!< SYSCONFIG RST_CNTL_RAM0: WATCHDOG (Bit 4)                   */
#define SYSCONFIG_RST_CNTL_RAM0_WATCHDOG_Msk \
  (0x10UL) /*!< SYSCONFIG RST_CNTL_RAM0: WATCHDOG (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_RST_CNTL_RAM0_MEMERR_Pos \
  (5UL) /*!< SYSCONFIG RST_CNTL_RAM0: MEMERR (Bit 5)                     */
#define SYSCONFIG_RST_CNTL_RAM0_MEMERR_Msk \
  (0x20UL) /*!< SYSCONFIG RST_CNTL_RAM0: MEMERR (Bitfield-Mask: 0x01)       */

/* ---------------------------  SYSCONFIG_RST_CNTL_RAM1  -------------------------- */
#define SYSCONFIG_RST_CNTL_RAM1_POR_Pos \
  (0UL) /*!< SYSCONFIG RST_CNTL_RAM1: POR (Bit 0)                        */
#define SYSCONFIG_RST_CNTL_RAM1_POR_Msk \
  (0x1UL) /*!< SYSCONFIG RST_CNTL_RAM1: POR (Bitfield-Mask: 0x01)          */
#define SYSCONFIG_RST_CNTL_RAM1_EXTRST_Pos \
  (1UL) /*!< SYSCONFIG RST_CNTL_RAM1: EXTRST (Bit 1)                     */
#define SYSCONFIG_RST_CNTL_RAM1_EXTRST_Msk \
  (0x2UL) /*!< SYSCONFIG RST_CNTL_RAM1: EXTRST (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_RST_CNTL_RAM1_SYSRSTREQ_Pos \
  (2UL) /*!< SYSCONFIG RST_CNTL_RAM1: SYSRSTREQ (Bit 2)                  */
#define SYSCONFIG_RST_CNTL_RAM1_SYSRSTREQ_Msk \
  (0x4UL) /*!< SYSCONFIG RST_CNTL_RAM1: SYSRSTREQ (Bitfield-Mask: 0x01)    */
#define SYSCONFIG_RST_CNTL_RAM1_LOOKUP_Pos \
  (3UL) /*!< SYSCONFIG RST_CNTL_RAM1: LOOKUP (Bit 3)                     */
#define SYSCONFIG_RST_CNTL_RAM1_LOOKUP_Msk \
  (0x8UL) /*!< SYSCONFIG RST_CNTL_RAM1: LOOKUP (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_RST_CNTL_RAM1_WATCHDOG_Pos \
  (4UL) /*!< SYSCONFIG RST_CNTL_RAM1: WATCHDOG (Bit 4)                   */
#define SYSCONFIG_RST_CNTL_RAM1_WATCHDOG_Msk \
  (0x10UL) /*!< SYSCONFIG RST_CNTL_RAM1: WATCHDOG (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_RST_CNTL_RAM1_MEMERR_Pos \
  (5UL) /*!< SYSCONFIG RST_CNTL_RAM1: MEMERR (Bit 5)                     */
#define SYSCONFIG_RST_CNTL_RAM1_MEMERR_Msk \
  (0x20UL) /*!< SYSCONFIG RST_CNTL_RAM1: MEMERR (Bitfield-Mask: 0x01)       */

/* -----------------------------  SYSCONFIG_ROM_PROT  ----------------------------- */
#define SYSCONFIG_ROM_PROT_WREN_Pos \
  (0UL) /*!< SYSCONFIG ROM_PROT: WREN (Bit 0)                            */
#define SYSCONFIG_ROM_PROT_WREN_Msk \
  (0x1UL) /*!< SYSCONFIG ROM_PROT: WREN (Bitfield-Mask: 0x01)              */

/* -----------------------------  SYSCONFIG_ROM_SCRUB  ---------------------------- */
#define SYSCONFIG_ROM_SCRUB_VALUE_Pos \
  (0UL) /*!< SYSCONFIG ROM_SCRUB: VALUE (Bit 0)                          */
#define SYSCONFIG_ROM_SCRUB_VALUE_Msk \
  (0xffffffUL) /*!< SYSCONFIG ROM_SCRUB: VALUE (Bitfield-Mask: 0xffffff)        */
#define SYSCONFIG_ROM_SCRUB_RESET_Pos \
  (31UL) /*!< SYSCONFIG ROM_SCRUB: RESET (Bit 31)                         */
#define SYSCONFIG_ROM_SCRUB_RESET_Msk \
  (0x80000000UL) /*!< SYSCONFIG ROM_SCRUB: RESET (Bitfield-Mask: 0x01)            */

/* ----------------------------  SYSCONFIG_RAM0_SCRUB  ---------------------------- */
#define SYSCONFIG_RAM0_SCRUB_VALUE_Pos \
  (0UL) /*!< SYSCONFIG RAM0_SCRUB: VALUE (Bit 0)                         */
#define SYSCONFIG_RAM0_SCRUB_VALUE_Msk \
  (0xffffffUL) /*!< SYSCONFIG RAM0_SCRUB: VALUE (Bitfield-Mask: 0xffffff)       */
#define SYSCONFIG_RAM0_SCRUB_RESET_Pos \
  (31UL) /*!< SYSCONFIG RAM0_SCRUB: RESET (Bit 31)                        */
#define SYSCONFIG_RAM0_SCRUB_RESET_Msk \
  (0x80000000UL) /*!< SYSCONFIG RAM0_SCRUB: RESET (Bitfield-Mask: 0x01)           */

/* ----------------------------  SYSCONFIG_RAM1_SCRUB  ---------------------------- */
#define SYSCONFIG_RAM1_SCRUB_VALUE_Pos \
  (0UL) /*!< SYSCONFIG RAM1_SCRUB: VALUE (Bit 0)                         */
#define SYSCONFIG_RAM1_SCRUB_VALUE_Msk \
  (0xffffffUL) /*!< SYSCONFIG RAM1_SCRUB: VALUE (Bitfield-Mask: 0xffffff)       */
#define SYSCONFIG_RAM1_SCRUB_RESET_Pos \
  (31UL) /*!< SYSCONFIG RAM1_SCRUB: RESET (Bit 31)                        */
#define SYSCONFIG_RAM1_SCRUB_RESET_Msk \
  (0x80000000UL) /*!< SYSCONFIG RAM1_SCRUB: RESET (Bitfield-Mask: 0x01)           */

/* ------------------------------  SYSCONFIG_IRQ_ENB  ----------------------------- */
#define SYSCONFIG_IRQ_ENB_ROMMBE_Pos \
  (0UL) /*!< SYSCONFIG IRQ_ENB: ROMMBE (Bit 0)                           */
#define SYSCONFIG_IRQ_ENB_ROMMBE_Msk \
  (0x1UL) /*!< SYSCONFIG IRQ_ENB: ROMMBE (Bitfield-Mask: 0x01)             */
#define SYSCONFIG_IRQ_ENB_ROMSBE_Pos \
  (1UL) /*!< SYSCONFIG IRQ_ENB: ROMSBE (Bit 1)                           */
#define SYSCONFIG_IRQ_ENB_ROMSBE_Msk \
  (0x2UL) /*!< SYSCONFIG IRQ_ENB: ROMSBE (Bitfield-Mask: 0x01)             */
#define SYSCONFIG_IRQ_ENB_RAM0MBE_Pos \
  (2UL) /*!< SYSCONFIG IRQ_ENB: RAM0MBE (Bit 2)                          */
#define SYSCONFIG_IRQ_ENB_RAM0MBE_Msk \
  (0x4UL) /*!< SYSCONFIG IRQ_ENB: RAM0MBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_ENB_RAM0SBE_Pos \
  (3UL) /*!< SYSCONFIG IRQ_ENB: RAM0SBE (Bit 3)                          */
#define SYSCONFIG_IRQ_ENB_RAM0SBE_Msk \
  (0x8UL) /*!< SYSCONFIG IRQ_ENB: RAM0SBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_ENB_RAM1MBE_Pos \
  (4UL) /*!< SYSCONFIG IRQ_ENB: RAM1MBE (Bit 4)                          */
#define SYSCONFIG_IRQ_ENB_RAM1MBE_Msk \
  (0x10UL) /*!< SYSCONFIG IRQ_ENB: RAM1MBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_ENB_RAM1SBE_Pos \
  (5UL) /*!< SYSCONFIG IRQ_ENB: RAM1SBE (Bit 5)                          */
#define SYSCONFIG_IRQ_ENB_RAM1SBE_Msk \
  (0x20UL) /*!< SYSCONFIG IRQ_ENB: RAM1SBE (Bitfield-Mask: 0x01)            */

/* ------------------------------  SYSCONFIG_IRQ_RAW  ----------------------------- */
#define SYSCONFIG_IRQ_RAW_ROMMBE_Pos \
  (0UL) /*!< SYSCONFIG IRQ_RAW: ROMMBE (Bit 0)                           */
#define SYSCONFIG_IRQ_RAW_ROMMBE_Msk \
  (0x1UL) /*!< SYSCONFIG IRQ_RAW: ROMMBE (Bitfield-Mask: 0x01)             */
#define SYSCONFIG_IRQ_RAW_ROMSBE_Pos \
  (1UL) /*!< SYSCONFIG IRQ_RAW: ROMSBE (Bit 1)                           */
#define SYSCONFIG_IRQ_RAW_ROMSBE_Msk \
  (0x2UL) /*!< SYSCONFIG IRQ_RAW: ROMSBE (Bitfield-Mask: 0x01)             */
#define SYSCONFIG_IRQ_RAW_RAM0MBE_Pos \
  (2UL) /*!< SYSCONFIG IRQ_RAW: RAM0MBE (Bit 2)                          */
#define SYSCONFIG_IRQ_RAW_RAM0MBE_Msk \
  (0x4UL) /*!< SYSCONFIG IRQ_RAW: RAM0MBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_RAW_RAM0SBE_Pos \
  (3UL) /*!< SYSCONFIG IRQ_RAW: RAM0SBE (Bit 3)                          */
#define SYSCONFIG_IRQ_RAW_RAM0SBE_Msk \
  (0x8UL) /*!< SYSCONFIG IRQ_RAW: RAM0SBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_RAW_RAM1MBE_Pos \
  (4UL) /*!< SYSCONFIG IRQ_RAW: RAM1MBE (Bit 4)                          */
#define SYSCONFIG_IRQ_RAW_RAM1MBE_Msk \
  (0x10UL) /*!< SYSCONFIG IRQ_RAW: RAM1MBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_RAW_RAM1SBE_Pos \
  (5UL) /*!< SYSCONFIG IRQ_RAW: RAM1SBE (Bit 5)                          */
#define SYSCONFIG_IRQ_RAW_RAM1SBE_Msk \
  (0x20UL) /*!< SYSCONFIG IRQ_RAW: RAM1SBE (Bitfield-Mask: 0x01)            */

/* ------------------------------  SYSCONFIG_IRQ_END  ----------------------------- */
#define SYSCONFIG_IRQ_END_ROMMBE_Pos \
  (0UL) /*!< SYSCONFIG IRQ_END: ROMMBE (Bit 0)                           */
#define SYSCONFIG_IRQ_END_ROMMBE_Msk \
  (0x1UL) /*!< SYSCONFIG IRQ_END: ROMMBE (Bitfield-Mask: 0x01)             */
#define SYSCONFIG_IRQ_END_ROMSBE_Pos \
  (1UL) /*!< SYSCONFIG IRQ_END: ROMSBE (Bit 1)                           */
#define SYSCONFIG_IRQ_END_ROMSBE_Msk \
  (0x2UL) /*!< SYSCONFIG IRQ_END: ROMSBE (Bitfield-Mask: 0x01)             */
#define SYSCONFIG_IRQ_END_RAM0MBE_Pos \
  (2UL) /*!< SYSCONFIG IRQ_END: RAM0MBE (Bit 2)                          */
#define SYSCONFIG_IRQ_END_RAM0MBE_Msk \
  (0x4UL) /*!< SYSCONFIG IRQ_END: RAM0MBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_END_RAM0SBE_Pos \
  (3UL) /*!< SYSCONFIG IRQ_END: RAM0SBE (Bit 3)                          */
#define SYSCONFIG_IRQ_END_RAM0SBE_Msk \
  (0x8UL) /*!< SYSCONFIG IRQ_END: RAM0SBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_END_RAM1MBE_Pos \
  (4UL) /*!< SYSCONFIG IRQ_END: RAM1MBE (Bit 4)                          */
#define SYSCONFIG_IRQ_END_RAM1MBE_Msk \
  (0x10UL) /*!< SYSCONFIG IRQ_END: RAM1MBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_END_RAM1SBE_Pos \
  (5UL) /*!< SYSCONFIG IRQ_END: RAM1SBE (Bit 5)                          */
#define SYSCONFIG_IRQ_END_RAM1SBE_Msk \
  (0x20UL) /*!< SYSCONFIG IRQ_END: RAM1SBE (Bitfield-Mask: 0x01)            */

/* ------------------------------  SYSCONFIG_IRQ_CLR  ----------------------------- */
#define SYSCONFIG_IRQ_CLR_ROMMBE_Pos \
  (0UL) /*!< SYSCONFIG IRQ_CLR: ROMMBE (Bit 0)                           */
#define SYSCONFIG_IRQ_CLR_ROMMBE_Msk \
  (0x1UL) /*!< SYSCONFIG IRQ_CLR: ROMMBE (Bitfield-Mask: 0x01)             */
#define SYSCONFIG_IRQ_CLR_ROMSBE_Pos \
  (1UL) /*!< SYSCONFIG IRQ_CLR: ROMSBE (Bit 1)                           */
#define SYSCONFIG_IRQ_CLR_ROMSBE_Msk \
  (0x2UL) /*!< SYSCONFIG IRQ_CLR: ROMSBE (Bitfield-Mask: 0x01)             */
#define SYSCONFIG_IRQ_CLR_RAM0MBE_Pos \
  (2UL) /*!< SYSCONFIG IRQ_CLR: RAM0MBE (Bit 2)                          */
#define SYSCONFIG_IRQ_CLR_RAM0MBE_Msk \
  (0x4UL) /*!< SYSCONFIG IRQ_CLR: RAM0MBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_CLR_RAM0SBE_Pos \
  (3UL) /*!< SYSCONFIG IRQ_CLR: RAM0SBE (Bit 3)                          */
#define SYSCONFIG_IRQ_CLR_RAM0SBE_Msk \
  (0x8UL) /*!< SYSCONFIG IRQ_CLR: RAM0SBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_CLR_RAM1MBE_Pos \
  (4UL) /*!< SYSCONFIG IRQ_CLR: RAM1MBE (Bit 4)                          */
#define SYSCONFIG_IRQ_CLR_RAM1MBE_Msk \
  (0x10UL) /*!< SYSCONFIG IRQ_CLR: RAM1MBE (Bitfield-Mask: 0x01)            */
#define SYSCONFIG_IRQ_CLR_RAM1SBE_Pos \
  (5UL) /*!< SYSCONFIG IRQ_CLR: RAM1SBE (Bit 5)                          */
#define SYSCONFIG_IRQ_CLR_RAM1SBE_Msk \
  (0x20UL) /*!< SYSCONFIG IRQ_CLR: RAM1SBE (Bitfield-Mask: 0x01)            */

/* -----------------------------  SYSCONFIG_RAM0_SBE  ----------------------------- */
#define SYSCONFIG_RAM0_SBE_COUNT_Pos \
  (0UL) /*!< SYSCONFIG RAM0_SBE: COUNT (Bit 0)                           */
#define SYSCONFIG_RAM0_SBE_COUNT_Msk \
  (0xffffUL) /*!< SYSCONFIG RAM0_SBE: COUNT (Bitfield-Mask: 0xffff)           */

/* -----------------------------  SYSCONFIG_RAM1_SBE  ----------------------------- */
#define SYSCONFIG_RAM1_SBE_COUNT_Pos \
  (0UL) /*!< SYSCONFIG RAM1_SBE: COUNT (Bit 0)                           */
#define SYSCONFIG_RAM1_SBE_COUNT_Msk \
  (0xffffUL) /*!< SYSCONFIG RAM1_SBE: COUNT (Bitfield-Mask: 0xffff)           */

/* -----------------------------  SYSCONFIG_RAM0_MBE  ----------------------------- */
#define SYSCONFIG_RAM0_MBE_COUNT_Pos \
  (0UL) /*!< SYSCONFIG RAM0_MBE: COUNT (Bit 0)                           */
#define SYSCONFIG_RAM0_MBE_COUNT_Msk \
  (0xffffUL) /*!< SYSCONFIG RAM0_MBE: COUNT (Bitfield-Mask: 0xffff)           */

/* -----------------------------  SYSCONFIG_RAM1_MBE  ----------------------------- */
#define SYSCONFIG_RAM1_MBE_COUNT_Pos \
  (0UL) /*!< SYSCONFIG RAM1_MBE: COUNT (Bit 0)                           */
#define SYSCONFIG_RAM1_MBE_COUNT_Msk \
  (0xffffUL) /*!< SYSCONFIG RAM1_MBE: COUNT (Bitfield-Mask: 0xffff)           */

/* ------------------------------  SYSCONFIG_ROM_SBE  ----------------------------- */
#define SYSCONFIG_ROM_SBE_COUNT_Pos \
  (0UL) /*!< SYSCONFIG ROM_SBE: COUNT (Bit 0)                            */
#define SYSCONFIG_ROM_SBE_COUNT_Msk \
  (0xffffUL) /*!< SYSCONFIG ROM_SBE: COUNT (Bitfield-Mask: 0xffff)            */

/* ------------------------------  SYSCONFIG_ROM_MBE  ----------------------------- */
#define SYSCONFIG_ROM_MBE_COUNT_Pos \
  (0UL) /*!< SYSCONFIG ROM_MBE: COUNT (Bit 0)                            */
#define SYSCONFIG_ROM_MBE_COUNT_Msk \
  (0xffffUL) /*!< SYSCONFIG ROM_MBE: COUNT (Bitfield-Mask: 0xffff)            */

/* ----------------------------  SYSCONFIG_ROM_RETRIES  --------------------------- */
#define SYSCONFIG_ROM_RETRIES_COUNT_Pos \
  (0UL) /*!< SYSCONFIG ROM_RETRIES: COUNT (Bit 0)                        */
#define SYSCONFIG_ROM_RETRIES_COUNT_Msk \
  (0xffUL) /*!< SYSCONFIG ROM_RETRIES: COUNT (Bitfield-Mask: 0xff)          */

/* -------------------------  SYSCONFIG_REFRESH_CONFIG_H  ------------------------- */
#define SYSCONFIG_REFRESH_CONFIG_H_DIVCOUNT_Pos \
  (0UL) /*!< SYSCONFIG REFRESH_CONFIG_H: DIVCOUNT (Bit 0)                */
#define SYSCONFIG_REFRESH_CONFIG_H_DIVCOUNT_Msk \
  (0xffUL) /*!< SYSCONFIG REFRESH_CONFIG_H: DIVCOUNT (Bitfield-Mask: 0xff)  */
#define SYSCONFIG_REFRESH_CONFIG_H_TESTMODE_Pos \
  (30UL) /*!< SYSCONFIG REFRESH_CONFIG_H: TESTMODE (Bit 30)               */
#define SYSCONFIG_REFRESH_CONFIG_H_TESTMODE_Msk \
  (0xc0000000UL) /*!< SYSCONFIG REFRESH_CONFIG_H: TESTMODE (Bitfield-Mask: 0x03)  */

/* -----------------------------  SYSCONFIG_TIM_RESET  ---------------------------- */
#define SYSCONFIG_TIM_RESET_TIM_RESET_Pos \
  (0UL) /*!< SYSCONFIG TIM_RESET: TIM_RESET (Bit 0)                      */
#define SYSCONFIG_TIM_RESET_TIM_RESET_Msk \
  (0xffffffUL) /*!< SYSCONFIG TIM_RESET: TIM_RESET (Bitfield-Mask: 0xffffff)    */

/* --------------------------  SYSCONFIG_TIM_CLK_ENABLE  -------------------------- */
#define SYSCONFIG_TIM_CLK_ENABLE_TIMERS_Pos \
  (0UL) /*!< SYSCONFIG TIM_CLK_ENABLE: TIMERS (Bit 0)                    */
#define SYSCONFIG_TIM_CLK_ENABLE_TIMERS_Msk \
  (0xffffffUL) /*!< SYSCONFIG TIM_CLK_ENABLE: TIMERS (Bitfield-Mask: 0xffffff)  */

/* -------------------------  SYSCONFIG_PERIPHERAL_RESET  ------------------------- */
#define SYSCONFIG_PERIPHERAL_RESET_SPI0_Pos \
  (0UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPI0 (Bit 0)                    */
#define SYSCONFIG_PERIPHERAL_RESET_SPI0_Msk \
  (0x1UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPI0 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_SPI1_Pos \
  (1UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPI1 (Bit 1)                    */
#define SYSCONFIG_PERIPHERAL_RESET_SPI1_Msk \
  (0x2UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPI1 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_SPI2_Pos \
  (2UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPI2 (Bit 2)                    */
#define SYSCONFIG_PERIPHERAL_RESET_SPI2_Msk \
  (0x4UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPI2 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_SPI3_Pos \
  (3UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPI3 (Bit 3)                    */
#define SYSCONFIG_PERIPHERAL_RESET_SPI3_Msk \
  (0x8UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPI3 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_UART0_Pos \
  (4UL) /*!< SYSCONFIG PERIPHERAL_RESET: UART0 (Bit 4)                   */
#define SYSCONFIG_PERIPHERAL_RESET_UART0_Msk \
  (0x10UL) /*!< SYSCONFIG PERIPHERAL_RESET: UART0 (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_UART1_Pos \
  (5UL) /*!< SYSCONFIG PERIPHERAL_RESET: UART1 (Bit 5)                   */
#define SYSCONFIG_PERIPHERAL_RESET_UART1_Msk \
  (0x20UL) /*!< SYSCONFIG PERIPHERAL_RESET: UART1 (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_UART2_Pos \
  (6UL) /*!< SYSCONFIG PERIPHERAL_RESET: UART2 (Bit 6)                   */
#define SYSCONFIG_PERIPHERAL_RESET_UART2_Msk \
  (0x40UL) /*!< SYSCONFIG PERIPHERAL_RESET: UART2 (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_I2C0_Pos \
  (7UL) /*!< SYSCONFIG PERIPHERAL_RESET: I2C0 (Bit 7)                    */
#define SYSCONFIG_PERIPHERAL_RESET_I2C0_Msk \
  (0x80UL) /*!< SYSCONFIG PERIPHERAL_RESET: I2C0 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_I2C1_Pos \
  (8UL) /*!< SYSCONFIG PERIPHERAL_RESET: I2C1 (Bit 8)                    */
#define SYSCONFIG_PERIPHERAL_RESET_I2C1_Msk \
  (0x100UL) /*!< SYSCONFIG PERIPHERAL_RESET: I2C1 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_I2C2_Pos \
  (9UL) /*!< SYSCONFIG PERIPHERAL_RESET: I2C2 (Bit 9)                    */
#define SYSCONFIG_PERIPHERAL_RESET_I2C2_Msk \
  (0x200UL) /*!< SYSCONFIG PERIPHERAL_RESET: I2C2 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_CAN0_Pos \
  (10UL) /*!< SYSCONFIG PERIPHERAL_RESET: CAN0 (Bit 10)                   */
#define SYSCONFIG_PERIPHERAL_RESET_CAN0_Msk \
  (0x400UL) /*!< SYSCONFIG PERIPHERAL_RESET: CAN0 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_CAN1_Pos \
  (11UL) /*!< SYSCONFIG PERIPHERAL_RESET: CAN1 (Bit 11)                   */
#define SYSCONFIG_PERIPHERAL_RESET_CAN1_Msk \
  (0x800UL) /*!< SYSCONFIG PERIPHERAL_RESET: CAN1 (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_TRNG_Pos \
  (12UL) /*!< SYSCONFIG PERIPHERAL_RESET: TRNG (Bit 12)                   */
#define SYSCONFIG_PERIPHERAL_RESET_TRNG_Msk \
  (0x1000UL) /*!< SYSCONFIG PERIPHERAL_RESET: TRNG (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_ADC_Pos \
  (13UL) /*!< SYSCONFIG PERIPHERAL_RESET: ADC (Bit 13)                    */
#define SYSCONFIG_PERIPHERAL_RESET_ADC_Msk \
  (0x2000UL) /*!< SYSCONFIG PERIPHERAL_RESET: ADC (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_PERIPHERAL_RESET_DAC_Pos \
  (14UL) /*!< SYSCONFIG PERIPHERAL_RESET: DAC (Bit 14)                    */
#define SYSCONFIG_PERIPHERAL_RESET_DAC_Msk \
  (0x4000UL) /*!< SYSCONFIG PERIPHERAL_RESET: DAC (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_PERIPHERAL_RESET_DMA_Pos \
  (15UL) /*!< SYSCONFIG PERIPHERAL_RESET: DMA (Bit 15)                    */
#define SYSCONFIG_PERIPHERAL_RESET_DMA_Msk \
  (0x8000UL) /*!< SYSCONFIG PERIPHERAL_RESET: DMA (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_PERIPHERAL_RESET_EBI_Pos \
  (16UL) /*!< SYSCONFIG PERIPHERAL_RESET: EBI (Bit 16)                    */
#define SYSCONFIG_PERIPHERAL_RESET_EBI_Msk \
  (0x10000UL) /*!< SYSCONFIG PERIPHERAL_RESET: EBI (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_PERIPHERAL_RESET_ETH_Pos \
  (17UL) /*!< SYSCONFIG PERIPHERAL_RESET: ETH (Bit 17)                    */
#define SYSCONFIG_PERIPHERAL_RESET_ETH_Msk \
  (0x20000UL) /*!< SYSCONFIG PERIPHERAL_RESET: ETH (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_PERIPHERAL_RESET_SPW_Pos \
  (18UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPW (Bit 18)                    */
#define SYSCONFIG_PERIPHERAL_RESET_SPW_Msk \
  (0x40000UL) /*!< SYSCONFIG PERIPHERAL_RESET: SPW (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_PERIPHERAL_RESET_CLKGEN_Pos \
  (19UL) /*!< SYSCONFIG PERIPHERAL_RESET: CLKGEN (Bit 19)                 */
#define SYSCONFIG_PERIPHERAL_RESET_CLKGEN_Msk \
  (0x80000UL) /*!< SYSCONFIG PERIPHERAL_RESET: CLKGEN (Bitfield-Mask: 0x01)    */
#define SYSCONFIG_PERIPHERAL_RESET_IRQ_Pos \
  (20UL) /*!< SYSCONFIG PERIPHERAL_RESET: IRQ (Bit 20)                    */
#define SYSCONFIG_PERIPHERAL_RESET_IRQ_Msk \
  (0x100000UL) /*!< SYSCONFIG PERIPHERAL_RESET: IRQ (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_PERIPHERAL_RESET_IOCONFIG_Pos \
  (21UL) /*!< SYSCONFIG PERIPHERAL_RESET: IOCONFIG (Bit 21)               */
#define SYSCONFIG_PERIPHERAL_RESET_IOCONFIG_Msk \
  (0x200000UL) /*!< SYSCONFIG PERIPHERAL_RESET: IOCONFIG (Bitfield-Mask: 0x01)  */
#define SYSCONFIG_PERIPHERAL_RESET_UTILITY_Pos \
  (22UL) /*!< SYSCONFIG PERIPHERAL_RESET: UTILITY (Bit 22)                */
#define SYSCONFIG_PERIPHERAL_RESET_UTILITY_Msk \
  (0x400000UL) /*!< SYSCONFIG PERIPHERAL_RESET: UTILITY (Bitfield-Mask: 0x01)   */
#define SYSCONFIG_PERIPHERAL_RESET_WDOG_Pos \
  (23UL) /*!< SYSCONFIG PERIPHERAL_RESET: WDOG (Bit 23)                   */
#define SYSCONFIG_PERIPHERAL_RESET_WDOG_Msk \
  (0x800000UL) /*!< SYSCONFIG PERIPHERAL_RESET: WDOG (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_PERIPHERAL_RESET_PORTA_Pos \
  (24UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTA (Bit 24)                  */
#define SYSCONFIG_PERIPHERAL_RESET_PORTA_Msk \
  (0x1000000UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTA (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_PORTB_Pos \
  (25UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTB (Bit 25)                  */
#define SYSCONFIG_PERIPHERAL_RESET_PORTB_Msk \
  (0x2000000UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTB (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_PORTC_Pos \
  (26UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTC (Bit 26)                  */
#define SYSCONFIG_PERIPHERAL_RESET_PORTC_Msk \
  (0x4000000UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTC (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_PORTD_Pos \
  (27UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTD (Bit 27)                  */
#define SYSCONFIG_PERIPHERAL_RESET_PORTD_Msk \
  (0x8000000UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTD (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_PORTE_Pos \
  (28UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTE (Bit 28)                  */
#define SYSCONFIG_PERIPHERAL_RESET_PORTE_Msk \
  (0x10000000UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTE (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_PORTF_Pos \
  (29UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTF (Bit 29)                  */
#define SYSCONFIG_PERIPHERAL_RESET_PORTF_Msk \
  (0x20000000UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTF (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_PERIPHERAL_RESET_PORTG_Pos \
  (30UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTG (Bit 30)                  */
#define SYSCONFIG_PERIPHERAL_RESET_PORTG_Msk \
  (0x40000000UL) /*!< SYSCONFIG PERIPHERAL_RESET: PORTG (Bitfield-Mask: 0x01)     */

/* -----------------------  SYSCONFIG_PERIPHERAL_CLK_ENABLE  ---------------------- */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPI0_Pos \
  (0UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPI0 (Bit 0)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPI0_Msk \
  (0x1UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPI0 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPI1_Pos \
  (1UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPI1 (Bit 1)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPI1_Msk \
  (0x2UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPI1 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPI2_Pos \
  (2UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPI2 (Bit 2)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPI2_Msk \
  (0x4UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPI2 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPI3_Pos \
  (3UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPI3 (Bit 3)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPI3_Msk \
  (0x8UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPI3 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_UART0_Pos \
  (4UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: UART0 (Bit 4)              */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_UART0_Msk \
  (0x10UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: UART0 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_UART1_Pos \
  (5UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: UART1 (Bit 5)              */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_UART1_Msk \
  (0x20UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: UART1 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_UART2_Pos \
  (6UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: UART2 (Bit 6)              */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_UART2_Msk \
  (0x40UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: UART2 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_I2C0_Pos \
  (7UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: I2C0 (Bit 7)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_I2C0_Msk \
  (0x80UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: I2C0 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_I2C1_Pos \
  (8UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: I2C1 (Bit 8)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_I2C1_Msk \
  (0x100UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: I2C1 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_I2C2_Pos \
  (9UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: I2C2 (Bit 9)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_I2C2_Msk \
  (0x200UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: I2C2 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_CAN0_Pos \
  (10UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: CAN0 (Bit 10)              */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_CAN0_Msk \
  (0x400UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: CAN0 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_CAN1_Pos \
  (11UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: CAN1 (Bit 11)              */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_CAN1_Msk \
  (0x800UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: CAN1 (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_TRNG_Pos \
  (12UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: TRNG (Bit 12)              */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_TRNG_Msk \
  (0x1000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: TRNG (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_ADC_Pos \
  (13UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: ADC (Bit 13)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_ADC_Msk \
  (0x2000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: ADC (Bitfield-Mask: 0x01)  */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_DAC_Pos \
  (14UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: DAC (Bit 14)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_DAC_Msk \
  (0x4000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: DAC (Bitfield-Mask: 0x01)  */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_DMA_Pos \
  (15UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: DMA (Bit 15)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_DMA_Msk \
  (0x8000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: DMA (Bitfield-Mask: 0x01)  */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_EBI_Pos \
  (16UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: EBI (Bit 16)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_EBI_Msk \
  (0x10000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: EBI (Bitfield-Mask: 0x01)  */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_ETH_Pos \
  (17UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: ETH (Bit 17)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_ETH_Msk \
  (0x20000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: ETH (Bitfield-Mask: 0x01)  */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPW_Pos \
  (18UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPW (Bit 18)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_SPW_Msk \
  (0x40000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: SPW (Bitfield-Mask: 0x01)  */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_CLKGEN_Pos \
  (19UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: CLKGEN (Bit 19)            */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_CLKGEN_Msk \
  (0x80000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: CLKGEN (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_IRQ_Pos \
  (20UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: IRQ (Bit 20)               */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_IRQ_Msk \
  (0x100000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: IRQ (Bitfield-Mask: 0x01)  */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_IOCONFIG_Pos \
  (21UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: IOCONFIG (Bit 21)          */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_IOCONFIG_Msk \
  (0x200000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: IOCONFIG (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_UTILITY_Pos \
  (22UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: UTILITY (Bit 22)           */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_UTILITY_Msk \
  (0x400000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: UTILITY (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_WDOG_Pos \
  (23UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: WDOG (Bit 23)              */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_WDOG_Msk \
  (0x800000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: WDOG (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTA_Pos \
  (24UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTA (Bit 24)             */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTA_Msk \
  (0x1000000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTA (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTB_Pos \
  (25UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTB (Bit 25)             */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTB_Msk \
  (0x2000000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTB (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTC_Pos \
  (26UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTC (Bit 26)             */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTC_Msk \
  (0x4000000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTC (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTD_Pos \
  (27UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTD (Bit 27)             */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTD_Msk \
  (0x8000000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTD (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTE_Pos \
  (28UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTE (Bit 28)             */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTE_Msk \
  (0x10000000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTE (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTF_Pos \
  (29UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTF (Bit 29)             */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTF_Msk \
  (0x20000000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTF (Bitfield-Mask: 0x01) */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTG_Pos \
  (30UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTG (Bit 30)             */
#define SYSCONFIG_PERIPHERAL_CLK_ENABLE_PORTG_Msk \
  (0x40000000UL) /*!< SYSCONFIG PERIPHERAL_CLK_ENABLE: PORTG (Bitfield-Mask: 0x01) */

/* ----------------------------  SYSCONFIG_SPW_M4_CTRL  --------------------------- */
#define SYSCONFIG_SPW_M4_CTRL_REG_WR_KEY_Pos \
  (0UL) /*!< SYSCONFIG SPW_M4_CTRL: REG_WR_KEY (Bit 0)                   */
#define SYSCONFIG_SPW_M4_CTRL_REG_WR_KEY_Msk \
  (0xffffUL) /*!< SYSCONFIG SPW_M4_CTRL: REG_WR_KEY (Bitfield-Mask: 0xffff)   */
#define SYSCONFIG_SPW_M4_CTRL_SPW_PAD_EN_Pos \
  (16UL) /*!< SYSCONFIG SPW_M4_CTRL: SPW_PAD_EN (Bit 16)                  */
#define SYSCONFIG_SPW_M4_CTRL_SPW_PAD_EN_Msk \
  (0x10000UL) /*!< SYSCONFIG SPW_M4_CTRL: SPW_PAD_EN (Bitfield-Mask: 0x01)     */
#define SYSCONFIG_SPW_M4_CTRL_LREN_Pos \
  (17UL) /*!< SYSCONFIG SPW_M4_CTRL: LREN (Bit 17)                        */
#define SYSCONFIG_SPW_M4_CTRL_LREN_Msk \
  (0x20000UL) /*!< SYSCONFIG SPW_M4_CTRL: LREN (Bitfield-Mask: 0x01)           */

/* -----------------------------  SYSCONFIG_PMU_CTRL  ----------------------------- */
#define SYSCONFIG_PMU_CTRL_LVL_SLCT_Pos \
  (0UL) /*!< SYSCONFIG PMU_CTRL: LVL_SLCT (Bit 0)                        */
#define SYSCONFIG_PMU_CTRL_LVL_SLCT_Msk \
  (0x3UL) /*!< SYSCONFIG PMU_CTRL: LVL_SLCT (Bitfield-Mask: 0x03)          */

/* ----------------------------  SYSCONFIG_WAKEUP_CNT  ---------------------------- */
#define SYSCONFIG_WAKEUP_CNT_WKUP_CNT_Pos \
  (0UL) /*!< SYSCONFIG WAKEUP_CNT: WKUP_CNT (Bit 0)                      */
#define SYSCONFIG_WAKEUP_CNT_WKUP_CNT_Msk \
  (0x7UL) /*!< SYSCONFIG WAKEUP_CNT: WKUP_CNT (Bitfield-Mask: 0x07)        */
#define SYSCONFIG_WAKEUP_CNT_CNTSTRT_Pos \
  (3UL) /*!< SYSCONFIG WAKEUP_CNT: CNTSTRT (Bit 3)                       */
#define SYSCONFIG_WAKEUP_CNT_CNTSTRT_Msk \
  (0x8UL) /*!< SYSCONFIG WAKEUP_CNT: CNTSTRT (Bitfield-Mask: 0x01)         */

/* -----------------------------  SYSCONFIG_EBI_CFG0  ----------------------------- */
#define SYSCONFIG_EBI_CFG0_ADDRLOW0_Pos \
  (0UL) /*!< SYSCONFIG EBI_CFG0: ADDRLOW0 (Bit 0)                        */
#define SYSCONFIG_EBI_CFG0_ADDRLOW0_Msk \
  (0xffUL) /*!< SYSCONFIG EBI_CFG0: ADDRLOW0 (Bitfield-Mask: 0xff)          */
#define SYSCONFIG_EBI_CFG0_ADDRHIGH0_Pos \
  (8UL) /*!< SYSCONFIG EBI_CFG0: ADDRHIGH0 (Bit 8)                       */
#define SYSCONFIG_EBI_CFG0_ADDRHIGH0_Msk \
  (0xff00UL) /*!< SYSCONFIG EBI_CFG0: ADDRHIGH0 (Bitfield-Mask: 0xff)         */
#define SYSCONFIG_EBI_CFG0_CFGREADCYCLE_Pos \
  (16UL) /*!< SYSCONFIG EBI_CFG0: CFGREADCYCLE (Bit 16)                   */
#define SYSCONFIG_EBI_CFG0_CFGREADCYCLE_Msk \
  (0x70000UL) /*!< SYSCONFIG EBI_CFG0: CFGREADCYCLE (Bitfield-Mask: 0x07)      */
#define SYSCONFIG_EBI_CFG0_CFGWRITECYCLE_Pos \
  (19UL) /*!< SYSCONFIG EBI_CFG0: CFGWRITECYCLE (Bit 19)                  */
#define SYSCONFIG_EBI_CFG0_CFGWRITECYCLE_Msk \
  (0x380000UL) /*!< SYSCONFIG EBI_CFG0: CFGWRITECYCLE (Bitfield-Mask: 0x07)     */
#define SYSCONFIG_EBI_CFG0_CFGTURNAROUNDCYCLE_Pos \
  (22UL) /*!< SYSCONFIG EBI_CFG0: CFGTURNAROUNDCYCLE (Bit 22)             */
#define SYSCONFIG_EBI_CFG0_CFGTURNAROUNDCYCLE_Msk \
  (0x1c00000UL) /*!< SYSCONFIG EBI_CFG0: CFGTURNAROUNDCYCLE (Bitfield-Mask: 0x07) */
#define SYSCONFIG_EBI_CFG0_CFGSIZE_Pos \
  (25UL) /*!< SYSCONFIG EBI_CFG0: CFGSIZE (Bit 25)                        */
#define SYSCONFIG_EBI_CFG0_CFGSIZE_Msk \
  (0x2000000UL) /*!< SYSCONFIG EBI_CFG0: CFGSIZE (Bitfield-Mask: 0x01)           */

/* -----------------------------  SYSCONFIG_EBI_CFG1  ----------------------------- */
#define SYSCONFIG_EBI_CFG1_ADDRLOW0_Pos \
  (0UL) /*!< SYSCONFIG EBI_CFG1: ADDRLOW0 (Bit 0)                        */
#define SYSCONFIG_EBI_CFG1_ADDRLOW0_Msk \
  (0xffUL) /*!< SYSCONFIG EBI_CFG1: ADDRLOW0 (Bitfield-Mask: 0xff)          */
#define SYSCONFIG_EBI_CFG1_ADDRHIGH0_Pos \
  (8UL) /*!< SYSCONFIG EBI_CFG1: ADDRHIGH0 (Bit 8)                       */
#define SYSCONFIG_EBI_CFG1_ADDRHIGH0_Msk \
  (0xff00UL) /*!< SYSCONFIG EBI_CFG1: ADDRHIGH0 (Bitfield-Mask: 0xff)         */
#define SYSCONFIG_EBI_CFG1_CFGREADCYCLE_Pos \
  (16UL) /*!< SYSCONFIG EBI_CFG1: CFGREADCYCLE (Bit 16)                   */
#define SYSCONFIG_EBI_CFG1_CFGREADCYCLE_Msk \
  (0x70000UL) /*!< SYSCONFIG EBI_CFG1: CFGREADCYCLE (Bitfield-Mask: 0x07)      */
#define SYSCONFIG_EBI_CFG1_CFGWRITECYCLE_Pos \
  (19UL) /*!< SYSCONFIG EBI_CFG1: CFGWRITECYCLE (Bit 19)                  */
#define SYSCONFIG_EBI_CFG1_CFGWRITECYCLE_Msk \
  (0x380000UL) /*!< SYSCONFIG EBI_CFG1: CFGWRITECYCLE (Bitfield-Mask: 0x07)     */
#define SYSCONFIG_EBI_CFG1_CFGTURNAROUNDCYCLE_Pos \
  (22UL) /*!< SYSCONFIG EBI_CFG1: CFGTURNAROUNDCYCLE (Bit 22)             */
#define SYSCONFIG_EBI_CFG1_CFGTURNAROUNDCYCLE_Msk \
  (0x1c00000UL) /*!< SYSCONFIG EBI_CFG1: CFGTURNAROUNDCYCLE (Bitfield-Mask: 0x07) */
#define SYSCONFIG_EBI_CFG1_CFGSIZE_Pos \
  (25UL) /*!< SYSCONFIG EBI_CFG1: CFGSIZE (Bit 25)                        */
#define SYSCONFIG_EBI_CFG1_CFGSIZE_Msk \
  (0x2000000UL) /*!< SYSCONFIG EBI_CFG1: CFGSIZE (Bitfield-Mask: 0x01)           */

/* -----------------------------  SYSCONFIG_EBI_CFG2  ----------------------------- */
#define SYSCONFIG_EBI_CFG2_ADDRLOW0_Pos \
  (0UL) /*!< SYSCONFIG EBI_CFG2: ADDRLOW0 (Bit 0)                        */
#define SYSCONFIG_EBI_CFG2_ADDRLOW0_Msk \
  (0xffUL) /*!< SYSCONFIG EBI_CFG2: ADDRLOW0 (Bitfield-Mask: 0xff)          */
#define SYSCONFIG_EBI_CFG2_ADDRHIGH0_Pos \
  (8UL) /*!< SYSCONFIG EBI_CFG2: ADDRHIGH0 (Bit 8)                       */
#define SYSCONFIG_EBI_CFG2_ADDRHIGH0_Msk \
  (0xff00UL) /*!< SYSCONFIG EBI_CFG2: ADDRHIGH0 (Bitfield-Mask: 0xff)         */
#define SYSCONFIG_EBI_CFG2_CFGREADCYCLE_Pos \
  (16UL) /*!< SYSCONFIG EBI_CFG2: CFGREADCYCLE (Bit 16)                   */
#define SYSCONFIG_EBI_CFG2_CFGREADCYCLE_Msk \
  (0x70000UL) /*!< SYSCONFIG EBI_CFG2: CFGREADCYCLE (Bitfield-Mask: 0x07)      */
#define SYSCONFIG_EBI_CFG2_CFGWRITECYCLE_Pos \
  (19UL) /*!< SYSCONFIG EBI_CFG2: CFGWRITECYCLE (Bit 19)                  */
#define SYSCONFIG_EBI_CFG2_CFGWRITECYCLE_Msk \
  (0x380000UL) /*!< SYSCONFIG EBI_CFG2: CFGWRITECYCLE (Bitfield-Mask: 0x07)     */
#define SYSCONFIG_EBI_CFG2_CFGTURNAROUNDCYCLE_Pos \
  (22UL) /*!< SYSCONFIG EBI_CFG2: CFGTURNAROUNDCYCLE (Bit 22)             */
#define SYSCONFIG_EBI_CFG2_CFGTURNAROUNDCYCLE_Msk \
  (0x1c00000UL) /*!< SYSCONFIG EBI_CFG2: CFGTURNAROUNDCYCLE (Bitfield-Mask: 0x07) */
#define SYSCONFIG_EBI_CFG2_CFGSIZE_Pos \
  (25UL) /*!< SYSCONFIG EBI_CFG2: CFGSIZE (Bit 25)                        */
#define SYSCONFIG_EBI_CFG2_CFGSIZE_Msk \
  (0x2000000UL) /*!< SYSCONFIG EBI_CFG2: CFGSIZE (Bitfield-Mask: 0x01)           */

/* -----------------------------  SYSCONFIG_EBI_CFG3  ----------------------------- */
#define SYSCONFIG_EBI_CFG3_ADDRLOW0_Pos \
  (0UL) /*!< SYSCONFIG EBI_CFG3: ADDRLOW0 (Bit 0)                        */
#define SYSCONFIG_EBI_CFG3_ADDRLOW0_Msk \
  (0xffUL) /*!< SYSCONFIG EBI_CFG3: ADDRLOW0 (Bitfield-Mask: 0xff)          */
#define SYSCONFIG_EBI_CFG3_ADDRHIGH0_Pos \
  (8UL) /*!< SYSCONFIG EBI_CFG3: ADDRHIGH0 (Bit 8)                       */
#define SYSCONFIG_EBI_CFG3_ADDRHIGH0_Msk \
  (0xff00UL) /*!< SYSCONFIG EBI_CFG3: ADDRHIGH0 (Bitfield-Mask: 0xff)         */
#define SYSCONFIG_EBI_CFG3_CFGREADCYCLE_Pos \
  (16UL) /*!< SYSCONFIG EBI_CFG3: CFGREADCYCLE (Bit 16)                   */
#define SYSCONFIG_EBI_CFG3_CFGREADCYCLE_Msk \
  (0x70000UL) /*!< SYSCONFIG EBI_CFG3: CFGREADCYCLE (Bitfield-Mask: 0x07)      */
#define SYSCONFIG_EBI_CFG3_CFGWRITECYCLE_Pos \
  (19UL) /*!< SYSCONFIG EBI_CFG3: CFGWRITECYCLE (Bit 19)                  */
#define SYSCONFIG_EBI_CFG3_CFGWRITECYCLE_Msk \
  (0x380000UL) /*!< SYSCONFIG EBI_CFG3: CFGWRITECYCLE (Bitfield-Mask: 0x07)     */
#define SYSCONFIG_EBI_CFG3_CFGTURNAROUNDCYCLE_Pos \
  (22UL) /*!< SYSCONFIG EBI_CFG3: CFGTURNAROUNDCYCLE (Bit 22)             */
#define SYSCONFIG_EBI_CFG3_CFGTURNAROUNDCYCLE_Msk \
  (0x1c00000UL) /*!< SYSCONFIG EBI_CFG3: CFGTURNAROUNDCYCLE (Bitfield-Mask: 0x07) */
#define SYSCONFIG_EBI_CFG3_CFGSIZE_Pos \
  (25UL) /*!< SYSCONFIG EBI_CFG3: CFGSIZE (Bit 25)                        */
#define SYSCONFIG_EBI_CFG3_CFGSIZE_Msk \
  (0x2000000UL) /*!< SYSCONFIG EBI_CFG3: CFGSIZE (Bitfield-Mask: 0x01)           */

/* ----------------------------  SYSCONFIG_ANALOG_CNTL  --------------------------- */
#define SYSCONFIG_ANALOG_CNTL_TMOSC_Pos \
  (0UL) /*!< SYSCONFIG ANALOG_CNTL: TMOSC (Bit 0)                        */
#define SYSCONFIG_ANALOG_CNTL_TMOSC_Msk \
  (0x1UL) /*!< SYSCONFIG ANALOG_CNTL: TMOSC (Bitfield-Mask: 0x01)          */
#define SYSCONFIG_ANALOG_CNTL_TMPOKDIS_Pos \
  (1UL) /*!< SYSCONFIG ANALOG_CNTL: TMPOKDIS (Bit 1)                     */
#define SYSCONFIG_ANALOG_CNTL_TMPOKDIS_Msk \
  (0x2UL) /*!< SYSCONFIG ANALOG_CNTL: TMPOKDIS (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_ANALOG_CNTL_TM_ADCMUX_N_Pos \
  (2UL) /*!< SYSCONFIG ANALOG_CNTL: TM_ADCMUX_N (Bit 2)                  */
#define SYSCONFIG_ANALOG_CNTL_TM_ADCMUX_N_Msk \
  (0x4UL) /*!< SYSCONFIG ANALOG_CNTL: TM_ADCMUX_N (Bitfield-Mask: 0x01)    */
#define SYSCONFIG_ANALOG_CNTL_TM_ADCMUX_P_Pos \
  (3UL) /*!< SYSCONFIG ANALOG_CNTL: TM_ADCMUX_P (Bit 3)                  */
#define SYSCONFIG_ANALOG_CNTL_TM_ADCMUX_P_Msk \
  (0x8UL) /*!< SYSCONFIG ANALOG_CNTL: TM_ADCMUX_P (Bitfield-Mask: 0x01)    */
#define SYSCONFIG_ANALOG_CNTL_TMRATIO_Pos \
  (4UL) /*!< SYSCONFIG ANALOG_CNTL: TMRATIO (Bit 4)                      */
#define SYSCONFIG_ANALOG_CNTL_TMRATIO_Msk \
  (0x10UL) /*!< SYSCONFIG ANALOG_CNTL: TMRATIO (Bitfield-Mask: 0x01)        */
#define SYSCONFIG_ANALOG_CNTL_TMATOMUX_Pos \
  (5UL) /*!< SYSCONFIG ANALOG_CNTL: TMATOMUX (Bit 5)                     */
#define SYSCONFIG_ANALOG_CNTL_TMATOMUX_Msk \
  (0x60UL) /*!< SYSCONFIG ANALOG_CNTL: TMATOMUX (Bitfield-Mask: 0x03)       */
#define SYSCONFIG_ANALOG_CNTL_ADC_STEST_Pos \
  (9UL) /*!< SYSCONFIG ANALOG_CNTL: ADC_STEST (Bit 9)                    */
#define SYSCONFIG_ANALOG_CNTL_ADC_STEST_Msk \
  (0x1e00UL) /*!< SYSCONFIG ANALOG_CNTL: ADC_STEST (Bitfield-Mask: 0x0f)      */
#define SYSCONFIG_ANALOG_CNTL_RCLK_POS_EN_Pos \
  (14UL) /*!< SYSCONFIG ANALOG_CNTL: RCLK_POS_EN (Bit 14)                 */
#define SYSCONFIG_ANALOG_CNTL_RCLK_POS_EN_Msk \
  (0x4000UL) /*!< SYSCONFIG ANALOG_CNTL: RCLK_POS_EN (Bitfield-Mask: 0x01)    */
#define SYSCONFIG_ANALOG_CNTL_RCLK_NEG_EN_Pos \
  (15UL) /*!< SYSCONFIG ANALOG_CNTL: RCLK_NEG_EN (Bit 15)                 */
#define SYSCONFIG_ANALOG_CNTL_RCLK_NEG_EN_Msk \
  (0x8000UL) /*!< SYSCONFIG ANALOG_CNTL: RCLK_NEG_EN (Bitfield-Mask: 0x01)    */
#define SYSCONFIG_ANALOG_CNTL_APB2CLK_POS_EN_Pos \
  (16UL) /*!< SYSCONFIG ANALOG_CNTL: APB2CLK_POS_EN (Bit 16)              */
#define SYSCONFIG_ANALOG_CNTL_APB2CLK_POS_EN_Msk \
  (0x10000UL) /*!< SYSCONFIG ANALOG_CNTL: APB2CLK_POS_EN (Bitfield-Mask: 0x01) */
#define SYSCONFIG_ANALOG_CNTL_APB2CLK_NEG_EN_Pos \
  (17UL) /*!< SYSCONFIG ANALOG_CNTL: APB2CLK_NEG_EN (Bit 17)              */
#define SYSCONFIG_ANALOG_CNTL_APB2CLK_NEG_EN_Msk \
  (0x20000UL) /*!< SYSCONFIG ANALOG_CNTL: APB2CLK_NEG_EN (Bitfield-Mask: 0x01) */
#define SYSCONFIG_ANALOG_CNTL_TM_ANALOG_PD_EN_Pos \
  (18UL) /*!< SYSCONFIG ANALOG_CNTL: TM_ANALOG_PD_EN (Bit 18)             */
#define SYSCONFIG_ANALOG_CNTL_TM_ANALOG_PD_EN_Msk \
  (0x40000UL) /*!< SYSCONFIG ANALOG_CNTL: TM_ANALOG_PD_EN (Bitfield-Mask: 0x01) */
#define SYSCONFIG_ANALOG_CNTL_JMP2BOOT_Pos \
  (19UL) /*!< SYSCONFIG ANALOG_CNTL: JMP2BOOT (Bit 19)                    */
#define SYSCONFIG_ANALOG_CNTL_JMP2BOOT_Msk \
  (0x80000UL) /*!< SYSCONFIG ANALOG_CNTL: JMP2BOOT (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_ANALOG_CNTL_SKIPBOOT_Pos \
  (20UL) /*!< SYSCONFIG ANALOG_CNTL: SKIPBOOT (Bit 20)                    */
#define SYSCONFIG_ANALOG_CNTL_SKIPBOOT_Msk \
  (0x100000UL) /*!< SYSCONFIG ANALOG_CNTL: SKIPBOOT (Bitfield-Mask: 0x01)       */

/* ----------------------------  SYSCONFIG_SW_CLKDIV10  --------------------------- */
#define SYSCONFIG_SW_CLKDIV10_SW_CLKDIV10_Pos \
  (0UL) /*!< SYSCONFIG SW_CLKDIV10: SW_CLKDIV10 (Bit 0)                  */
#define SYSCONFIG_SW_CLKDIV10_SW_CLKDIV10_Msk \
  (0xffUL) /*!< SYSCONFIG SW_CLKDIV10: SW_CLKDIV10 (Bitfield-Mask: 0xff)    */

/* -------------------------  SYSCONFIG_REFRESH_CONFIG_L  ------------------------- */
#define SYSCONFIG_REFRESH_CONFIG_L_DIVCOUNT_Pos \
  (0UL) /*!< SYSCONFIG REFRESH_CONFIG_L: DIVCOUNT (Bit 0)                */
#define SYSCONFIG_REFRESH_CONFIG_L_DIVCOUNT_Msk \
  (0xffffffffUL) /*!< SYSCONFIG REFRESH_CONFIG_L: DIVCOUNT (Bitfield-Mask: 0xffffffff) */

/* -----------------------------  SYSCONFIG_DAC0_CAL  ----------------------------- */
#define SYSCONFIG_DAC0_CAL_DAC0_CAL_Pos \
  (0UL) /*!< SYSCONFIG DAC0_CAL: DAC0_CAL (Bit 0)                        */
#define SYSCONFIG_DAC0_CAL_DAC0_CAL_Msk \
  (0x1fUL) /*!< SYSCONFIG DAC0_CAL: DAC0_CAL (Bitfield-Mask: 0x1f)          */

/* -----------------------------  SYSCONFIG_DAC1_CAL  ----------------------------- */
#define SYSCONFIG_DAC1_CAL_DAC1_CAL_Pos \
  (0UL) /*!< SYSCONFIG DAC1_CAL: DAC1_CAL (Bit 0)                        */
#define SYSCONFIG_DAC1_CAL_DAC1_CAL_Msk \
  (0x1fUL) /*!< SYSCONFIG DAC1_CAL: DAC1_CAL (Bitfield-Mask: 0x1f)          */

/* ------------------------------  SYSCONFIG_ADC_CAL  ----------------------------- */
#define SYSCONFIG_ADC_CAL_ADC_CAL_Pos \
  (0UL) /*!< SYSCONFIG ADC_CAL: ADC_CAL (Bit 0)                          */
#define SYSCONFIG_ADC_CAL_ADC_CAL_Msk \
  (0x1fUL) /*!< SYSCONFIG ADC_CAL: ADC_CAL (Bitfield-Mask: 0x1f)            */

/* ------------------------------  SYSCONFIG_BG_CAL  ------------------------------ */
#define SYSCONFIG_BG_CAL_BG_CAL_Pos \
  (0UL) /*!< SYSCONFIG BG_CAL: BG_CAL (Bit 0)                            */
#define SYSCONFIG_BG_CAL_BG_CAL_Msk \
  (0x7UL) /*!< SYSCONFIG BG_CAL: BG_CAL (Bitfield-Mask: 0x07)              */

/* -----------------------------  SYSCONFIG_DREG_CAL  ----------------------------- */
#define SYSCONFIG_DREG_CAL_DREG_CAL_Pos \
  (0UL) /*!< SYSCONFIG DREG_CAL: DREG_CAL (Bit 0)                        */
#define SYSCONFIG_DREG_CAL_DREG_CAL_Msk \
  (0x1ffUL) /*!< SYSCONFIG DREG_CAL: DREG_CAL (Bitfield-Mask: 0x1ff)         */

/* -----------------------------  SYSCONFIG_AREG_CAL  ----------------------------- */
#define SYSCONFIG_AREG_CAL_AREG_CAL_Pos \
  (0UL) /*!< SYSCONFIG AREG_CAL: AREG_CAL (Bit 0)                        */
#define SYSCONFIG_AREG_CAL_AREG_CAL_Msk \
  (0x1ffUL) /*!< SYSCONFIG AREG_CAL: AREG_CAL (Bitfield-Mask: 0x1ff)         */

/* ------------------------------  SYSCONFIG_HBO_CAL  ----------------------------- */
#define SYSCONFIG_HBO_CAL_HBO_CAL_Pos \
  (0UL) /*!< SYSCONFIG HBO_CAL: HBO_CAL (Bit 0)                          */
#define SYSCONFIG_HBO_CAL_HBO_CAL_Msk \
  (0x7UL) /*!< SYSCONFIG HBO_CAL: HBO_CAL (Bitfield-Mask: 0x07)            */
#define SYSCONFIG_HBO_CAL_OSC_CAL_Pos \
  (3UL) /*!< SYSCONFIG HBO_CAL: OSC_CAL (Bit 3)                          */
#define SYSCONFIG_HBO_CAL_OSC_CAL_Msk \
  (0x8UL) /*!< SYSCONFIG HBO_CAL: OSC_CAL (Bitfield-Mask: 0x01)            */

/* -----------------------------  SYSCONFIG_EF_CONFIG  ---------------------------- */
#define SYSCONFIG_EF_CONFIG_ROM_SPEED_Pos \
  (0UL) /*!< SYSCONFIG EF_CONFIG: ROM_SPEED (Bit 0)                      */
#define SYSCONFIG_EF_CONFIG_ROM_SPEED_Msk \
  (0x3UL) /*!< SYSCONFIG EF_CONFIG: ROM_SPEED (Bitfield-Mask: 0x03)        */
#define SYSCONFIG_EF_CONFIG_ROM_SIZE_Pos \
  (2UL) /*!< SYSCONFIG EF_CONFIG: ROM_SIZE (Bit 2)                       */
#define SYSCONFIG_EF_CONFIG_ROM_SIZE_Msk \
  (0x3cUL) /*!< SYSCONFIG EF_CONFIG: ROM_SIZE (Bitfield-Mask: 0x0f)         */
#define SYSCONFIG_EF_CONFIG_ROM_NOCHECK_Pos \
  (6UL) /*!< SYSCONFIG EF_CONFIG: ROM_NOCHECK (Bit 6)                    */
#define SYSCONFIG_EF_CONFIG_ROM_NOCHECK_Msk \
  (0x40UL) /*!< SYSCONFIG EF_CONFIG: ROM_NOCHECK (Bitfield-Mask: 0x01)      */
#define SYSCONFIG_EF_CONFIG_BOOT_DELAY_Pos \
  (7UL) /*!< SYSCONFIG EF_CONFIG: BOOT_DELAY (Bit 7)                     */
#define SYSCONFIG_EF_CONFIG_BOOT_DELAY_Msk \
  (0x380UL) /*!< SYSCONFIG EF_CONFIG: BOOT_DELAY (Bitfield-Mask: 0x07)       */
#define SYSCONFIG_EF_CONFIG_ROM_READ_Pos \
  (10UL) /*!< SYSCONFIG EF_CONFIG: ROM_READ (Bit 10)                      */
#define SYSCONFIG_EF_CONFIG_ROM_READ_Msk \
  (0x3fc00UL) /*!< SYSCONFIG EF_CONFIG: ROM_READ (Bitfield-Mask: 0xff)         */
#define SYSCONFIG_EF_CONFIG_ROM_LATENCY_Pos \
  (18UL) /*!< SYSCONFIG EF_CONFIG: ROM_LATENCY (Bit 18)                   */
#define SYSCONFIG_EF_CONFIG_ROM_LATENCY_Msk \
  (0x7c0000UL) /*!< SYSCONFIG EF_CONFIG: ROM_LATENCY (Bitfield-Mask: 0x1f)      */
#define SYSCONFIG_EF_CONFIG_ROM_ADDRESS_Pos \
  (23UL) /*!< SYSCONFIG EF_CONFIG: ROM_ADDRESS (Bit 23)                   */
#define SYSCONFIG_EF_CONFIG_ROM_ADDRESS_Msk \
  (0x1800000UL) /*!< SYSCONFIG EF_CONFIG: ROM_ADDRESS (Bitfield-Mask: 0x03)      */
#define SYSCONFIG_EF_CONFIG_ROM_DLYCAP_Pos \
  (25UL) /*!< SYSCONFIG EF_CONFIG: ROM_DLYCAP (Bit 25)                    */
#define SYSCONFIG_EF_CONFIG_ROM_DLYCAP_Msk \
  (0x2000000UL) /*!< SYSCONFIG EF_CONFIG: ROM_DLYCAP (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_EF_CONFIG_ROM_STATUS_Pos \
  (26UL) /*!< SYSCONFIG EF_CONFIG: ROM_STATUS (Bit 26)                    */
#define SYSCONFIG_EF_CONFIG_ROM_STATUS_Msk \
  (0x4000000UL) /*!< SYSCONFIG EF_CONFIG: ROM_STATUS (Bitfield-Mask: 0x01)       */
#define SYSCONFIG_EF_CONFIG_RM_Pos \
  (27UL) /*!< SYSCONFIG EF_CONFIG: RM (Bit 27)                            */
#define SYSCONFIG_EF_CONFIG_RM_Msk \
  (0x8000000UL) /*!< SYSCONFIG EF_CONFIG: RM (Bitfield-Mask: 0x01)               */
#define SYSCONFIG_EF_CONFIG_WM_Pos \
  (28UL) /*!< SYSCONFIG EF_CONFIG: WM (Bit 28)                            */
#define SYSCONFIG_EF_CONFIG_WM_Msk \
  (0x10000000UL) /*!< SYSCONFIG EF_CONFIG: WM (Bitfield-Mask: 0x01)               */

/* -------------------------------  SYSCONFIG_PERID  ------------------------------ */
#define SYSCONFIG_PERID_MANUFACTURER_ID_Pos \
  (0UL) /*!< SYSCONFIG PERID: MANUFACTURER_ID (Bit 0)                    */
#define SYSCONFIG_PERID_MANUFACTURER_ID_Msk \
  (0xfffUL) /*!< SYSCONFIG PERID: MANUFACTURER_ID (Bitfield-Mask: 0xfff)     */
#define SYSCONFIG_PERID_PERIPHERAL_ID_Pos \
  (16UL) /*!< SYSCONFIG PERID: PERIPHERAL_ID (Bit 16)                     */
#define SYSCONFIG_PERID_PERIPHERAL_ID_Msk \
  (0xff0000UL) /*!< SYSCONFIG PERID: PERIPHERAL_ID (Bitfield-Mask: 0xff)        */
#define SYSCONFIG_PERID_PERIPHERAL_VER_Pos \
  (24UL) /*!< SYSCONFIG PERID: PERIPHERAL_VER (Bit 24)                    */
#define SYSCONFIG_PERID_PERIPHERAL_VER_Msk \
  (0xff000000UL) /*!< SYSCONFIG PERID: PERIPHERAL_VER (Bitfield-Mask: 0xff)       */

/* ================================================================================ */
/* ================          struct 'DMA' Position & Mask          ================ */
/* ================================================================================ */

/* ---------------------------------  DMA_STATUS  --------------------------------- */
#define DMA_STATUS_MASTER_ENABLE_Pos \
  (0UL) /*!< DMA STATUS: MASTER_ENABLE (Bit 0)                           */
#define DMA_STATUS_MASTER_ENABLE_Msk \
  (0x1UL) /*!< DMA STATUS: MASTER_ENABLE (Bitfield-Mask: 0x01)             */
#define DMA_STATUS_STATE_Pos \
  (4UL) /*!< DMA STATUS: STATE (Bit 4)                                   */
#define DMA_STATUS_STATE_Msk \
  (0xf0UL) /*!< DMA STATUS: STATE (Bitfield-Mask: 0x0f)                     */
#define DMA_STATUS_CHNLS_MINUS1_Pos \
  (16UL) /*!< DMA STATUS: CHNLS_MINUS1 (Bit 16)                           */
#define DMA_STATUS_CHNLS_MINUS1_Msk \
  (0x1f0000UL) /*!< DMA STATUS: CHNLS_MINUS1 (Bitfield-Mask: 0x1f)              */
#define DMA_STATUS_TEST_STATUS_Pos \
  (28UL) /*!< DMA STATUS: TEST_STATUS (Bit 28)                            */
#define DMA_STATUS_TEST_STATUS_Msk \
  (0xf0000000UL) /*!< DMA STATUS: TEST_STATUS (Bitfield-Mask: 0x0f)               */

/* -----------------------------------  DMA_CFG  ---------------------------------- */
#define DMA_CFG_MASTER_ENABLE_Pos \
  (0UL) /*!< DMA CFG: MASTER_ENABLE (Bit 0)                              */
#define DMA_CFG_MASTER_ENABLE_Msk \
  (0x1UL) /*!< DMA CFG: MASTER_ENABLE (Bitfield-Mask: 0x01)                */
#define DMA_CFG_CHNL_PROT_CTRL_Pos \
  (5UL) /*!< DMA CFG: CHNL_PROT_CTRL (Bit 5)                             */
#define DMA_CFG_CHNL_PROT_CTRL_Msk \
  (0xe0UL) /*!< DMA CFG: CHNL_PROT_CTRL (Bitfield-Mask: 0x07)               */

/* ------------------------------  DMA_CTRL_BASE_PTR  ----------------------------- */
#define DMA_CTRL_BASE_PTR_CTRL_BASE_PTR_Pos \
  (7UL) /*!< DMA CTRL_BASE_PTR: CTRL_BASE_PTR (Bit 7)                    */
#define DMA_CTRL_BASE_PTR_CTRL_BASE_PTR_Msk \
  (0xffffff80UL) /*!< DMA CTRL_BASE_PTR: CTRL_BASE_PTR (Bitfield-Mask: 0x1ffffff) */

/* ----------------------------  DMA_ALT_CTRL_BASE_PTR  --------------------------- */
#define DMA_ALT_CTRL_BASE_PTR_ALT_CTRL_BASE_PTR_Pos \
  (0UL) /*!< DMA ALT_CTRL_BASE_PTR: ALT_CTRL_BASE_PTR (Bit 0)            */
#define DMA_ALT_CTRL_BASE_PTR_ALT_CTRL_BASE_PTR_Msk \
  (0xffffffffUL) /*!< DMA ALT_CTRL_BASE_PTR: ALT_CTRL_BASE_PTR (Bitfield-Mask: 0xffffffff) */

/* ----------------------------  DMA_WAITONREQ_STATUS  ---------------------------- */
#define DMA_WAITONREQ_STATUS_CH0_Pos \
  (0UL) /*!< DMA WAITONREQ_STATUS: CH0 (Bit 0)                           */
#define DMA_WAITONREQ_STATUS_CH0_Msk \
  (0x1UL) /*!< DMA WAITONREQ_STATUS: CH0 (Bitfield-Mask: 0x01)             */
#define DMA_WAITONREQ_STATUS_CH1_Pos \
  (1UL) /*!< DMA WAITONREQ_STATUS: CH1 (Bit 1)                           */
#define DMA_WAITONREQ_STATUS_CH1_Msk \
  (0x2UL) /*!< DMA WAITONREQ_STATUS: CH1 (Bitfield-Mask: 0x01)             */
#define DMA_WAITONREQ_STATUS_CH2_Pos \
  (2UL) /*!< DMA WAITONREQ_STATUS: CH2 (Bit 2)                           */
#define DMA_WAITONREQ_STATUS_CH2_Msk \
  (0x4UL) /*!< DMA WAITONREQ_STATUS: CH2 (Bitfield-Mask: 0x01)             */
#define DMA_WAITONREQ_STATUS_CH3_Pos \
  (3UL) /*!< DMA WAITONREQ_STATUS: CH3 (Bit 3)                           */
#define DMA_WAITONREQ_STATUS_CH3_Msk \
  (0x8UL) /*!< DMA WAITONREQ_STATUS: CH3 (Bitfield-Mask: 0x01)             */

/* -----------------------------  DMA_CHNL_SW_REQUEST  ---------------------------- */
#define DMA_CHNL_SW_REQUEST_CH0_Pos \
  (0UL) /*!< DMA CHNL_SW_REQUEST: CH0 (Bit 0)                            */
#define DMA_CHNL_SW_REQUEST_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_SW_REQUEST: CH0 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_SW_REQUEST_CH1_Pos \
  (1UL) /*!< DMA CHNL_SW_REQUEST: CH1 (Bit 1)                            */
#define DMA_CHNL_SW_REQUEST_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_SW_REQUEST: CH1 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_SW_REQUEST_CH2_Pos \
  (2UL) /*!< DMA CHNL_SW_REQUEST: CH2 (Bit 2)                            */
#define DMA_CHNL_SW_REQUEST_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_SW_REQUEST: CH2 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_SW_REQUEST_CH3_Pos \
  (3UL) /*!< DMA CHNL_SW_REQUEST: CH3 (Bit 3)                            */
#define DMA_CHNL_SW_REQUEST_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_SW_REQUEST: CH3 (Bitfield-Mask: 0x01)              */

/* ----------------------------  DMA_CHNL_USEBURST_SET  --------------------------- */
#define DMA_CHNL_USEBURST_SET_CH0_Pos \
  (0UL) /*!< DMA CHNL_USEBURST_SET: CH0 (Bit 0)                          */
#define DMA_CHNL_USEBURST_SET_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_USEBURST_SET: CH0 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_USEBURST_SET_CH1_Pos \
  (1UL) /*!< DMA CHNL_USEBURST_SET: CH1 (Bit 1)                          */
#define DMA_CHNL_USEBURST_SET_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_USEBURST_SET: CH1 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_USEBURST_SET_CH2_Pos \
  (2UL) /*!< DMA CHNL_USEBURST_SET: CH2 (Bit 2)                          */
#define DMA_CHNL_USEBURST_SET_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_USEBURST_SET: CH2 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_USEBURST_SET_CH3_Pos \
  (3UL) /*!< DMA CHNL_USEBURST_SET: CH3 (Bit 3)                          */
#define DMA_CHNL_USEBURST_SET_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_USEBURST_SET: CH3 (Bitfield-Mask: 0x01)            */

/* ----------------------------  DMA_CHNL_USEBURST_CLR  --------------------------- */
#define DMA_CHNL_USEBURST_CLR_CH0_Pos \
  (0UL) /*!< DMA CHNL_USEBURST_CLR: CH0 (Bit 0)                          */
#define DMA_CHNL_USEBURST_CLR_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_USEBURST_CLR: CH0 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_USEBURST_CLR_CH1_Pos \
  (1UL) /*!< DMA CHNL_USEBURST_CLR: CH1 (Bit 1)                          */
#define DMA_CHNL_USEBURST_CLR_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_USEBURST_CLR: CH1 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_USEBURST_CLR_CH2_Pos \
  (2UL) /*!< DMA CHNL_USEBURST_CLR: CH2 (Bit 2)                          */
#define DMA_CHNL_USEBURST_CLR_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_USEBURST_CLR: CH2 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_USEBURST_CLR_CH3_Pos \
  (3UL) /*!< DMA CHNL_USEBURST_CLR: CH3 (Bit 3)                          */
#define DMA_CHNL_USEBURST_CLR_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_USEBURST_CLR: CH3 (Bitfield-Mask: 0x01)            */

/* ----------------------------  DMA_CHNL_REQ_MASK_SET  --------------------------- */
#define DMA_CHNL_REQ_MASK_SET_CH0_Pos \
  (0UL) /*!< DMA CHNL_REQ_MASK_SET: CH0 (Bit 0)                          */
#define DMA_CHNL_REQ_MASK_SET_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_REQ_MASK_SET: CH0 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_REQ_MASK_SET_CH1_Pos \
  (1UL) /*!< DMA CHNL_REQ_MASK_SET: CH1 (Bit 1)                          */
#define DMA_CHNL_REQ_MASK_SET_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_REQ_MASK_SET: CH1 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_REQ_MASK_SET_CH2_Pos \
  (2UL) /*!< DMA CHNL_REQ_MASK_SET: CH2 (Bit 2)                          */
#define DMA_CHNL_REQ_MASK_SET_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_REQ_MASK_SET: CH2 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_REQ_MASK_SET_CH3_Pos \
  (3UL) /*!< DMA CHNL_REQ_MASK_SET: CH3 (Bit 3)                          */
#define DMA_CHNL_REQ_MASK_SET_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_REQ_MASK_SET: CH3 (Bitfield-Mask: 0x01)            */

/* ----------------------------  DMA_CHNL_REQ_MASK_CLR  --------------------------- */
#define DMA_CHNL_REQ_MASK_CLR_CH0_Pos \
  (0UL) /*!< DMA CHNL_REQ_MASK_CLR: CH0 (Bit 0)                          */
#define DMA_CHNL_REQ_MASK_CLR_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_REQ_MASK_CLR: CH0 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_REQ_MASK_CLR_CH1_Pos \
  (1UL) /*!< DMA CHNL_REQ_MASK_CLR: CH1 (Bit 1)                          */
#define DMA_CHNL_REQ_MASK_CLR_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_REQ_MASK_CLR: CH1 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_REQ_MASK_CLR_CH2_Pos \
  (2UL) /*!< DMA CHNL_REQ_MASK_CLR: CH2 (Bit 2)                          */
#define DMA_CHNL_REQ_MASK_CLR_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_REQ_MASK_CLR: CH2 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_REQ_MASK_CLR_CH3_Pos \
  (3UL) /*!< DMA CHNL_REQ_MASK_CLR: CH3 (Bit 3)                          */
#define DMA_CHNL_REQ_MASK_CLR_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_REQ_MASK_CLR: CH3 (Bitfield-Mask: 0x01)            */

/* -----------------------------  DMA_CHNL_ENABLE_SET  ---------------------------- */
#define DMA_CHNL_ENABLE_SET_CH0_Pos \
  (0UL) /*!< DMA CHNL_ENABLE_SET: CH0 (Bit 0)                            */
#define DMA_CHNL_ENABLE_SET_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_ENABLE_SET: CH0 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_ENABLE_SET_CH1_Pos \
  (1UL) /*!< DMA CHNL_ENABLE_SET: CH1 (Bit 1)                            */
#define DMA_CHNL_ENABLE_SET_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_ENABLE_SET: CH1 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_ENABLE_SET_CH2_Pos \
  (2UL) /*!< DMA CHNL_ENABLE_SET: CH2 (Bit 2)                            */
#define DMA_CHNL_ENABLE_SET_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_ENABLE_SET: CH2 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_ENABLE_SET_CH3_Pos \
  (3UL) /*!< DMA CHNL_ENABLE_SET: CH3 (Bit 3)                            */
#define DMA_CHNL_ENABLE_SET_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_ENABLE_SET: CH3 (Bitfield-Mask: 0x01)              */

/* -----------------------------  DMA_CHNL_ENABLE_CLR  ---------------------------- */
#define DMA_CHNL_ENABLE_CLR_CH0_Pos \
  (0UL) /*!< DMA CHNL_ENABLE_CLR: CH0 (Bit 0)                            */
#define DMA_CHNL_ENABLE_CLR_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_ENABLE_CLR: CH0 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_ENABLE_CLR_CH1_Pos \
  (1UL) /*!< DMA CHNL_ENABLE_CLR: CH1 (Bit 1)                            */
#define DMA_CHNL_ENABLE_CLR_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_ENABLE_CLR: CH1 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_ENABLE_CLR_CH2_Pos \
  (2UL) /*!< DMA CHNL_ENABLE_CLR: CH2 (Bit 2)                            */
#define DMA_CHNL_ENABLE_CLR_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_ENABLE_CLR: CH2 (Bitfield-Mask: 0x01)              */
#define DMA_CHNL_ENABLE_CLR_CH3_Pos \
  (3UL) /*!< DMA CHNL_ENABLE_CLR: CH3 (Bit 3)                            */
#define DMA_CHNL_ENABLE_CLR_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_ENABLE_CLR: CH3 (Bitfield-Mask: 0x01)              */

/* ----------------------------  DMA_CHNL_PRI_ALT_SET  ---------------------------- */
#define DMA_CHNL_PRI_ALT_SET_CH0_Pos \
  (0UL) /*!< DMA CHNL_PRI_ALT_SET: CH0 (Bit 0)                           */
#define DMA_CHNL_PRI_ALT_SET_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_PRI_ALT_SET: CH0 (Bitfield-Mask: 0x01)             */
#define DMA_CHNL_PRI_ALT_SET_CH1_Pos \
  (1UL) /*!< DMA CHNL_PRI_ALT_SET: CH1 (Bit 1)                           */
#define DMA_CHNL_PRI_ALT_SET_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_PRI_ALT_SET: CH1 (Bitfield-Mask: 0x01)             */
#define DMA_CHNL_PRI_ALT_SET_CH2_Pos \
  (2UL) /*!< DMA CHNL_PRI_ALT_SET: CH2 (Bit 2)                           */
#define DMA_CHNL_PRI_ALT_SET_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_PRI_ALT_SET: CH2 (Bitfield-Mask: 0x01)             */
#define DMA_CHNL_PRI_ALT_SET_CH3_Pos \
  (3UL) /*!< DMA CHNL_PRI_ALT_SET: CH3 (Bit 3)                           */
#define DMA_CHNL_PRI_ALT_SET_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_PRI_ALT_SET: CH3 (Bitfield-Mask: 0x01)             */

/* ----------------------------  DMA_CHNL_PRI_ALT_CLR  ---------------------------- */
#define DMA_CHNL_PRI_ALT_CLR_CH0_Pos \
  (0UL) /*!< DMA CHNL_PRI_ALT_CLR: CH0 (Bit 0)                           */
#define DMA_CHNL_PRI_ALT_CLR_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_PRI_ALT_CLR: CH0 (Bitfield-Mask: 0x01)             */
#define DMA_CHNL_PRI_ALT_CLR_CH1_Pos \
  (1UL) /*!< DMA CHNL_PRI_ALT_CLR: CH1 (Bit 1)                           */
#define DMA_CHNL_PRI_ALT_CLR_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_PRI_ALT_CLR: CH1 (Bitfield-Mask: 0x01)             */
#define DMA_CHNL_PRI_ALT_CLR_CH2_Pos \
  (2UL) /*!< DMA CHNL_PRI_ALT_CLR: CH2 (Bit 2)                           */
#define DMA_CHNL_PRI_ALT_CLR_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_PRI_ALT_CLR: CH2 (Bitfield-Mask: 0x01)             */
#define DMA_CHNL_PRI_ALT_CLR_CH3_Pos \
  (3UL) /*!< DMA CHNL_PRI_ALT_CLR: CH3 (Bit 3)                           */
#define DMA_CHNL_PRI_ALT_CLR_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_PRI_ALT_CLR: CH3 (Bitfield-Mask: 0x01)             */

/* ----------------------------  DMA_CHNL_PRIORITY_SET  --------------------------- */
#define DMA_CHNL_PRIORITY_SET_CH0_Pos \
  (0UL) /*!< DMA CHNL_PRIORITY_SET: CH0 (Bit 0)                          */
#define DMA_CHNL_PRIORITY_SET_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_PRIORITY_SET: CH0 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_PRIORITY_SET_CH1_Pos \
  (1UL) /*!< DMA CHNL_PRIORITY_SET: CH1 (Bit 1)                          */
#define DMA_CHNL_PRIORITY_SET_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_PRIORITY_SET: CH1 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_PRIORITY_SET_CH2_Pos \
  (2UL) /*!< DMA CHNL_PRIORITY_SET: CH2 (Bit 2)                          */
#define DMA_CHNL_PRIORITY_SET_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_PRIORITY_SET: CH2 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_PRIORITY_SET_CH3_Pos \
  (3UL) /*!< DMA CHNL_PRIORITY_SET: CH3 (Bit 3)                          */
#define DMA_CHNL_PRIORITY_SET_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_PRIORITY_SET: CH3 (Bitfield-Mask: 0x01)            */

/* ----------------------------  DMA_CHNL_PRIORITY_CLR  --------------------------- */
#define DMA_CHNL_PRIORITY_CLR_CH0_Pos \
  (0UL) /*!< DMA CHNL_PRIORITY_CLR: CH0 (Bit 0)                          */
#define DMA_CHNL_PRIORITY_CLR_CH0_Msk \
  (0x1UL) /*!< DMA CHNL_PRIORITY_CLR: CH0 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_PRIORITY_CLR_CH1_Pos \
  (1UL) /*!< DMA CHNL_PRIORITY_CLR: CH1 (Bit 1)                          */
#define DMA_CHNL_PRIORITY_CLR_CH1_Msk \
  (0x2UL) /*!< DMA CHNL_PRIORITY_CLR: CH1 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_PRIORITY_CLR_CH2_Pos \
  (2UL) /*!< DMA CHNL_PRIORITY_CLR: CH2 (Bit 2)                          */
#define DMA_CHNL_PRIORITY_CLR_CH2_Msk \
  (0x4UL) /*!< DMA CHNL_PRIORITY_CLR: CH2 (Bitfield-Mask: 0x01)            */
#define DMA_CHNL_PRIORITY_CLR_CH3_Pos \
  (3UL) /*!< DMA CHNL_PRIORITY_CLR: CH3 (Bit 3)                          */
#define DMA_CHNL_PRIORITY_CLR_CH3_Msk \
  (0x8UL) /*!< DMA CHNL_PRIORITY_CLR: CH3 (Bitfield-Mask: 0x01)            */

/* ---------------------------------  DMA_ERR_CLR  -------------------------------- */
#define DMA_ERR_CLR_ERR_CLR_Pos \
  (0UL) /*!< DMA ERR_CLR: ERR_CLR (Bit 0)                                */
#define DMA_ERR_CLR_ERR_CLR_Msk \
  (0x1UL) /*!< DMA ERR_CLR: ERR_CLR (Bitfield-Mask: 0x01)                  */

/* -----------------------------  DMA_INTEGRATION_CFG  ---------------------------- */
#define DMA_INTEGRATION_CFG_INT_TEST_EN_Pos \
  (0UL) /*!< DMA INTEGRATION_CFG: INT_TEST_EN (Bit 0)                    */
#define DMA_INTEGRATION_CFG_INT_TEST_EN_Msk \
  (0x1UL) /*!< DMA INTEGRATION_CFG: INT_TEST_EN (Bitfield-Mask: 0x01)      */

/* ------------------------------  DMA_STALL_STATUS  ------------------------------ */
#define DMA_STALL_STATUS_STALL_STATUS_Pos \
  (0UL) /*!< DMA STALL_STATUS: STALL_STATUS (Bit 0)                      */
#define DMA_STALL_STATUS_STALL_STATUS_Msk \
  (0x1UL) /*!< DMA STALL_STATUS: STALL_STATUS (Bitfield-Mask: 0x01)        */

/* -----------------------------  DMA_DMA_REQ_STATUS  ----------------------------- */
#define DMA_DMA_REQ_STATUS_CH0_Pos \
  (0UL) /*!< DMA DMA_REQ_STATUS: CH0 (Bit 0)                             */
#define DMA_DMA_REQ_STATUS_CH0_Msk \
  (0x1UL) /*!< DMA DMA_REQ_STATUS: CH0 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_REQ_STATUS_CH1_Pos \
  (1UL) /*!< DMA DMA_REQ_STATUS: CH1 (Bit 1)                             */
#define DMA_DMA_REQ_STATUS_CH1_Msk \
  (0x2UL) /*!< DMA DMA_REQ_STATUS: CH1 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_REQ_STATUS_CH2_Pos \
  (2UL) /*!< DMA DMA_REQ_STATUS: CH2 (Bit 2)                             */
#define DMA_DMA_REQ_STATUS_CH2_Msk \
  (0x4UL) /*!< DMA DMA_REQ_STATUS: CH2 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_REQ_STATUS_CH3_Pos \
  (3UL) /*!< DMA DMA_REQ_STATUS: CH3 (Bit 3)                             */
#define DMA_DMA_REQ_STATUS_CH3_Msk \
  (0x8UL) /*!< DMA DMA_REQ_STATUS: CH3 (Bitfield-Mask: 0x01)               */

/* -----------------------------  DMA_DMA_SREQ_STATUS  ---------------------------- */
#define DMA_DMA_SREQ_STATUS_CH0_Pos \
  (0UL) /*!< DMA DMA_SREQ_STATUS: CH0 (Bit 0)                            */
#define DMA_DMA_SREQ_STATUS_CH0_Msk \
  (0x1UL) /*!< DMA DMA_SREQ_STATUS: CH0 (Bitfield-Mask: 0x01)              */
#define DMA_DMA_SREQ_STATUS_CH1_Pos \
  (1UL) /*!< DMA DMA_SREQ_STATUS: CH1 (Bit 1)                            */
#define DMA_DMA_SREQ_STATUS_CH1_Msk \
  (0x2UL) /*!< DMA DMA_SREQ_STATUS: CH1 (Bitfield-Mask: 0x01)              */
#define DMA_DMA_SREQ_STATUS_CH2_Pos \
  (2UL) /*!< DMA DMA_SREQ_STATUS: CH2 (Bit 2)                            */
#define DMA_DMA_SREQ_STATUS_CH2_Msk \
  (0x4UL) /*!< DMA DMA_SREQ_STATUS: CH2 (Bitfield-Mask: 0x01)              */
#define DMA_DMA_SREQ_STATUS_CH3_Pos \
  (3UL) /*!< DMA DMA_SREQ_STATUS: CH3 (Bit 3)                            */
#define DMA_DMA_SREQ_STATUS_CH3_Msk \
  (0x8UL) /*!< DMA DMA_SREQ_STATUS: CH3 (Bitfield-Mask: 0x01)              */

/* ------------------------------  DMA_DMA_DONE_SET  ------------------------------ */
#define DMA_DMA_DONE_SET_CH0_Pos \
  (0UL) /*!< DMA DMA_DONE_SET: CH0 (Bit 0)                               */
#define DMA_DMA_DONE_SET_CH0_Msk \
  (0x1UL) /*!< DMA DMA_DONE_SET: CH0 (Bitfield-Mask: 0x01)                 */
#define DMA_DMA_DONE_SET_CH1_Pos \
  (1UL) /*!< DMA DMA_DONE_SET: CH1 (Bit 1)                               */
#define DMA_DMA_DONE_SET_CH1_Msk \
  (0x2UL) /*!< DMA DMA_DONE_SET: CH1 (Bitfield-Mask: 0x01)                 */
#define DMA_DMA_DONE_SET_CH2_Pos \
  (2UL) /*!< DMA DMA_DONE_SET: CH2 (Bit 2)                               */
#define DMA_DMA_DONE_SET_CH2_Msk \
  (0x4UL) /*!< DMA DMA_DONE_SET: CH2 (Bitfield-Mask: 0x01)                 */
#define DMA_DMA_DONE_SET_CH3_Pos \
  (3UL) /*!< DMA DMA_DONE_SET: CH3 (Bit 3)                               */
#define DMA_DMA_DONE_SET_CH3_Msk \
  (0x8UL) /*!< DMA DMA_DONE_SET: CH3 (Bitfield-Mask: 0x01)                 */

/* ------------------------------  DMA_DMA_DONE_CLR  ------------------------------ */
#define DMA_DMA_DONE_CLR_CH0_Pos \
  (0UL) /*!< DMA DMA_DONE_CLR: CH0 (Bit 0)                               */
#define DMA_DMA_DONE_CLR_CH0_Msk \
  (0x1UL) /*!< DMA DMA_DONE_CLR: CH0 (Bitfield-Mask: 0x01)                 */
#define DMA_DMA_DONE_CLR_CH1_Pos \
  (1UL) /*!< DMA DMA_DONE_CLR: CH1 (Bit 1)                               */
#define DMA_DMA_DONE_CLR_CH1_Msk \
  (0x2UL) /*!< DMA DMA_DONE_CLR: CH1 (Bitfield-Mask: 0x01)                 */
#define DMA_DMA_DONE_CLR_CH2_Pos \
  (2UL) /*!< DMA DMA_DONE_CLR: CH2 (Bit 2)                               */
#define DMA_DMA_DONE_CLR_CH2_Msk \
  (0x4UL) /*!< DMA DMA_DONE_CLR: CH2 (Bitfield-Mask: 0x01)                 */
#define DMA_DMA_DONE_CLR_CH3_Pos \
  (3UL) /*!< DMA DMA_DONE_CLR: CH3 (Bit 3)                               */
#define DMA_DMA_DONE_CLR_CH3_Msk \
  (0x8UL) /*!< DMA DMA_DONE_CLR: CH3 (Bitfield-Mask: 0x01)                 */

/* -----------------------------  DMA_DMA_ACTIVE_SET  ----------------------------- */
#define DMA_DMA_ACTIVE_SET_CH0_Pos \
  (0UL) /*!< DMA DMA_ACTIVE_SET: CH0 (Bit 0)                             */
#define DMA_DMA_ACTIVE_SET_CH0_Msk \
  (0x1UL) /*!< DMA DMA_ACTIVE_SET: CH0 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_ACTIVE_SET_CH1_Pos \
  (1UL) /*!< DMA DMA_ACTIVE_SET: CH1 (Bit 1)                             */
#define DMA_DMA_ACTIVE_SET_CH1_Msk \
  (0x2UL) /*!< DMA DMA_ACTIVE_SET: CH1 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_ACTIVE_SET_CH2_Pos \
  (2UL) /*!< DMA DMA_ACTIVE_SET: CH2 (Bit 2)                             */
#define DMA_DMA_ACTIVE_SET_CH2_Msk \
  (0x4UL) /*!< DMA DMA_ACTIVE_SET: CH2 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_ACTIVE_SET_CH3_Pos \
  (3UL) /*!< DMA DMA_ACTIVE_SET: CH3 (Bit 3)                             */
#define DMA_DMA_ACTIVE_SET_CH3_Msk \
  (0x8UL) /*!< DMA DMA_ACTIVE_SET: CH3 (Bitfield-Mask: 0x01)               */

/* -----------------------------  DMA_DMA_ACTIVE_CLR  ----------------------------- */
#define DMA_DMA_ACTIVE_CLR_CH0_Pos \
  (0UL) /*!< DMA DMA_ACTIVE_CLR: CH0 (Bit 0)                             */
#define DMA_DMA_ACTIVE_CLR_CH0_Msk \
  (0x1UL) /*!< DMA DMA_ACTIVE_CLR: CH0 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_ACTIVE_CLR_CH1_Pos \
  (1UL) /*!< DMA DMA_ACTIVE_CLR: CH1 (Bit 1)                             */
#define DMA_DMA_ACTIVE_CLR_CH1_Msk \
  (0x2UL) /*!< DMA DMA_ACTIVE_CLR: CH1 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_ACTIVE_CLR_CH2_Pos \
  (2UL) /*!< DMA DMA_ACTIVE_CLR: CH2 (Bit 2)                             */
#define DMA_DMA_ACTIVE_CLR_CH2_Msk \
  (0x4UL) /*!< DMA DMA_ACTIVE_CLR: CH2 (Bitfield-Mask: 0x01)               */
#define DMA_DMA_ACTIVE_CLR_CH3_Pos \
  (3UL) /*!< DMA DMA_ACTIVE_CLR: CH3 (Bit 3)                             */
#define DMA_DMA_ACTIVE_CLR_CH3_Msk \
  (0x8UL) /*!< DMA DMA_ACTIVE_CLR: CH3 (Bitfield-Mask: 0x01)               */

/* ---------------------------------  DMA_ERR_SET  -------------------------------- */
#define DMA_ERR_SET_ERR_SET_Pos \
  (0UL) /*!< DMA ERR_SET: ERR_SET (Bit 0)                                */
#define DMA_ERR_SET_ERR_SET_Msk \
  (0x1UL) /*!< DMA ERR_SET: ERR_SET (Bitfield-Mask: 0x01)                  */

/* -------------------------------  DMA_PERIPH_ID_4  ------------------------------ */
#define DMA_PERIPH_ID_4_JEP106_C_CODE_Pos \
  (0UL) /*!< DMA PERIPH_ID_4: JEP106_C_CODE (Bit 0)                      */
#define DMA_PERIPH_ID_4_JEP106_C_CODE_Msk \
  (0xfUL) /*!< DMA PERIPH_ID_4: JEP106_C_CODE (Bitfield-Mask: 0x0f)        */
#define DMA_PERIPH_ID_4_BLOCK_COUNT_Pos \
  (4UL) /*!< DMA PERIPH_ID_4: BLOCK_COUNT (Bit 4)                        */
#define DMA_PERIPH_ID_4_BLOCK_COUNT_Msk \
  (0xf0UL) /*!< DMA PERIPH_ID_4: BLOCK_COUNT (Bitfield-Mask: 0x0f)          */

/* -------------------------------  DMA_PERIPH_ID_0  ------------------------------ */
#define DMA_PERIPH_ID_0_PART_NUMBER_0_Pos \
  (0UL) /*!< DMA PERIPH_ID_0: PART_NUMBER_0 (Bit 0)                      */
#define DMA_PERIPH_ID_0_PART_NUMBER_0_Msk \
  (0xffUL) /*!< DMA PERIPH_ID_0: PART_NUMBER_0 (Bitfield-Mask: 0xff)        */

/* -------------------------------  DMA_PERIPH_ID_1  ------------------------------ */
#define DMA_PERIPH_ID_1_PART_NUMBER_1_Pos \
  (0UL) /*!< DMA PERIPH_ID_1: PART_NUMBER_1 (Bit 0)                      */
#define DMA_PERIPH_ID_1_PART_NUMBER_1_Msk \
  (0xfUL) /*!< DMA PERIPH_ID_1: PART_NUMBER_1 (Bitfield-Mask: 0x0f)        */
#define DMA_PERIPH_ID_1_JEP106_ID_3_0_Pos \
  (4UL) /*!< DMA PERIPH_ID_1: JEP106_ID_3_0 (Bit 4)                      */
#define DMA_PERIPH_ID_1_JEP106_ID_3_0_Msk \
  (0xf0UL) /*!< DMA PERIPH_ID_1: JEP106_ID_3_0 (Bitfield-Mask: 0x0f)        */

/* -------------------------------  DMA_PERIPH_ID_2  ------------------------------ */
#define DMA_PERIPH_ID_2_JEP106_ID_6_4_Pos \
  (0UL) /*!< DMA PERIPH_ID_2: JEP106_ID_6_4 (Bit 0)                      */
#define DMA_PERIPH_ID_2_JEP106_ID_6_4_Msk \
  (0x7UL) /*!< DMA PERIPH_ID_2: JEP106_ID_6_4 (Bitfield-Mask: 0x07)        */
#define DMA_PERIPH_ID_2_JEDEC_USED_Pos \
  (3UL) /*!< DMA PERIPH_ID_2: JEDEC_USED (Bit 3)                         */
#define DMA_PERIPH_ID_2_JEDEC_USED_Msk \
  (0x8UL) /*!< DMA PERIPH_ID_2: JEDEC_USED (Bitfield-Mask: 0x01)           */
#define DMA_PERIPH_ID_2_REVISION_Pos \
  (4UL) /*!< DMA PERIPH_ID_2: REVISION (Bit 4)                           */
#define DMA_PERIPH_ID_2_REVISION_Msk \
  (0xf0UL) /*!< DMA PERIPH_ID_2: REVISION (Bitfield-Mask: 0x0f)             */

/* -------------------------------  DMA_PERIPH_ID_3  ------------------------------ */
#define DMA_PERIPH_ID_3_MOD_NUMBER_Pos \
  (0UL) /*!< DMA PERIPH_ID_3: MOD_NUMBER (Bit 0)                         */
#define DMA_PERIPH_ID_3_MOD_NUMBER_Msk \
  (0xfUL) /*!< DMA PERIPH_ID_3: MOD_NUMBER (Bitfield-Mask: 0x0f)           */

/* -----------------------------  DMA_PRIMECELL_ID_0  ----------------------------- */
#define DMA_PRIMECELL_ID_0_PRIMECELL_ID_0_Pos \
  (0UL) /*!< DMA PRIMECELL_ID_0: PRIMECELL_ID_0 (Bit 0)                  */
#define DMA_PRIMECELL_ID_0_PRIMECELL_ID_0_Msk \
  (0xffUL) /*!< DMA PRIMECELL_ID_0: PRIMECELL_ID_0 (Bitfield-Mask: 0xff)    */

/* -----------------------------  DMA_PRIMECELL_ID_1  ----------------------------- */
#define DMA_PRIMECELL_ID_1_PRIMECELL_ID_1_Pos \
  (0UL) /*!< DMA PRIMECELL_ID_1: PRIMECELL_ID_1 (Bit 0)                  */
#define DMA_PRIMECELL_ID_1_PRIMECELL_ID_1_Msk \
  (0xffUL) /*!< DMA PRIMECELL_ID_1: PRIMECELL_ID_1 (Bitfield-Mask: 0xff)    */

/* -----------------------------  DMA_PRIMECELL_ID_2  ----------------------------- */
#define DMA_PRIMECELL_ID_2_PRIMECELL_ID_2_Pos \
  (0UL) /*!< DMA PRIMECELL_ID_2: PRIMECELL_ID_2 (Bit 0)                  */
#define DMA_PRIMECELL_ID_2_PRIMECELL_ID_2_Msk \
  (0xffUL) /*!< DMA PRIMECELL_ID_2: PRIMECELL_ID_2 (Bitfield-Mask: 0xff)    */

/* -----------------------------  DMA_PRIMECELL_ID_3  ----------------------------- */
#define DMA_PRIMECELL_ID_3_PRIMECELL_ID_3_Pos \
  (0UL) /*!< DMA PRIMECELL_ID_3: PRIMECELL_ID_3 (Bit 0)                  */
#define DMA_PRIMECELL_ID_3_PRIMECELL_ID_3_Msk \
  (0xffUL) /*!< DMA PRIMECELL_ID_3: PRIMECELL_ID_3 (Bitfield-Mask: 0xff)    */

/* ================================================================================ */
/* ================        struct 'IOCONFIG' Position & Mask       ================ */
/* ================================================================================ */

/* -------------------------------  IOCONFIG_PORTA  ------------------------------- */
#define IOCONFIG_PORTA_FLTTYPE_Pos \
  (0UL) /*!< IOCONFIG PORTA: FLTTYPE (Bit 0)                             */
#define IOCONFIG_PORTA_FLTTYPE_Msk \
  (0x7UL) /*!< IOCONFIG PORTA: FLTTYPE (Bitfield-Mask: 0x07)               */
#define IOCONFIG_PORTA_FLTCLK_Pos \
  (3UL) /*!< IOCONFIG PORTA: FLTCLK (Bit 3)                              */
#define IOCONFIG_PORTA_FLTCLK_Msk \
  (0x38UL) /*!< IOCONFIG PORTA: FLTCLK (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTA_INVINP_Pos \
  (6UL) /*!< IOCONFIG PORTA: INVINP (Bit 6)                              */
#define IOCONFIG_PORTA_INVINP_Msk \
  (0x40UL) /*!< IOCONFIG PORTA: INVINP (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTA_IEWO_Pos \
  (7UL) /*!< IOCONFIG PORTA: IEWO (Bit 7)                                */
#define IOCONFIG_PORTA_IEWO_Msk \
  (0x80UL) /*!< IOCONFIG PORTA: IEWO (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTA_OPENDRN_Pos \
  (8UL) /*!< IOCONFIG PORTA: OPENDRN (Bit 8)                             */
#define IOCONFIG_PORTA_OPENDRN_Msk \
  (0x100UL) /*!< IOCONFIG PORTA: OPENDRN (Bitfield-Mask: 0x01)               */
#define IOCONFIG_PORTA_INVOUT_Pos \
  (9UL) /*!< IOCONFIG PORTA: INVOUT (Bit 9)                              */
#define IOCONFIG_PORTA_INVOUT_Msk \
  (0x200UL) /*!< IOCONFIG PORTA: INVOUT (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTA_PLEVEL_Pos \
  (10UL) /*!< IOCONFIG PORTA: PLEVEL (Bit 10)                             */
#define IOCONFIG_PORTA_PLEVEL_Msk \
  (0x400UL) /*!< IOCONFIG PORTA: PLEVEL (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTA_PEN_Pos \
  (11UL) /*!< IOCONFIG PORTA: PEN (Bit 11)                                */
#define IOCONFIG_PORTA_PEN_Msk \
  (0x800UL) /*!< IOCONFIG PORTA: PEN (Bitfield-Mask: 0x01)                   */
#define IOCONFIG_PORTA_PWOA_Pos \
  (12UL) /*!< IOCONFIG PORTA: PWOA (Bit 12)                               */
#define IOCONFIG_PORTA_PWOA_Msk \
  (0x1000UL) /*!< IOCONFIG PORTA: PWOA (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTA_FUNSEL_Pos \
  (13UL) /*!< IOCONFIG PORTA: FUNSEL (Bit 13)                             */
#define IOCONFIG_PORTA_FUNSEL_Msk \
  (0xe000UL) /*!< IOCONFIG PORTA: FUNSEL (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTA_IODIS_Pos \
  (16UL) /*!< IOCONFIG PORTA: IODIS (Bit 16)                              */
#define IOCONFIG_PORTA_IODIS_Msk \
  (0x10000UL) /*!< IOCONFIG PORTA: IODIS (Bitfield-Mask: 0x01)                 */

/* -------------------------------  IOCONFIG_PORTB  ------------------------------- */
#define IOCONFIG_PORTB_FLTTYPE_Pos \
  (0UL) /*!< IOCONFIG PORTB: FLTTYPE (Bit 0)                             */
#define IOCONFIG_PORTB_FLTTYPE_Msk \
  (0x7UL) /*!< IOCONFIG PORTB: FLTTYPE (Bitfield-Mask: 0x07)               */
#define IOCONFIG_PORTB_FLTCLK_Pos \
  (3UL) /*!< IOCONFIG PORTB: FLTCLK (Bit 3)                              */
#define IOCONFIG_PORTB_FLTCLK_Msk \
  (0x38UL) /*!< IOCONFIG PORTB: FLTCLK (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTB_INVINP_Pos \
  (6UL) /*!< IOCONFIG PORTB: INVINP (Bit 6)                              */
#define IOCONFIG_PORTB_INVINP_Msk \
  (0x40UL) /*!< IOCONFIG PORTB: INVINP (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTB_IEWO_Pos \
  (7UL) /*!< IOCONFIG PORTB: IEWO (Bit 7)                                */
#define IOCONFIG_PORTB_IEWO_Msk \
  (0x80UL) /*!< IOCONFIG PORTB: IEWO (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTB_OPENDRN_Pos \
  (8UL) /*!< IOCONFIG PORTB: OPENDRN (Bit 8)                             */
#define IOCONFIG_PORTB_OPENDRN_Msk \
  (0x100UL) /*!< IOCONFIG PORTB: OPENDRN (Bitfield-Mask: 0x01)               */
#define IOCONFIG_PORTB_INVOUT_Pos \
  (9UL) /*!< IOCONFIG PORTB: INVOUT (Bit 9)                              */
#define IOCONFIG_PORTB_INVOUT_Msk \
  (0x200UL) /*!< IOCONFIG PORTB: INVOUT (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTB_PLEVEL_Pos \
  (10UL) /*!< IOCONFIG PORTB: PLEVEL (Bit 10)                             */
#define IOCONFIG_PORTB_PLEVEL_Msk \
  (0x400UL) /*!< IOCONFIG PORTB: PLEVEL (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTB_PEN_Pos \
  (11UL) /*!< IOCONFIG PORTB: PEN (Bit 11)                                */
#define IOCONFIG_PORTB_PEN_Msk \
  (0x800UL) /*!< IOCONFIG PORTB: PEN (Bitfield-Mask: 0x01)                   */
#define IOCONFIG_PORTB_PWOA_Pos \
  (12UL) /*!< IOCONFIG PORTB: PWOA (Bit 12)                               */
#define IOCONFIG_PORTB_PWOA_Msk \
  (0x1000UL) /*!< IOCONFIG PORTB: PWOA (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTB_FUNSEL_Pos \
  (13UL) /*!< IOCONFIG PORTB: FUNSEL (Bit 13)                             */
#define IOCONFIG_PORTB_FUNSEL_Msk \
  (0xe000UL) /*!< IOCONFIG PORTB: FUNSEL (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTB_IODIS_Pos \
  (16UL) /*!< IOCONFIG PORTB: IODIS (Bit 16)                              */
#define IOCONFIG_PORTB_IODIS_Msk \
  (0x10000UL) /*!< IOCONFIG PORTB: IODIS (Bitfield-Mask: 0x01)                 */

/* -------------------------------  IOCONFIG_PORTC  ------------------------------- */
#define IOCONFIG_PORTC_FLTTYPE_Pos \
  (0UL) /*!< IOCONFIG PORTC: FLTTYPE (Bit 0)                             */
#define IOCONFIG_PORTC_FLTTYPE_Msk \
  (0x7UL) /*!< IOCONFIG PORTC: FLTTYPE (Bitfield-Mask: 0x07)               */
#define IOCONFIG_PORTC_FLTCLK_Pos \
  (3UL) /*!< IOCONFIG PORTC: FLTCLK (Bit 3)                              */
#define IOCONFIG_PORTC_FLTCLK_Msk \
  (0x38UL) /*!< IOCONFIG PORTC: FLTCLK (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTC_INVINP_Pos \
  (6UL) /*!< IOCONFIG PORTC: INVINP (Bit 6)                              */
#define IOCONFIG_PORTC_INVINP_Msk \
  (0x40UL) /*!< IOCONFIG PORTC: INVINP (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTC_IEWO_Pos \
  (7UL) /*!< IOCONFIG PORTC: IEWO (Bit 7)                                */
#define IOCONFIG_PORTC_IEWO_Msk \
  (0x80UL) /*!< IOCONFIG PORTC: IEWO (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTC_OPENDRN_Pos \
  (8UL) /*!< IOCONFIG PORTC: OPENDRN (Bit 8)                             */
#define IOCONFIG_PORTC_OPENDRN_Msk \
  (0x100UL) /*!< IOCONFIG PORTC: OPENDRN (Bitfield-Mask: 0x01)               */
#define IOCONFIG_PORTC_INVOUT_Pos \
  (9UL) /*!< IOCONFIG PORTC: INVOUT (Bit 9)                              */
#define IOCONFIG_PORTC_INVOUT_Msk \
  (0x200UL) /*!< IOCONFIG PORTC: INVOUT (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTC_PLEVEL_Pos \
  (10UL) /*!< IOCONFIG PORTC: PLEVEL (Bit 10)                             */
#define IOCONFIG_PORTC_PLEVEL_Msk \
  (0x400UL) /*!< IOCONFIG PORTC: PLEVEL (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTC_PEN_Pos \
  (11UL) /*!< IOCONFIG PORTC: PEN (Bit 11)                                */
#define IOCONFIG_PORTC_PEN_Msk \
  (0x800UL) /*!< IOCONFIG PORTC: PEN (Bitfield-Mask: 0x01)                   */
#define IOCONFIG_PORTC_PWOA_Pos \
  (12UL) /*!< IOCONFIG PORTC: PWOA (Bit 12)                               */
#define IOCONFIG_PORTC_PWOA_Msk \
  (0x1000UL) /*!< IOCONFIG PORTC: PWOA (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTC_FUNSEL_Pos \
  (13UL) /*!< IOCONFIG PORTC: FUNSEL (Bit 13)                             */
#define IOCONFIG_PORTC_FUNSEL_Msk \
  (0xe000UL) /*!< IOCONFIG PORTC: FUNSEL (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTC_IODIS_Pos \
  (16UL) /*!< IOCONFIG PORTC: IODIS (Bit 16)                              */
#define IOCONFIG_PORTC_IODIS_Msk \
  (0x10000UL) /*!< IOCONFIG PORTC: IODIS (Bitfield-Mask: 0x01)                 */

/* -------------------------------  IOCONFIG_PORTD  ------------------------------- */
#define IOCONFIG_PORTD_FLTTYPE_Pos \
  (0UL) /*!< IOCONFIG PORTD: FLTTYPE (Bit 0)                             */
#define IOCONFIG_PORTD_FLTTYPE_Msk \
  (0x7UL) /*!< IOCONFIG PORTD: FLTTYPE (Bitfield-Mask: 0x07)               */
#define IOCONFIG_PORTD_FLTCLK_Pos \
  (3UL) /*!< IOCONFIG PORTD: FLTCLK (Bit 3)                              */
#define IOCONFIG_PORTD_FLTCLK_Msk \
  (0x38UL) /*!< IOCONFIG PORTD: FLTCLK (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTD_INVINP_Pos \
  (6UL) /*!< IOCONFIG PORTD: INVINP (Bit 6)                              */
#define IOCONFIG_PORTD_INVINP_Msk \
  (0x40UL) /*!< IOCONFIG PORTD: INVINP (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTD_IEWO_Pos \
  (7UL) /*!< IOCONFIG PORTD: IEWO (Bit 7)                                */
#define IOCONFIG_PORTD_IEWO_Msk \
  (0x80UL) /*!< IOCONFIG PORTD: IEWO (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTD_OPENDRN_Pos \
  (8UL) /*!< IOCONFIG PORTD: OPENDRN (Bit 8)                             */
#define IOCONFIG_PORTD_OPENDRN_Msk \
  (0x100UL) /*!< IOCONFIG PORTD: OPENDRN (Bitfield-Mask: 0x01)               */
#define IOCONFIG_PORTD_INVOUT_Pos \
  (9UL) /*!< IOCONFIG PORTD: INVOUT (Bit 9)                              */
#define IOCONFIG_PORTD_INVOUT_Msk \
  (0x200UL) /*!< IOCONFIG PORTD: INVOUT (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTD_PLEVEL_Pos \
  (10UL) /*!< IOCONFIG PORTD: PLEVEL (Bit 10)                             */
#define IOCONFIG_PORTD_PLEVEL_Msk \
  (0x400UL) /*!< IOCONFIG PORTD: PLEVEL (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTD_PEN_Pos \
  (11UL) /*!< IOCONFIG PORTD: PEN (Bit 11)                                */
#define IOCONFIG_PORTD_PEN_Msk \
  (0x800UL) /*!< IOCONFIG PORTD: PEN (Bitfield-Mask: 0x01)                   */
#define IOCONFIG_PORTD_PWOA_Pos \
  (12UL) /*!< IOCONFIG PORTD: PWOA (Bit 12)                               */
#define IOCONFIG_PORTD_PWOA_Msk \
  (0x1000UL) /*!< IOCONFIG PORTD: PWOA (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTD_FUNSEL_Pos \
  (13UL) /*!< IOCONFIG PORTD: FUNSEL (Bit 13)                             */
#define IOCONFIG_PORTD_FUNSEL_Msk \
  (0xe000UL) /*!< IOCONFIG PORTD: FUNSEL (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTD_IODIS_Pos \
  (16UL) /*!< IOCONFIG PORTD: IODIS (Bit 16)                              */
#define IOCONFIG_PORTD_IODIS_Msk \
  (0x10000UL) /*!< IOCONFIG PORTD: IODIS (Bitfield-Mask: 0x01)                 */

/* -------------------------------  IOCONFIG_PORTE  ------------------------------- */
#define IOCONFIG_PORTE_FLTTYPE_Pos \
  (0UL) /*!< IOCONFIG PORTE: FLTTYPE (Bit 0)                             */
#define IOCONFIG_PORTE_FLTTYPE_Msk \
  (0x7UL) /*!< IOCONFIG PORTE: FLTTYPE (Bitfield-Mask: 0x07)               */
#define IOCONFIG_PORTE_FLTCLK_Pos \
  (3UL) /*!< IOCONFIG PORTE: FLTCLK (Bit 3)                              */
#define IOCONFIG_PORTE_FLTCLK_Msk \
  (0x38UL) /*!< IOCONFIG PORTE: FLTCLK (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTE_INVINP_Pos \
  (6UL) /*!< IOCONFIG PORTE: INVINP (Bit 6)                              */
#define IOCONFIG_PORTE_INVINP_Msk \
  (0x40UL) /*!< IOCONFIG PORTE: INVINP (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTE_IEWO_Pos \
  (7UL) /*!< IOCONFIG PORTE: IEWO (Bit 7)                                */
#define IOCONFIG_PORTE_IEWO_Msk \
  (0x80UL) /*!< IOCONFIG PORTE: IEWO (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTE_OPENDRN_Pos \
  (8UL) /*!< IOCONFIG PORTE: OPENDRN (Bit 8)                             */
#define IOCONFIG_PORTE_OPENDRN_Msk \
  (0x100UL) /*!< IOCONFIG PORTE: OPENDRN (Bitfield-Mask: 0x01)               */
#define IOCONFIG_PORTE_INVOUT_Pos \
  (9UL) /*!< IOCONFIG PORTE: INVOUT (Bit 9)                              */
#define IOCONFIG_PORTE_INVOUT_Msk \
  (0x200UL) /*!< IOCONFIG PORTE: INVOUT (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTE_PLEVEL_Pos \
  (10UL) /*!< IOCONFIG PORTE: PLEVEL (Bit 10)                             */
#define IOCONFIG_PORTE_PLEVEL_Msk \
  (0x400UL) /*!< IOCONFIG PORTE: PLEVEL (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTE_PEN_Pos \
  (11UL) /*!< IOCONFIG PORTE: PEN (Bit 11)                                */
#define IOCONFIG_PORTE_PEN_Msk \
  (0x800UL) /*!< IOCONFIG PORTE: PEN (Bitfield-Mask: 0x01)                   */
#define IOCONFIG_PORTE_PWOA_Pos \
  (12UL) /*!< IOCONFIG PORTE: PWOA (Bit 12)                               */
#define IOCONFIG_PORTE_PWOA_Msk \
  (0x1000UL) /*!< IOCONFIG PORTE: PWOA (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTE_FUNSEL_Pos \
  (13UL) /*!< IOCONFIG PORTE: FUNSEL (Bit 13)                             */
#define IOCONFIG_PORTE_FUNSEL_Msk \
  (0xe000UL) /*!< IOCONFIG PORTE: FUNSEL (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTE_IODIS_Pos \
  (16UL) /*!< IOCONFIG PORTE: IODIS (Bit 16)                              */
#define IOCONFIG_PORTE_IODIS_Msk \
  (0x10000UL) /*!< IOCONFIG PORTE: IODIS (Bitfield-Mask: 0x01)                 */

/* -------------------------------  IOCONFIG_PORTF  ------------------------------- */
#define IOCONFIG_PORTF_FLTTYPE_Pos \
  (0UL) /*!< IOCONFIG PORTF: FLTTYPE (Bit 0)                             */
#define IOCONFIG_PORTF_FLTTYPE_Msk \
  (0x7UL) /*!< IOCONFIG PORTF: FLTTYPE (Bitfield-Mask: 0x07)               */
#define IOCONFIG_PORTF_FLTCLK_Pos \
  (3UL) /*!< IOCONFIG PORTF: FLTCLK (Bit 3)                              */
#define IOCONFIG_PORTF_FLTCLK_Msk \
  (0x38UL) /*!< IOCONFIG PORTF: FLTCLK (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTF_INVINP_Pos \
  (6UL) /*!< IOCONFIG PORTF: INVINP (Bit 6)                              */
#define IOCONFIG_PORTF_INVINP_Msk \
  (0x40UL) /*!< IOCONFIG PORTF: INVINP (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTF_IEWO_Pos \
  (7UL) /*!< IOCONFIG PORTF: IEWO (Bit 7)                                */
#define IOCONFIG_PORTF_IEWO_Msk \
  (0x80UL) /*!< IOCONFIG PORTF: IEWO (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTF_OPENDRN_Pos \
  (8UL) /*!< IOCONFIG PORTF: OPENDRN (Bit 8)                             */
#define IOCONFIG_PORTF_OPENDRN_Msk \
  (0x100UL) /*!< IOCONFIG PORTF: OPENDRN (Bitfield-Mask: 0x01)               */
#define IOCONFIG_PORTF_INVOUT_Pos \
  (9UL) /*!< IOCONFIG PORTF: INVOUT (Bit 9)                              */
#define IOCONFIG_PORTF_INVOUT_Msk \
  (0x200UL) /*!< IOCONFIG PORTF: INVOUT (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTF_PLEVEL_Pos \
  (10UL) /*!< IOCONFIG PORTF: PLEVEL (Bit 10)                             */
#define IOCONFIG_PORTF_PLEVEL_Msk \
  (0x400UL) /*!< IOCONFIG PORTF: PLEVEL (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTF_PEN_Pos \
  (11UL) /*!< IOCONFIG PORTF: PEN (Bit 11)                                */
#define IOCONFIG_PORTF_PEN_Msk \
  (0x800UL) /*!< IOCONFIG PORTF: PEN (Bitfield-Mask: 0x01)                   */
#define IOCONFIG_PORTF_PWOA_Pos \
  (12UL) /*!< IOCONFIG PORTF: PWOA (Bit 12)                               */
#define IOCONFIG_PORTF_PWOA_Msk \
  (0x1000UL) /*!< IOCONFIG PORTF: PWOA (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTF_FUNSEL_Pos \
  (13UL) /*!< IOCONFIG PORTF: FUNSEL (Bit 13)                             */
#define IOCONFIG_PORTF_FUNSEL_Msk \
  (0xe000UL) /*!< IOCONFIG PORTF: FUNSEL (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTF_IODIS_Pos \
  (16UL) /*!< IOCONFIG PORTF: IODIS (Bit 16)                              */
#define IOCONFIG_PORTF_IODIS_Msk \
  (0x10000UL) /*!< IOCONFIG PORTF: IODIS (Bitfield-Mask: 0x01)                 */

/* -------------------------------  IOCONFIG_PORTG  ------------------------------- */
#define IOCONFIG_PORTG_FLTTYPE_Pos \
  (0UL) /*!< IOCONFIG PORTG: FLTTYPE (Bit 0)                             */
#define IOCONFIG_PORTG_FLTTYPE_Msk \
  (0x7UL) /*!< IOCONFIG PORTG: FLTTYPE (Bitfield-Mask: 0x07)               */
#define IOCONFIG_PORTG_FLTCLK_Pos \
  (3UL) /*!< IOCONFIG PORTG: FLTCLK (Bit 3)                              */
#define IOCONFIG_PORTG_FLTCLK_Msk \
  (0x38UL) /*!< IOCONFIG PORTG: FLTCLK (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTG_INVINP_Pos \
  (6UL) /*!< IOCONFIG PORTG: INVINP (Bit 6)                              */
#define IOCONFIG_PORTG_INVINP_Msk \
  (0x40UL) /*!< IOCONFIG PORTG: INVINP (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTG_IEWO_Pos \
  (7UL) /*!< IOCONFIG PORTG: IEWO (Bit 7)                                */
#define IOCONFIG_PORTG_IEWO_Msk \
  (0x80UL) /*!< IOCONFIG PORTG: IEWO (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTG_OPENDRN_Pos \
  (8UL) /*!< IOCONFIG PORTG: OPENDRN (Bit 8)                             */
#define IOCONFIG_PORTG_OPENDRN_Msk \
  (0x100UL) /*!< IOCONFIG PORTG: OPENDRN (Bitfield-Mask: 0x01)               */
#define IOCONFIG_PORTG_INVOUT_Pos \
  (9UL) /*!< IOCONFIG PORTG: INVOUT (Bit 9)                              */
#define IOCONFIG_PORTG_INVOUT_Msk \
  (0x200UL) /*!< IOCONFIG PORTG: INVOUT (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTG_PLEVEL_Pos \
  (10UL) /*!< IOCONFIG PORTG: PLEVEL (Bit 10)                             */
#define IOCONFIG_PORTG_PLEVEL_Msk \
  (0x400UL) /*!< IOCONFIG PORTG: PLEVEL (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORTG_PEN_Pos \
  (11UL) /*!< IOCONFIG PORTG: PEN (Bit 11)                                */
#define IOCONFIG_PORTG_PEN_Msk \
  (0x800UL) /*!< IOCONFIG PORTG: PEN (Bitfield-Mask: 0x01)                   */
#define IOCONFIG_PORTG_PWOA_Pos \
  (12UL) /*!< IOCONFIG PORTG: PWOA (Bit 12)                               */
#define IOCONFIG_PORTG_PWOA_Msk \
  (0x1000UL) /*!< IOCONFIG PORTG: PWOA (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORTG_FUNSEL_Pos \
  (13UL) /*!< IOCONFIG PORTG: FUNSEL (Bit 13)                             */
#define IOCONFIG_PORTG_FUNSEL_Msk \
  (0xe000UL) /*!< IOCONFIG PORTG: FUNSEL (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORTG_IODIS_Pos \
  (16UL) /*!< IOCONFIG PORTG: IODIS (Bit 16)                              */
#define IOCONFIG_PORTG_IODIS_Msk \
  (0x10000UL) /*!< IOCONFIG PORTG: IODIS (Bitfield-Mask: 0x01)                 */

/* ================================================================================ */
/* ================        struct 'UTILITY' Position & Mask        ================ */
/* ================================================================================ */

/* ------------------------------  UTILITY_SYND_SYND  ----------------------------- */
#define UTILITY_SYND_SYND_SYND_SYND_Pos \
  (0UL) /*!< UTILITY SYND_SYND: SYND_SYND (Bit 0)                        */
#define UTILITY_SYND_SYND_SYND_SYND_Msk \
  (0xfffUL) /*!< UTILITY SYND_SYND: SYND_SYND (Bitfield-Mask: 0xfff)         */

/* ---------------------------  UTILITY_SYND_ENC_32_44  --------------------------- */
#define UTILITY_SYND_ENC_32_44_SYND_ENC_7_0_Pos \
  (0UL) /*!< UTILITY SYND_ENC_32_44: SYND_ENC_7_0 (Bit 0)                */
#define UTILITY_SYND_ENC_32_44_SYND_ENC_7_0_Msk \
  (0x3fUL) /*!< UTILITY SYND_ENC_32_44: SYND_ENC_7_0 (Bitfield-Mask: 0x3f)  */
#define UTILITY_SYND_ENC_32_44_SYND_ENC_31_16_Pos \
  (6UL) /*!< UTILITY SYND_ENC_32_44: SYND_ENC_31_16 (Bit 6)              */
#define UTILITY_SYND_ENC_32_44_SYND_ENC_31_16_Msk \
  (0xfc0UL) /*!< UTILITY SYND_ENC_32_44: SYND_ENC_31_16 (Bitfield-Mask: 0x3f) */

/* ------------------------  UTILITY_SYND_CHECK_32_44_SYND  ----------------------- */
#define UTILITY_SYND_CHECK_32_44_SYND_SYND_CHECK_32_44_SYND_Pos \
  (0UL) /*!< UTILITY SYND_CHECK_32_44_SYND: SYND_CHECK_32_44_SYND (Bit 0) */
#define UTILITY_SYND_CHECK_32_44_SYND_SYND_CHECK_32_44_SYND_Msk \
  (0xfffUL) /*!< UTILITY SYND_CHECK_32_44_SYND: SYND_CHECK_32_44_SYND (Bitfield-Mask: 0xfff) */
#define UTILITY_SYND_CHECK_32_44_SYND_SBE_Pos \
  (12UL) /*!< UTILITY SYND_CHECK_32_44_SYND: SBE (Bit 12)                 */
#define UTILITY_SYND_CHECK_32_44_SYND_SBE_Msk \
  (0x3000UL) /*!< UTILITY SYND_CHECK_32_44_SYND: SBE (Bitfield-Mask: 0x03)    */
#define UTILITY_SYND_CHECK_32_44_SYND_MBE_Pos \
  (14UL) /*!< UTILITY SYND_CHECK_32_44_SYND: MBE (Bit 14)                 */
#define UTILITY_SYND_CHECK_32_44_SYND_MBE_Msk \
  (0xc000UL) /*!< UTILITY SYND_CHECK_32_44_SYND: MBE (Bitfield-Mask: 0x03)    */

/* --------------------------  UTILITY_ROM_TRAP_ADDRESS  -------------------------- */
#define UTILITY_ROM_TRAP_ADDRESS_ADDR_Pos \
  (2UL) /*!< UTILITY ROM_TRAP_ADDRESS: ADDR (Bit 2)                      */
#define UTILITY_ROM_TRAP_ADDRESS_ADDR_Msk \
  (0x7ffffffcUL) /*!< UTILITY ROM_TRAP_ADDRESS: ADDR (Bitfield-Mask: 0x1fffffff)  */
#define UTILITY_ROM_TRAP_ADDRESS_ENABLE_Pos \
  (31UL) /*!< UTILITY ROM_TRAP_ADDRESS: ENABLE (Bit 31)                   */
#define UTILITY_ROM_TRAP_ADDRESS_ENABLE_Msk \
  (0x80000000UL) /*!< UTILITY ROM_TRAP_ADDRESS: ENABLE (Bitfield-Mask: 0x01)      */

/* ----------------------------  UTILITY_ROM_TRAP_SYND  --------------------------- */
#define UTILITY_ROM_TRAP_SYND_ROM_SYND_7_0_Pos \
  (0UL) /*!< UTILITY ROM_TRAP_SYND: ROM_SYND_7_0 (Bit 0)                 */
#define UTILITY_ROM_TRAP_SYND_ROM_SYND_7_0_Msk \
  (0x3fUL) /*!< UTILITY ROM_TRAP_SYND: ROM_SYND_7_0 (Bitfield-Mask: 0x3f)   */
#define UTILITY_ROM_TRAP_SYND_R0M_SYND_31_16_Pos \
  (6UL) /*!< UTILITY ROM_TRAP_SYND: R0M_SYND_31_16 (Bit 6)               */
#define UTILITY_ROM_TRAP_SYND_R0M_SYND_31_16_Msk \
  (0xfc0UL) /*!< UTILITY ROM_TRAP_SYND: R0M_SYND_31_16 (Bitfield-Mask: 0x3f) */

/* ---------------------------  UTILITY_RAM_TRAP_ADDR0  --------------------------- */
#define UTILITY_RAM_TRAP_ADDR0_ADDR_Pos \
  (2UL) /*!< UTILITY RAM_TRAP_ADDR0: ADDR (Bit 2)                        */
#define UTILITY_RAM_TRAP_ADDR0_ADDR_Msk \
  (0x7ffffffcUL) /*!< UTILITY RAM_TRAP_ADDR0: ADDR (Bitfield-Mask: 0x1fffffff)    */
#define UTILITY_RAM_TRAP_ADDR0_ENABLE_Pos \
  (31UL) /*!< UTILITY RAM_TRAP_ADDR0: ENABLE (Bit 31)                     */
#define UTILITY_RAM_TRAP_ADDR0_ENABLE_Msk \
  (0x80000000UL) /*!< UTILITY RAM_TRAP_ADDR0: ENABLE (Bitfield-Mask: 0x01)        */

/* ---------------------------  UTILITY_RAM_TRAP_SYND0  --------------------------- */
#define UTILITY_RAM_TRAP_SYND0_RAM_SYND_7_0_Pos \
  (0UL) /*!< UTILITY RAM_TRAP_SYND0: RAM_SYND_7_0 (Bit 0)                */
#define UTILITY_RAM_TRAP_SYND0_RAM_SYND_7_0_Msk \
  (0x3fUL) /*!< UTILITY RAM_TRAP_SYND0: RAM_SYND_7_0 (Bitfield-Mask: 0x3f)  */
#define UTILITY_RAM_TRAP_SYND0_RAM_SYND_31_16_Pos \
  (6UL) /*!< UTILITY RAM_TRAP_SYND0: RAM_SYND_31_16 (Bit 6)              */
#define UTILITY_RAM_TRAP_SYND0_RAM_SYND_31_16_Msk \
  (0xfc0UL) /*!< UTILITY RAM_TRAP_SYND0: RAM_SYND_31_16 (Bitfield-Mask: 0x3f) */

/* ---------------------------  UTILITY_RAM_TRAP_ADDR1  --------------------------- */
#define UTILITY_RAM_TRAP_ADDR1_ADDR_Pos \
  (2UL) /*!< UTILITY RAM_TRAP_ADDR1: ADDR (Bit 2)                        */
#define UTILITY_RAM_TRAP_ADDR1_ADDR_Msk \
  (0x7ffffffcUL) /*!< UTILITY RAM_TRAP_ADDR1: ADDR (Bitfield-Mask: 0x1fffffff)    */
#define UTILITY_RAM_TRAP_ADDR1_ENABLE_Pos \
  (31UL) /*!< UTILITY RAM_TRAP_ADDR1: ENABLE (Bit 31)                     */
#define UTILITY_RAM_TRAP_ADDR1_ENABLE_Msk \
  (0x80000000UL) /*!< UTILITY RAM_TRAP_ADDR1: ENABLE (Bitfield-Mask: 0x01)        */

/* ---------------------------  UTILITY_RAM_TRAP_SYND1  --------------------------- */
#define UTILITY_RAM_TRAP_SYND1_RAM_SYND_7_0_Pos \
  (0UL) /*!< UTILITY RAM_TRAP_SYND1: RAM_SYND_7_0 (Bit 0)                */
#define UTILITY_RAM_TRAP_SYND1_RAM_SYND_7_0_Msk \
  (0x3fUL) /*!< UTILITY RAM_TRAP_SYND1: RAM_SYND_7_0 (Bitfield-Mask: 0x3f)  */
#define UTILITY_RAM_TRAP_SYND1_RAM_SYND_31_16_Pos \
  (6UL) /*!< UTILITY RAM_TRAP_SYND1: RAM_SYND_31_16 (Bit 6)              */
#define UTILITY_RAM_TRAP_SYND1_RAM_SYND_31_16_Msk \
  (0xfc0UL) /*!< UTILITY RAM_TRAP_SYND1: RAM_SYND_31_16 (Bitfield-Mask: 0x3f) */

/* ---------------------------  UTILITY_SYND_ENC_32_52  --------------------------- */
#define UTILITY_SYND_ENC_32_52_SYND_ENC_32_52_Pos \
  (0UL) /*!< UTILITY SYND_ENC_32_52: SYND_ENC_32_52 (Bit 0)              */
#define UTILITY_SYND_ENC_32_52_SYND_ENC_32_52_Msk \
  (0xfffffUL) /*!< UTILITY SYND_ENC_32_52: SYND_ENC_32_52 (Bitfield-Mask: 0xfffff) */

/* ------------------------  UTILITY_SYND_CHECK_32_52_SYND  ----------------------- */
#define UTILITY_SYND_CHECK_32_52_SYND_SYND_CHECK_32_52_SYND_Pos \
  (0UL) /*!< UTILITY SYND_CHECK_32_52_SYND: SYND_CHECK_32_52_SYND (Bit 0) */
#define UTILITY_SYND_CHECK_32_52_SYND_SYND_CHECK_32_52_SYND_Msk                                  \
  (0xfffffUL) /*!< UTILITY SYND_CHECK_32_52_SYND: SYND_CHECK_32_52_SYND (Bitfield-Mask: 0xfffff) \
               */
#define UTILITY_SYND_CHECK_32_52_SYND_SBE_Pos \
  (24UL) /*!< UTILITY SYND_CHECK_32_52_SYND: SBE (Bit 24)                 */
#define UTILITY_SYND_CHECK_32_52_SYND_SBE_Msk \
  (0xf000000UL) /*!< UTILITY SYND_CHECK_32_52_SYND: SBE (Bitfield-Mask: 0x0f)    */
#define UTILITY_SYND_CHECK_32_52_SYND_MBE_Pos \
  (28UL) /*!< UTILITY SYND_CHECK_32_52_SYND: MBE (Bit 28)                 */
#define UTILITY_SYND_CHECK_32_52_SYND_MBE_Msk \
  (0xf0000000UL) /*!< UTILITY SYND_CHECK_32_52_SYND: MBE (Bitfield-Mask: 0x0f)    */

/* ================================================================================ */
/* ================           Group 'TIM' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  TIM_CTRL  ---------------------------------- */
#define TIM_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM CTRL: ENABLE (Bit 0)                                    */
#define TIM_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM CTRL: ENABLE (Bitfield-Mask: 0x01)                      */
#define TIM_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM CTRL: ACTIVE (Bit 1)                                    */
#define TIM_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM CTRL: ACTIVE (Bitfield-Mask: 0x01)                      */
#define TIM_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM CTRL: AUTO_DISABLE (Bit 2)                              */
#define TIM_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)                */
#define TIM_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM CTRL: AUTO_DEACTIVATE (Bit 3)                           */
#define TIM_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)             */
#define TIM_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM CTRL: IRQ_ENB (Bit 4)                                   */
#define TIM_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                     */
#define TIM_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM CTRL: STATUS_SEL (Bit 5)                                */
#define TIM_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                  */
#define TIM_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM CTRL: STATUS_INV (Bit 8)                                */
#define TIM_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM CTRL: STATUS_INV (Bitfield-Mask: 0x01)                  */
#define TIM_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM CTRL: REQ_STOP (Bit 9)                                  */
#define TIM_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM CTRL: REQ_STOP (Bitfield-Mask: 0x01)                    */

/* ---------------------------------  TIM_ENABLE  --------------------------------- */
#define TIM_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM ENABLE: ENABLE (Bit 0)                                  */
#define TIM_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM ENABLE: ENABLE (Bitfield-Mask: 0x01)                    */

/* --------------------------------  TIM_CSD_CTRL  -------------------------------- */
#define TIM_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM CSD_CTRL: CSDEN0 (Bit 0)                                */
#define TIM_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                  */
#define TIM_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM CSD_CTRL: CSDINV0 (Bit 1)                               */
#define TIM_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM CSD_CTRL: CSDEN1 (Bit 2)                                */
#define TIM_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                  */
#define TIM_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM CSD_CTRL: CSDINV1 (Bit 3)                               */
#define TIM_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM CSD_CTRL: DCASOP (Bit 4)                                */
#define TIM_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                  */
#define TIM_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM CSD_CTRL: CSDTRG0 (Bit 6)                               */
#define TIM_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM CSD_CTRL: CSDTRG1 (Bit 7)                               */
#define TIM_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM CSD_CTRL: CSDEN2 (Bit 8)                                */
#define TIM_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                  */
#define TIM_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM CSD_CTRL: CSDINV2 (Bit 9)                               */
#define TIM_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM CSD_CTRL: CSDTRG2 (Bit 10)                              */
#define TIM_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                 */

/* --------------------------------  TIM_CASCADE0  -------------------------------- */
#define TIM_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM CASCADE0: CASSEL (Bit 0)                                */
#define TIM_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM CASCADE0: CASSEL (Bitfield-Mask: 0xff)                  */

/* --------------------------------  TIM_CASCADE1  -------------------------------- */
#define TIM_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM CASCADE1: CASSEL (Bit 0)                                */
#define TIM_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM CASCADE1: CASSEL (Bitfield-Mask: 0xff)                  */

/* --------------------------------  TIM_CASCADE2  -------------------------------- */
#define TIM_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM CASCADE2: CASSEL (Bit 0)                                */
#define TIM_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM CASCADE2: CASSEL (Bitfield-Mask: 0xff)                  */

/* ================================================================================ */
/* ================          struct 'TIM0' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM0_CTRL  --------------------------------- */
#define TIM0_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM0 CTRL: ENABLE (Bit 0)                                   */
#define TIM0_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM0 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM0_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM0 CTRL: ACTIVE (Bit 1)                                   */
#define TIM0_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM0 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM0_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM0 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM0_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM0 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM0_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM0 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM0_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM0 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM0_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM0 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM0_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM0 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM0_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM0 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM0_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM0 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM0_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM0 CTRL: STATUS_INV (Bit 8)                               */
#define TIM0_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM0 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM0_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM0 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM0_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM0 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM0_ENABLE  -------------------------------- */
#define TIM0_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM0 ENABLE: ENABLE (Bit 0)                                 */
#define TIM0_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM0 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM0_CSD_CTRL  ------------------------------- */
#define TIM0_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM0 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM0_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM0 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM0_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM0 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM0_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM0 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM0_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM0 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM0_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM0 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM0_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM0 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM0_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM0 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM0_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM0 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM0_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM0 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM0_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM0 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM0_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM0 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM0_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM0 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM0_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM0 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM0_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM0 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM0_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM0 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM0_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM0 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM0_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM0 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM0_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM0 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM0_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM0 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM0_CASCADE0  ------------------------------- */
#define TIM0_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM0 CASCADE0: CASSEL (Bit 0)                               */
#define TIM0_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM0 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM0_CASCADE1  ------------------------------- */
#define TIM0_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM0 CASCADE1: CASSEL (Bit 0)                               */
#define TIM0_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM0 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM0_CASCADE2  ------------------------------- */
#define TIM0_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM0 CASCADE2: CASSEL (Bit 0)                               */
#define TIM0_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM0 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM1' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM1_CTRL  --------------------------------- */
#define TIM1_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM1 CTRL: ENABLE (Bit 0)                                   */
#define TIM1_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM1 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM1_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM1 CTRL: ACTIVE (Bit 1)                                   */
#define TIM1_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM1 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM1_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM1 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM1_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM1 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM1_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM1 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM1_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM1 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM1_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM1 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM1_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM1 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM1_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM1 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM1_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM1 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM1_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM1 CTRL: STATUS_INV (Bit 8)                               */
#define TIM1_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM1 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM1_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM1 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM1_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM1 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM1_ENABLE  -------------------------------- */
#define TIM1_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM1 ENABLE: ENABLE (Bit 0)                                 */
#define TIM1_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM1 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM1_CSD_CTRL  ------------------------------- */
#define TIM1_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM1 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM1_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM1 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM1_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM1 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM1_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM1 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM1_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM1 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM1_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM1 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM1_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM1 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM1_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM1 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM1_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM1 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM1_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM1 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM1_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM1 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM1_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM1 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM1_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM1 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM1_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM1 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM1_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM1 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM1_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM1 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM1_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM1 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM1_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM1 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM1_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM1 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM1_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM1 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM1_CASCADE0  ------------------------------- */
#define TIM1_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM1 CASCADE0: CASSEL (Bit 0)                               */
#define TIM1_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM1 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM1_CASCADE1  ------------------------------- */
#define TIM1_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM1 CASCADE1: CASSEL (Bit 0)                               */
#define TIM1_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM1 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM1_CASCADE2  ------------------------------- */
#define TIM1_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM1 CASCADE2: CASSEL (Bit 0)                               */
#define TIM1_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM1 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM2' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM2_CTRL  --------------------------------- */
#define TIM2_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM2 CTRL: ENABLE (Bit 0)                                   */
#define TIM2_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM2 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM2_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM2 CTRL: ACTIVE (Bit 1)                                   */
#define TIM2_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM2 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM2_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM2 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM2_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM2 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM2_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM2 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM2_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM2 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM2_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM2 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM2_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM2 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM2_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM2 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM2_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM2 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM2_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM2 CTRL: STATUS_INV (Bit 8)                               */
#define TIM2_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM2 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM2_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM2 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM2_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM2 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM2_ENABLE  -------------------------------- */
#define TIM2_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM2 ENABLE: ENABLE (Bit 0)                                 */
#define TIM2_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM2 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM2_CSD_CTRL  ------------------------------- */
#define TIM2_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM2 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM2_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM2 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM2_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM2 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM2_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM2 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM2_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM2 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM2_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM2 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM2_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM2 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM2_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM2 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM2_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM2 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM2_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM2 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM2_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM2 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM2_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM2 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM2_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM2 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM2_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM2 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM2_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM2 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM2_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM2 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM2_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM2 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM2_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM2 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM2_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM2 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM2_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM2 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM2_CASCADE0  ------------------------------- */
#define TIM2_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM2 CASCADE0: CASSEL (Bit 0)                               */
#define TIM2_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM2 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM2_CASCADE1  ------------------------------- */
#define TIM2_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM2 CASCADE1: CASSEL (Bit 0)                               */
#define TIM2_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM2 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM2_CASCADE2  ------------------------------- */
#define TIM2_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM2 CASCADE2: CASSEL (Bit 0)                               */
#define TIM2_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM2 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM3' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM3_CTRL  --------------------------------- */
#define TIM3_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM3 CTRL: ENABLE (Bit 0)                                   */
#define TIM3_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM3 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM3_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM3 CTRL: ACTIVE (Bit 1)                                   */
#define TIM3_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM3 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM3_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM3 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM3_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM3 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM3_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM3 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM3_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM3 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM3_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM3 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM3_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM3 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM3_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM3 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM3_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM3 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM3_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM3 CTRL: STATUS_INV (Bit 8)                               */
#define TIM3_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM3 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM3_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM3 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM3_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM3 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM3_ENABLE  -------------------------------- */
#define TIM3_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM3 ENABLE: ENABLE (Bit 0)                                 */
#define TIM3_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM3 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM3_CSD_CTRL  ------------------------------- */
#define TIM3_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM3 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM3_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM3 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM3_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM3 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM3_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM3 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM3_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM3 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM3_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM3 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM3_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM3 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM3_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM3 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM3_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM3 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM3_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM3 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM3_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM3 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM3_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM3 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM3_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM3 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM3_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM3 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM3_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM3 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM3_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM3 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM3_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM3 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM3_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM3 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM3_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM3 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM3_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM3 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM3_CASCADE0  ------------------------------- */
#define TIM3_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM3 CASCADE0: CASSEL (Bit 0)                               */
#define TIM3_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM3 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM3_CASCADE1  ------------------------------- */
#define TIM3_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM3 CASCADE1: CASSEL (Bit 0)                               */
#define TIM3_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM3 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM3_CASCADE2  ------------------------------- */
#define TIM3_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM3 CASCADE2: CASSEL (Bit 0)                               */
#define TIM3_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM3 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM4' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM4_CTRL  --------------------------------- */
#define TIM4_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM4 CTRL: ENABLE (Bit 0)                                   */
#define TIM4_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM4 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM4_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM4 CTRL: ACTIVE (Bit 1)                                   */
#define TIM4_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM4 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM4_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM4 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM4_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM4 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM4_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM4 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM4_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM4 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM4_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM4 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM4_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM4 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM4_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM4 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM4_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM4 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM4_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM4 CTRL: STATUS_INV (Bit 8)                               */
#define TIM4_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM4 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM4_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM4 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM4_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM4 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM4_ENABLE  -------------------------------- */
#define TIM4_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM4 ENABLE: ENABLE (Bit 0)                                 */
#define TIM4_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM4 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM4_CSD_CTRL  ------------------------------- */
#define TIM4_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM4 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM4_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM4 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM4_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM4 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM4_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM4 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM4_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM4 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM4_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM4 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM4_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM4 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM4_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM4 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM4_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM4 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM4_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM4 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM4_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM4 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM4_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM4 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM4_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM4 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM4_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM4 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM4_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM4 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM4_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM4 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM4_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM4 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM4_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM4 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM4_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM4 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM4_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM4 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM4_CASCADE0  ------------------------------- */
#define TIM4_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM4 CASCADE0: CASSEL (Bit 0)                               */
#define TIM4_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM4 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM4_CASCADE1  ------------------------------- */
#define TIM4_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM4 CASCADE1: CASSEL (Bit 0)                               */
#define TIM4_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM4 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM4_CASCADE2  ------------------------------- */
#define TIM4_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM4 CASCADE2: CASSEL (Bit 0)                               */
#define TIM4_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM4 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM5' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM5_CTRL  --------------------------------- */
#define TIM5_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM5 CTRL: ENABLE (Bit 0)                                   */
#define TIM5_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM5 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM5_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM5 CTRL: ACTIVE (Bit 1)                                   */
#define TIM5_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM5 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM5_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM5 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM5_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM5 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM5_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM5 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM5_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM5 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM5_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM5 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM5_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM5 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM5_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM5 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM5_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM5 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM5_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM5 CTRL: STATUS_INV (Bit 8)                               */
#define TIM5_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM5 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM5_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM5 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM5_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM5 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM5_ENABLE  -------------------------------- */
#define TIM5_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM5 ENABLE: ENABLE (Bit 0)                                 */
#define TIM5_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM5 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM5_CSD_CTRL  ------------------------------- */
#define TIM5_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM5 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM5_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM5 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM5_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM5 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM5_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM5 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM5_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM5 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM5_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM5 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM5_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM5 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM5_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM5 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM5_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM5 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM5_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM5 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM5_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM5 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM5_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM5 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM5_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM5 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM5_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM5 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM5_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM5 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM5_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM5 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM5_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM5 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM5_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM5 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM5_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM5 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM5_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM5 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM5_CASCADE0  ------------------------------- */
#define TIM5_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM5 CASCADE0: CASSEL (Bit 0)                               */
#define TIM5_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM5 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM5_CASCADE1  ------------------------------- */
#define TIM5_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM5 CASCADE1: CASSEL (Bit 0)                               */
#define TIM5_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM5 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM5_CASCADE2  ------------------------------- */
#define TIM5_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM5 CASCADE2: CASSEL (Bit 0)                               */
#define TIM5_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM5 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM6' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM6_CTRL  --------------------------------- */
#define TIM6_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM6 CTRL: ENABLE (Bit 0)                                   */
#define TIM6_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM6 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM6_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM6 CTRL: ACTIVE (Bit 1)                                   */
#define TIM6_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM6 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM6_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM6 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM6_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM6 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM6_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM6 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM6_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM6 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM6_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM6 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM6_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM6 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM6_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM6 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM6_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM6 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM6_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM6 CTRL: STATUS_INV (Bit 8)                               */
#define TIM6_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM6 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM6_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM6 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM6_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM6 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM6_ENABLE  -------------------------------- */
#define TIM6_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM6 ENABLE: ENABLE (Bit 0)                                 */
#define TIM6_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM6 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM6_CSD_CTRL  ------------------------------- */
#define TIM6_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM6 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM6_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM6 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM6_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM6 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM6_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM6 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM6_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM6 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM6_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM6 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM6_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM6 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM6_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM6 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM6_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM6 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM6_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM6 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM6_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM6 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM6_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM6 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM6_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM6 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM6_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM6 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM6_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM6 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM6_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM6 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM6_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM6 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM6_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM6 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM6_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM6 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM6_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM6 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM6_CASCADE0  ------------------------------- */
#define TIM6_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM6 CASCADE0: CASSEL (Bit 0)                               */
#define TIM6_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM6 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM6_CASCADE1  ------------------------------- */
#define TIM6_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM6 CASCADE1: CASSEL (Bit 0)                               */
#define TIM6_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM6 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM6_CASCADE2  ------------------------------- */
#define TIM6_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM6 CASCADE2: CASSEL (Bit 0)                               */
#define TIM6_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM6 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM7' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM7_CTRL  --------------------------------- */
#define TIM7_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM7 CTRL: ENABLE (Bit 0)                                   */
#define TIM7_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM7 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM7_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM7 CTRL: ACTIVE (Bit 1)                                   */
#define TIM7_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM7 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM7_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM7 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM7_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM7 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM7_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM7 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM7_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM7 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM7_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM7 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM7_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM7 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM7_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM7 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM7_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM7 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM7_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM7 CTRL: STATUS_INV (Bit 8)                               */
#define TIM7_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM7 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM7_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM7 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM7_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM7 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM7_ENABLE  -------------------------------- */
#define TIM7_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM7 ENABLE: ENABLE (Bit 0)                                 */
#define TIM7_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM7 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM7_CSD_CTRL  ------------------------------- */
#define TIM7_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM7 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM7_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM7 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM7_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM7 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM7_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM7 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM7_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM7 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM7_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM7 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM7_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM7 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM7_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM7 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM7_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM7 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM7_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM7 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM7_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM7 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM7_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM7 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM7_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM7 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM7_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM7 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM7_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM7 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM7_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM7 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM7_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM7 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM7_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM7 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM7_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM7 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM7_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM7 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM7_CASCADE0  ------------------------------- */
#define TIM7_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM7 CASCADE0: CASSEL (Bit 0)                               */
#define TIM7_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM7 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM7_CASCADE1  ------------------------------- */
#define TIM7_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM7 CASCADE1: CASSEL (Bit 0)                               */
#define TIM7_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM7 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM7_CASCADE2  ------------------------------- */
#define TIM7_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM7 CASCADE2: CASSEL (Bit 0)                               */
#define TIM7_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM7 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM8' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM8_CTRL  --------------------------------- */
#define TIM8_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM8 CTRL: ENABLE (Bit 0)                                   */
#define TIM8_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM8 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM8_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM8 CTRL: ACTIVE (Bit 1)                                   */
#define TIM8_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM8 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM8_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM8 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM8_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM8 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM8_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM8 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM8_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM8 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM8_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM8 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM8_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM8 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM8_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM8 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM8_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM8 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM8_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM8 CTRL: STATUS_INV (Bit 8)                               */
#define TIM8_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM8 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM8_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM8 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM8_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM8 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM8_ENABLE  -------------------------------- */
#define TIM8_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM8 ENABLE: ENABLE (Bit 0)                                 */
#define TIM8_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM8 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM8_CSD_CTRL  ------------------------------- */
#define TIM8_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM8 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM8_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM8 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM8_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM8 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM8_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM8 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM8_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM8 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM8_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM8 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM8_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM8 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM8_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM8 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM8_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM8 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM8_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM8 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM8_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM8 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM8_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM8 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM8_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM8 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM8_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM8 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM8_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM8 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM8_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM8 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM8_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM8 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM8_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM8 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM8_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM8 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM8_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM8 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM8_CASCADE0  ------------------------------- */
#define TIM8_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM8 CASCADE0: CASSEL (Bit 0)                               */
#define TIM8_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM8 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM8_CASCADE1  ------------------------------- */
#define TIM8_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM8 CASCADE1: CASSEL (Bit 0)                               */
#define TIM8_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM8 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM8_CASCADE2  ------------------------------- */
#define TIM8_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM8 CASCADE2: CASSEL (Bit 0)                               */
#define TIM8_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM8 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'TIM9' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TIM9_CTRL  --------------------------------- */
#define TIM9_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM9 CTRL: ENABLE (Bit 0)                                   */
#define TIM9_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM9 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM9_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM9 CTRL: ACTIVE (Bit 1)                                   */
#define TIM9_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM9 CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM9_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM9 CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM9_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM9 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM9_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM9 CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM9_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM9 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM9_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM9 CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM9_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM9 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM9_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM9 CTRL: STATUS_SEL (Bit 5)                               */
#define TIM9_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM9 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM9_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM9 CTRL: STATUS_INV (Bit 8)                               */
#define TIM9_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM9 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM9_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM9 CTRL: REQ_STOP (Bit 9)                                 */
#define TIM9_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM9 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM9_ENABLE  -------------------------------- */
#define TIM9_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM9 ENABLE: ENABLE (Bit 0)                                 */
#define TIM9_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM9 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM9_CSD_CTRL  ------------------------------- */
#define TIM9_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM9 CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM9_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM9 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM9_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM9 CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM9_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM9 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM9_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM9 CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM9_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM9 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM9_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM9 CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM9_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM9 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM9_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM9 CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM9_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM9 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM9_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM9 CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM9_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM9 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM9_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM9 CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM9_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM9 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM9_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM9 CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM9_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM9 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM9_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM9 CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM9_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM9 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM9_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM9 CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM9_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM9 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM9_CASCADE0  ------------------------------- */
#define TIM9_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM9 CASCADE0: CASSEL (Bit 0)                               */
#define TIM9_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM9 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM9_CASCADE1  ------------------------------- */
#define TIM9_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM9 CASCADE1: CASSEL (Bit 0)                               */
#define TIM9_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM9 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM9_CASCADE2  ------------------------------- */
#define TIM9_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM9 CASCADE2: CASSEL (Bit 0)                               */
#define TIM9_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM9 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================         struct 'TIM10' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM10_CTRL  --------------------------------- */
#define TIM10_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM10 CTRL: ENABLE (Bit 0)                                  */
#define TIM10_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM10 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM10_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM10 CTRL: ACTIVE (Bit 1)                                  */
#define TIM10_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM10 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM10_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM10 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM10_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM10 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM10_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM10 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM10_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM10 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM10_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM10 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM10_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM10 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM10_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM10 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM10_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM10 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM10_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM10 CTRL: STATUS_INV (Bit 8)                              */
#define TIM10_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM10 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM10_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM10 CTRL: REQ_STOP (Bit 9)                                */
#define TIM10_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM10 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM10_ENABLE  -------------------------------- */
#define TIM10_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM10 ENABLE: ENABLE (Bit 0)                                */
#define TIM10_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM10 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM10_CSD_CTRL  ------------------------------- */
#define TIM10_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM10 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM10_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM10 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM10_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM10 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM10_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM10 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM10_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM10 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM10_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM10 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM10_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM10 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM10_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM10 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM10_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM10 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM10_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM10 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM10_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM10 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM10_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM10 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM10_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM10 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM10_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM10 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM10_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM10 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM10_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM10 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM10_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM10 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM10_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM10 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM10_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM10 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM10_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM10 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM10_CASCADE0  ------------------------------- */
#define TIM10_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM10 CASCADE0: CASSEL (Bit 0)                              */
#define TIM10_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM10 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM10_CASCADE1  ------------------------------- */
#define TIM10_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM10 CASCADE1: CASSEL (Bit 0)                              */
#define TIM10_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM10 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM10_CASCADE2  ------------------------------- */
#define TIM10_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM10 CASCADE2: CASSEL (Bit 0)                              */
#define TIM10_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM10 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM11' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM11_CTRL  --------------------------------- */
#define TIM11_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM11 CTRL: ENABLE (Bit 0)                                  */
#define TIM11_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM11 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM11_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM11 CTRL: ACTIVE (Bit 1)                                  */
#define TIM11_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM11 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM11_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM11 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM11_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM11 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM11_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM11 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM11_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM11 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM11_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM11 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM11_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM11 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM11_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM11 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM11_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM11 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM11_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM11 CTRL: STATUS_INV (Bit 8)                              */
#define TIM11_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM11 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM11_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM11 CTRL: REQ_STOP (Bit 9)                                */
#define TIM11_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM11 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM11_ENABLE  -------------------------------- */
#define TIM11_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM11 ENABLE: ENABLE (Bit 0)                                */
#define TIM11_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM11 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM11_CSD_CTRL  ------------------------------- */
#define TIM11_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM11 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM11_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM11 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM11_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM11 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM11_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM11 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM11_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM11 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM11_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM11 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM11_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM11 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM11_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM11 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM11_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM11 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM11_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM11 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM11_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM11 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM11_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM11 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM11_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM11 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM11_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM11 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM11_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM11 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM11_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM11 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM11_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM11 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM11_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM11 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM11_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM11 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM11_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM11 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM11_CASCADE0  ------------------------------- */
#define TIM11_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM11 CASCADE0: CASSEL (Bit 0)                              */
#define TIM11_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM11 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM11_CASCADE1  ------------------------------- */
#define TIM11_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM11 CASCADE1: CASSEL (Bit 0)                              */
#define TIM11_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM11 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM11_CASCADE2  ------------------------------- */
#define TIM11_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM11 CASCADE2: CASSEL (Bit 0)                              */
#define TIM11_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM11 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM12' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM12_CTRL  --------------------------------- */
#define TIM12_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM12 CTRL: ENABLE (Bit 0)                                  */
#define TIM12_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM12 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM12_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM12 CTRL: ACTIVE (Bit 1)                                  */
#define TIM12_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM12 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM12_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM12 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM12_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM12 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM12_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM12 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM12_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM12 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM12_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM12 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM12_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM12 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM12_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM12 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM12_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM12 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM12_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM12 CTRL: STATUS_INV (Bit 8)                              */
#define TIM12_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM12 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM12_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM12 CTRL: REQ_STOP (Bit 9)                                */
#define TIM12_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM12 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM12_ENABLE  -------------------------------- */
#define TIM12_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM12 ENABLE: ENABLE (Bit 0)                                */
#define TIM12_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM12 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM12_CSD_CTRL  ------------------------------- */
#define TIM12_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM12 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM12_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM12 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM12_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM12 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM12_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM12 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM12_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM12 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM12_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM12 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM12_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM12 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM12_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM12 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM12_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM12 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM12_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM12 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM12_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM12 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM12_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM12 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM12_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM12 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM12_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM12 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM12_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM12 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM12_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM12 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM12_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM12 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM12_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM12 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM12_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM12 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM12_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM12 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM12_CASCADE0  ------------------------------- */
#define TIM12_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM12 CASCADE0: CASSEL (Bit 0)                              */
#define TIM12_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM12 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM12_CASCADE1  ------------------------------- */
#define TIM12_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM12 CASCADE1: CASSEL (Bit 0)                              */
#define TIM12_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM12 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM12_CASCADE2  ------------------------------- */
#define TIM12_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM12 CASCADE2: CASSEL (Bit 0)                              */
#define TIM12_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM12 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM13' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM13_CTRL  --------------------------------- */
#define TIM13_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM13 CTRL: ENABLE (Bit 0)                                  */
#define TIM13_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM13 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM13_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM13 CTRL: ACTIVE (Bit 1)                                  */
#define TIM13_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM13 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM13_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM13 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM13_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM13 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM13_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM13 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM13_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM13 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM13_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM13 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM13_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM13 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM13_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM13 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM13_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM13 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM13_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM13 CTRL: STATUS_INV (Bit 8)                              */
#define TIM13_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM13 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM13_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM13 CTRL: REQ_STOP (Bit 9)                                */
#define TIM13_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM13 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM13_ENABLE  -------------------------------- */
#define TIM13_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM13 ENABLE: ENABLE (Bit 0)                                */
#define TIM13_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM13 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM13_CSD_CTRL  ------------------------------- */
#define TIM13_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM13 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM13_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM13 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM13_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM13 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM13_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM13 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM13_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM13 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM13_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM13 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM13_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM13 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM13_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM13 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM13_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM13 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM13_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM13 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM13_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM13 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM13_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM13 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM13_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM13 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM13_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM13 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM13_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM13 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM13_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM13 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM13_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM13 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM13_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM13 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM13_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM13 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM13_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM13 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM13_CASCADE0  ------------------------------- */
#define TIM13_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM13 CASCADE0: CASSEL (Bit 0)                              */
#define TIM13_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM13 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM13_CASCADE1  ------------------------------- */
#define TIM13_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM13 CASCADE1: CASSEL (Bit 0)                              */
#define TIM13_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM13 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM13_CASCADE2  ------------------------------- */
#define TIM13_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM13 CASCADE2: CASSEL (Bit 0)                              */
#define TIM13_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM13 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM14' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM14_CTRL  --------------------------------- */
#define TIM14_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM14 CTRL: ENABLE (Bit 0)                                  */
#define TIM14_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM14 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM14_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM14 CTRL: ACTIVE (Bit 1)                                  */
#define TIM14_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM14 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM14_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM14 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM14_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM14 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM14_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM14 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM14_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM14 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM14_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM14 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM14_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM14 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM14_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM14 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM14_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM14 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM14_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM14 CTRL: STATUS_INV (Bit 8)                              */
#define TIM14_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM14 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM14_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM14 CTRL: REQ_STOP (Bit 9)                                */
#define TIM14_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM14 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM14_ENABLE  -------------------------------- */
#define TIM14_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM14 ENABLE: ENABLE (Bit 0)                                */
#define TIM14_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM14 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM14_CSD_CTRL  ------------------------------- */
#define TIM14_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM14 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM14_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM14 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM14_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM14 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM14_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM14 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM14_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM14 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM14_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM14 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM14_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM14 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM14_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM14 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM14_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM14 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM14_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM14 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM14_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM14 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM14_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM14 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM14_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM14 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM14_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM14 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM14_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM14 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM14_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM14 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM14_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM14 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM14_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM14 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM14_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM14 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM14_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM14 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM14_CASCADE0  ------------------------------- */
#define TIM14_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM14 CASCADE0: CASSEL (Bit 0)                              */
#define TIM14_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM14 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM14_CASCADE1  ------------------------------- */
#define TIM14_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM14 CASCADE1: CASSEL (Bit 0)                              */
#define TIM14_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM14 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM14_CASCADE2  ------------------------------- */
#define TIM14_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM14 CASCADE2: CASSEL (Bit 0)                              */
#define TIM14_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM14 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM15' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM15_CTRL  --------------------------------- */
#define TIM15_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM15 CTRL: ENABLE (Bit 0)                                  */
#define TIM15_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM15 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM15_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM15 CTRL: ACTIVE (Bit 1)                                  */
#define TIM15_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM15 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM15_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM15 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM15_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM15 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM15_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM15 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM15_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM15 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM15_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM15 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM15_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM15 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM15_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM15 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM15_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM15 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM15_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM15 CTRL: STATUS_INV (Bit 8)                              */
#define TIM15_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM15 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM15_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM15 CTRL: REQ_STOP (Bit 9)                                */
#define TIM15_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM15 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM15_ENABLE  -------------------------------- */
#define TIM15_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM15 ENABLE: ENABLE (Bit 0)                                */
#define TIM15_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM15 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM15_CSD_CTRL  ------------------------------- */
#define TIM15_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM15 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM15_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM15 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM15_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM15 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM15_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM15 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM15_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM15 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM15_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM15 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM15_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM15 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM15_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM15 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM15_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM15 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM15_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM15 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM15_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM15 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM15_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM15 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM15_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM15 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM15_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM15 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM15_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM15 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM15_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM15 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM15_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM15 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM15_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM15 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM15_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM15 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM15_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM15 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM15_CASCADE0  ------------------------------- */
#define TIM15_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM15 CASCADE0: CASSEL (Bit 0)                              */
#define TIM15_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM15 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM15_CASCADE1  ------------------------------- */
#define TIM15_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM15 CASCADE1: CASSEL (Bit 0)                              */
#define TIM15_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM15 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM15_CASCADE2  ------------------------------- */
#define TIM15_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM15 CASCADE2: CASSEL (Bit 0)                              */
#define TIM15_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM15 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM16' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM16_CTRL  --------------------------------- */
#define TIM16_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM16 CTRL: ENABLE (Bit 0)                                  */
#define TIM16_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM16 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM16_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM16 CTRL: ACTIVE (Bit 1)                                  */
#define TIM16_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM16 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM16_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM16 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM16_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM16 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM16_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM16 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM16_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM16 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM16_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM16 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM16_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM16 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM16_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM16 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM16_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM16 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM16_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM16 CTRL: STATUS_INV (Bit 8)                              */
#define TIM16_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM16 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM16_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM16 CTRL: REQ_STOP (Bit 9)                                */
#define TIM16_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM16 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM16_ENABLE  -------------------------------- */
#define TIM16_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM16 ENABLE: ENABLE (Bit 0)                                */
#define TIM16_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM16 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM16_CSD_CTRL  ------------------------------- */
#define TIM16_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM16 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM16_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM16 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM16_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM16 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM16_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM16 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM16_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM16 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM16_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM16 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM16_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM16 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM16_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM16 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM16_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM16 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM16_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM16 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM16_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM16 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM16_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM16 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM16_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM16 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM16_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM16 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM16_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM16 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM16_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM16 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM16_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM16 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM16_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM16 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM16_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM16 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM16_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM16 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM16_CASCADE0  ------------------------------- */
#define TIM16_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM16 CASCADE0: CASSEL (Bit 0)                              */
#define TIM16_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM16 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM16_CASCADE1  ------------------------------- */
#define TIM16_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM16 CASCADE1: CASSEL (Bit 0)                              */
#define TIM16_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM16 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM16_CASCADE2  ------------------------------- */
#define TIM16_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM16 CASCADE2: CASSEL (Bit 0)                              */
#define TIM16_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM16 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM17' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM17_CTRL  --------------------------------- */
#define TIM17_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM17 CTRL: ENABLE (Bit 0)                                  */
#define TIM17_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM17 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM17_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM17 CTRL: ACTIVE (Bit 1)                                  */
#define TIM17_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM17 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM17_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM17 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM17_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM17 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM17_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM17 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM17_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM17 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM17_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM17 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM17_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM17 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM17_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM17 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM17_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM17 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM17_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM17 CTRL: STATUS_INV (Bit 8)                              */
#define TIM17_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM17 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM17_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM17 CTRL: REQ_STOP (Bit 9)                                */
#define TIM17_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM17 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM17_ENABLE  -------------------------------- */
#define TIM17_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM17 ENABLE: ENABLE (Bit 0)                                */
#define TIM17_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM17 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM17_CSD_CTRL  ------------------------------- */
#define TIM17_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM17 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM17_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM17 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM17_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM17 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM17_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM17 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM17_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM17 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM17_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM17 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM17_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM17 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM17_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM17 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM17_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM17 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM17_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM17 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM17_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM17 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM17_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM17 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM17_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM17 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM17_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM17 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM17_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM17 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM17_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM17 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM17_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM17 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM17_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM17 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM17_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM17 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM17_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM17 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM17_CASCADE0  ------------------------------- */
#define TIM17_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM17 CASCADE0: CASSEL (Bit 0)                              */
#define TIM17_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM17 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM17_CASCADE1  ------------------------------- */
#define TIM17_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM17 CASCADE1: CASSEL (Bit 0)                              */
#define TIM17_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM17 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM17_CASCADE2  ------------------------------- */
#define TIM17_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM17 CASCADE2: CASSEL (Bit 0)                              */
#define TIM17_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM17 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM18' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM18_CTRL  --------------------------------- */
#define TIM18_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM18 CTRL: ENABLE (Bit 0)                                  */
#define TIM18_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM18 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM18_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM18 CTRL: ACTIVE (Bit 1)                                  */
#define TIM18_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM18 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM18_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM18 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM18_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM18 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM18_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM18 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM18_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM18 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM18_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM18 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM18_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM18 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM18_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM18 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM18_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM18 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM18_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM18 CTRL: STATUS_INV (Bit 8)                              */
#define TIM18_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM18 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM18_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM18 CTRL: REQ_STOP (Bit 9)                                */
#define TIM18_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM18 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM18_ENABLE  -------------------------------- */
#define TIM18_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM18 ENABLE: ENABLE (Bit 0)                                */
#define TIM18_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM18 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM18_CSD_CTRL  ------------------------------- */
#define TIM18_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM18 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM18_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM18 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM18_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM18 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM18_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM18 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM18_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM18 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM18_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM18 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM18_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM18 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM18_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM18 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM18_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM18 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM18_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM18 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM18_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM18 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM18_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM18 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM18_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM18 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM18_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM18 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM18_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM18 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM18_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM18 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM18_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM18 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM18_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM18 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM18_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM18 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM18_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM18 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM18_CASCADE0  ------------------------------- */
#define TIM18_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM18 CASCADE0: CASSEL (Bit 0)                              */
#define TIM18_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM18 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM18_CASCADE1  ------------------------------- */
#define TIM18_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM18 CASCADE1: CASSEL (Bit 0)                              */
#define TIM18_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM18 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM18_CASCADE2  ------------------------------- */
#define TIM18_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM18 CASCADE2: CASSEL (Bit 0)                              */
#define TIM18_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM18 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM19' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM19_CTRL  --------------------------------- */
#define TIM19_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM19 CTRL: ENABLE (Bit 0)                                  */
#define TIM19_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM19 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM19_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM19 CTRL: ACTIVE (Bit 1)                                  */
#define TIM19_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM19 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM19_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM19 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM19_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM19 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM19_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM19 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM19_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM19 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM19_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM19 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM19_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM19 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM19_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM19 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM19_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM19 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM19_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM19 CTRL: STATUS_INV (Bit 8)                              */
#define TIM19_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM19 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM19_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM19 CTRL: REQ_STOP (Bit 9)                                */
#define TIM19_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM19 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM19_ENABLE  -------------------------------- */
#define TIM19_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM19 ENABLE: ENABLE (Bit 0)                                */
#define TIM19_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM19 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM19_CSD_CTRL  ------------------------------- */
#define TIM19_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM19 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM19_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM19 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM19_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM19 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM19_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM19 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM19_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM19 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM19_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM19 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM19_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM19 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM19_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM19 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM19_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM19 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM19_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM19 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM19_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM19 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM19_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM19 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM19_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM19 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM19_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM19 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM19_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM19 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM19_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM19 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM19_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM19 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM19_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM19 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM19_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM19 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM19_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM19 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM19_CASCADE0  ------------------------------- */
#define TIM19_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM19 CASCADE0: CASSEL (Bit 0)                              */
#define TIM19_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM19 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM19_CASCADE1  ------------------------------- */
#define TIM19_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM19 CASCADE1: CASSEL (Bit 0)                              */
#define TIM19_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM19 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM19_CASCADE2  ------------------------------- */
#define TIM19_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM19 CASCADE2: CASSEL (Bit 0)                              */
#define TIM19_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM19 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM20' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM20_CTRL  --------------------------------- */
#define TIM20_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM20 CTRL: ENABLE (Bit 0)                                  */
#define TIM20_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM20 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM20_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM20 CTRL: ACTIVE (Bit 1)                                  */
#define TIM20_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM20 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM20_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM20 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM20_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM20 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM20_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM20 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM20_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM20 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM20_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM20 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM20_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM20 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM20_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM20 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM20_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM20 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM20_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM20 CTRL: STATUS_INV (Bit 8)                              */
#define TIM20_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM20 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM20_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM20 CTRL: REQ_STOP (Bit 9)                                */
#define TIM20_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM20 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM20_ENABLE  -------------------------------- */
#define TIM20_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM20 ENABLE: ENABLE (Bit 0)                                */
#define TIM20_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM20 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM20_CSD_CTRL  ------------------------------- */
#define TIM20_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM20 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM20_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM20 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM20_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM20 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM20_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM20 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM20_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM20 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM20_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM20 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM20_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM20 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM20_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM20 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM20_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM20 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM20_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM20 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM20_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM20 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM20_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM20 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM20_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM20 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM20_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM20 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM20_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM20 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM20_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM20 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM20_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM20 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM20_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM20 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM20_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM20 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM20_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM20 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM20_CASCADE0  ------------------------------- */
#define TIM20_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM20 CASCADE0: CASSEL (Bit 0)                              */
#define TIM20_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM20 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM20_CASCADE1  ------------------------------- */
#define TIM20_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM20 CASCADE1: CASSEL (Bit 0)                              */
#define TIM20_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM20 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM20_CASCADE2  ------------------------------- */
#define TIM20_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM20 CASCADE2: CASSEL (Bit 0)                              */
#define TIM20_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM20 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM21' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM21_CTRL  --------------------------------- */
#define TIM21_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM21 CTRL: ENABLE (Bit 0)                                  */
#define TIM21_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM21 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM21_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM21 CTRL: ACTIVE (Bit 1)                                  */
#define TIM21_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM21 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM21_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM21 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM21_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM21 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM21_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM21 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM21_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM21 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM21_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM21 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM21_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM21 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM21_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM21 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM21_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM21 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM21_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM21 CTRL: STATUS_INV (Bit 8)                              */
#define TIM21_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM21 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM21_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM21 CTRL: REQ_STOP (Bit 9)                                */
#define TIM21_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM21 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM21_ENABLE  -------------------------------- */
#define TIM21_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM21 ENABLE: ENABLE (Bit 0)                                */
#define TIM21_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM21 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM21_CSD_CTRL  ------------------------------- */
#define TIM21_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM21 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM21_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM21 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM21_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM21 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM21_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM21 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM21_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM21 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM21_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM21 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM21_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM21 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM21_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM21 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM21_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM21 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM21_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM21 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM21_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM21 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM21_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM21 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM21_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM21 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM21_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM21 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM21_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM21 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM21_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM21 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM21_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM21 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM21_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM21 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM21_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM21 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM21_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM21 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM21_CASCADE0  ------------------------------- */
#define TIM21_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM21 CASCADE0: CASSEL (Bit 0)                              */
#define TIM21_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM21 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM21_CASCADE1  ------------------------------- */
#define TIM21_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM21 CASCADE1: CASSEL (Bit 0)                              */
#define TIM21_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM21 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM21_CASCADE2  ------------------------------- */
#define TIM21_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM21 CASCADE2: CASSEL (Bit 0)                              */
#define TIM21_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM21 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM22' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM22_CTRL  --------------------------------- */
#define TIM22_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM22 CTRL: ENABLE (Bit 0)                                  */
#define TIM22_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM22 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM22_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM22 CTRL: ACTIVE (Bit 1)                                  */
#define TIM22_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM22 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM22_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM22 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM22_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM22 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM22_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM22 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM22_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM22 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM22_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM22 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM22_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM22 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM22_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM22 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM22_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM22 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM22_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM22 CTRL: STATUS_INV (Bit 8)                              */
#define TIM22_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM22 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM22_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM22 CTRL: REQ_STOP (Bit 9)                                */
#define TIM22_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM22 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM22_ENABLE  -------------------------------- */
#define TIM22_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM22 ENABLE: ENABLE (Bit 0)                                */
#define TIM22_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM22 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM22_CSD_CTRL  ------------------------------- */
#define TIM22_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM22 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM22_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM22 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM22_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM22 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM22_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM22 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM22_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM22 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM22_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM22 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM22_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM22 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM22_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM22 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM22_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM22 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM22_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM22 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM22_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM22 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM22_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM22 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM22_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM22 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM22_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM22 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM22_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM22 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM22_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM22 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM22_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM22 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM22_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM22 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM22_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM22 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM22_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM22 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM22_CASCADE0  ------------------------------- */
#define TIM22_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM22 CASCADE0: CASSEL (Bit 0)                              */
#define TIM22_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM22 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM22_CASCADE1  ------------------------------- */
#define TIM22_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM22 CASCADE1: CASSEL (Bit 0)                              */
#define TIM22_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM22 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM22_CASCADE2  ------------------------------- */
#define TIM22_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM22 CASCADE2: CASSEL (Bit 0)                              */
#define TIM22_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM22 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================         struct 'TIM23' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  TIM23_CTRL  --------------------------------- */
#define TIM23_CTRL_ENABLE_Pos \
  (0UL) /*!< TIM23 CTRL: ENABLE (Bit 0)                                  */
#define TIM23_CTRL_ENABLE_Msk \
  (0x1UL) /*!< TIM23 CTRL: ENABLE (Bitfield-Mask: 0x01)                    */
#define TIM23_CTRL_ACTIVE_Pos \
  (1UL) /*!< TIM23 CTRL: ACTIVE (Bit 1)                                  */
#define TIM23_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM23 CTRL: ACTIVE (Bitfield-Mask: 0x01)                    */
#define TIM23_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM23 CTRL: AUTO_DISABLE (Bit 2)                            */
#define TIM23_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM23 CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)              */
#define TIM23_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM23 CTRL: AUTO_DEACTIVATE (Bit 3)                         */
#define TIM23_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM23 CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)           */
#define TIM23_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM23 CTRL: IRQ_ENB (Bit 4)                                 */
#define TIM23_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM23 CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                   */
#define TIM23_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM23 CTRL: STATUS_SEL (Bit 5)                              */
#define TIM23_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM23 CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                */
#define TIM23_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM23 CTRL: STATUS_INV (Bit 8)                              */
#define TIM23_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM23 CTRL: STATUS_INV (Bitfield-Mask: 0x01)                */
#define TIM23_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM23 CTRL: REQ_STOP (Bit 9)                                */
#define TIM23_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM23 CTRL: REQ_STOP (Bitfield-Mask: 0x01)                  */

/* --------------------------------  TIM23_ENABLE  -------------------------------- */
#define TIM23_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM23 ENABLE: ENABLE (Bit 0)                                */
#define TIM23_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM23 ENABLE: ENABLE (Bitfield-Mask: 0x01)                  */

/* -------------------------------  TIM23_CSD_CTRL  ------------------------------- */
#define TIM23_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM23 CSD_CTRL: CSDEN0 (Bit 0)                              */
#define TIM23_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM23 CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                */
#define TIM23_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM23 CSD_CTRL: CSDINV0 (Bit 1)                             */
#define TIM23_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM23 CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)               */
#define TIM23_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM23 CSD_CTRL: CSDEN1 (Bit 2)                              */
#define TIM23_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM23 CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                */
#define TIM23_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM23 CSD_CTRL: CSDINV1 (Bit 3)                             */
#define TIM23_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM23 CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)               */
#define TIM23_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM23 CSD_CTRL: DCASOP (Bit 4)                              */
#define TIM23_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM23 CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                */
#define TIM23_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM23 CSD_CTRL: CSDTRG0 (Bit 6)                             */
#define TIM23_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM23 CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)               */
#define TIM23_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM23 CSD_CTRL: CSDTRG1 (Bit 7)                             */
#define TIM23_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM23 CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)               */
#define TIM23_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM23 CSD_CTRL: CSDEN2 (Bit 8)                              */
#define TIM23_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM23 CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                */
#define TIM23_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM23 CSD_CTRL: CSDINV2 (Bit 9)                             */
#define TIM23_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM23 CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)               */
#define TIM23_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM23 CSD_CTRL: CSDTRG2 (Bit 10)                            */
#define TIM23_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM23 CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)               */

/* -------------------------------  TIM23_CASCADE0  ------------------------------- */
#define TIM23_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM23 CASCADE0: CASSEL (Bit 0)                              */
#define TIM23_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM23 CASCADE0: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM23_CASCADE1  ------------------------------- */
#define TIM23_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM23 CASCADE1: CASSEL (Bit 0)                              */
#define TIM23_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM23 CASCADE1: CASSEL (Bitfield-Mask: 0xff)                */

/* -------------------------------  TIM23_CASCADE2  ------------------------------- */
#define TIM23_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM23 CASCADE2: CASSEL (Bit 0)                              */
#define TIM23_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM23 CASCADE2: CASSEL (Bitfield-Mask: 0xff)                */

/* ================================================================================ */
/* ================          Group 'UART' Position & Mask          ================ */
/* ================================================================================ */

/* ---------------------------------  UART_ENABLE  -------------------------------- */
#define UART_ENABLE_RXENABLE_Pos \
  (0UL) /*!< UART ENABLE: RXENABLE (Bit 0)                               */
#define UART_ENABLE_RXENABLE_Msk \
  (0x1UL) /*!< UART ENABLE: RXENABLE (Bitfield-Mask: 0x01)                 */
#define UART_ENABLE_TXENABLE_Pos \
  (1UL) /*!< UART ENABLE: TXENABLE (Bit 1)                               */
#define UART_ENABLE_TXENABLE_Msk \
  (0x2UL) /*!< UART ENABLE: TXENABLE (Bitfield-Mask: 0x01)                 */

/* ----------------------------------  UART_CTRL  --------------------------------- */
#define UART_CTRL_PAREN_Pos \
  (0UL) /*!< UART CTRL: PAREN (Bit 0)                                    */
#define UART_CTRL_PAREN_Msk \
  (0x1UL) /*!< UART CTRL: PAREN (Bitfield-Mask: 0x01)                      */
#define UART_CTRL_PAREVEN_Pos \
  (1UL) /*!< UART CTRL: PAREVEN (Bit 1)                                  */
#define UART_CTRL_PAREVEN_Msk \
  (0x2UL) /*!< UART CTRL: PAREVEN (Bitfield-Mask: 0x01)                    */
#define UART_CTRL_PARSTK_Pos \
  (2UL) /*!< UART CTRL: PARSTK (Bit 2)                                   */
#define UART_CTRL_PARSTK_Msk \
  (0x4UL) /*!< UART CTRL: PARSTK (Bitfield-Mask: 0x01)                     */
#define UART_CTRL_STOPBITS_Pos \
  (3UL) /*!< UART CTRL: STOPBITS (Bit 3)                                 */
#define UART_CTRL_STOPBITS_Msk \
  (0x8UL) /*!< UART CTRL: STOPBITS (Bitfield-Mask: 0x01)                   */
#define UART_CTRL_WORDSIZE_Pos \
  (4UL) /*!< UART CTRL: WORDSIZE (Bit 4)                                 */
#define UART_CTRL_WORDSIZE_Msk \
  (0x30UL) /*!< UART CTRL: WORDSIZE (Bitfield-Mask: 0x03)                   */
#define UART_CTRL_LOOPBACK_Pos \
  (6UL) /*!< UART CTRL: LOOPBACK (Bit 6)                                 */
#define UART_CTRL_LOOPBACK_Msk \
  (0x40UL) /*!< UART CTRL: LOOPBACK (Bitfield-Mask: 0x01)                   */
#define UART_CTRL_LOOPBACKBLK_Pos \
  (7UL) /*!< UART CTRL: LOOPBACKBLK (Bit 7)                              */
#define UART_CTRL_LOOPBACKBLK_Msk \
  (0x80UL) /*!< UART CTRL: LOOPBACKBLK (Bitfield-Mask: 0x01)                */
#define UART_CTRL_AUTOCTS_Pos \
  (8UL) /*!< UART CTRL: AUTOCTS (Bit 8)                                  */
#define UART_CTRL_AUTOCTS_Msk \
  (0x100UL) /*!< UART CTRL: AUTOCTS (Bitfield-Mask: 0x01)                    */
#define UART_CTRL_DEFRTS_Pos \
  (9UL) /*!< UART CTRL: DEFRTS (Bit 9)                                   */
#define UART_CTRL_DEFRTS_Msk \
  (0x200UL) /*!< UART CTRL: DEFRTS (Bitfield-Mask: 0x01)                     */
#define UART_CTRL_AUTORTS_Pos \
  (10UL) /*!< UART CTRL: AUTORTS (Bit 10)                                 */
#define UART_CTRL_AUTORTS_Msk \
  (0x400UL) /*!< UART CTRL: AUTORTS (Bitfield-Mask: 0x01)                    */
#define UART_CTRL_BAUD8_Pos \
  (11UL) /*!< UART CTRL: BAUD8 (Bit 11)                                   */
#define UART_CTRL_BAUD8_Msk \
  (0x800UL) /*!< UART CTRL: BAUD8 (Bitfield-Mask: 0x01)                      */

/* --------------------------------  UART_CLKSCALE  ------------------------------- */
#define UART_CLKSCALE_FRAC_Pos \
  (0UL) /*!< UART CLKSCALE: FRAC (Bit 0)                                 */
#define UART_CLKSCALE_FRAC_Msk \
  (0x3fUL) /*!< UART CLKSCALE: FRAC (Bitfield-Mask: 0x3f)                   */
#define UART_CLKSCALE_INT_Pos \
  (6UL) /*!< UART CLKSCALE: INT (Bit 6)                                  */
#define UART_CLKSCALE_INT_Msk \
  (0xffffc0UL) /*!< UART CLKSCALE: INT (Bitfield-Mask: 0x3ffff)                 */
#define UART_CLKSCALE_RESET_Pos \
  (31UL) /*!< UART CLKSCALE: RESET (Bit 31)                               */
#define UART_CLKSCALE_RESET_Msk \
  (0x80000000UL) /*!< UART CLKSCALE: RESET (Bitfield-Mask: 0x01)                  */

/* --------------------------------  UART_RXSTATUS  ------------------------------- */
#define UART_RXSTATUS_RDAVL_Pos \
  (0UL) /*!< UART RXSTATUS: RDAVL (Bit 0)                                */
#define UART_RXSTATUS_RDAVL_Msk \
  (0x1UL) /*!< UART RXSTATUS: RDAVL (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RDNFULL_Pos \
  (1UL) /*!< UART RXSTATUS: RDNFULL (Bit 1)                              */
#define UART_RXSTATUS_RDNFULL_Msk \
  (0x2UL) /*!< UART RXSTATUS: RDNFULL (Bitfield-Mask: 0x01)                */
#define UART_RXSTATUS_RXBUSY_Pos \
  (2UL) /*!< UART RXSTATUS: RXBUSY (Bit 2)                               */
#define UART_RXSTATUS_RXBUSY_Msk \
  (0x4UL) /*!< UART RXSTATUS: RXBUSY (Bitfield-Mask: 0x01)                 */
#define UART_RXSTATUS_RXTO_Pos \
  (3UL) /*!< UART RXSTATUS: RXTO (Bit 3)                                 */
#define UART_RXSTATUS_RXTO_Msk \
  (0x8UL) /*!< UART RXSTATUS: RXTO (Bitfield-Mask: 0x01)                   */
#define UART_RXSTATUS_RXOVR_Pos \
  (4UL) /*!< UART RXSTATUS: RXOVR (Bit 4)                                */
#define UART_RXSTATUS_RXOVR_Msk \
  (0x10UL) /*!< UART RXSTATUS: RXOVR (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RXFRM_Pos \
  (5UL) /*!< UART RXSTATUS: RXFRM (Bit 5)                                */
#define UART_RXSTATUS_RXFRM_Msk \
  (0x20UL) /*!< UART RXSTATUS: RXFRM (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RXPAR_Pos \
  (6UL) /*!< UART RXSTATUS: RXPAR (Bit 6)                                */
#define UART_RXSTATUS_RXPAR_Msk \
  (0x40UL) /*!< UART RXSTATUS: RXPAR (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RXBRK_Pos \
  (7UL) /*!< UART RXSTATUS: RXBRK (Bit 7)                                */
#define UART_RXSTATUS_RXBRK_Msk \
  (0x80UL) /*!< UART RXSTATUS: RXBRK (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RXBUSYBRK_Pos \
  (8UL) /*!< UART RXSTATUS: RXBUSYBRK (Bit 8)                            */
#define UART_RXSTATUS_RXBUSYBRK_Msk \
  (0x100UL) /*!< UART RXSTATUS: RXBUSYBRK (Bitfield-Mask: 0x01)              */
#define UART_RXSTATUS_RXADDR9_Pos \
  (9UL) /*!< UART RXSTATUS: RXADDR9 (Bit 9)                              */
#define UART_RXSTATUS_RXADDR9_Msk \
  (0x200UL) /*!< UART RXSTATUS: RXADDR9 (Bitfield-Mask: 0x01)                */
#define UART_RXSTATUS_RXRTSN_Pos \
  (15UL) /*!< UART RXSTATUS: RXRTSN (Bit 15)                              */
#define UART_RXSTATUS_RXRTSN_Msk \
  (0x8000UL) /*!< UART RXSTATUS: RXRTSN (Bitfield-Mask: 0x01)                 */

/* --------------------------------  UART_TXSTATUS  ------------------------------- */
#define UART_TXSTATUS_WRRDY_Pos \
  (0UL) /*!< UART TXSTATUS: WRRDY (Bit 0)                                */
#define UART_TXSTATUS_WRRDY_Msk \
  (0x1UL) /*!< UART TXSTATUS: WRRDY (Bitfield-Mask: 0x01)                  */
#define UART_TXSTATUS_WRBUSY_Pos \
  (1UL) /*!< UART TXSTATUS: WRBUSY (Bit 1)                               */
#define UART_TXSTATUS_WRBUSY_Msk \
  (0x2UL) /*!< UART TXSTATUS: WRBUSY (Bitfield-Mask: 0x01)                 */
#define UART_TXSTATUS_TXBUSY_Pos \
  (2UL) /*!< UART TXSTATUS: TXBUSY (Bit 2)                               */
#define UART_TXSTATUS_TXBUSY_Msk \
  (0x4UL) /*!< UART TXSTATUS: TXBUSY (Bitfield-Mask: 0x01)                 */
#define UART_TXSTATUS_WRLOST_Pos \
  (3UL) /*!< UART TXSTATUS: WRLOST (Bit 3)                               */
#define UART_TXSTATUS_WRLOST_Msk \
  (0x8UL) /*!< UART TXSTATUS: WRLOST (Bitfield-Mask: 0x01)                 */
#define UART_TXSTATUS_TXCTSN_Pos \
  (15UL) /*!< UART TXSTATUS: TXCTSN (Bit 15)                              */
#define UART_TXSTATUS_TXCTSN_Msk \
  (0x8000UL) /*!< UART TXSTATUS: TXCTSN (Bitfield-Mask: 0x01)                 */

/* --------------------------------  UART_FIFO_CLR  ------------------------------- */
#define UART_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< UART FIFO_CLR: RXFIFO (Bit 0)                               */
#define UART_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< UART FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define UART_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< UART FIFO_CLR: TXFIFO (Bit 1)                               */
#define UART_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< UART FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* --------------------------------  UART_IRQ_ENB  -------------------------------- */
#define UART_IRQ_ENB_IRQ_RX_Pos \
  (0UL) /*!< UART IRQ_ENB: IRQ_RX (Bit 0)                                */
#define UART_IRQ_ENB_IRQ_RX_Msk \
  (0x1UL) /*!< UART IRQ_ENB: IRQ_RX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_ENB_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART IRQ_ENB: IRQ_RX_STATUS (Bit 1)                         */
#define UART_IRQ_ENB_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART IRQ_ENB: IRQ_RX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_ENB_IRQ_RX_TO_Pos \
  (2UL) /*!< UART IRQ_ENB: IRQ_RX_TO (Bit 2)                             */
#define UART_IRQ_ENB_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART IRQ_ENB: IRQ_RX_TO (Bitfield-Mask: 0x01)               */
#define UART_IRQ_ENB_IRQ_TX_Pos \
  (4UL) /*!< UART IRQ_ENB: IRQ_TX (Bit 4)                                */
#define UART_IRQ_ENB_IRQ_TX_Msk \
  (0x10UL) /*!< UART IRQ_ENB: IRQ_TX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_ENB_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART IRQ_ENB: IRQ_TX_STATUS (Bit 5)                         */
#define UART_IRQ_ENB_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART IRQ_ENB: IRQ_TX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_ENB_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART IRQ_ENB: IRQ_TX_EMPTY (Bit 6)                          */
#define UART_IRQ_ENB_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART IRQ_ENB: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)            */
#define UART_IRQ_ENB_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART IRQ_ENB: IRQ_TX_CTS (Bit 7)                            */
#define UART_IRQ_ENB_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART IRQ_ENB: IRQ_TX_CTS (Bitfield-Mask: 0x01)              */

/* --------------------------------  UART_IRQ_RAW  -------------------------------- */
#define UART_IRQ_RAW_IRQ_RX_Pos \
  (0UL) /*!< UART IRQ_RAW: IRQ_RX (Bit 0)                                */
#define UART_IRQ_RAW_IRQ_RX_Msk \
  (0x1UL) /*!< UART IRQ_RAW: IRQ_RX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_RAW_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART IRQ_RAW: IRQ_RX_STATUS (Bit 1)                         */
#define UART_IRQ_RAW_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART IRQ_RAW: IRQ_RX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_RAW_IRQ_RX_TO_Pos \
  (2UL) /*!< UART IRQ_RAW: IRQ_RX_TO (Bit 2)                             */
#define UART_IRQ_RAW_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART IRQ_RAW: IRQ_RX_TO (Bitfield-Mask: 0x01)               */
#define UART_IRQ_RAW_IRQ_TX_Pos \
  (4UL) /*!< UART IRQ_RAW: IRQ_TX (Bit 4)                                */
#define UART_IRQ_RAW_IRQ_TX_Msk \
  (0x10UL) /*!< UART IRQ_RAW: IRQ_TX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_RAW_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART IRQ_RAW: IRQ_TX_STATUS (Bit 5)                         */
#define UART_IRQ_RAW_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART IRQ_RAW: IRQ_TX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_RAW_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART IRQ_RAW: IRQ_TX_EMPTY (Bit 6)                          */
#define UART_IRQ_RAW_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART IRQ_RAW: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)            */
#define UART_IRQ_RAW_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART IRQ_RAW: IRQ_TX_CTS (Bit 7)                            */
#define UART_IRQ_RAW_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART IRQ_RAW: IRQ_TX_CTS (Bitfield-Mask: 0x01)              */

/* --------------------------------  UART_IRQ_END  -------------------------------- */
#define UART_IRQ_END_IRQ_RX_Pos \
  (0UL) /*!< UART IRQ_END: IRQ_RX (Bit 0)                                */
#define UART_IRQ_END_IRQ_RX_Msk \
  (0x1UL) /*!< UART IRQ_END: IRQ_RX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_END_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART IRQ_END: IRQ_RX_STATUS (Bit 1)                         */
#define UART_IRQ_END_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART IRQ_END: IRQ_RX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_END_IRQ_RX_TO_Pos \
  (2UL) /*!< UART IRQ_END: IRQ_RX_TO (Bit 2)                             */
#define UART_IRQ_END_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART IRQ_END: IRQ_RX_TO (Bitfield-Mask: 0x01)               */
#define UART_IRQ_END_IRQ_TX_Pos \
  (4UL) /*!< UART IRQ_END: IRQ_TX (Bit 4)                                */
#define UART_IRQ_END_IRQ_TX_Msk \
  (0x10UL) /*!< UART IRQ_END: IRQ_TX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_END_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART IRQ_END: IRQ_TX_STATUS (Bit 5)                         */
#define UART_IRQ_END_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART IRQ_END: IRQ_TX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_END_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART IRQ_END: IRQ_TX_EMPTY (Bit 6)                          */
#define UART_IRQ_END_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART IRQ_END: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)            */
#define UART_IRQ_END_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART IRQ_END: IRQ_TX_CTS (Bit 7)                            */
#define UART_IRQ_END_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART IRQ_END: IRQ_TX_CTS (Bitfield-Mask: 0x01)              */

/* --------------------------------  UART_IRQ_CLR  -------------------------------- */
#define UART_IRQ_CLR_IRQ_RX_Pos \
  (0UL) /*!< UART IRQ_CLR: IRQ_RX (Bit 0)                                */
#define UART_IRQ_CLR_IRQ_RX_Msk \
  (0x1UL) /*!< UART IRQ_CLR: IRQ_RX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_CLR_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART IRQ_CLR: IRQ_RX_STATUS (Bit 1)                         */
#define UART_IRQ_CLR_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART IRQ_CLR: IRQ_RX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_CLR_IRQ_RX_TO_Pos \
  (2UL) /*!< UART IRQ_CLR: IRQ_RX_TO (Bit 2)                             */
#define UART_IRQ_CLR_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART IRQ_CLR: IRQ_RX_TO (Bitfield-Mask: 0x01)               */
#define UART_IRQ_CLR_IRQ_TX_Pos \
  (4UL) /*!< UART IRQ_CLR: IRQ_TX (Bit 4)                                */
#define UART_IRQ_CLR_IRQ_TX_Msk \
  (0x10UL) /*!< UART IRQ_CLR: IRQ_TX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_CLR_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART IRQ_CLR: IRQ_TX_STATUS (Bit 5)                         */
#define UART_IRQ_CLR_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART IRQ_CLR: IRQ_TX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_CLR_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART IRQ_CLR: IRQ_TX_EMPTY (Bit 6)                          */
#define UART_IRQ_CLR_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART IRQ_CLR: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)            */
#define UART_IRQ_CLR_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART IRQ_CLR: IRQ_TX_CTS (Bit 7)                            */
#define UART_IRQ_CLR_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART IRQ_CLR: IRQ_TX_CTS (Bitfield-Mask: 0x01)              */

/* ================================================================================ */
/* ================         struct 'UART0' Position & Mask         ================ */
/* ================================================================================ */

/* --------------------------------  UART0_ENABLE  -------------------------------- */
#define UART0_ENABLE_RXENABLE_Pos \
  (0UL) /*!< UART0 ENABLE: RXENABLE (Bit 0)                              */
#define UART0_ENABLE_RXENABLE_Msk \
  (0x1UL) /*!< UART0 ENABLE: RXENABLE (Bitfield-Mask: 0x01)                */
#define UART0_ENABLE_TXENABLE_Pos \
  (1UL) /*!< UART0 ENABLE: TXENABLE (Bit 1)                              */
#define UART0_ENABLE_TXENABLE_Msk \
  (0x2UL) /*!< UART0 ENABLE: TXENABLE (Bitfield-Mask: 0x01)                */

/* ---------------------------------  UART0_CTRL  --------------------------------- */
#define UART0_CTRL_PAREN_Pos \
  (0UL) /*!< UART0 CTRL: PAREN (Bit 0)                                   */
#define UART0_CTRL_PAREN_Msk \
  (0x1UL) /*!< UART0 CTRL: PAREN (Bitfield-Mask: 0x01)                     */
#define UART0_CTRL_PAREVEN_Pos \
  (1UL) /*!< UART0 CTRL: PAREVEN (Bit 1)                                 */
#define UART0_CTRL_PAREVEN_Msk \
  (0x2UL) /*!< UART0 CTRL: PAREVEN (Bitfield-Mask: 0x01)                   */
#define UART0_CTRL_PARSTK_Pos \
  (2UL) /*!< UART0 CTRL: PARSTK (Bit 2)                                  */
#define UART0_CTRL_PARSTK_Msk \
  (0x4UL) /*!< UART0 CTRL: PARSTK (Bitfield-Mask: 0x01)                    */
#define UART0_CTRL_STOPBITS_Pos \
  (3UL) /*!< UART0 CTRL: STOPBITS (Bit 3)                                */
#define UART0_CTRL_STOPBITS_Msk \
  (0x8UL) /*!< UART0 CTRL: STOPBITS (Bitfield-Mask: 0x01)                  */
#define UART0_CTRL_WORDSIZE_Pos \
  (4UL) /*!< UART0 CTRL: WORDSIZE (Bit 4)                                */
#define UART0_CTRL_WORDSIZE_Msk \
  (0x30UL) /*!< UART0 CTRL: WORDSIZE (Bitfield-Mask: 0x03)                  */
#define UART0_CTRL_LOOPBACK_Pos \
  (6UL) /*!< UART0 CTRL: LOOPBACK (Bit 6)                                */
#define UART0_CTRL_LOOPBACK_Msk \
  (0x40UL) /*!< UART0 CTRL: LOOPBACK (Bitfield-Mask: 0x01)                  */
#define UART0_CTRL_LOOPBACKBLK_Pos \
  (7UL) /*!< UART0 CTRL: LOOPBACKBLK (Bit 7)                             */
#define UART0_CTRL_LOOPBACKBLK_Msk \
  (0x80UL) /*!< UART0 CTRL: LOOPBACKBLK (Bitfield-Mask: 0x01)               */
#define UART0_CTRL_AUTOCTS_Pos \
  (8UL) /*!< UART0 CTRL: AUTOCTS (Bit 8)                                 */
#define UART0_CTRL_AUTOCTS_Msk \
  (0x100UL) /*!< UART0 CTRL: AUTOCTS (Bitfield-Mask: 0x01)                   */
#define UART0_CTRL_DEFRTS_Pos \
  (9UL) /*!< UART0 CTRL: DEFRTS (Bit 9)                                  */
#define UART0_CTRL_DEFRTS_Msk \
  (0x200UL) /*!< UART0 CTRL: DEFRTS (Bitfield-Mask: 0x01)                    */
#define UART0_CTRL_AUTORTS_Pos \
  (10UL) /*!< UART0 CTRL: AUTORTS (Bit 10)                                */
#define UART0_CTRL_AUTORTS_Msk \
  (0x400UL) /*!< UART0 CTRL: AUTORTS (Bitfield-Mask: 0x01)                   */
#define UART0_CTRL_BAUD8_Pos \
  (11UL) /*!< UART0 CTRL: BAUD8 (Bit 11)                                  */
#define UART0_CTRL_BAUD8_Msk \
  (0x800UL) /*!< UART0 CTRL: BAUD8 (Bitfield-Mask: 0x01)                     */

/* -------------------------------  UART0_CLKSCALE  ------------------------------- */
#define UART0_CLKSCALE_FRAC_Pos \
  (0UL) /*!< UART0 CLKSCALE: FRAC (Bit 0)                                */
#define UART0_CLKSCALE_FRAC_Msk \
  (0x3fUL) /*!< UART0 CLKSCALE: FRAC (Bitfield-Mask: 0x3f)                  */
#define UART0_CLKSCALE_INT_Pos \
  (6UL) /*!< UART0 CLKSCALE: INT (Bit 6)                                 */
#define UART0_CLKSCALE_INT_Msk \
  (0xffffc0UL) /*!< UART0 CLKSCALE: INT (Bitfield-Mask: 0x3ffff)                */
#define UART0_CLKSCALE_RESET_Pos \
  (31UL) /*!< UART0 CLKSCALE: RESET (Bit 31)                              */
#define UART0_CLKSCALE_RESET_Msk \
  (0x80000000UL) /*!< UART0 CLKSCALE: RESET (Bitfield-Mask: 0x01)                 */

/* -------------------------------  UART0_RXSTATUS  ------------------------------- */
#define UART0_RXSTATUS_RDAVL_Pos \
  (0UL) /*!< UART0 RXSTATUS: RDAVL (Bit 0)                               */
#define UART0_RXSTATUS_RDAVL_Msk \
  (0x1UL) /*!< UART0 RXSTATUS: RDAVL (Bitfield-Mask: 0x01)                 */
#define UART0_RXSTATUS_RDNFULL_Pos \
  (1UL) /*!< UART0 RXSTATUS: RDNFULL (Bit 1)                             */
#define UART0_RXSTATUS_RDNFULL_Msk \
  (0x2UL) /*!< UART0 RXSTATUS: RDNFULL (Bitfield-Mask: 0x01)               */
#define UART0_RXSTATUS_RXBUSY_Pos \
  (2UL) /*!< UART0 RXSTATUS: RXBUSY (Bit 2)                              */
#define UART0_RXSTATUS_RXBUSY_Msk \
  (0x4UL) /*!< UART0 RXSTATUS: RXBUSY (Bitfield-Mask: 0x01)                */
#define UART0_RXSTATUS_RXTO_Pos \
  (3UL) /*!< UART0 RXSTATUS: RXTO (Bit 3)                                */
#define UART0_RXSTATUS_RXTO_Msk \
  (0x8UL) /*!< UART0 RXSTATUS: RXTO (Bitfield-Mask: 0x01)                  */
#define UART0_RXSTATUS_RXOVR_Pos \
  (4UL) /*!< UART0 RXSTATUS: RXOVR (Bit 4)                               */
#define UART0_RXSTATUS_RXOVR_Msk \
  (0x10UL) /*!< UART0 RXSTATUS: RXOVR (Bitfield-Mask: 0x01)                 */
#define UART0_RXSTATUS_RXFRM_Pos \
  (5UL) /*!< UART0 RXSTATUS: RXFRM (Bit 5)                               */
#define UART0_RXSTATUS_RXFRM_Msk \
  (0x20UL) /*!< UART0 RXSTATUS: RXFRM (Bitfield-Mask: 0x01)                 */
#define UART0_RXSTATUS_RXPAR_Pos \
  (6UL) /*!< UART0 RXSTATUS: RXPAR (Bit 6)                               */
#define UART0_RXSTATUS_RXPAR_Msk \
  (0x40UL) /*!< UART0 RXSTATUS: RXPAR (Bitfield-Mask: 0x01)                 */
#define UART0_RXSTATUS_RXBRK_Pos \
  (7UL) /*!< UART0 RXSTATUS: RXBRK (Bit 7)                               */
#define UART0_RXSTATUS_RXBRK_Msk \
  (0x80UL) /*!< UART0 RXSTATUS: RXBRK (Bitfield-Mask: 0x01)                 */
#define UART0_RXSTATUS_RXBUSYBRK_Pos \
  (8UL) /*!< UART0 RXSTATUS: RXBUSYBRK (Bit 8)                           */
#define UART0_RXSTATUS_RXBUSYBRK_Msk \
  (0x100UL) /*!< UART0 RXSTATUS: RXBUSYBRK (Bitfield-Mask: 0x01)             */
#define UART0_RXSTATUS_RXADDR9_Pos \
  (9UL) /*!< UART0 RXSTATUS: RXADDR9 (Bit 9)                             */
#define UART0_RXSTATUS_RXADDR9_Msk \
  (0x200UL) /*!< UART0 RXSTATUS: RXADDR9 (Bitfield-Mask: 0x01)               */
#define UART0_RXSTATUS_RXRTSN_Pos \
  (15UL) /*!< UART0 RXSTATUS: RXRTSN (Bit 15)                             */
#define UART0_RXSTATUS_RXRTSN_Msk \
  (0x8000UL) /*!< UART0 RXSTATUS: RXRTSN (Bitfield-Mask: 0x01)                */

/* -------------------------------  UART0_TXSTATUS  ------------------------------- */
#define UART0_TXSTATUS_WRRDY_Pos \
  (0UL) /*!< UART0 TXSTATUS: WRRDY (Bit 0)                               */
#define UART0_TXSTATUS_WRRDY_Msk \
  (0x1UL) /*!< UART0 TXSTATUS: WRRDY (Bitfield-Mask: 0x01)                 */
#define UART0_TXSTATUS_WRBUSY_Pos \
  (1UL) /*!< UART0 TXSTATUS: WRBUSY (Bit 1)                              */
#define UART0_TXSTATUS_WRBUSY_Msk \
  (0x2UL) /*!< UART0 TXSTATUS: WRBUSY (Bitfield-Mask: 0x01)                */
#define UART0_TXSTATUS_TXBUSY_Pos \
  (2UL) /*!< UART0 TXSTATUS: TXBUSY (Bit 2)                              */
#define UART0_TXSTATUS_TXBUSY_Msk \
  (0x4UL) /*!< UART0 TXSTATUS: TXBUSY (Bitfield-Mask: 0x01)                */
#define UART0_TXSTATUS_WRLOST_Pos \
  (3UL) /*!< UART0 TXSTATUS: WRLOST (Bit 3)                              */
#define UART0_TXSTATUS_WRLOST_Msk \
  (0x8UL) /*!< UART0 TXSTATUS: WRLOST (Bitfield-Mask: 0x01)                */
#define UART0_TXSTATUS_TXCTSN_Pos \
  (15UL) /*!< UART0 TXSTATUS: TXCTSN (Bit 15)                             */
#define UART0_TXSTATUS_TXCTSN_Msk \
  (0x8000UL) /*!< UART0 TXSTATUS: TXCTSN (Bitfield-Mask: 0x01)                */

/* -------------------------------  UART0_FIFO_CLR  ------------------------------- */
#define UART0_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< UART0 FIFO_CLR: RXFIFO (Bit 0)                              */
#define UART0_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< UART0 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                */
#define UART0_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< UART0 FIFO_CLR: TXFIFO (Bit 1)                              */
#define UART0_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< UART0 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                */

/* --------------------------------  UART0_IRQ_ENB  ------------------------------- */
#define UART0_IRQ_ENB_IRQ_RX_Pos \
  (0UL) /*!< UART0 IRQ_ENB: IRQ_RX (Bit 0)                               */
#define UART0_IRQ_ENB_IRQ_RX_Msk \
  (0x1UL) /*!< UART0 IRQ_ENB: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART0_IRQ_ENB_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART0 IRQ_ENB: IRQ_RX_STATUS (Bit 1)                        */
#define UART0_IRQ_ENB_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART0 IRQ_ENB: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART0_IRQ_ENB_IRQ_RX_TO_Pos \
  (2UL) /*!< UART0 IRQ_ENB: IRQ_RX_TO (Bit 2)                            */
#define UART0_IRQ_ENB_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART0 IRQ_ENB: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART0_IRQ_ENB_IRQ_TX_Pos \
  (4UL) /*!< UART0 IRQ_ENB: IRQ_TX (Bit 4)                               */
#define UART0_IRQ_ENB_IRQ_TX_Msk \
  (0x10UL) /*!< UART0 IRQ_ENB: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART0_IRQ_ENB_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART0 IRQ_ENB: IRQ_TX_STATUS (Bit 5)                        */
#define UART0_IRQ_ENB_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART0 IRQ_ENB: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART0_IRQ_ENB_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART0 IRQ_ENB: IRQ_TX_EMPTY (Bit 6)                         */
#define UART0_IRQ_ENB_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART0 IRQ_ENB: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART0_IRQ_ENB_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART0 IRQ_ENB: IRQ_TX_CTS (Bit 7)                           */
#define UART0_IRQ_ENB_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART0 IRQ_ENB: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART0_IRQ_RAW  ------------------------------- */
#define UART0_IRQ_RAW_IRQ_RX_Pos \
  (0UL) /*!< UART0 IRQ_RAW: IRQ_RX (Bit 0)                               */
#define UART0_IRQ_RAW_IRQ_RX_Msk \
  (0x1UL) /*!< UART0 IRQ_RAW: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART0_IRQ_RAW_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART0 IRQ_RAW: IRQ_RX_STATUS (Bit 1)                        */
#define UART0_IRQ_RAW_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART0 IRQ_RAW: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART0_IRQ_RAW_IRQ_RX_TO_Pos \
  (2UL) /*!< UART0 IRQ_RAW: IRQ_RX_TO (Bit 2)                            */
#define UART0_IRQ_RAW_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART0 IRQ_RAW: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART0_IRQ_RAW_IRQ_TX_Pos \
  (4UL) /*!< UART0 IRQ_RAW: IRQ_TX (Bit 4)                               */
#define UART0_IRQ_RAW_IRQ_TX_Msk \
  (0x10UL) /*!< UART0 IRQ_RAW: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART0_IRQ_RAW_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART0 IRQ_RAW: IRQ_TX_STATUS (Bit 5)                        */
#define UART0_IRQ_RAW_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART0 IRQ_RAW: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART0_IRQ_RAW_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART0 IRQ_RAW: IRQ_TX_EMPTY (Bit 6)                         */
#define UART0_IRQ_RAW_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART0 IRQ_RAW: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART0_IRQ_RAW_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART0 IRQ_RAW: IRQ_TX_CTS (Bit 7)                           */
#define UART0_IRQ_RAW_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART0 IRQ_RAW: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART0_IRQ_END  ------------------------------- */
#define UART0_IRQ_END_IRQ_RX_Pos \
  (0UL) /*!< UART0 IRQ_END: IRQ_RX (Bit 0)                               */
#define UART0_IRQ_END_IRQ_RX_Msk \
  (0x1UL) /*!< UART0 IRQ_END: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART0_IRQ_END_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART0 IRQ_END: IRQ_RX_STATUS (Bit 1)                        */
#define UART0_IRQ_END_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART0 IRQ_END: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART0_IRQ_END_IRQ_RX_TO_Pos \
  (2UL) /*!< UART0 IRQ_END: IRQ_RX_TO (Bit 2)                            */
#define UART0_IRQ_END_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART0 IRQ_END: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART0_IRQ_END_IRQ_TX_Pos \
  (4UL) /*!< UART0 IRQ_END: IRQ_TX (Bit 4)                               */
#define UART0_IRQ_END_IRQ_TX_Msk \
  (0x10UL) /*!< UART0 IRQ_END: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART0_IRQ_END_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART0 IRQ_END: IRQ_TX_STATUS (Bit 5)                        */
#define UART0_IRQ_END_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART0 IRQ_END: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART0_IRQ_END_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART0 IRQ_END: IRQ_TX_EMPTY (Bit 6)                         */
#define UART0_IRQ_END_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART0 IRQ_END: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART0_IRQ_END_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART0 IRQ_END: IRQ_TX_CTS (Bit 7)                           */
#define UART0_IRQ_END_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART0 IRQ_END: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART0_IRQ_CLR  ------------------------------- */
#define UART0_IRQ_CLR_IRQ_RX_Pos \
  (0UL) /*!< UART0 IRQ_CLR: IRQ_RX (Bit 0)                               */
#define UART0_IRQ_CLR_IRQ_RX_Msk \
  (0x1UL) /*!< UART0 IRQ_CLR: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART0_IRQ_CLR_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART0 IRQ_CLR: IRQ_RX_STATUS (Bit 1)                        */
#define UART0_IRQ_CLR_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART0 IRQ_CLR: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART0_IRQ_CLR_IRQ_RX_TO_Pos \
  (2UL) /*!< UART0 IRQ_CLR: IRQ_RX_TO (Bit 2)                            */
#define UART0_IRQ_CLR_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART0 IRQ_CLR: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART0_IRQ_CLR_IRQ_TX_Pos \
  (4UL) /*!< UART0 IRQ_CLR: IRQ_TX (Bit 4)                               */
#define UART0_IRQ_CLR_IRQ_TX_Msk \
  (0x10UL) /*!< UART0 IRQ_CLR: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART0_IRQ_CLR_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART0 IRQ_CLR: IRQ_TX_STATUS (Bit 5)                        */
#define UART0_IRQ_CLR_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART0 IRQ_CLR: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART0_IRQ_CLR_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART0 IRQ_CLR: IRQ_TX_EMPTY (Bit 6)                         */
#define UART0_IRQ_CLR_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART0 IRQ_CLR: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART0_IRQ_CLR_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART0 IRQ_CLR: IRQ_TX_CTS (Bit 7)                           */
#define UART0_IRQ_CLR_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART0 IRQ_CLR: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* ================================================================================ */
/* ================         struct 'UART1' Position & Mask         ================ */
/* ================================================================================ */

/* --------------------------------  UART1_ENABLE  -------------------------------- */
#define UART1_ENABLE_RXENABLE_Pos \
  (0UL) /*!< UART1 ENABLE: RXENABLE (Bit 0)                              */
#define UART1_ENABLE_RXENABLE_Msk \
  (0x1UL) /*!< UART1 ENABLE: RXENABLE (Bitfield-Mask: 0x01)                */
#define UART1_ENABLE_TXENABLE_Pos \
  (1UL) /*!< UART1 ENABLE: TXENABLE (Bit 1)                              */
#define UART1_ENABLE_TXENABLE_Msk \
  (0x2UL) /*!< UART1 ENABLE: TXENABLE (Bitfield-Mask: 0x01)                */

/* ---------------------------------  UART1_CTRL  --------------------------------- */
#define UART1_CTRL_PAREN_Pos \
  (0UL) /*!< UART1 CTRL: PAREN (Bit 0)                                   */
#define UART1_CTRL_PAREN_Msk \
  (0x1UL) /*!< UART1 CTRL: PAREN (Bitfield-Mask: 0x01)                     */
#define UART1_CTRL_PAREVEN_Pos \
  (1UL) /*!< UART1 CTRL: PAREVEN (Bit 1)                                 */
#define UART1_CTRL_PAREVEN_Msk \
  (0x2UL) /*!< UART1 CTRL: PAREVEN (Bitfield-Mask: 0x01)                   */
#define UART1_CTRL_PARSTK_Pos \
  (2UL) /*!< UART1 CTRL: PARSTK (Bit 2)                                  */
#define UART1_CTRL_PARSTK_Msk \
  (0x4UL) /*!< UART1 CTRL: PARSTK (Bitfield-Mask: 0x01)                    */
#define UART1_CTRL_STOPBITS_Pos \
  (3UL) /*!< UART1 CTRL: STOPBITS (Bit 3)                                */
#define UART1_CTRL_STOPBITS_Msk \
  (0x8UL) /*!< UART1 CTRL: STOPBITS (Bitfield-Mask: 0x01)                  */
#define UART1_CTRL_WORDSIZE_Pos \
  (4UL) /*!< UART1 CTRL: WORDSIZE (Bit 4)                                */
#define UART1_CTRL_WORDSIZE_Msk \
  (0x30UL) /*!< UART1 CTRL: WORDSIZE (Bitfield-Mask: 0x03)                  */
#define UART1_CTRL_LOOPBACK_Pos \
  (6UL) /*!< UART1 CTRL: LOOPBACK (Bit 6)                                */
#define UART1_CTRL_LOOPBACK_Msk \
  (0x40UL) /*!< UART1 CTRL: LOOPBACK (Bitfield-Mask: 0x01)                  */
#define UART1_CTRL_LOOPBACKBLK_Pos \
  (7UL) /*!< UART1 CTRL: LOOPBACKBLK (Bit 7)                             */
#define UART1_CTRL_LOOPBACKBLK_Msk \
  (0x80UL) /*!< UART1 CTRL: LOOPBACKBLK (Bitfield-Mask: 0x01)               */
#define UART1_CTRL_AUTOCTS_Pos \
  (8UL) /*!< UART1 CTRL: AUTOCTS (Bit 8)                                 */
#define UART1_CTRL_AUTOCTS_Msk \
  (0x100UL) /*!< UART1 CTRL: AUTOCTS (Bitfield-Mask: 0x01)                   */
#define UART1_CTRL_DEFRTS_Pos \
  (9UL) /*!< UART1 CTRL: DEFRTS (Bit 9)                                  */
#define UART1_CTRL_DEFRTS_Msk \
  (0x200UL) /*!< UART1 CTRL: DEFRTS (Bitfield-Mask: 0x01)                    */
#define UART1_CTRL_AUTORTS_Pos \
  (10UL) /*!< UART1 CTRL: AUTORTS (Bit 10)                                */
#define UART1_CTRL_AUTORTS_Msk \
  (0x400UL) /*!< UART1 CTRL: AUTORTS (Bitfield-Mask: 0x01)                   */
#define UART1_CTRL_BAUD8_Pos \
  (11UL) /*!< UART1 CTRL: BAUD8 (Bit 11)                                  */
#define UART1_CTRL_BAUD8_Msk \
  (0x800UL) /*!< UART1 CTRL: BAUD8 (Bitfield-Mask: 0x01)                     */

/* -------------------------------  UART1_CLKSCALE  ------------------------------- */
#define UART1_CLKSCALE_FRAC_Pos \
  (0UL) /*!< UART1 CLKSCALE: FRAC (Bit 0)                                */
#define UART1_CLKSCALE_FRAC_Msk \
  (0x3fUL) /*!< UART1 CLKSCALE: FRAC (Bitfield-Mask: 0x3f)                  */
#define UART1_CLKSCALE_INT_Pos \
  (6UL) /*!< UART1 CLKSCALE: INT (Bit 6)                                 */
#define UART1_CLKSCALE_INT_Msk \
  (0xffffc0UL) /*!< UART1 CLKSCALE: INT (Bitfield-Mask: 0x3ffff)                */
#define UART1_CLKSCALE_RESET_Pos \
  (31UL) /*!< UART1 CLKSCALE: RESET (Bit 31)                              */
#define UART1_CLKSCALE_RESET_Msk \
  (0x80000000UL) /*!< UART1 CLKSCALE: RESET (Bitfield-Mask: 0x01)                 */

/* -------------------------------  UART1_RXSTATUS  ------------------------------- */
#define UART1_RXSTATUS_RDAVL_Pos \
  (0UL) /*!< UART1 RXSTATUS: RDAVL (Bit 0)                               */
#define UART1_RXSTATUS_RDAVL_Msk \
  (0x1UL) /*!< UART1 RXSTATUS: RDAVL (Bitfield-Mask: 0x01)                 */
#define UART1_RXSTATUS_RDNFULL_Pos \
  (1UL) /*!< UART1 RXSTATUS: RDNFULL (Bit 1)                             */
#define UART1_RXSTATUS_RDNFULL_Msk \
  (0x2UL) /*!< UART1 RXSTATUS: RDNFULL (Bitfield-Mask: 0x01)               */
#define UART1_RXSTATUS_RXBUSY_Pos \
  (2UL) /*!< UART1 RXSTATUS: RXBUSY (Bit 2)                              */
#define UART1_RXSTATUS_RXBUSY_Msk \
  (0x4UL) /*!< UART1 RXSTATUS: RXBUSY (Bitfield-Mask: 0x01)                */
#define UART1_RXSTATUS_RXTO_Pos \
  (3UL) /*!< UART1 RXSTATUS: RXTO (Bit 3)                                */
#define UART1_RXSTATUS_RXTO_Msk \
  (0x8UL) /*!< UART1 RXSTATUS: RXTO (Bitfield-Mask: 0x01)                  */
#define UART1_RXSTATUS_RXOVR_Pos \
  (4UL) /*!< UART1 RXSTATUS: RXOVR (Bit 4)                               */
#define UART1_RXSTATUS_RXOVR_Msk \
  (0x10UL) /*!< UART1 RXSTATUS: RXOVR (Bitfield-Mask: 0x01)                 */
#define UART1_RXSTATUS_RXFRM_Pos \
  (5UL) /*!< UART1 RXSTATUS: RXFRM (Bit 5)                               */
#define UART1_RXSTATUS_RXFRM_Msk \
  (0x20UL) /*!< UART1 RXSTATUS: RXFRM (Bitfield-Mask: 0x01)                 */
#define UART1_RXSTATUS_RXPAR_Pos \
  (6UL) /*!< UART1 RXSTATUS: RXPAR (Bit 6)                               */
#define UART1_RXSTATUS_RXPAR_Msk \
  (0x40UL) /*!< UART1 RXSTATUS: RXPAR (Bitfield-Mask: 0x01)                 */
#define UART1_RXSTATUS_RXBRK_Pos \
  (7UL) /*!< UART1 RXSTATUS: RXBRK (Bit 7)                               */
#define UART1_RXSTATUS_RXBRK_Msk \
  (0x80UL) /*!< UART1 RXSTATUS: RXBRK (Bitfield-Mask: 0x01)                 */
#define UART1_RXSTATUS_RXBUSYBRK_Pos \
  (8UL) /*!< UART1 RXSTATUS: RXBUSYBRK (Bit 8)                           */
#define UART1_RXSTATUS_RXBUSYBRK_Msk \
  (0x100UL) /*!< UART1 RXSTATUS: RXBUSYBRK (Bitfield-Mask: 0x01)             */
#define UART1_RXSTATUS_RXADDR9_Pos \
  (9UL) /*!< UART1 RXSTATUS: RXADDR9 (Bit 9)                             */
#define UART1_RXSTATUS_RXADDR9_Msk \
  (0x200UL) /*!< UART1 RXSTATUS: RXADDR9 (Bitfield-Mask: 0x01)               */
#define UART1_RXSTATUS_RXRTSN_Pos \
  (15UL) /*!< UART1 RXSTATUS: RXRTSN (Bit 15)                             */
#define UART1_RXSTATUS_RXRTSN_Msk \
  (0x8000UL) /*!< UART1 RXSTATUS: RXRTSN (Bitfield-Mask: 0x01)                */

/* -------------------------------  UART1_TXSTATUS  ------------------------------- */
#define UART1_TXSTATUS_WRRDY_Pos \
  (0UL) /*!< UART1 TXSTATUS: WRRDY (Bit 0)                               */
#define UART1_TXSTATUS_WRRDY_Msk \
  (0x1UL) /*!< UART1 TXSTATUS: WRRDY (Bitfield-Mask: 0x01)                 */
#define UART1_TXSTATUS_WRBUSY_Pos \
  (1UL) /*!< UART1 TXSTATUS: WRBUSY (Bit 1)                              */
#define UART1_TXSTATUS_WRBUSY_Msk \
  (0x2UL) /*!< UART1 TXSTATUS: WRBUSY (Bitfield-Mask: 0x01)                */
#define UART1_TXSTATUS_TXBUSY_Pos \
  (2UL) /*!< UART1 TXSTATUS: TXBUSY (Bit 2)                              */
#define UART1_TXSTATUS_TXBUSY_Msk \
  (0x4UL) /*!< UART1 TXSTATUS: TXBUSY (Bitfield-Mask: 0x01)                */
#define UART1_TXSTATUS_WRLOST_Pos \
  (3UL) /*!< UART1 TXSTATUS: WRLOST (Bit 3)                              */
#define UART1_TXSTATUS_WRLOST_Msk \
  (0x8UL) /*!< UART1 TXSTATUS: WRLOST (Bitfield-Mask: 0x01)                */
#define UART1_TXSTATUS_TXCTSN_Pos \
  (15UL) /*!< UART1 TXSTATUS: TXCTSN (Bit 15)                             */
#define UART1_TXSTATUS_TXCTSN_Msk \
  (0x8000UL) /*!< UART1 TXSTATUS: TXCTSN (Bitfield-Mask: 0x01)                */

/* -------------------------------  UART1_FIFO_CLR  ------------------------------- */
#define UART1_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< UART1 FIFO_CLR: RXFIFO (Bit 0)                              */
#define UART1_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< UART1 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                */
#define UART1_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< UART1 FIFO_CLR: TXFIFO (Bit 1)                              */
#define UART1_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< UART1 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                */

/* --------------------------------  UART1_IRQ_ENB  ------------------------------- */
#define UART1_IRQ_ENB_IRQ_RX_Pos \
  (0UL) /*!< UART1 IRQ_ENB: IRQ_RX (Bit 0)                               */
#define UART1_IRQ_ENB_IRQ_RX_Msk \
  (0x1UL) /*!< UART1 IRQ_ENB: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART1_IRQ_ENB_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART1 IRQ_ENB: IRQ_RX_STATUS (Bit 1)                        */
#define UART1_IRQ_ENB_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART1 IRQ_ENB: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART1_IRQ_ENB_IRQ_RX_TO_Pos \
  (2UL) /*!< UART1 IRQ_ENB: IRQ_RX_TO (Bit 2)                            */
#define UART1_IRQ_ENB_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART1 IRQ_ENB: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART1_IRQ_ENB_IRQ_TX_Pos \
  (4UL) /*!< UART1 IRQ_ENB: IRQ_TX (Bit 4)                               */
#define UART1_IRQ_ENB_IRQ_TX_Msk \
  (0x10UL) /*!< UART1 IRQ_ENB: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART1_IRQ_ENB_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART1 IRQ_ENB: IRQ_TX_STATUS (Bit 5)                        */
#define UART1_IRQ_ENB_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART1 IRQ_ENB: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART1_IRQ_ENB_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART1 IRQ_ENB: IRQ_TX_EMPTY (Bit 6)                         */
#define UART1_IRQ_ENB_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART1 IRQ_ENB: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART1_IRQ_ENB_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART1 IRQ_ENB: IRQ_TX_CTS (Bit 7)                           */
#define UART1_IRQ_ENB_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART1 IRQ_ENB: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART1_IRQ_RAW  ------------------------------- */
#define UART1_IRQ_RAW_IRQ_RX_Pos \
  (0UL) /*!< UART1 IRQ_RAW: IRQ_RX (Bit 0)                               */
#define UART1_IRQ_RAW_IRQ_RX_Msk \
  (0x1UL) /*!< UART1 IRQ_RAW: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART1_IRQ_RAW_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART1 IRQ_RAW: IRQ_RX_STATUS (Bit 1)                        */
#define UART1_IRQ_RAW_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART1 IRQ_RAW: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART1_IRQ_RAW_IRQ_RX_TO_Pos \
  (2UL) /*!< UART1 IRQ_RAW: IRQ_RX_TO (Bit 2)                            */
#define UART1_IRQ_RAW_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART1 IRQ_RAW: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART1_IRQ_RAW_IRQ_TX_Pos \
  (4UL) /*!< UART1 IRQ_RAW: IRQ_TX (Bit 4)                               */
#define UART1_IRQ_RAW_IRQ_TX_Msk \
  (0x10UL) /*!< UART1 IRQ_RAW: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART1_IRQ_RAW_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART1 IRQ_RAW: IRQ_TX_STATUS (Bit 5)                        */
#define UART1_IRQ_RAW_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART1 IRQ_RAW: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART1_IRQ_RAW_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART1 IRQ_RAW: IRQ_TX_EMPTY (Bit 6)                         */
#define UART1_IRQ_RAW_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART1 IRQ_RAW: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART1_IRQ_RAW_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART1 IRQ_RAW: IRQ_TX_CTS (Bit 7)                           */
#define UART1_IRQ_RAW_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART1 IRQ_RAW: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART1_IRQ_END  ------------------------------- */
#define UART1_IRQ_END_IRQ_RX_Pos \
  (0UL) /*!< UART1 IRQ_END: IRQ_RX (Bit 0)                               */
#define UART1_IRQ_END_IRQ_RX_Msk \
  (0x1UL) /*!< UART1 IRQ_END: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART1_IRQ_END_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART1 IRQ_END: IRQ_RX_STATUS (Bit 1)                        */
#define UART1_IRQ_END_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART1 IRQ_END: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART1_IRQ_END_IRQ_RX_TO_Pos \
  (2UL) /*!< UART1 IRQ_END: IRQ_RX_TO (Bit 2)                            */
#define UART1_IRQ_END_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART1 IRQ_END: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART1_IRQ_END_IRQ_TX_Pos \
  (4UL) /*!< UART1 IRQ_END: IRQ_TX (Bit 4)                               */
#define UART1_IRQ_END_IRQ_TX_Msk \
  (0x10UL) /*!< UART1 IRQ_END: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART1_IRQ_END_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART1 IRQ_END: IRQ_TX_STATUS (Bit 5)                        */
#define UART1_IRQ_END_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART1 IRQ_END: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART1_IRQ_END_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART1 IRQ_END: IRQ_TX_EMPTY (Bit 6)                         */
#define UART1_IRQ_END_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART1 IRQ_END: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART1_IRQ_END_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART1 IRQ_END: IRQ_TX_CTS (Bit 7)                           */
#define UART1_IRQ_END_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART1 IRQ_END: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART1_IRQ_CLR  ------------------------------- */
#define UART1_IRQ_CLR_IRQ_RX_Pos \
  (0UL) /*!< UART1 IRQ_CLR: IRQ_RX (Bit 0)                               */
#define UART1_IRQ_CLR_IRQ_RX_Msk \
  (0x1UL) /*!< UART1 IRQ_CLR: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART1_IRQ_CLR_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART1 IRQ_CLR: IRQ_RX_STATUS (Bit 1)                        */
#define UART1_IRQ_CLR_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART1 IRQ_CLR: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART1_IRQ_CLR_IRQ_RX_TO_Pos \
  (2UL) /*!< UART1 IRQ_CLR: IRQ_RX_TO (Bit 2)                            */
#define UART1_IRQ_CLR_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART1 IRQ_CLR: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART1_IRQ_CLR_IRQ_TX_Pos \
  (4UL) /*!< UART1 IRQ_CLR: IRQ_TX (Bit 4)                               */
#define UART1_IRQ_CLR_IRQ_TX_Msk \
  (0x10UL) /*!< UART1 IRQ_CLR: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART1_IRQ_CLR_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART1 IRQ_CLR: IRQ_TX_STATUS (Bit 5)                        */
#define UART1_IRQ_CLR_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART1 IRQ_CLR: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART1_IRQ_CLR_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART1 IRQ_CLR: IRQ_TX_EMPTY (Bit 6)                         */
#define UART1_IRQ_CLR_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART1 IRQ_CLR: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART1_IRQ_CLR_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART1 IRQ_CLR: IRQ_TX_CTS (Bit 7)                           */
#define UART1_IRQ_CLR_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART1 IRQ_CLR: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* ================================================================================ */
/* ================         struct 'UART2' Position & Mask         ================ */
/* ================================================================================ */

/* --------------------------------  UART2_ENABLE  -------------------------------- */
#define UART2_ENABLE_RXENABLE_Pos \
  (0UL) /*!< UART2 ENABLE: RXENABLE (Bit 0)                              */
#define UART2_ENABLE_RXENABLE_Msk \
  (0x1UL) /*!< UART2 ENABLE: RXENABLE (Bitfield-Mask: 0x01)                */
#define UART2_ENABLE_TXENABLE_Pos \
  (1UL) /*!< UART2 ENABLE: TXENABLE (Bit 1)                              */
#define UART2_ENABLE_TXENABLE_Msk \
  (0x2UL) /*!< UART2 ENABLE: TXENABLE (Bitfield-Mask: 0x01)                */

/* ---------------------------------  UART2_CTRL  --------------------------------- */
#define UART2_CTRL_PAREN_Pos \
  (0UL) /*!< UART2 CTRL: PAREN (Bit 0)                                   */
#define UART2_CTRL_PAREN_Msk \
  (0x1UL) /*!< UART2 CTRL: PAREN (Bitfield-Mask: 0x01)                     */
#define UART2_CTRL_PAREVEN_Pos \
  (1UL) /*!< UART2 CTRL: PAREVEN (Bit 1)                                 */
#define UART2_CTRL_PAREVEN_Msk \
  (0x2UL) /*!< UART2 CTRL: PAREVEN (Bitfield-Mask: 0x01)                   */
#define UART2_CTRL_PARSTK_Pos \
  (2UL) /*!< UART2 CTRL: PARSTK (Bit 2)                                  */
#define UART2_CTRL_PARSTK_Msk \
  (0x4UL) /*!< UART2 CTRL: PARSTK (Bitfield-Mask: 0x01)                    */
#define UART2_CTRL_STOPBITS_Pos \
  (3UL) /*!< UART2 CTRL: STOPBITS (Bit 3)                                */
#define UART2_CTRL_STOPBITS_Msk \
  (0x8UL) /*!< UART2 CTRL: STOPBITS (Bitfield-Mask: 0x01)                  */
#define UART2_CTRL_WORDSIZE_Pos \
  (4UL) /*!< UART2 CTRL: WORDSIZE (Bit 4)                                */
#define UART2_CTRL_WORDSIZE_Msk \
  (0x30UL) /*!< UART2 CTRL: WORDSIZE (Bitfield-Mask: 0x03)                  */
#define UART2_CTRL_LOOPBACK_Pos \
  (6UL) /*!< UART2 CTRL: LOOPBACK (Bit 6)                                */
#define UART2_CTRL_LOOPBACK_Msk \
  (0x40UL) /*!< UART2 CTRL: LOOPBACK (Bitfield-Mask: 0x01)                  */
#define UART2_CTRL_LOOPBACKBLK_Pos \
  (7UL) /*!< UART2 CTRL: LOOPBACKBLK (Bit 7)                             */
#define UART2_CTRL_LOOPBACKBLK_Msk \
  (0x80UL) /*!< UART2 CTRL: LOOPBACKBLK (Bitfield-Mask: 0x01)               */
#define UART2_CTRL_AUTOCTS_Pos \
  (8UL) /*!< UART2 CTRL: AUTOCTS (Bit 8)                                 */
#define UART2_CTRL_AUTOCTS_Msk \
  (0x100UL) /*!< UART2 CTRL: AUTOCTS (Bitfield-Mask: 0x01)                   */
#define UART2_CTRL_DEFRTS_Pos \
  (9UL) /*!< UART2 CTRL: DEFRTS (Bit 9)                                  */
#define UART2_CTRL_DEFRTS_Msk \
  (0x200UL) /*!< UART2 CTRL: DEFRTS (Bitfield-Mask: 0x01)                    */
#define UART2_CTRL_AUTORTS_Pos \
  (10UL) /*!< UART2 CTRL: AUTORTS (Bit 10)                                */
#define UART2_CTRL_AUTORTS_Msk \
  (0x400UL) /*!< UART2 CTRL: AUTORTS (Bitfield-Mask: 0x01)                   */
#define UART2_CTRL_BAUD8_Pos \
  (11UL) /*!< UART2 CTRL: BAUD8 (Bit 11)                                  */
#define UART2_CTRL_BAUD8_Msk \
  (0x800UL) /*!< UART2 CTRL: BAUD8 (Bitfield-Mask: 0x01)                     */

/* -------------------------------  UART2_CLKSCALE  ------------------------------- */
#define UART2_CLKSCALE_FRAC_Pos \
  (0UL) /*!< UART2 CLKSCALE: FRAC (Bit 0)                                */
#define UART2_CLKSCALE_FRAC_Msk \
  (0x3fUL) /*!< UART2 CLKSCALE: FRAC (Bitfield-Mask: 0x3f)                  */
#define UART2_CLKSCALE_INT_Pos \
  (6UL) /*!< UART2 CLKSCALE: INT (Bit 6)                                 */
#define UART2_CLKSCALE_INT_Msk \
  (0xffffc0UL) /*!< UART2 CLKSCALE: INT (Bitfield-Mask: 0x3ffff)                */
#define UART2_CLKSCALE_RESET_Pos \
  (31UL) /*!< UART2 CLKSCALE: RESET (Bit 31)                              */
#define UART2_CLKSCALE_RESET_Msk \
  (0x80000000UL) /*!< UART2 CLKSCALE: RESET (Bitfield-Mask: 0x01)                 */

/* -------------------------------  UART2_RXSTATUS  ------------------------------- */
#define UART2_RXSTATUS_RDAVL_Pos \
  (0UL) /*!< UART2 RXSTATUS: RDAVL (Bit 0)                               */
#define UART2_RXSTATUS_RDAVL_Msk \
  (0x1UL) /*!< UART2 RXSTATUS: RDAVL (Bitfield-Mask: 0x01)                 */
#define UART2_RXSTATUS_RDNFULL_Pos \
  (1UL) /*!< UART2 RXSTATUS: RDNFULL (Bit 1)                             */
#define UART2_RXSTATUS_RDNFULL_Msk \
  (0x2UL) /*!< UART2 RXSTATUS: RDNFULL (Bitfield-Mask: 0x01)               */
#define UART2_RXSTATUS_RXBUSY_Pos \
  (2UL) /*!< UART2 RXSTATUS: RXBUSY (Bit 2)                              */
#define UART2_RXSTATUS_RXBUSY_Msk \
  (0x4UL) /*!< UART2 RXSTATUS: RXBUSY (Bitfield-Mask: 0x01)                */
#define UART2_RXSTATUS_RXTO_Pos \
  (3UL) /*!< UART2 RXSTATUS: RXTO (Bit 3)                                */
#define UART2_RXSTATUS_RXTO_Msk \
  (0x8UL) /*!< UART2 RXSTATUS: RXTO (Bitfield-Mask: 0x01)                  */
#define UART2_RXSTATUS_RXOVR_Pos \
  (4UL) /*!< UART2 RXSTATUS: RXOVR (Bit 4)                               */
#define UART2_RXSTATUS_RXOVR_Msk \
  (0x10UL) /*!< UART2 RXSTATUS: RXOVR (Bitfield-Mask: 0x01)                 */
#define UART2_RXSTATUS_RXFRM_Pos \
  (5UL) /*!< UART2 RXSTATUS: RXFRM (Bit 5)                               */
#define UART2_RXSTATUS_RXFRM_Msk \
  (0x20UL) /*!< UART2 RXSTATUS: RXFRM (Bitfield-Mask: 0x01)                 */
#define UART2_RXSTATUS_RXPAR_Pos \
  (6UL) /*!< UART2 RXSTATUS: RXPAR (Bit 6)                               */
#define UART2_RXSTATUS_RXPAR_Msk \
  (0x40UL) /*!< UART2 RXSTATUS: RXPAR (Bitfield-Mask: 0x01)                 */
#define UART2_RXSTATUS_RXBRK_Pos \
  (7UL) /*!< UART2 RXSTATUS: RXBRK (Bit 7)                               */
#define UART2_RXSTATUS_RXBRK_Msk \
  (0x80UL) /*!< UART2 RXSTATUS: RXBRK (Bitfield-Mask: 0x01)                 */
#define UART2_RXSTATUS_RXBUSYBRK_Pos \
  (8UL) /*!< UART2 RXSTATUS: RXBUSYBRK (Bit 8)                           */
#define UART2_RXSTATUS_RXBUSYBRK_Msk \
  (0x100UL) /*!< UART2 RXSTATUS: RXBUSYBRK (Bitfield-Mask: 0x01)             */
#define UART2_RXSTATUS_RXADDR9_Pos \
  (9UL) /*!< UART2 RXSTATUS: RXADDR9 (Bit 9)                             */
#define UART2_RXSTATUS_RXADDR9_Msk \
  (0x200UL) /*!< UART2 RXSTATUS: RXADDR9 (Bitfield-Mask: 0x01)               */
#define UART2_RXSTATUS_RXRTSN_Pos \
  (15UL) /*!< UART2 RXSTATUS: RXRTSN (Bit 15)                             */
#define UART2_RXSTATUS_RXRTSN_Msk \
  (0x8000UL) /*!< UART2 RXSTATUS: RXRTSN (Bitfield-Mask: 0x01)                */

/* -------------------------------  UART2_TXSTATUS  ------------------------------- */
#define UART2_TXSTATUS_WRRDY_Pos \
  (0UL) /*!< UART2 TXSTATUS: WRRDY (Bit 0)                               */
#define UART2_TXSTATUS_WRRDY_Msk \
  (0x1UL) /*!< UART2 TXSTATUS: WRRDY (Bitfield-Mask: 0x01)                 */
#define UART2_TXSTATUS_WRBUSY_Pos \
  (1UL) /*!< UART2 TXSTATUS: WRBUSY (Bit 1)                              */
#define UART2_TXSTATUS_WRBUSY_Msk \
  (0x2UL) /*!< UART2 TXSTATUS: WRBUSY (Bitfield-Mask: 0x01)                */
#define UART2_TXSTATUS_TXBUSY_Pos \
  (2UL) /*!< UART2 TXSTATUS: TXBUSY (Bit 2)                              */
#define UART2_TXSTATUS_TXBUSY_Msk \
  (0x4UL) /*!< UART2 TXSTATUS: TXBUSY (Bitfield-Mask: 0x01)                */
#define UART2_TXSTATUS_WRLOST_Pos \
  (3UL) /*!< UART2 TXSTATUS: WRLOST (Bit 3)                              */
#define UART2_TXSTATUS_WRLOST_Msk \
  (0x8UL) /*!< UART2 TXSTATUS: WRLOST (Bitfield-Mask: 0x01)                */
#define UART2_TXSTATUS_TXCTSN_Pos \
  (15UL) /*!< UART2 TXSTATUS: TXCTSN (Bit 15)                             */
#define UART2_TXSTATUS_TXCTSN_Msk \
  (0x8000UL) /*!< UART2 TXSTATUS: TXCTSN (Bitfield-Mask: 0x01)                */

/* -------------------------------  UART2_FIFO_CLR  ------------------------------- */
#define UART2_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< UART2 FIFO_CLR: RXFIFO (Bit 0)                              */
#define UART2_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< UART2 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                */
#define UART2_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< UART2 FIFO_CLR: TXFIFO (Bit 1)                              */
#define UART2_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< UART2 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                */

/* --------------------------------  UART2_IRQ_ENB  ------------------------------- */
#define UART2_IRQ_ENB_IRQ_RX_Pos \
  (0UL) /*!< UART2 IRQ_ENB: IRQ_RX (Bit 0)                               */
#define UART2_IRQ_ENB_IRQ_RX_Msk \
  (0x1UL) /*!< UART2 IRQ_ENB: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART2_IRQ_ENB_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART2 IRQ_ENB: IRQ_RX_STATUS (Bit 1)                        */
#define UART2_IRQ_ENB_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART2 IRQ_ENB: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART2_IRQ_ENB_IRQ_RX_TO_Pos \
  (2UL) /*!< UART2 IRQ_ENB: IRQ_RX_TO (Bit 2)                            */
#define UART2_IRQ_ENB_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART2 IRQ_ENB: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART2_IRQ_ENB_IRQ_TX_Pos \
  (4UL) /*!< UART2 IRQ_ENB: IRQ_TX (Bit 4)                               */
#define UART2_IRQ_ENB_IRQ_TX_Msk \
  (0x10UL) /*!< UART2 IRQ_ENB: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART2_IRQ_ENB_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART2 IRQ_ENB: IRQ_TX_STATUS (Bit 5)                        */
#define UART2_IRQ_ENB_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART2 IRQ_ENB: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART2_IRQ_ENB_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART2 IRQ_ENB: IRQ_TX_EMPTY (Bit 6)                         */
#define UART2_IRQ_ENB_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART2 IRQ_ENB: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART2_IRQ_ENB_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART2 IRQ_ENB: IRQ_TX_CTS (Bit 7)                           */
#define UART2_IRQ_ENB_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART2 IRQ_ENB: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART2_IRQ_RAW  ------------------------------- */
#define UART2_IRQ_RAW_IRQ_RX_Pos \
  (0UL) /*!< UART2 IRQ_RAW: IRQ_RX (Bit 0)                               */
#define UART2_IRQ_RAW_IRQ_RX_Msk \
  (0x1UL) /*!< UART2 IRQ_RAW: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART2_IRQ_RAW_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART2 IRQ_RAW: IRQ_RX_STATUS (Bit 1)                        */
#define UART2_IRQ_RAW_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART2 IRQ_RAW: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART2_IRQ_RAW_IRQ_RX_TO_Pos \
  (2UL) /*!< UART2 IRQ_RAW: IRQ_RX_TO (Bit 2)                            */
#define UART2_IRQ_RAW_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART2 IRQ_RAW: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART2_IRQ_RAW_IRQ_TX_Pos \
  (4UL) /*!< UART2 IRQ_RAW: IRQ_TX (Bit 4)                               */
#define UART2_IRQ_RAW_IRQ_TX_Msk \
  (0x10UL) /*!< UART2 IRQ_RAW: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART2_IRQ_RAW_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART2 IRQ_RAW: IRQ_TX_STATUS (Bit 5)                        */
#define UART2_IRQ_RAW_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART2 IRQ_RAW: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART2_IRQ_RAW_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART2 IRQ_RAW: IRQ_TX_EMPTY (Bit 6)                         */
#define UART2_IRQ_RAW_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART2 IRQ_RAW: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART2_IRQ_RAW_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART2 IRQ_RAW: IRQ_TX_CTS (Bit 7)                           */
#define UART2_IRQ_RAW_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART2 IRQ_RAW: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART2_IRQ_END  ------------------------------- */
#define UART2_IRQ_END_IRQ_RX_Pos \
  (0UL) /*!< UART2 IRQ_END: IRQ_RX (Bit 0)                               */
#define UART2_IRQ_END_IRQ_RX_Msk \
  (0x1UL) /*!< UART2 IRQ_END: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART2_IRQ_END_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART2 IRQ_END: IRQ_RX_STATUS (Bit 1)                        */
#define UART2_IRQ_END_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART2 IRQ_END: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART2_IRQ_END_IRQ_RX_TO_Pos \
  (2UL) /*!< UART2 IRQ_END: IRQ_RX_TO (Bit 2)                            */
#define UART2_IRQ_END_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART2 IRQ_END: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART2_IRQ_END_IRQ_TX_Pos \
  (4UL) /*!< UART2 IRQ_END: IRQ_TX (Bit 4)                               */
#define UART2_IRQ_END_IRQ_TX_Msk \
  (0x10UL) /*!< UART2 IRQ_END: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART2_IRQ_END_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART2 IRQ_END: IRQ_TX_STATUS (Bit 5)                        */
#define UART2_IRQ_END_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART2 IRQ_END: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART2_IRQ_END_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART2 IRQ_END: IRQ_TX_EMPTY (Bit 6)                         */
#define UART2_IRQ_END_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART2 IRQ_END: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART2_IRQ_END_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART2 IRQ_END: IRQ_TX_CTS (Bit 7)                           */
#define UART2_IRQ_END_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART2 IRQ_END: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* --------------------------------  UART2_IRQ_CLR  ------------------------------- */
#define UART2_IRQ_CLR_IRQ_RX_Pos \
  (0UL) /*!< UART2 IRQ_CLR: IRQ_RX (Bit 0)                               */
#define UART2_IRQ_CLR_IRQ_RX_Msk \
  (0x1UL) /*!< UART2 IRQ_CLR: IRQ_RX (Bitfield-Mask: 0x01)                 */
#define UART2_IRQ_CLR_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART2 IRQ_CLR: IRQ_RX_STATUS (Bit 1)                        */
#define UART2_IRQ_CLR_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART2 IRQ_CLR: IRQ_RX_STATUS (Bitfield-Mask: 0x01)          */
#define UART2_IRQ_CLR_IRQ_RX_TO_Pos \
  (2UL) /*!< UART2 IRQ_CLR: IRQ_RX_TO (Bit 2)                            */
#define UART2_IRQ_CLR_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART2 IRQ_CLR: IRQ_RX_TO (Bitfield-Mask: 0x01)              */
#define UART2_IRQ_CLR_IRQ_TX_Pos \
  (4UL) /*!< UART2 IRQ_CLR: IRQ_TX (Bit 4)                               */
#define UART2_IRQ_CLR_IRQ_TX_Msk \
  (0x10UL) /*!< UART2 IRQ_CLR: IRQ_TX (Bitfield-Mask: 0x01)                 */
#define UART2_IRQ_CLR_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART2 IRQ_CLR: IRQ_TX_STATUS (Bit 5)                        */
#define UART2_IRQ_CLR_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART2 IRQ_CLR: IRQ_TX_STATUS (Bitfield-Mask: 0x01)          */
#define UART2_IRQ_CLR_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART2 IRQ_CLR: IRQ_TX_EMPTY (Bit 6)                         */
#define UART2_IRQ_CLR_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART2 IRQ_CLR: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)           */
#define UART2_IRQ_CLR_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART2 IRQ_CLR: IRQ_TX_CTS (Bit 7)                           */
#define UART2_IRQ_CLR_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART2 IRQ_CLR: IRQ_TX_CTS (Bitfield-Mask: 0x01)             */

/* ================================================================================ */
/* ================           Group 'SPI' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  SPI_CTRL0  --------------------------------- */
#define SPI_CTRL0_SIZE_Pos (0UL) /*!< SPI CTRL0: SIZE (Bit 0) */
#define SPI_CTRL0_SIZE_Msk \
  (0xfUL)                       /*!< SPI CTRL0: SIZE (Bitfield-Mask: 0x0f)                       */
#define SPI_CTRL0_SPO_Pos (6UL) /*!< SPI CTRL0: SPO (Bit 6) */
#define SPI_CTRL0_SPO_Msk \
  (0x40UL)                      /*!< SPI CTRL0: SPO (Bitfield-Mask: 0x01)                        */
#define SPI_CTRL0_SPH_Pos (7UL) /*!< SPI CTRL0: SPH (Bit 7) */
#define SPI_CTRL0_SPH_Msk \
  (0x80UL) /*!< SPI CTRL0: SPH (Bitfield-Mask: 0x01)                        */
#define SPI_CTRL0_SCRDV_Pos \
  (8UL) /*!< SPI CTRL0: SCRDV (Bit 8)                                    */
#define SPI_CTRL0_SCRDV_Msk \
  (0xff00UL) /*!< SPI CTRL0: SCRDV (Bitfield-Mask: 0xff)                      */

/* ----------------------------------  SPI_CTRL1  --------------------------------- */
#define SPI_CTRL1_LBM_Pos (0UL) /*!< SPI CTRL1: LBM (Bit 0) */
#define SPI_CTRL1_LBM_Msk \
  (0x1UL) /*!< SPI CTRL1: LBM (Bitfield-Mask: 0x01)                        */
#define SPI_CTRL1_ENABLE_Pos \
  (1UL) /*!< SPI CTRL1: ENABLE (Bit 1)                                   */
#define SPI_CTRL1_ENABLE_Msk \
  (0x2UL)                        /*!< SPI CTRL1: ENABLE (Bitfield-Mask: 0x01)                     */
#define SPI_CTRL1_MS_Pos (2UL)   /*!< SPI CTRL1: MS (Bit 2)                                       */
#define SPI_CTRL1_MS_Msk (0x4UL) /*!< SPI CTRL1: MS (Bitfield-Mask: 0x01) */
#define SPI_CTRL1_SOD_Pos (3UL)  /*!< SPI CTRL1: SOD (Bit 3)  */
#define SPI_CTRL1_SOD_Msk \
  (0x8UL)                      /*!< SPI CTRL1: SOD (Bitfield-Mask: 0x01)                        */
#define SPI_CTRL1_SS_Pos (4UL) /*!< SPI CTRL1: SS (Bit 4)                                       */
#define SPI_CTRL1_SS_Msk \
  (0x70UL) /*!< SPI CTRL1: SS (Bitfield-Mask: 0x07)                         */
#define SPI_CTRL1_BLOCKMODE_Pos \
  (7UL) /*!< SPI CTRL1: BLOCKMODE (Bit 7)                                */
#define SPI_CTRL1_BLOCKMODE_Msk \
  (0x80UL) /*!< SPI CTRL1: BLOCKMODE (Bitfield-Mask: 0x01)                  */
#define SPI_CTRL1_BMSTART_Pos \
  (8UL) /*!< SPI CTRL1: BMSTART (Bit 8)                                  */
#define SPI_CTRL1_BMSTART_Msk \
  (0x100UL) /*!< SPI CTRL1: BMSTART (Bitfield-Mask: 0x01)                    */
#define SPI_CTRL1_BMSTALL_Pos \
  (9UL) /*!< SPI CTRL1: BMSTALL (Bit 9)                                  */
#define SPI_CTRL1_BMSTALL_Msk \
  (0x200UL) /*!< SPI CTRL1: BMSTALL (Bitfield-Mask: 0x01)                    */
#define SPI_CTRL1_MDLYCAP_Pos \
  (10UL) /*!< SPI CTRL1: MDLYCAP (Bit 10)                                 */
#define SPI_CTRL1_MDLYCAP_Msk \
  (0x400UL) /*!< SPI CTRL1: MDLYCAP (Bitfield-Mask: 0x01)                    */
#define SPI_CTRL1_MTXPAUSE_Pos \
  (11UL) /*!< SPI CTRL1: MTXPAUSE (Bit 11)                                */
#define SPI_CTRL1_MTXPAUSE_Msk \
  (0x800UL) /*!< SPI CTRL1: MTXPAUSE (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  SPI_STATUS  --------------------------------- */
#define SPI_STATUS_TFE_Pos (0UL) /*!< SPI STATUS: TFE (Bit 0) */
#define SPI_STATUS_TFE_Msk \
  (0x1UL)                        /*!< SPI STATUS: TFE (Bitfield-Mask: 0x01)                       */
#define SPI_STATUS_TNF_Pos (1UL) /*!< SPI STATUS: TNF (Bit 1) */
#define SPI_STATUS_TNF_Msk \
  (0x2UL)                        /*!< SPI STATUS: TNF (Bitfield-Mask: 0x01)                       */
#define SPI_STATUS_RNE_Pos (2UL) /*!< SPI STATUS: RNE (Bit 2) */
#define SPI_STATUS_RNE_Msk \
  (0x4UL)                        /*!< SPI STATUS: RNE (Bitfield-Mask: 0x01)                       */
#define SPI_STATUS_RFF_Pos (3UL) /*!< SPI STATUS: RFF (Bit 3) */
#define SPI_STATUS_RFF_Msk \
  (0x8UL) /*!< SPI STATUS: RFF (Bitfield-Mask: 0x01)                       */
#define SPI_STATUS_BUSY_Pos \
  (4UL) /*!< SPI STATUS: BUSY (Bit 4)                                    */
#define SPI_STATUS_BUSY_Msk \
  (0x10UL) /*!< SPI STATUS: BUSY (Bitfield-Mask: 0x01)                      */
#define SPI_STATUS_RXDATAFIRST_Pos \
  (5UL) /*!< SPI STATUS: RXDATAFIRST (Bit 5)                             */
#define SPI_STATUS_RXDATAFIRST_Msk \
  (0x20UL) /*!< SPI STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)               */
#define SPI_STATUS_RXTRIGGER_Pos \
  (6UL) /*!< SPI STATUS: RXTRIGGER (Bit 6)                               */
#define SPI_STATUS_RXTRIGGER_Msk \
  (0x40UL) /*!< SPI STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                 */
#define SPI_STATUS_TXTRIGGER_Pos \
  (7UL) /*!< SPI STATUS: TXTRIGGER (Bit 7)                               */
#define SPI_STATUS_TXTRIGGER_Msk \
  (0x80UL) /*!< SPI STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                 */

/* ---------------------------------  SPI_IRQ_ENB  -------------------------------- */
#define SPI_IRQ_ENB_RORIM_Pos \
  (0UL) /*!< SPI IRQ_ENB: RORIM (Bit 0)                                  */
#define SPI_IRQ_ENB_RORIM_Msk \
  (0x1UL) /*!< SPI IRQ_ENB: RORIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_ENB_RTIM_Pos \
  (1UL) /*!< SPI IRQ_ENB: RTIM (Bit 1)                                   */
#define SPI_IRQ_ENB_RTIM_Msk \
  (0x2UL) /*!< SPI IRQ_ENB: RTIM (Bitfield-Mask: 0x01)                     */
#define SPI_IRQ_ENB_RXIM_Pos \
  (2UL) /*!< SPI IRQ_ENB: RXIM (Bit 2)                                   */
#define SPI_IRQ_ENB_RXIM_Msk \
  (0x4UL) /*!< SPI IRQ_ENB: RXIM (Bitfield-Mask: 0x01)                     */
#define SPI_IRQ_ENB_TXIM_Pos \
  (3UL) /*!< SPI IRQ_ENB: TXIM (Bit 3)                                   */
#define SPI_IRQ_ENB_TXIM_Msk \
  (0x8UL) /*!< SPI IRQ_ENB: TXIM (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  SPI_IRQ_RAW  -------------------------------- */
#define SPI_IRQ_RAW_RORIM_Pos \
  (0UL) /*!< SPI IRQ_RAW: RORIM (Bit 0)                                  */
#define SPI_IRQ_RAW_RORIM_Msk \
  (0x1UL) /*!< SPI IRQ_RAW: RORIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_RAW_RTIM_Pos \
  (1UL) /*!< SPI IRQ_RAW: RTIM (Bit 1)                                   */
#define SPI_IRQ_RAW_RTIM_Msk \
  (0x2UL) /*!< SPI IRQ_RAW: RTIM (Bitfield-Mask: 0x01)                     */
#define SPI_IRQ_RAW_RXIM_Pos \
  (2UL) /*!< SPI IRQ_RAW: RXIM (Bit 2)                                   */
#define SPI_IRQ_RAW_RXIM_Msk \
  (0x4UL) /*!< SPI IRQ_RAW: RXIM (Bitfield-Mask: 0x01)                     */
#define SPI_IRQ_RAW_TXIM_Pos \
  (3UL) /*!< SPI IRQ_RAW: TXIM (Bit 3)                                   */
#define SPI_IRQ_RAW_TXIM_Msk \
  (0x8UL) /*!< SPI IRQ_RAW: TXIM (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  SPI_IRQ_END  -------------------------------- */
#define SPI_IRQ_END_RORIM_Pos \
  (0UL) /*!< SPI IRQ_END: RORIM (Bit 0)                                  */
#define SPI_IRQ_END_RORIM_Msk \
  (0x1UL) /*!< SPI IRQ_END: RORIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_END_RTIM_Pos \
  (1UL) /*!< SPI IRQ_END: RTIM (Bit 1)                                   */
#define SPI_IRQ_END_RTIM_Msk \
  (0x2UL) /*!< SPI IRQ_END: RTIM (Bitfield-Mask: 0x01)                     */
#define SPI_IRQ_END_RXIM_Pos \
  (2UL) /*!< SPI IRQ_END: RXIM (Bit 2)                                   */
#define SPI_IRQ_END_RXIM_Msk \
  (0x4UL) /*!< SPI IRQ_END: RXIM (Bitfield-Mask: 0x01)                     */
#define SPI_IRQ_END_TXIM_Pos \
  (3UL) /*!< SPI IRQ_END: TXIM (Bit 3)                                   */
#define SPI_IRQ_END_TXIM_Msk \
  (0x8UL) /*!< SPI IRQ_END: TXIM (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  SPI_IRQ_CLR  -------------------------------- */
#define SPI_IRQ_CLR_RORIM_Pos \
  (0UL) /*!< SPI IRQ_CLR: RORIM (Bit 0)                                  */
#define SPI_IRQ_CLR_RORIM_Msk \
  (0x1UL) /*!< SPI IRQ_CLR: RORIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_CLR_RTIM_Pos \
  (1UL) /*!< SPI IRQ_CLR: RTIM (Bit 1)                                   */
#define SPI_IRQ_CLR_RTIM_Msk \
  (0x2UL) /*!< SPI IRQ_CLR: RTIM (Bitfield-Mask: 0x01)                     */
#define SPI_IRQ_CLR_RXIM_Pos \
  (2UL) /*!< SPI IRQ_CLR: RXIM (Bit 2)                                   */
#define SPI_IRQ_CLR_RXIM_Msk \
  (0x4UL) /*!< SPI IRQ_CLR: RXIM (Bitfield-Mask: 0x01)                     */
#define SPI_IRQ_CLR_TXIM_Pos \
  (3UL) /*!< SPI IRQ_CLR: TXIM (Bit 3)                                   */
#define SPI_IRQ_CLR_TXIM_Msk \
  (0x8UL) /*!< SPI IRQ_CLR: TXIM (Bitfield-Mask: 0x01)                     */

/* --------------------------------  SPI_FIFO_CLR  -------------------------------- */
#define SPI_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< SPI FIFO_CLR: RXFIFO (Bit 0)                                */
#define SPI_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< SPI FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                  */
#define SPI_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< SPI FIFO_CLR: TXFIFO (Bit 1)                                */
#define SPI_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< SPI FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                  */

/* ----------------------------------  SPI_DATA  ---------------------------------- */
#define SPI_DATA_VALUE_Pos \
  (0UL) /*!< SPI DATA: VALUE (Bit 0) */
#define SPI_DATA_VALUE_Msk \
  (0xffffUL) /*!< SPI DATA: VALUE (Bitfield-Mask: 0xffff) */
#define SPI_DATA_BMSKIPDATA_Pos \
  (30UL) /*!< SPI DATA: BMSKIPDATA (Bit 30) 					             */
#define SPI_DATA_BMSKIPDATA_Msk \
  (0x40000000UL) /*!< SPI DATA: BMSKIPDATA (Bitfield-Mask: 0x40000000)            */
#define SPI_DATA_BMSTART_BMSTOP_Pos \
  (31UL) /*!< SPI DATA: BMSTART/BMSTOP (Bit 31) 			                 */
#define SPI_DATA_BMSTART_BMSTOP_Msk \
  (0x80000000UL) /*!< SPI DATA: BMSTART/BMSTOP (Bitfield-Mask: 0x80000000)        */

/* ================================================================================ */
/* ================          struct 'SPI0' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  SPI0_CTRL0  --------------------------------- */
#define SPI0_CTRL0_SIZE_Pos \
  (0UL) /*!< SPI0 CTRL0: SIZE (Bit 0)                                    */
#define SPI0_CTRL0_SIZE_Msk \
  (0xfUL)                        /*!< SPI0 CTRL0: SIZE (Bitfield-Mask: 0x0f)                      */
#define SPI0_CTRL0_SPO_Pos (6UL) /*!< SPI0 CTRL0: SPO (Bit 6) */
#define SPI0_CTRL0_SPO_Msk \
  (0x40UL)                       /*!< SPI0 CTRL0: SPO (Bitfield-Mask: 0x01)                       */
#define SPI0_CTRL0_SPH_Pos (7UL) /*!< SPI0 CTRL0: SPH (Bit 7) */
#define SPI0_CTRL0_SPH_Msk \
  (0x80UL) /*!< SPI0 CTRL0: SPH (Bitfield-Mask: 0x01)                       */
#define SPI0_CTRL0_SCRDV_Pos \
  (8UL) /*!< SPI0 CTRL0: SCRDV (Bit 8)                                   */
#define SPI0_CTRL0_SCRDV_Msk \
  (0xff00UL) /*!< SPI0 CTRL0: SCRDV (Bitfield-Mask: 0xff)                     */

/* ---------------------------------  SPI0_CTRL1  --------------------------------- */
#define SPI0_CTRL1_LBM_Pos (0UL) /*!< SPI0 CTRL1: LBM (Bit 0) */
#define SPI0_CTRL1_LBM_Msk \
  (0x1UL) /*!< SPI0 CTRL1: LBM (Bitfield-Mask: 0x01)                       */
#define SPI0_CTRL1_ENABLE_Pos \
  (1UL) /*!< SPI0 CTRL1: ENABLE (Bit 1)                                  */
#define SPI0_CTRL1_ENABLE_Msk \
  (0x2UL)                       /*!< SPI0 CTRL1: ENABLE (Bitfield-Mask: 0x01)                    */
#define SPI0_CTRL1_MS_Pos (2UL) /*!< SPI0 CTRL1: MS (Bit 2) */
#define SPI0_CTRL1_MS_Msk \
  (0x4UL)                        /*!< SPI0 CTRL1: MS (Bitfield-Mask: 0x01)                        */
#define SPI0_CTRL1_SOD_Pos (3UL) /*!< SPI0 CTRL1: SOD (Bit 3) */
#define SPI0_CTRL1_SOD_Msk \
  (0x8UL)                       /*!< SPI0 CTRL1: SOD (Bitfield-Mask: 0x01)                       */
#define SPI0_CTRL1_SS_Pos (4UL) /*!< SPI0 CTRL1: SS (Bit 4) */
#define SPI0_CTRL1_SS_Msk \
  (0x70UL) /*!< SPI0 CTRL1: SS (Bitfield-Mask: 0x07)                        */
#define SPI0_CTRL1_BLOCKMODE_Pos \
  (7UL) /*!< SPI0 CTRL1: BLOCKMODE (Bit 7)                               */
#define SPI0_CTRL1_BLOCKMODE_Msk \
  (0x80UL) /*!< SPI0 CTRL1: BLOCKMODE (Bitfield-Mask: 0x01)                 */
#define SPI0_CTRL1_BMSTART_Pos \
  (8UL) /*!< SPI0 CTRL1: BMSTART (Bit 8)                                 */
#define SPI0_CTRL1_BMSTART_Msk \
  (0x100UL) /*!< SPI0 CTRL1: BMSTART (Bitfield-Mask: 0x01)                   */
#define SPI0_CTRL1_BMSTALL_Pos \
  (9UL) /*!< SPI0 CTRL1: BMSTALL (Bit 9)                                 */
#define SPI0_CTRL1_BMSTALL_Msk \
  (0x200UL) /*!< SPI0 CTRL1: BMSTALL (Bitfield-Mask: 0x01)                   */
#define SPI0_CTRL1_MDLYCAP_Pos \
  (10UL) /*!< SPI0 CTRL1: MDLYCAP (Bit 10)                                */
#define SPI0_CTRL1_MDLYCAP_Msk \
  (0x400UL) /*!< SPI0 CTRL1: MDLYCAP (Bitfield-Mask: 0x01)                   */
#define SPI0_CTRL1_MTXPAUSE_Pos \
  (11UL) /*!< SPI0 CTRL1: MTXPAUSE (Bit 11)                               */
#define SPI0_CTRL1_MTXPAUSE_Msk \
  (0x800UL) /*!< SPI0 CTRL1: MTXPAUSE (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  SPI0_STATUS  -------------------------------- */
#define SPI0_STATUS_TFE_Pos \
  (0UL) /*!< SPI0 STATUS: TFE (Bit 0)                                    */
#define SPI0_STATUS_TFE_Msk \
  (0x1UL) /*!< SPI0 STATUS: TFE (Bitfield-Mask: 0x01)                      */
#define SPI0_STATUS_TNF_Pos \
  (1UL) /*!< SPI0 STATUS: TNF (Bit 1)                                    */
#define SPI0_STATUS_TNF_Msk \
  (0x2UL) /*!< SPI0 STATUS: TNF (Bitfield-Mask: 0x01)                      */
#define SPI0_STATUS_RNE_Pos \
  (2UL) /*!< SPI0 STATUS: RNE (Bit 2)                                    */
#define SPI0_STATUS_RNE_Msk \
  (0x4UL) /*!< SPI0 STATUS: RNE (Bitfield-Mask: 0x01)                      */
#define SPI0_STATUS_RFF_Pos \
  (3UL) /*!< SPI0 STATUS: RFF (Bit 3)                                    */
#define SPI0_STATUS_RFF_Msk \
  (0x8UL) /*!< SPI0 STATUS: RFF (Bitfield-Mask: 0x01)                      */
#define SPI0_STATUS_BUSY_Pos \
  (4UL) /*!< SPI0 STATUS: BUSY (Bit 4)                                   */
#define SPI0_STATUS_BUSY_Msk \
  (0x10UL) /*!< SPI0 STATUS: BUSY (Bitfield-Mask: 0x01)                     */
#define SPI0_STATUS_RXDATAFIRST_Pos \
  (5UL) /*!< SPI0 STATUS: RXDATAFIRST (Bit 5)                            */
#define SPI0_STATUS_RXDATAFIRST_Msk \
  (0x20UL) /*!< SPI0 STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)              */
#define SPI0_STATUS_RXTRIGGER_Pos \
  (6UL) /*!< SPI0 STATUS: RXTRIGGER (Bit 6)                              */
#define SPI0_STATUS_RXTRIGGER_Msk \
  (0x40UL) /*!< SPI0 STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                */
#define SPI0_STATUS_TXTRIGGER_Pos \
  (7UL) /*!< SPI0 STATUS: TXTRIGGER (Bit 7)                              */
#define SPI0_STATUS_TXTRIGGER_Msk \
  (0x80UL) /*!< SPI0 STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                */

/* --------------------------------  SPI0_IRQ_ENB  -------------------------------- */
#define SPI0_IRQ_ENB_RORIM_Pos \
  (0UL) /*!< SPI0 IRQ_ENB: RORIM (Bit 0)                                 */
#define SPI0_IRQ_ENB_RORIM_Msk \
  (0x1UL) /*!< SPI0 IRQ_ENB: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI0_IRQ_ENB_RTIM_Pos \
  (1UL) /*!< SPI0 IRQ_ENB: RTIM (Bit 1)                                  */
#define SPI0_IRQ_ENB_RTIM_Msk \
  (0x2UL) /*!< SPI0 IRQ_ENB: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI0_IRQ_ENB_RXIM_Pos \
  (2UL) /*!< SPI0 IRQ_ENB: RXIM (Bit 2)                                  */
#define SPI0_IRQ_ENB_RXIM_Msk \
  (0x4UL) /*!< SPI0 IRQ_ENB: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI0_IRQ_ENB_TXIM_Pos \
  (3UL) /*!< SPI0 IRQ_ENB: TXIM (Bit 3)                                  */
#define SPI0_IRQ_ENB_TXIM_Msk \
  (0x8UL) /*!< SPI0 IRQ_ENB: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI0_IRQ_RAW  -------------------------------- */
#define SPI0_IRQ_RAW_RORIM_Pos \
  (0UL) /*!< SPI0 IRQ_RAW: RORIM (Bit 0)                                 */
#define SPI0_IRQ_RAW_RORIM_Msk \
  (0x1UL) /*!< SPI0 IRQ_RAW: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI0_IRQ_RAW_RTIM_Pos \
  (1UL) /*!< SPI0 IRQ_RAW: RTIM (Bit 1)                                  */
#define SPI0_IRQ_RAW_RTIM_Msk \
  (0x2UL) /*!< SPI0 IRQ_RAW: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI0_IRQ_RAW_RXIM_Pos \
  (2UL) /*!< SPI0 IRQ_RAW: RXIM (Bit 2)                                  */
#define SPI0_IRQ_RAW_RXIM_Msk \
  (0x4UL) /*!< SPI0 IRQ_RAW: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI0_IRQ_RAW_TXIM_Pos \
  (3UL) /*!< SPI0 IRQ_RAW: TXIM (Bit 3)                                  */
#define SPI0_IRQ_RAW_TXIM_Msk \
  (0x8UL) /*!< SPI0 IRQ_RAW: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI0_IRQ_END  -------------------------------- */
#define SPI0_IRQ_END_RORIM_Pos \
  (0UL) /*!< SPI0 IRQ_END: RORIM (Bit 0)                                 */
#define SPI0_IRQ_END_RORIM_Msk \
  (0x1UL) /*!< SPI0 IRQ_END: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI0_IRQ_END_RTIM_Pos \
  (1UL) /*!< SPI0 IRQ_END: RTIM (Bit 1)                                  */
#define SPI0_IRQ_END_RTIM_Msk \
  (0x2UL) /*!< SPI0 IRQ_END: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI0_IRQ_END_RXIM_Pos \
  (2UL) /*!< SPI0 IRQ_END: RXIM (Bit 2)                                  */
#define SPI0_IRQ_END_RXIM_Msk \
  (0x4UL) /*!< SPI0 IRQ_END: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI0_IRQ_END_TXIM_Pos \
  (3UL) /*!< SPI0 IRQ_END: TXIM (Bit 3)                                  */
#define SPI0_IRQ_END_TXIM_Msk \
  (0x8UL) /*!< SPI0 IRQ_END: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI0_IRQ_CLR  -------------------------------- */
#define SPI0_IRQ_CLR_RORIM_Pos \
  (0UL) /*!< SPI0 IRQ_CLR: RORIM (Bit 0)                                 */
#define SPI0_IRQ_CLR_RORIM_Msk \
  (0x1UL) /*!< SPI0 IRQ_CLR: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI0_IRQ_CLR_RTIM_Pos \
  (1UL) /*!< SPI0 IRQ_CLR: RTIM (Bit 1)                                  */
#define SPI0_IRQ_CLR_RTIM_Msk \
  (0x2UL) /*!< SPI0 IRQ_CLR: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI0_IRQ_CLR_RXIM_Pos \
  (2UL) /*!< SPI0 IRQ_CLR: RXIM (Bit 2)                                  */
#define SPI0_IRQ_CLR_RXIM_Msk \
  (0x4UL) /*!< SPI0 IRQ_CLR: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI0_IRQ_CLR_TXIM_Pos \
  (3UL) /*!< SPI0 IRQ_CLR: TXIM (Bit 3)                                  */
#define SPI0_IRQ_CLR_TXIM_Msk \
  (0x8UL) /*!< SPI0 IRQ_CLR: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI0_FIFO_CLR  ------------------------------- */
#define SPI0_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< SPI0 FIFO_CLR: RXFIFO (Bit 0)                               */
#define SPI0_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< SPI0 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define SPI0_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< SPI0 FIFO_CLR: TXFIFO (Bit 1)                               */
#define SPI0_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< SPI0 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* ----------------------------------  SPI0_DATA  --------------------------------- */
#define SPI0_DATA_VALUE_Pos \
  (0UL) /*!< SPI0 DATA: VALUE (Bit 0) */
#define SPI0_DATA_VALUE_Msk \
  (0xffffUL) /*!< SPI0 DATA: VALUE (Bitfield-Mask: 0xffff)                    */
#define SPI0_DATA_BMSKIPDATA_Pos \
  (30UL) /*!< SPI0 DATA: BMSKIPDATA (Bit 30)                              */
#define SPI0_DATA_BMSKIPDATA_Msk \
  (0x40000000UL) /*!< SPI0 DATA: BMSKIPDATA (Bitfield-Mask: 0x40000000)           */
#define SPI0_DATA_BMSTART_BMSTOP_Pos \
  (31UL) /*!< SPI0 DATA: BMSTART/BMSTOP (Bit 31)                          */
#define SPI0_DATA_BMSTART_BMSTOP_Msk \
  (0x80000000UL) /*!< SPI0 DATA: BMSTART/BMSTOP (Bitfield-Mask: 0x80000000)       */

/* ================================================================================ */
/* ================          struct 'SPI1' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  SPI1_CTRL0  --------------------------------- */
#define SPI1_CTRL0_SIZE_Pos \
  (0UL) /*!< SPI1 CTRL0: SIZE (Bit 0)                                    */
#define SPI1_CTRL0_SIZE_Msk \
  (0xfUL)                        /*!< SPI1 CTRL0: SIZE (Bitfield-Mask: 0x0f)                      */
#define SPI1_CTRL0_SPO_Pos (6UL) /*!< SPI1 CTRL0: SPO (Bit 6) */
#define SPI1_CTRL0_SPO_Msk \
  (0x40UL)                       /*!< SPI1 CTRL0: SPO (Bitfield-Mask: 0x01)                       */
#define SPI1_CTRL0_SPH_Pos (7UL) /*!< SPI1 CTRL0: SPH (Bit 7) */
#define SPI1_CTRL0_SPH_Msk \
  (0x80UL) /*!< SPI1 CTRL0: SPH (Bitfield-Mask: 0x01)                       */
#define SPI1_CTRL0_SCRDV_Pos \
  (8UL) /*!< SPI1 CTRL0: SCRDV (Bit 8)                                   */
#define SPI1_CTRL0_SCRDV_Msk \
  (0xff00UL) /*!< SPI1 CTRL0: SCRDV (Bitfield-Mask: 0xff)                     */

/* ---------------------------------  SPI1_CTRL1  --------------------------------- */
#define SPI1_CTRL1_LBM_Pos (0UL) /*!< SPI1 CTRL1: LBM (Bit 0) */
#define SPI1_CTRL1_LBM_Msk \
  (0x1UL) /*!< SPI1 CTRL1: LBM (Bitfield-Mask: 0x01)                       */
#define SPI1_CTRL1_ENABLE_Pos \
  (1UL) /*!< SPI1 CTRL1: ENABLE (Bit 1)                                  */
#define SPI1_CTRL1_ENABLE_Msk \
  (0x2UL)                       /*!< SPI1 CTRL1: ENABLE (Bitfield-Mask: 0x01)                    */
#define SPI1_CTRL1_MS_Pos (2UL) /*!< SPI1 CTRL1: MS (Bit 2) */
#define SPI1_CTRL1_MS_Msk \
  (0x4UL)                        /*!< SPI1 CTRL1: MS (Bitfield-Mask: 0x01)                        */
#define SPI1_CTRL1_SOD_Pos (3UL) /*!< SPI1 CTRL1: SOD (Bit 3) */
#define SPI1_CTRL1_SOD_Msk \
  (0x8UL)                       /*!< SPI1 CTRL1: SOD (Bitfield-Mask: 0x01)                       */
#define SPI1_CTRL1_SS_Pos (4UL) /*!< SPI1 CTRL1: SS (Bit 4) */
#define SPI1_CTRL1_SS_Msk \
  (0x70UL) /*!< SPI1 CTRL1: SS (Bitfield-Mask: 0x07)                        */
#define SPI1_CTRL1_BLOCKMODE_Pos \
  (7UL) /*!< SPI1 CTRL1: BLOCKMODE (Bit 7)                               */
#define SPI1_CTRL1_BLOCKMODE_Msk \
  (0x80UL) /*!< SPI1 CTRL1: BLOCKMODE (Bitfield-Mask: 0x01)                 */
#define SPI1_CTRL1_BMSTART_Pos \
  (8UL) /*!< SPI1 CTRL1: BMSTART (Bit 8)                                 */
#define SPI1_CTRL1_BMSTART_Msk \
  (0x100UL) /*!< SPI1 CTRL1: BMSTART (Bitfield-Mask: 0x01)                   */
#define SPI1_CTRL1_BMSTALL_Pos \
  (9UL) /*!< SPI1 CTRL1: BMSTALL (Bit 9)                                 */
#define SPI1_CTRL1_BMSTALL_Msk \
  (0x200UL) /*!< SPI1 CTRL1: BMSTALL (Bitfield-Mask: 0x01)                   */
#define SPI1_CTRL1_MDLYCAP_Pos \
  (10UL) /*!< SPI1 CTRL1: MDLYCAP (Bit 10)                                */
#define SPI1_CTRL1_MDLYCAP_Msk \
  (0x400UL) /*!< SPI1 CTRL1: MDLYCAP (Bitfield-Mask: 0x01)                   */
#define SPI1_CTRL1_MTXPAUSE_Pos \
  (11UL) /*!< SPI1 CTRL1: MTXPAUSE (Bit 11)                               */
#define SPI1_CTRL1_MTXPAUSE_Msk \
  (0x800UL) /*!< SPI1 CTRL1: MTXPAUSE (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  SPI1_STATUS  -------------------------------- */
#define SPI1_STATUS_TFE_Pos \
  (0UL) /*!< SPI1 STATUS: TFE (Bit 0)                                    */
#define SPI1_STATUS_TFE_Msk \
  (0x1UL) /*!< SPI1 STATUS: TFE (Bitfield-Mask: 0x01)                      */
#define SPI1_STATUS_TNF_Pos \
  (1UL) /*!< SPI1 STATUS: TNF (Bit 1)                                    */
#define SPI1_STATUS_TNF_Msk \
  (0x2UL) /*!< SPI1 STATUS: TNF (Bitfield-Mask: 0x01)                      */
#define SPI1_STATUS_RNE_Pos \
  (2UL) /*!< SPI1 STATUS: RNE (Bit 2)                                    */
#define SPI1_STATUS_RNE_Msk \
  (0x4UL) /*!< SPI1 STATUS: RNE (Bitfield-Mask: 0x01)                      */
#define SPI1_STATUS_RFF_Pos \
  (3UL) /*!< SPI1 STATUS: RFF (Bit 3)                                    */
#define SPI1_STATUS_RFF_Msk \
  (0x8UL) /*!< SPI1 STATUS: RFF (Bitfield-Mask: 0x01)                      */
#define SPI1_STATUS_BUSY_Pos \
  (4UL) /*!< SPI1 STATUS: BUSY (Bit 4)                                   */
#define SPI1_STATUS_BUSY_Msk \
  (0x10UL) /*!< SPI1 STATUS: BUSY (Bitfield-Mask: 0x01)                     */
#define SPI1_STATUS_RXDATAFIRST_Pos \
  (5UL) /*!< SPI1 STATUS: RXDATAFIRST (Bit 5)                            */
#define SPI1_STATUS_RXDATAFIRST_Msk \
  (0x20UL) /*!< SPI1 STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)              */
#define SPI1_STATUS_RXTRIGGER_Pos \
  (6UL) /*!< SPI1 STATUS: RXTRIGGER (Bit 6)                              */
#define SPI1_STATUS_RXTRIGGER_Msk \
  (0x40UL) /*!< SPI1 STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                */
#define SPI1_STATUS_TXTRIGGER_Pos \
  (7UL) /*!< SPI1 STATUS: TXTRIGGER (Bit 7)                              */
#define SPI1_STATUS_TXTRIGGER_Msk \
  (0x80UL) /*!< SPI1 STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                */

/* --------------------------------  SPI1_IRQ_ENB  -------------------------------- */
#define SPI1_IRQ_ENB_RORIM_Pos \
  (0UL) /*!< SPI1 IRQ_ENB: RORIM (Bit 0)                                 */
#define SPI1_IRQ_ENB_RORIM_Msk \
  (0x1UL) /*!< SPI1 IRQ_ENB: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI1_IRQ_ENB_RTIM_Pos \
  (1UL) /*!< SPI1 IRQ_ENB: RTIM (Bit 1)                                  */
#define SPI1_IRQ_ENB_RTIM_Msk \
  (0x2UL) /*!< SPI1 IRQ_ENB: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI1_IRQ_ENB_RXIM_Pos \
  (2UL) /*!< SPI1 IRQ_ENB: RXIM (Bit 2)                                  */
#define SPI1_IRQ_ENB_RXIM_Msk \
  (0x4UL) /*!< SPI1 IRQ_ENB: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI1_IRQ_ENB_TXIM_Pos \
  (3UL) /*!< SPI1 IRQ_ENB: TXIM (Bit 3)                                  */
#define SPI1_IRQ_ENB_TXIM_Msk \
  (0x8UL) /*!< SPI1 IRQ_ENB: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI1_IRQ_RAW  -------------------------------- */
#define SPI1_IRQ_RAW_RORIM_Pos \
  (0UL) /*!< SPI1 IRQ_RAW: RORIM (Bit 0)                                 */
#define SPI1_IRQ_RAW_RORIM_Msk \
  (0x1UL) /*!< SPI1 IRQ_RAW: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI1_IRQ_RAW_RTIM_Pos \
  (1UL) /*!< SPI1 IRQ_RAW: RTIM (Bit 1)                                  */
#define SPI1_IRQ_RAW_RTIM_Msk \
  (0x2UL) /*!< SPI1 IRQ_RAW: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI1_IRQ_RAW_RXIM_Pos \
  (2UL) /*!< SPI1 IRQ_RAW: RXIM (Bit 2)                                  */
#define SPI1_IRQ_RAW_RXIM_Msk \
  (0x4UL) /*!< SPI1 IRQ_RAW: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI1_IRQ_RAW_TXIM_Pos \
  (3UL) /*!< SPI1 IRQ_RAW: TXIM (Bit 3)                                  */
#define SPI1_IRQ_RAW_TXIM_Msk \
  (0x8UL) /*!< SPI1 IRQ_RAW: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI1_IRQ_END  -------------------------------- */
#define SPI1_IRQ_END_RORIM_Pos \
  (0UL) /*!< SPI1 IRQ_END: RORIM (Bit 0)                                 */
#define SPI1_IRQ_END_RORIM_Msk \
  (0x1UL) /*!< SPI1 IRQ_END: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI1_IRQ_END_RTIM_Pos \
  (1UL) /*!< SPI1 IRQ_END: RTIM (Bit 1)                                  */
#define SPI1_IRQ_END_RTIM_Msk \
  (0x2UL) /*!< SPI1 IRQ_END: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI1_IRQ_END_RXIM_Pos \
  (2UL) /*!< SPI1 IRQ_END: RXIM (Bit 2)                                  */
#define SPI1_IRQ_END_RXIM_Msk \
  (0x4UL) /*!< SPI1 IRQ_END: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI1_IRQ_END_TXIM_Pos \
  (3UL) /*!< SPI1 IRQ_END: TXIM (Bit 3)                                  */
#define SPI1_IRQ_END_TXIM_Msk \
  (0x8UL) /*!< SPI1 IRQ_END: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI1_IRQ_CLR  -------------------------------- */
#define SPI1_IRQ_CLR_RORIM_Pos \
  (0UL) /*!< SPI1 IRQ_CLR: RORIM (Bit 0)                                 */
#define SPI1_IRQ_CLR_RORIM_Msk \
  (0x1UL) /*!< SPI1 IRQ_CLR: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI1_IRQ_CLR_RTIM_Pos \
  (1UL) /*!< SPI1 IRQ_CLR: RTIM (Bit 1)                                  */
#define SPI1_IRQ_CLR_RTIM_Msk \
  (0x2UL) /*!< SPI1 IRQ_CLR: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI1_IRQ_CLR_RXIM_Pos \
  (2UL) /*!< SPI1 IRQ_CLR: RXIM (Bit 2)                                  */
#define SPI1_IRQ_CLR_RXIM_Msk \
  (0x4UL) /*!< SPI1 IRQ_CLR: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI1_IRQ_CLR_TXIM_Pos \
  (3UL) /*!< SPI1 IRQ_CLR: TXIM (Bit 3)                                  */
#define SPI1_IRQ_CLR_TXIM_Msk \
  (0x8UL) /*!< SPI1 IRQ_CLR: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI1_FIFO_CLR  ------------------------------- */
#define SPI1_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< SPI1 FIFO_CLR: RXFIFO (Bit 0)                               */
#define SPI1_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< SPI1 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define SPI1_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< SPI1 FIFO_CLR: TXFIFO (Bit 1)                               */
#define SPI1_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< SPI1 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* ----------------------------------  SPI1_DATA  --------------------------------- */
#define SPI1_DATA_VALUE_Pos \
  (0UL) /*!< SPI1 DATA: VALUE (Bit 0) */
#define SPI1_DATA_VALUE_Msk \
  (0xffffUL) /*!< SPI1 DATA: VALUE (Bitfield-Mask: 0xffff)                    */
#define SPI1_DATA_BMSKIPDATA_Pos \
  (30UL) /*!< SPI1 DATA: BMSKIPDATA (Bit 30)                              */
#define SPI1_DATA_BMSKIPDATA_Msk \
  (0x40000000UL) /*!< SPI1 DATA: BMSKIPDATA (Bitfield-Mask: 0x40000000)           */
#define SPI1_DATA_BMSTART_BMSTOP_Pos \
  (31UL) /*!< SPI1 DATA: BMSTART/BMSTOP (Bit 31)                          */
#define SPI1_DATA_BMSTART_BMSTOP_Msk \
  (0x80000000UL) /*!< SPI1 DATA: BMSTART/BMSTOP (Bitfield-Mask: 0x80000000)       */

/* ================================================================================ */
/* ================          struct 'SPI2' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  SPI2_CTRL0  --------------------------------- */
#define SPI2_CTRL0_SIZE_Pos \
  (0UL) /*!< SPI2 CTRL0: SIZE (Bit 0)                                    */
#define SPI2_CTRL0_SIZE_Msk \
  (0xfUL)                        /*!< SPI2 CTRL0: SIZE (Bitfield-Mask: 0x0f)                      */
#define SPI2_CTRL0_SPO_Pos (6UL) /*!< SPI2 CTRL0: SPO (Bit 6) */
#define SPI2_CTRL0_SPO_Msk \
  (0x40UL)                       /*!< SPI2 CTRL0: SPO (Bitfield-Mask: 0x01)                       */
#define SPI2_CTRL0_SPH_Pos (7UL) /*!< SPI2 CTRL0: SPH (Bit 7) */
#define SPI2_CTRL0_SPH_Msk \
  (0x80UL) /*!< SPI2 CTRL0: SPH (Bitfield-Mask: 0x01)                       */
#define SPI2_CTRL0_SCRDV_Pos \
  (8UL) /*!< SPI2 CTRL0: SCRDV (Bit 8)                                   */
#define SPI2_CTRL0_SCRDV_Msk \
  (0xff00UL) /*!< SPI2 CTRL0: SCRDV (Bitfield-Mask: 0xff)                     */

/* ---------------------------------  SPI2_CTRL1  --------------------------------- */
#define SPI2_CTRL1_LBM_Pos (0UL) /*!< SPI2 CTRL1: LBM (Bit 0) */
#define SPI2_CTRL1_LBM_Msk \
  (0x1UL) /*!< SPI2 CTRL1: LBM (Bitfield-Mask: 0x01)                       */
#define SPI2_CTRL1_ENABLE_Pos \
  (1UL) /*!< SPI2 CTRL1: ENABLE (Bit 1)                                  */
#define SPI2_CTRL1_ENABLE_Msk \
  (0x2UL)                       /*!< SPI2 CTRL1: ENABLE (Bitfield-Mask: 0x01)                    */
#define SPI2_CTRL1_MS_Pos (2UL) /*!< SPI2 CTRL1: MS (Bit 2) */
#define SPI2_CTRL1_MS_Msk \
  (0x4UL)                        /*!< SPI2 CTRL1: MS (Bitfield-Mask: 0x01)                        */
#define SPI2_CTRL1_SOD_Pos (3UL) /*!< SPI2 CTRL1: SOD (Bit 3) */
#define SPI2_CTRL1_SOD_Msk \
  (0x8UL)                       /*!< SPI2 CTRL1: SOD (Bitfield-Mask: 0x01)                       */
#define SPI2_CTRL1_SS_Pos (4UL) /*!< SPI2 CTRL1: SS (Bit 4) */
#define SPI2_CTRL1_SS_Msk \
  (0x70UL) /*!< SPI2 CTRL1: SS (Bitfield-Mask: 0x07)                        */
#define SPI2_CTRL1_BLOCKMODE_Pos \
  (7UL) /*!< SPI2 CTRL1: BLOCKMODE (Bit 7)                               */
#define SPI2_CTRL1_BLOCKMODE_Msk \
  (0x80UL) /*!< SPI2 CTRL1: BLOCKMODE (Bitfield-Mask: 0x01)                 */
#define SPI2_CTRL1_BMSTART_Pos \
  (8UL) /*!< SPI2 CTRL1: BMSTART (Bit 8)                                 */
#define SPI2_CTRL1_BMSTART_Msk \
  (0x100UL) /*!< SPI2 CTRL1: BMSTART (Bitfield-Mask: 0x01)                   */
#define SPI2_CTRL1_BMSTALL_Pos \
  (9UL) /*!< SPI2 CTRL1: BMSTALL (Bit 9)                                 */
#define SPI2_CTRL1_BMSTALL_Msk \
  (0x200UL) /*!< SPI2 CTRL1: BMSTALL (Bitfield-Mask: 0x01)                   */
#define SPI2_CTRL1_MDLYCAP_Pos \
  (10UL) /*!< SPI2 CTRL1: MDLYCAP (Bit 10)                                */
#define SPI2_CTRL1_MDLYCAP_Msk \
  (0x400UL) /*!< SPI2 CTRL1: MDLYCAP (Bitfield-Mask: 0x01)                   */
#define SPI2_CTRL1_MTXPAUSE_Pos \
  (11UL) /*!< SPI2 CTRL1: MTXPAUSE (Bit 11)                               */
#define SPI2_CTRL1_MTXPAUSE_Msk \
  (0x800UL) /*!< SPI2 CTRL1: MTXPAUSE (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  SPI2_STATUS  -------------------------------- */
#define SPI2_STATUS_TFE_Pos \
  (0UL) /*!< SPI2 STATUS: TFE (Bit 0)                                    */
#define SPI2_STATUS_TFE_Msk \
  (0x1UL) /*!< SPI2 STATUS: TFE (Bitfield-Mask: 0x01)                      */
#define SPI2_STATUS_TNF_Pos \
  (1UL) /*!< SPI2 STATUS: TNF (Bit 1)                                    */
#define SPI2_STATUS_TNF_Msk \
  (0x2UL) /*!< SPI2 STATUS: TNF (Bitfield-Mask: 0x01)                      */
#define SPI2_STATUS_RNE_Pos \
  (2UL) /*!< SPI2 STATUS: RNE (Bit 2)                                    */
#define SPI2_STATUS_RNE_Msk \
  (0x4UL) /*!< SPI2 STATUS: RNE (Bitfield-Mask: 0x01)                      */
#define SPI2_STATUS_RFF_Pos \
  (3UL) /*!< SPI2 STATUS: RFF (Bit 3)                                    */
#define SPI2_STATUS_RFF_Msk \
  (0x8UL) /*!< SPI2 STATUS: RFF (Bitfield-Mask: 0x01)                      */
#define SPI2_STATUS_BUSY_Pos \
  (4UL) /*!< SPI2 STATUS: BUSY (Bit 4)                                   */
#define SPI2_STATUS_BUSY_Msk \
  (0x10UL) /*!< SPI2 STATUS: BUSY (Bitfield-Mask: 0x01)                     */
#define SPI2_STATUS_RXDATAFIRST_Pos \
  (5UL) /*!< SPI2 STATUS: RXDATAFIRST (Bit 5)                            */
#define SPI2_STATUS_RXDATAFIRST_Msk \
  (0x20UL) /*!< SPI2 STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)              */
#define SPI2_STATUS_RXTRIGGER_Pos \
  (6UL) /*!< SPI2 STATUS: RXTRIGGER (Bit 6)                              */
#define SPI2_STATUS_RXTRIGGER_Msk \
  (0x40UL) /*!< SPI2 STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                */
#define SPI2_STATUS_TXTRIGGER_Pos \
  (7UL) /*!< SPI2 STATUS: TXTRIGGER (Bit 7)                              */
#define SPI2_STATUS_TXTRIGGER_Msk \
  (0x80UL) /*!< SPI2 STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                */

/* --------------------------------  SPI2_IRQ_ENB  -------------------------------- */
#define SPI2_IRQ_ENB_RORIM_Pos \
  (0UL) /*!< SPI2 IRQ_ENB: RORIM (Bit 0)                                 */
#define SPI2_IRQ_ENB_RORIM_Msk \
  (0x1UL) /*!< SPI2 IRQ_ENB: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI2_IRQ_ENB_RTIM_Pos \
  (1UL) /*!< SPI2 IRQ_ENB: RTIM (Bit 1)                                  */
#define SPI2_IRQ_ENB_RTIM_Msk \
  (0x2UL) /*!< SPI2 IRQ_ENB: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI2_IRQ_ENB_RXIM_Pos \
  (2UL) /*!< SPI2 IRQ_ENB: RXIM (Bit 2)                                  */
#define SPI2_IRQ_ENB_RXIM_Msk \
  (0x4UL) /*!< SPI2 IRQ_ENB: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI2_IRQ_ENB_TXIM_Pos \
  (3UL) /*!< SPI2 IRQ_ENB: TXIM (Bit 3)                                  */
#define SPI2_IRQ_ENB_TXIM_Msk \
  (0x8UL) /*!< SPI2 IRQ_ENB: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI2_IRQ_RAW  -------------------------------- */
#define SPI2_IRQ_RAW_RORIM_Pos \
  (0UL) /*!< SPI2 IRQ_RAW: RORIM (Bit 0)                                 */
#define SPI2_IRQ_RAW_RORIM_Msk \
  (0x1UL) /*!< SPI2 IRQ_RAW: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI2_IRQ_RAW_RTIM_Pos \
  (1UL) /*!< SPI2 IRQ_RAW: RTIM (Bit 1)                                  */
#define SPI2_IRQ_RAW_RTIM_Msk \
  (0x2UL) /*!< SPI2 IRQ_RAW: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI2_IRQ_RAW_RXIM_Pos \
  (2UL) /*!< SPI2 IRQ_RAW: RXIM (Bit 2)                                  */
#define SPI2_IRQ_RAW_RXIM_Msk \
  (0x4UL) /*!< SPI2 IRQ_RAW: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI2_IRQ_RAW_TXIM_Pos \
  (3UL) /*!< SPI2 IRQ_RAW: TXIM (Bit 3)                                  */
#define SPI2_IRQ_RAW_TXIM_Msk \
  (0x8UL) /*!< SPI2 IRQ_RAW: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI2_IRQ_END  -------------------------------- */
#define SPI2_IRQ_END_RORIM_Pos \
  (0UL) /*!< SPI2 IRQ_END: RORIM (Bit 0)                                 */
#define SPI2_IRQ_END_RORIM_Msk \
  (0x1UL) /*!< SPI2 IRQ_END: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI2_IRQ_END_RTIM_Pos \
  (1UL) /*!< SPI2 IRQ_END: RTIM (Bit 1)                                  */
#define SPI2_IRQ_END_RTIM_Msk \
  (0x2UL) /*!< SPI2 IRQ_END: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI2_IRQ_END_RXIM_Pos \
  (2UL) /*!< SPI2 IRQ_END: RXIM (Bit 2)                                  */
#define SPI2_IRQ_END_RXIM_Msk \
  (0x4UL) /*!< SPI2 IRQ_END: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI2_IRQ_END_TXIM_Pos \
  (3UL) /*!< SPI2 IRQ_END: TXIM (Bit 3)                                  */
#define SPI2_IRQ_END_TXIM_Msk \
  (0x8UL) /*!< SPI2 IRQ_END: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI2_IRQ_CLR  -------------------------------- */
#define SPI2_IRQ_CLR_RORIM_Pos \
  (0UL) /*!< SPI2 IRQ_CLR: RORIM (Bit 0)                                 */
#define SPI2_IRQ_CLR_RORIM_Msk \
  (0x1UL) /*!< SPI2 IRQ_CLR: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI2_IRQ_CLR_RTIM_Pos \
  (1UL) /*!< SPI2 IRQ_CLR: RTIM (Bit 1)                                  */
#define SPI2_IRQ_CLR_RTIM_Msk \
  (0x2UL) /*!< SPI2 IRQ_CLR: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI2_IRQ_CLR_RXIM_Pos \
  (2UL) /*!< SPI2 IRQ_CLR: RXIM (Bit 2)                                  */
#define SPI2_IRQ_CLR_RXIM_Msk \
  (0x4UL) /*!< SPI2 IRQ_CLR: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI2_IRQ_CLR_TXIM_Pos \
  (3UL) /*!< SPI2 IRQ_CLR: TXIM (Bit 3)                                  */
#define SPI2_IRQ_CLR_TXIM_Msk \
  (0x8UL) /*!< SPI2 IRQ_CLR: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI2_FIFO_CLR  ------------------------------- */
#define SPI2_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< SPI2 FIFO_CLR: RXFIFO (Bit 0)                               */
#define SPI2_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< SPI2 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define SPI2_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< SPI2 FIFO_CLR: TXFIFO (Bit 1)                               */
#define SPI2_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< SPI2 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* ----------------------------------  SPI2_DATA  --------------------------------- */
#define SPI2_DATA_VALUE_Pos \
  (0UL) /*!< SPI2 DATA: VALUE (Bit 0) */
#define SPI2_DATA_VALUE_Msk \
  (0xffffUL) /*!< SPI2 DATA: VALUE (Bitfield-Mask: 0xffff)                    */
#define SPI2_DATA_BMSKIPDATA_Pos \
  (30UL) /*!< SPI2 DATA: BMSKIPDATA (Bit 30)                              */
#define SPI2_DATA_BMSKIPDATA_Msk \
  (0x40000000UL) /*!< SPI2 DATA: BMSKIPDATA (Bitfield-Mask: 0x40000000)           */
#define SPI2_DATA_BMSTART_BMSTOP_Pos \
  (31UL) /*!< SPI2 DATA: BMSTART/BMSTOP (Bit 31)                          */
#define SPI2_DATA_BMSTART_BMSTOP_Msk \
  (0x80000000UL) /*!< SPI2 DATA: BMSTART/BMSTOP (Bitfield-Mask: 0x80000000)       */

/* ================================================================================ */
/* ================          struct 'SPI3' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  SPI3_CTRL0  --------------------------------- */
#define SPI3_CTRL0_SIZE_Pos \
  (0UL) /*!< SPI3 CTRL0: SIZE (Bit 0)                                    */
#define SPI3_CTRL0_SIZE_Msk \
  (0xfUL)                        /*!< SPI3 CTRL0: SIZE (Bitfield-Mask: 0x0f)                      */
#define SPI3_CTRL0_SPO_Pos (6UL) /*!< SPI3 CTRL0: SPO (Bit 6) */
#define SPI3_CTRL0_SPO_Msk \
  (0x40UL)                       /*!< SPI3 CTRL0: SPO (Bitfield-Mask: 0x01)                       */
#define SPI3_CTRL0_SPH_Pos (7UL) /*!< SPI3 CTRL0: SPH (Bit 7) */
#define SPI3_CTRL0_SPH_Msk \
  (0x80UL) /*!< SPI3 CTRL0: SPH (Bitfield-Mask: 0x01)                       */
#define SPI3_CTRL0_SCRDV_Pos \
  (8UL) /*!< SPI3 CTRL0: SCRDV (Bit 8)                                   */
#define SPI3_CTRL0_SCRDV_Msk \
  (0xff00UL) /*!< SPI3 CTRL0: SCRDV (Bitfield-Mask: 0xff)                     */

/* ---------------------------------  SPI3_CTRL1  --------------------------------- */
#define SPI3_CTRL1_LBM_Pos (0UL) /*!< SPI3 CTRL1: LBM (Bit 0) */
#define SPI3_CTRL1_LBM_Msk \
  (0x1UL) /*!< SPI3 CTRL1: LBM (Bitfield-Mask: 0x01)                       */
#define SPI3_CTRL1_ENABLE_Pos \
  (1UL) /*!< SPI3 CTRL1: ENABLE (Bit 1)                                  */
#define SPI3_CTRL1_ENABLE_Msk \
  (0x2UL)                       /*!< SPI3 CTRL1: ENABLE (Bitfield-Mask: 0x01)                    */
#define SPI3_CTRL1_MS_Pos (2UL) /*!< SPI3 CTRL1: MS (Bit 2) */
#define SPI3_CTRL1_MS_Msk \
  (0x4UL)                        /*!< SPI3 CTRL1: MS (Bitfield-Mask: 0x01)                        */
#define SPI3_CTRL1_SOD_Pos (3UL) /*!< SPI3 CTRL1: SOD (Bit 3) */
#define SPI3_CTRL1_SOD_Msk \
  (0x8UL)                       /*!< SPI3 CTRL1: SOD (Bitfield-Mask: 0x01)                       */
#define SPI3_CTRL1_SS_Pos (4UL) /*!< SPI3 CTRL1: SS (Bit 4) */
#define SPI3_CTRL1_SS_Msk \
  (0x70UL) /*!< SPI3 CTRL1: SS (Bitfield-Mask: 0x07)                        */
#define SPI3_CTRL1_BLOCKMODE_Pos \
  (7UL) /*!< SPI3 CTRL1: BLOCKMODE (Bit 7)                               */
#define SPI3_CTRL1_BLOCKMODE_Msk \
  (0x80UL) /*!< SPI3 CTRL1: BLOCKMODE (Bitfield-Mask: 0x01)                 */
#define SPI3_CTRL1_BMSTART_Pos \
  (8UL) /*!< SPI3 CTRL1: BMSTART (Bit 8)                                 */
#define SPI3_CTRL1_BMSTART_Msk \
  (0x100UL) /*!< SPI3 CTRL1: BMSTART (Bitfield-Mask: 0x01)                   */
#define SPI3_CTRL1_BMSTALL_Pos \
  (9UL) /*!< SPI3 CTRL1: BMSTALL (Bit 9)                                 */
#define SPI3_CTRL1_BMSTALL_Msk \
  (0x200UL) /*!< SPI3 CTRL1: BMSTALL (Bitfield-Mask: 0x01)                   */
#define SPI3_CTRL1_MDLYCAP_Pos \
  (10UL) /*!< SPI3 CTRL1: MDLYCAP (Bit 10)                                */
#define SPI3_CTRL1_MDLYCAP_Msk \
  (0x400UL) /*!< SPI3 CTRL1: MDLYCAP (Bitfield-Mask: 0x01)                   */
#define SPI3_CTRL1_MTXPAUSE_Pos \
  (11UL) /*!< SPI3 CTRL1: MTXPAUSE (Bit 11)                               */
#define SPI3_CTRL1_MTXPAUSE_Msk \
  (0x800UL) /*!< SPI3 CTRL1: MTXPAUSE (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  SPI3_STATUS  -------------------------------- */
#define SPI3_STATUS_TFE_Pos \
  (0UL) /*!< SPI3 STATUS: TFE (Bit 0)                                    */
#define SPI3_STATUS_TFE_Msk \
  (0x1UL) /*!< SPI3 STATUS: TFE (Bitfield-Mask: 0x01)                      */
#define SPI3_STATUS_TNF_Pos \
  (1UL) /*!< SPI3 STATUS: TNF (Bit 1)                                    */
#define SPI3_STATUS_TNF_Msk \
  (0x2UL) /*!< SPI3 STATUS: TNF (Bitfield-Mask: 0x01)                      */
#define SPI3_STATUS_RNE_Pos \
  (2UL) /*!< SPI3 STATUS: RNE (Bit 2)                                    */
#define SPI3_STATUS_RNE_Msk \
  (0x4UL) /*!< SPI3 STATUS: RNE (Bitfield-Mask: 0x01)                      */
#define SPI3_STATUS_RFF_Pos \
  (3UL) /*!< SPI3 STATUS: RFF (Bit 3)                                    */
#define SPI3_STATUS_RFF_Msk \
  (0x8UL) /*!< SPI3 STATUS: RFF (Bitfield-Mask: 0x01)                      */
#define SPI3_STATUS_BUSY_Pos \
  (4UL) /*!< SPI3 STATUS: BUSY (Bit 4)                                   */
#define SPI3_STATUS_BUSY_Msk \
  (0x10UL) /*!< SPI3 STATUS: BUSY (Bitfield-Mask: 0x01)                     */
#define SPI3_STATUS_RXDATAFIRST_Pos \
  (5UL) /*!< SPI3 STATUS: RXDATAFIRST (Bit 5)                            */
#define SPI3_STATUS_RXDATAFIRST_Msk \
  (0x20UL) /*!< SPI3 STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)              */
#define SPI3_STATUS_RXTRIGGER_Pos \
  (6UL) /*!< SPI3 STATUS: RXTRIGGER (Bit 6)                              */
#define SPI3_STATUS_RXTRIGGER_Msk \
  (0x40UL) /*!< SPI3 STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                */
#define SPI3_STATUS_TXTRIGGER_Pos \
  (7UL) /*!< SPI3 STATUS: TXTRIGGER (Bit 7)                              */
#define SPI3_STATUS_TXTRIGGER_Msk \
  (0x80UL) /*!< SPI3 STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                */

/* --------------------------------  SPI3_IRQ_ENB  -------------------------------- */
#define SPI3_IRQ_ENB_RORIM_Pos \
  (0UL) /*!< SPI3 IRQ_ENB: RORIM (Bit 0)                                 */
#define SPI3_IRQ_ENB_RORIM_Msk \
  (0x1UL) /*!< SPI3 IRQ_ENB: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI3_IRQ_ENB_RTIM_Pos \
  (1UL) /*!< SPI3 IRQ_ENB: RTIM (Bit 1)                                  */
#define SPI3_IRQ_ENB_RTIM_Msk \
  (0x2UL) /*!< SPI3 IRQ_ENB: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI3_IRQ_ENB_RXIM_Pos \
  (2UL) /*!< SPI3 IRQ_ENB: RXIM (Bit 2)                                  */
#define SPI3_IRQ_ENB_RXIM_Msk \
  (0x4UL) /*!< SPI3 IRQ_ENB: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI3_IRQ_ENB_TXIM_Pos \
  (3UL) /*!< SPI3 IRQ_ENB: TXIM (Bit 3)                                  */
#define SPI3_IRQ_ENB_TXIM_Msk \
  (0x8UL) /*!< SPI3 IRQ_ENB: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI3_IRQ_RAW  -------------------------------- */
#define SPI3_IRQ_RAW_RORIM_Pos \
  (0UL) /*!< SPI3 IRQ_RAW: RORIM (Bit 0)                                 */
#define SPI3_IRQ_RAW_RORIM_Msk \
  (0x1UL) /*!< SPI3 IRQ_RAW: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI3_IRQ_RAW_RTIM_Pos \
  (1UL) /*!< SPI3 IRQ_RAW: RTIM (Bit 1)                                  */
#define SPI3_IRQ_RAW_RTIM_Msk \
  (0x2UL) /*!< SPI3 IRQ_RAW: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI3_IRQ_RAW_RXIM_Pos \
  (2UL) /*!< SPI3 IRQ_RAW: RXIM (Bit 2)                                  */
#define SPI3_IRQ_RAW_RXIM_Msk \
  (0x4UL) /*!< SPI3 IRQ_RAW: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI3_IRQ_RAW_TXIM_Pos \
  (3UL) /*!< SPI3 IRQ_RAW: TXIM (Bit 3)                                  */
#define SPI3_IRQ_RAW_TXIM_Msk \
  (0x8UL) /*!< SPI3 IRQ_RAW: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI3_IRQ_END  -------------------------------- */
#define SPI3_IRQ_END_RORIM_Pos \
  (0UL) /*!< SPI3 IRQ_END: RORIM (Bit 0)                                 */
#define SPI3_IRQ_END_RORIM_Msk \
  (0x1UL) /*!< SPI3 IRQ_END: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI3_IRQ_END_RTIM_Pos \
  (1UL) /*!< SPI3 IRQ_END: RTIM (Bit 1)                                  */
#define SPI3_IRQ_END_RTIM_Msk \
  (0x2UL) /*!< SPI3 IRQ_END: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI3_IRQ_END_RXIM_Pos \
  (2UL) /*!< SPI3 IRQ_END: RXIM (Bit 2)                                  */
#define SPI3_IRQ_END_RXIM_Msk \
  (0x4UL) /*!< SPI3 IRQ_END: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI3_IRQ_END_TXIM_Pos \
  (3UL) /*!< SPI3 IRQ_END: TXIM (Bit 3)                                  */
#define SPI3_IRQ_END_TXIM_Msk \
  (0x8UL) /*!< SPI3 IRQ_END: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI3_IRQ_CLR  -------------------------------- */
#define SPI3_IRQ_CLR_RORIM_Pos \
  (0UL) /*!< SPI3 IRQ_CLR: RORIM (Bit 0)                                 */
#define SPI3_IRQ_CLR_RORIM_Msk \
  (0x1UL) /*!< SPI3 IRQ_CLR: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI3_IRQ_CLR_RTIM_Pos \
  (1UL) /*!< SPI3 IRQ_CLR: RTIM (Bit 1)                                  */
#define SPI3_IRQ_CLR_RTIM_Msk \
  (0x2UL) /*!< SPI3 IRQ_CLR: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI3_IRQ_CLR_RXIM_Pos \
  (2UL) /*!< SPI3 IRQ_CLR: RXIM (Bit 2)                                  */
#define SPI3_IRQ_CLR_RXIM_Msk \
  (0x4UL) /*!< SPI3 IRQ_CLR: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI3_IRQ_CLR_TXIM_Pos \
  (3UL) /*!< SPI3 IRQ_CLR: TXIM (Bit 3)                                  */
#define SPI3_IRQ_CLR_TXIM_Msk \
  (0x8UL) /*!< SPI3 IRQ_CLR: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI3_FIFO_CLR  ------------------------------- */
#define SPI3_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< SPI3 FIFO_CLR: RXFIFO (Bit 0)                               */
#define SPI3_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< SPI3 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define SPI3_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< SPI3 FIFO_CLR: TXFIFO (Bit 1)                               */
#define SPI3_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< SPI3 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* ----------------------------------  SPI3_DATA  --------------------------------- */
#define SPI3_DATA_VALUE_Pos \
  (0UL) /*!< SPI3 DATA: VALUE (Bit 0) */
#define SPI3_DATA_VALUE_Msk \
  (0xffffUL) /*!< SPI3 DATA: VALUE (Bitfield-Mask: 0xffff)                    */
#define SPI3_DATA_BMSKIPDATA_Pos \
  (30UL) /*!< SPI3 DATA: BMSKIPDATA (Bit 30)                              */
#define SPI3_DATA_BMSKIPDATA_Msk \
  (0x40000000UL) /*!< SPI3 DATA: BMSKIPDATA (Bitfield-Mask: 0x40000000)           */
#define SPI3_DATA_BMSTART_BMSTOP_Pos \
  (31UL) /*!< SPI3 DATA: BMSTART/BMSTOP (Bit 31)                          */
#define SPI3_DATA_BMSTART_BMSTOP_Msk \
  (0x80000000UL) /*!< SPI3 DATA: BMSTART/BMSTOP (Bitfield-Mask: 0x80000000)       */

/* ================================================================================ */
/* ================           Group 'I2C' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  I2C_CTRL  ---------------------------------- */
#define I2C_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C CTRL: CLKENABLED (Bit 0)                                */
#define I2C_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C CTRL: CLKENABLED (Bitfield-Mask: 0x01)                  */
#define I2C_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C CTRL: ENABLED (Bit 1)                                   */
#define I2C_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C CTRL: ENABLED (Bitfield-Mask: 0x01)                     */
#define I2C_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C CTRL: ENABLE (Bit 2)                                    */
#define I2C_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C CTRL: ENABLE (Bitfield-Mask: 0x01)                      */
#define I2C_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C CTRL: TXFEMD (Bit 3)                                    */
#define I2C_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C CTRL: TXFEMD (Bitfield-Mask: 0x01)                      */
#define I2C_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C CTRL: RXFFMD (Bit 4)                                    */
#define I2C_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C CTRL: RXFFMD (Bitfield-Mask: 0x01)                      */
#define I2C_CTRL_ALGFILTER_Pos \
  (5UL) /*!< I2C CTRL: ALGFILTER (Bit 5)                                 */
#define I2C_CTRL_ALGFILTER_Msk \
  (0x20UL) /*!< I2C CTRL: ALGFILTER (Bitfield-Mask: 0x01)                   */
#define I2C_CTRL_DLGFILTER_Pos \
  (6UL) /*!< I2C CTRL: DLGFILTER (Bit 6)                                 */
#define I2C_CTRL_DLGFILTER_Msk \
  (0x40UL) /*!< I2C CTRL: DLGFILTER (Bitfield-Mask: 0x01)                   */
#define I2C_CTRL_LOOPBACK_Pos \
  (8UL) /*!< I2C CTRL: LOOPBACK (Bit 8)                                  */
#define I2C_CTRL_LOOPBACK_Msk \
  (0x100UL) /*!< I2C CTRL: LOOPBACK (Bitfield-Mask: 0x01)                    */
#define I2C_CTRL_TMCONFIGENB_Pos \
  (9UL) /*!< I2C CTRL: TMCONFIGENB (Bit 9)                               */
#define I2C_CTRL_TMCONFIGENB_Msk \
  (0x200UL) /*!< I2C CTRL: TMCONFIGENB (Bitfield-Mask: 0x01)                 */

/* --------------------------------  I2C_CLKSCALE  -------------------------------- */
#define I2C_CLKSCALE_VALUE_Pos \
  (0UL) /*!< I2C CLKSCALE: VALUE (Bit 0)                                 */
#define I2C_CLKSCALE_VALUE_Msk \
  (0x7fffffffUL) /*!< I2C CLKSCALE: VALUE (Bitfield-Mask: 0x7fffffff)             */
#define I2C_CLKSCALE_FASTMODE_Pos \
  (31UL) /*!< I2C CLKSCALE: FASTMODE (Bit 31)                             */
#define I2C_CLKSCALE_FASTMODE_Msk \
  (0x80000000UL) /*!< I2C CLKSCALE: FASTMODE (Bitfield-Mask: 0x01)                */

/* ---------------------------------  I2C_STATUS  --------------------------------- */
#define I2C_STATUS_I2CIDLE_Pos \
  (0UL) /*!< I2C STATUS: I2CIDLE (Bit 0)                                 */
#define I2C_STATUS_I2CIDLE_Msk \
  (0x1UL) /*!< I2C STATUS: I2CIDLE (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_IDLE_Pos \
  (1UL) /*!< I2C STATUS: IDLE (Bit 1)                                    */
#define I2C_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C STATUS: IDLE (Bitfield-Mask: 0x01)                      */
#define I2C_STATUS_WAITING_Pos \
  (2UL) /*!< I2C STATUS: WAITING (Bit 2)                                 */
#define I2C_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C STATUS: WAITING (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_STALLED_Pos \
  (3UL) /*!< I2C STATUS: STALLED (Bit 3)                                 */
#define I2C_STATUS_STALLED_Msk \
  (0x8UL) /*!< I2C STATUS: STALLED (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_ARBLOST_Pos \
  (4UL) /*!< I2C STATUS: ARBLOST (Bit 4)                                 */
#define I2C_STATUS_ARBLOST_Msk \
  (0x10UL) /*!< I2C STATUS: ARBLOST (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_NACKADDR_Pos \
  (5UL) /*!< I2C STATUS: NACKADDR (Bit 5)                                */
#define I2C_STATUS_NACKADDR_Msk \
  (0x20UL) /*!< I2C STATUS: NACKADDR (Bitfield-Mask: 0x01)                  */
#define I2C_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C STATUS: NACKDATA (Bit 6)                                */
#define I2C_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C STATUS: NACKDATA (Bitfield-Mask: 0x01)                  */
#define I2C_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C STATUS: RXNEMPTY (Bit 8)                                */
#define I2C_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C STATUS: RXNEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C STATUS: RXFULL (Bit 9)                                  */
#define I2C_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C STATUS: RXFULL (Bitfield-Mask: 0x01)                    */
#define I2C_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C STATUS: RXTRIGGER (Bit 11)                              */
#define I2C_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                 */
#define I2C_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C STATUS: TXEMPTY (Bit 12)                                */
#define I2C_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C STATUS: TXEMPTY (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C STATUS: TXNFULL (Bit 13)                                */
#define I2C_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C STATUS: TXNFULL (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C STATUS: TXTRIGGER (Bit 15)                              */
#define I2C_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                 */
#define I2C_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C STATUS: RAW_SDA (Bit 30)                                */
#define I2C_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C STATUS: RAW_SDA (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C STATUS: RAW_SCL (Bit 31)                                */
#define I2C_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C STATUS: RAW_SCL (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  I2C_IRQ_ENB  -------------------------------- */
#define I2C_IRQ_ENB_I2CIDLE_Pos \
  (0UL) /*!< I2C IRQ_ENB: I2CIDLE (Bit 0)                                */
#define I2C_IRQ_ENB_I2CIDLE_Msk \
  (0x1UL) /*!< I2C IRQ_ENB: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C IRQ_ENB: IDLE (Bit 1)                                   */
#define I2C_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C IRQ_ENB: WAITING (Bit 2)                                */
#define I2C_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C IRQ_ENB: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_STALLED_Pos \
  (3UL) /*!< I2C IRQ_ENB: STALLED (Bit 3)                                */
#define I2C_IRQ_ENB_STALLED_Msk \
  (0x8UL) /*!< I2C IRQ_ENB: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_ARBLOST_Pos \
  (4UL) /*!< I2C IRQ_ENB: ARBLOST (Bit 4)                                */
#define I2C_IRQ_ENB_ARBLOST_Msk \
  (0x10UL) /*!< I2C IRQ_ENB: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_NACKADDR_Pos \
  (5UL) /*!< I2C IRQ_ENB: NACKADDR (Bit 5)                               */
#define I2C_IRQ_ENB_NACKADDR_Msk \
  (0x20UL) /*!< I2C IRQ_ENB: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C IRQ_ENB: NACKDATA (Bit 6)                               */
#define I2C_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_ENB_CLKLOTO_Pos \
  (7UL) /*!< I2C IRQ_ENB: CLKLOTO (Bit 7)                                */
#define I2C_IRQ_ENB_CLKLOTO_Msk \
  (0x80UL) /*!< I2C IRQ_ENB: CLKLOTO (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_TXOVERFLOW_Pos \
  (10UL) /*!< I2C IRQ_ENB: TXOVERFLOW (Bit 10)                            */
#define I2C_IRQ_ENB_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C IRQ_ENB: TXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C IRQ_ENB: RXOVERFLOW (Bit 11)                            */
#define I2C_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C IRQ_ENB: TXREADY (Bit 12)                               */
#define I2C_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C IRQ_ENB: RXREADY (Bit 13)                               */
#define I2C_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C IRQ_ENB: TXEMPTY (Bit 14)                               */
#define I2C_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C IRQ_ENB: RXFULL (Bit 15)                                */
#define I2C_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  I2C_IRQ_RAW  -------------------------------- */
#define I2C_IRQ_RAW_I2CIDLE_Pos \
  (0UL) /*!< I2C IRQ_RAW: I2CIDLE (Bit 0)                                */
#define I2C_IRQ_RAW_I2CIDLE_Msk \
  (0x1UL) /*!< I2C IRQ_RAW: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C IRQ_RAW: IDLE (Bit 1)                                   */
#define I2C_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C IRQ_RAW: WAITING (Bit 2)                                */
#define I2C_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C IRQ_RAW: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_STALLED_Pos \
  (3UL) /*!< I2C IRQ_RAW: STALLED (Bit 3)                                */
#define I2C_IRQ_RAW_STALLED_Msk \
  (0x8UL) /*!< I2C IRQ_RAW: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_ARBLOST_Pos \
  (4UL) /*!< I2C IRQ_RAW: ARBLOST (Bit 4)                                */
#define I2C_IRQ_RAW_ARBLOST_Msk \
  (0x10UL) /*!< I2C IRQ_RAW: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_NACKADDR_Pos \
  (5UL) /*!< I2C IRQ_RAW: NACKADDR (Bit 5)                               */
#define I2C_IRQ_RAW_NACKADDR_Msk \
  (0x20UL) /*!< I2C IRQ_RAW: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C IRQ_RAW: NACKDATA (Bit 6)                               */
#define I2C_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_RAW_CLKLOTO_Pos \
  (7UL) /*!< I2C IRQ_RAW: CLKLOTO (Bit 7)                                */
#define I2C_IRQ_RAW_CLKLOTO_Msk \
  (0x80UL) /*!< I2C IRQ_RAW: CLKLOTO (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_TXOVERFLOW_Pos \
  (10UL) /*!< I2C IRQ_RAW: TXOVERFLOW (Bit 10)                            */
#define I2C_IRQ_RAW_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C IRQ_RAW: TXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C IRQ_RAW: RXOVERFLOW (Bit 11)                            */
#define I2C_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C IRQ_RAW: TXREADY (Bit 12)                               */
#define I2C_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C IRQ_RAW: RXREADY (Bit 13)                               */
#define I2C_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C IRQ_RAW: TXEMPTY (Bit 14)                               */
#define I2C_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C IRQ_RAW: RXFULL (Bit 15)                                */
#define I2C_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  I2C_IRQ_END  -------------------------------- */
#define I2C_IRQ_END_I2CIDLE_Pos \
  (0UL) /*!< I2C IRQ_END: I2CIDLE (Bit 0)                                */
#define I2C_IRQ_END_I2CIDLE_Msk \
  (0x1UL) /*!< I2C IRQ_END: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C IRQ_END: IDLE (Bit 1)                                   */
#define I2C_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C IRQ_END: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C IRQ_END: WAITING (Bit 2)                                */
#define I2C_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C IRQ_END: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_STALLED_Pos \
  (3UL) /*!< I2C IRQ_END: STALLED (Bit 3)                                */
#define I2C_IRQ_END_STALLED_Msk \
  (0x8UL) /*!< I2C IRQ_END: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_ARBLOST_Pos \
  (4UL) /*!< I2C IRQ_END: ARBLOST (Bit 4)                                */
#define I2C_IRQ_END_ARBLOST_Msk \
  (0x10UL) /*!< I2C IRQ_END: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_NACKADDR_Pos \
  (5UL) /*!< I2C IRQ_END: NACKADDR (Bit 5)                               */
#define I2C_IRQ_END_NACKADDR_Msk \
  (0x20UL) /*!< I2C IRQ_END: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C IRQ_END: NACKDATA (Bit 6)                               */
#define I2C_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C IRQ_END: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_END_CLKLOTO_Pos \
  (7UL) /*!< I2C IRQ_END: CLKLOTO (Bit 7)                                */
#define I2C_IRQ_END_CLKLOTO_Msk \
  (0x80UL) /*!< I2C IRQ_END: CLKLOTO (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_TXOVERFLOW_Pos \
  (10UL) /*!< I2C IRQ_END: TXOVERFLOW (Bit 10)                            */
#define I2C_IRQ_END_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C IRQ_END: TXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C IRQ_END: RXOVERFLOW (Bit 11)                            */
#define I2C_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C IRQ_END: TXREADY (Bit 12)                               */
#define I2C_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C IRQ_END: TXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C IRQ_END: RXREADY (Bit 13)                               */
#define I2C_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C IRQ_END: RXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C IRQ_END: TXEMPTY (Bit 14)                               */
#define I2C_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C IRQ_END: RXFULL (Bit 15)                                */
#define I2C_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C IRQ_END: RXFULL (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  I2C_IRQ_CLR  -------------------------------- */
#define I2C_IRQ_CLR_I2CIDLE_Pos \
  (0UL) /*!< I2C IRQ_CLR: I2CIDLE (Bit 0)                                */
#define I2C_IRQ_CLR_I2CIDLE_Msk \
  (0x1UL) /*!< I2C IRQ_CLR: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C IRQ_CLR: IDLE (Bit 1)                                   */
#define I2C_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C IRQ_CLR: WAITING (Bit 2)                                */
#define I2C_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C IRQ_CLR: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_STALLED_Pos \
  (3UL) /*!< I2C IRQ_CLR: STALLED (Bit 3)                                */
#define I2C_IRQ_CLR_STALLED_Msk \
  (0x8UL) /*!< I2C IRQ_CLR: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_ARBLOST_Pos \
  (4UL) /*!< I2C IRQ_CLR: ARBLOST (Bit 4)                                */
#define I2C_IRQ_CLR_ARBLOST_Msk \
  (0x10UL) /*!< I2C IRQ_CLR: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_NACKADDR_Pos \
  (5UL) /*!< I2C IRQ_CLR: NACKADDR (Bit 5)                               */
#define I2C_IRQ_CLR_NACKADDR_Msk \
  (0x20UL) /*!< I2C IRQ_CLR: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C IRQ_CLR: NACKDATA (Bit 6)                               */
#define I2C_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_CLR_CLKLOTO_Pos \
  (7UL) /*!< I2C IRQ_CLR: CLKLOTO (Bit 7)                                */
#define I2C_IRQ_CLR_CLKLOTO_Msk \
  (0x80UL) /*!< I2C IRQ_CLR: CLKLOTO (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_TXOVERFLOW_Pos \
  (10UL) /*!< I2C IRQ_CLR: TXOVERFLOW (Bit 10)                            */
#define I2C_IRQ_CLR_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C IRQ_CLR: TXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C IRQ_CLR: RXOVERFLOW (Bit 11)                            */
#define I2C_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C IRQ_CLR: TXREADY (Bit 12)                               */
#define I2C_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C IRQ_CLR: RXREADY (Bit 13)                               */
#define I2C_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C IRQ_CLR: TXEMPTY (Bit 14)                               */
#define I2C_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C IRQ_CLR: RXFULL (Bit 15)                                */
#define I2C_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)                   */

/* --------------------------------  I2C_FIFO_CLR  -------------------------------- */
#define I2C_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C FIFO_CLR: RXFIFO (Bit 0)                                */
#define I2C_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                  */
#define I2C_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C FIFO_CLR: TXFIFO (Bit 1)                                */
#define I2C_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  I2C_S0_CTRL  -------------------------------- */
#define I2C_S0_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C S0_CTRL: CLKENABLED (Bit 0)                             */
#define I2C_S0_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C S0_CTRL: CLKENABLED (Bitfield-Mask: 0x01)               */
#define I2C_S0_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C S0_CTRL: ENABLED (Bit 1)                                */
#define I2C_S0_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C S0_CTRL: ENABLED (Bitfield-Mask: 0x01)                  */
#define I2C_S0_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C S0_CTRL: ENABLE (Bit 2)                                 */
#define I2C_S0_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C S0_CTRL: ENABLE (Bitfield-Mask: 0x01)                   */
#define I2C_S0_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C S0_CTRL: TXFEMD (Bit 3)                                 */
#define I2C_S0_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C S0_CTRL: TXFEMD (Bitfield-Mask: 0x01)                   */
#define I2C_S0_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C S0_CTRL: RXFFMD (Bit 4)                                 */
#define I2C_S0_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C S0_CTRL: RXFFMD (Bitfield-Mask: 0x01)                   */

/* -------------------------------  I2C_S0_MAXWORDS  ------------------------------ */
#define I2C_S0_MAXWORDS_MAXWORD_Pos \
  (0UL) /*!< I2C S0_MAXWORDS: MAXWORD (Bit 0)                            */
#define I2C_S0_MAXWORDS_MAXWORD_Msk \
  (0x7ffUL) /*!< I2C S0_MAXWORDS: MAXWORD (Bitfield-Mask: 0x7ff)             */
#define I2C_S0_MAXWORDS_ENABLE_Pos \
  (31UL) /*!< I2C S0_MAXWORDS: ENABLE (Bit 31)                            */
#define I2C_S0_MAXWORDS_ENABLE_Msk \
  (0x80000000UL) /*!< I2C S0_MAXWORDS: ENABLE (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C_S0_ADDRESS  ------------------------------- */
#define I2C_S0_ADDRESS_RW_Pos \
  (0UL) /*!< I2C S0_ADDRESS: RW (Bit 0)                                  */
#define I2C_S0_ADDRESS_RW_Msk \
  (0x1UL) /*!< I2C S0_ADDRESS: RW (Bitfield-Mask: 0x01)                    */
#define I2C_S0_ADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C S0_ADDRESS: ADDRESS (Bit 1)                             */
#define I2C_S0_ADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C S0_ADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)              */
#define I2C_S0_ADDRESS_A10MODE_Pos \
  (15UL) /*!< I2C S0_ADDRESS: A10MODE (Bit 15)                            */
#define I2C_S0_ADDRESS_A10MODE_Msk \
  (0x8000UL) /*!< I2C S0_ADDRESS: A10MODE (Bitfield-Mask: 0x01)               */

/* -----------------------------  I2C_S0_ADDRESSMASK  ----------------------------- */
#define I2C_S0_ADDRESSMASK_RWMASK_Pos \
  (0UL) /*!< I2C S0_ADDRESSMASK: RWMASK (Bit 0)                          */
#define I2C_S0_ADDRESSMASK_RWMASK_Msk \
  (0x1UL) /*!< I2C S0_ADDRESSMASK: RWMASK (Bitfield-Mask: 0x01)            */
#define I2C_S0_ADDRESSMASK_MASK_Pos \
  (1UL) /*!< I2C S0_ADDRESSMASK: MASK (Bit 1)                            */
#define I2C_S0_ADDRESSMASK_MASK_Msk \
  (0x7feUL) /*!< I2C S0_ADDRESSMASK: MASK (Bitfield-Mask: 0x3ff)             */

/* ---------------------------------  I2C_S0_DATA  -------------------------------- */
#define I2C_S0_DATA_VALUE_Pos \
  (0UL) /*!< I2C S0_DATA: VALUE (Bit 0)                                  */
#define I2C_S0_DATA_VALUE_Msk \
  (0xffUL) /*!< I2C S0_DATA: VALUE (Bitfield-Mask: 0xff)                    */

/* -----------------------------  I2C_S0_LASTADDRESS  ----------------------------- */
#define I2C_S0_LASTADDRESS_DIRECTION_Pos \
  (0UL) /*!< I2C S0_LASTADDRESS: DIRECTION (Bit 0)                       */
#define I2C_S0_LASTADDRESS_DIRECTION_Msk \
  (0x1UL) /*!< I2C S0_LASTADDRESS: DIRECTION (Bitfield-Mask: 0x01)         */
#define I2C_S0_LASTADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C S0_LASTADDRESS: ADDRESS (Bit 1)                         */
#define I2C_S0_LASTADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C S0_LASTADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)          */

/* --------------------------------  I2C_S0_STATUS  ------------------------------- */
#define I2C_S0_STATUS_COMPLETED_Pos \
  (0UL) /*!< I2C S0_STATUS: COMPLETED (Bit 0)                            */
#define I2C_S0_STATUS_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_STATUS: COMPLETED (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_IDLE_Pos \
  (1UL) /*!< I2C S0_STATUS: IDLE (Bit 1)                                 */
#define I2C_S0_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C S0_STATUS: IDLE (Bitfield-Mask: 0x01)                   */
#define I2C_S0_STATUS_WAITING_Pos \
  (2UL) /*!< I2C S0_STATUS: WAITING (Bit 2)                              */
#define I2C_S0_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C S0_STATUS: WAITING (Bitfield-Mask: 0x01)                */
#define I2C_S0_STATUS_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_STATUS: TXSTALLED (Bit 3)                            */
#define I2C_S0_STATUS_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_STATUS: TXSTALLED (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_STATUS: RXSTALLED (Bit 4)                            */
#define I2C_S0_STATUS_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_STATUS: RXSTALLED (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_STATUS: ADDRESSMATCH (Bit 5)                         */
#define I2C_S0_STATUS_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_STATUS: ADDRESSMATCH (Bitfield-Mask: 0x01)           */
#define I2C_S0_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C S0_STATUS: NACKDATA (Bit 6)                             */
#define I2C_S0_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_STATUS: NACKDATA (Bitfield-Mask: 0x01)               */
#define I2C_S0_STATUS_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_STATUS: RXDATAFIRST (Bit 7)                          */
#define I2C_S0_STATUS_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)            */
#define I2C_S0_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C S0_STATUS: RXNEMPTY (Bit 8)                             */
#define I2C_S0_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C S0_STATUS: RXNEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C S0_STATUS: RXFULL (Bit 9)                               */
#define I2C_S0_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C S0_STATUS: RXFULL (Bitfield-Mask: 0x01)                 */
#define I2C_S0_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C S0_STATUS: RXTRIGGER (Bit 11)                           */
#define I2C_S0_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C S0_STATUS: RXTRIGGER (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C S0_STATUS: TXEMPTY (Bit 12)                             */
#define I2C_S0_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C S0_STATUS: TXEMPTY (Bitfield-Mask: 0x01)                */
#define I2C_S0_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C S0_STATUS: TXNFULL (Bit 13)                             */
#define I2C_S0_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C S0_STATUS: TXNFULL (Bitfield-Mask: 0x01)                */
#define I2C_S0_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C S0_STATUS: TXTRIGGER (Bit 15)                           */
#define I2C_S0_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C S0_STATUS: TXTRIGGER (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_RAW_BUSY_Pos \
  (29UL) /*!< I2C S0_STATUS: RAW_BUSY (Bit 29)                            */
#define I2C_S0_STATUS_RAW_BUSY_Msk \
  (0x20000000UL) /*!< I2C S0_STATUS: RAW_BUSY (Bitfield-Mask: 0x01)               */
#define I2C_S0_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C S0_STATUS: RAW_SDA (Bit 30)                             */
#define I2C_S0_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C S0_STATUS: RAW_SDA (Bitfield-Mask: 0x01)                */
#define I2C_S0_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C S0_STATUS: RAW_SCL (Bit 31)                             */
#define I2C_S0_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C S0_STATUS: RAW_SCL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_TXCOUNT  ------------------------------- */
#define I2C_S0_TXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C S0_TXCOUNT: VALUE (Bit 0)                               */
#define I2C_S0_TXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C S0_TXCOUNT: VALUE (Bitfield-Mask: 0x7ff)                */

/* -------------------------------  I2C_S0_RXCOUNT  ------------------------------- */
#define I2C_S0_RXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C S0_RXCOUNT: VALUE (Bit 0)                               */
#define I2C_S0_RXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C S0_RXCOUNT: VALUE (Bitfield-Mask: 0x7ff)                */

/* -------------------------------  I2C_S0_IRQ_ENB  ------------------------------- */
#define I2C_S0_IRQ_ENB_COMPLETED_Pos \
  (0UL) /*!< I2C S0_IRQ_ENB: COMPLETED (Bit 0)                           */
#define I2C_S0_IRQ_ENB_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_IRQ_ENB: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C S0_IRQ_ENB: IDLE (Bit 1)                                */
#define I2C_S0_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C S0_IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C_S0_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C S0_IRQ_ENB: WAITING (Bit 2)                             */
#define I2C_S0_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C S0_IRQ_ENB: WAITING (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_ENB_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_IRQ_ENB: TXSTALLED (Bit 3)                           */
#define I2C_S0_IRQ_ENB_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_IRQ_ENB: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_ENB_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_IRQ_ENB: RXSTALLED (Bit 4)                           */
#define I2C_S0_IRQ_ENB_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_IRQ_ENB: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_ENB_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_IRQ_ENB: ADDRESSMATCH (Bit 5)                        */
#define I2C_S0_IRQ_ENB_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_IRQ_ENB: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C_S0_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C S0_IRQ_ENB: NACKDATA (Bit 6)                            */
#define I2C_S0_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_ENB_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_IRQ_ENB: RXDATAFIRST (Bit 7)                         */
#define I2C_S0_IRQ_ENB_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_IRQ_ENB: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_ENB_I2C_START_Pos \
  (8UL) /*!< I2C S0_IRQ_ENB: I2C_START (Bit 8)                           */
#define I2C_S0_IRQ_ENB_I2C_START_Msk \
  (0x100UL) /*!< I2C S0_IRQ_ENB: I2C_START (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_ENB_I2C_STOP_Pos \
  (9UL) /*!< I2C S0_IRQ_ENB: I2C_STOP (Bit 9)                            */
#define I2C_S0_IRQ_ENB_I2C_STOP_Msk \
  (0x200UL) /*!< I2C S0_IRQ_ENB: I2C_STOP (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_ENB_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C S0_IRQ_ENB: TXUNDERFLOW (Bit 10)                        */
#define I2C_S0_IRQ_ENB_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C S0_IRQ_ENB: TXUNDERFLOW (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C S0_IRQ_ENB: RXOVERFLOW (Bit 11)                         */
#define I2C_S0_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C S0_IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)            */
#define I2C_S0_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C S0_IRQ_ENB: TXREADY (Bit 12)                            */
#define I2C_S0_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C S0_IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C S0_IRQ_ENB: RXREADY (Bit 13)                            */
#define I2C_S0_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C S0_IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C S0_IRQ_ENB: TXEMPTY (Bit 14)                            */
#define I2C_S0_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C S0_IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C S0_IRQ_ENB: RXFULL (Bit 15)                             */
#define I2C_S0_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C S0_IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_IRQ_RAW  ------------------------------- */
#define I2C_S0_IRQ_RAW_COMPLETED_Pos \
  (0UL) /*!< I2C S0_IRQ_RAW: COMPLETED (Bit 0)                           */
#define I2C_S0_IRQ_RAW_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_IRQ_RAW: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C S0_IRQ_RAW: IDLE (Bit 1)                                */
#define I2C_S0_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C S0_IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C_S0_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C S0_IRQ_RAW: WAITING (Bit 2)                             */
#define I2C_S0_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C S0_IRQ_RAW: WAITING (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_RAW_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_IRQ_RAW: TXSTALLED (Bit 3)                           */
#define I2C_S0_IRQ_RAW_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_IRQ_RAW: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_RAW_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_IRQ_RAW: RXSTALLED (Bit 4)                           */
#define I2C_S0_IRQ_RAW_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_IRQ_RAW: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_RAW_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_IRQ_RAW: ADDRESSMATCH (Bit 5)                        */
#define I2C_S0_IRQ_RAW_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_IRQ_RAW: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C_S0_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C S0_IRQ_RAW: NACKDATA (Bit 6)                            */
#define I2C_S0_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_RAW_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_IRQ_RAW: RXDATAFIRST (Bit 7)                         */
#define I2C_S0_IRQ_RAW_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_IRQ_RAW: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_RAW_I2C_START_Pos \
  (8UL) /*!< I2C S0_IRQ_RAW: I2C_START (Bit 8)                           */
#define I2C_S0_IRQ_RAW_I2C_START_Msk \
  (0x100UL) /*!< I2C S0_IRQ_RAW: I2C_START (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_RAW_I2C_STOP_Pos \
  (9UL) /*!< I2C S0_IRQ_RAW: I2C_STOP (Bit 9)                            */
#define I2C_S0_IRQ_RAW_I2C_STOP_Msk \
  (0x200UL) /*!< I2C S0_IRQ_RAW: I2C_STOP (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_RAW_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C S0_IRQ_RAW: TXUNDERFLOW (Bit 10)                        */
#define I2C_S0_IRQ_RAW_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C S0_IRQ_RAW: TXUNDERFLOW (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C S0_IRQ_RAW: RXOVERFLOW (Bit 11)                         */
#define I2C_S0_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C S0_IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)            */
#define I2C_S0_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C S0_IRQ_RAW: TXREADY (Bit 12)                            */
#define I2C_S0_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C S0_IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C S0_IRQ_RAW: RXREADY (Bit 13)                            */
#define I2C_S0_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C S0_IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C S0_IRQ_RAW: TXEMPTY (Bit 14)                            */
#define I2C_S0_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C S0_IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C S0_IRQ_RAW: RXFULL (Bit 15)                             */
#define I2C_S0_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C S0_IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_IRQ_END  ------------------------------- */
#define I2C_S0_IRQ_END_COMPLETED_Pos \
  (0UL) /*!< I2C S0_IRQ_END: COMPLETED (Bit 0)                           */
#define I2C_S0_IRQ_END_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_IRQ_END: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C S0_IRQ_END: IDLE (Bit 1)                                */
#define I2C_S0_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C S0_IRQ_END: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C_S0_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C S0_IRQ_END: WAITING (Bit 2)                             */
#define I2C_S0_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C S0_IRQ_END: WAITING (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_END_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_IRQ_END: TXSTALLED (Bit 3)                           */
#define I2C_S0_IRQ_END_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_IRQ_END: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_END_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_IRQ_END: RXSTALLED (Bit 4)                           */
#define I2C_S0_IRQ_END_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_IRQ_END: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_END_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_IRQ_END: ADDRESSMATCH (Bit 5)                        */
#define I2C_S0_IRQ_END_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_IRQ_END: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C_S0_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C S0_IRQ_END: NACKDATA (Bit 6)                            */
#define I2C_S0_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_IRQ_END: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_END_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_IRQ_END: RXDATAFIRST (Bit 7)                         */
#define I2C_S0_IRQ_END_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_IRQ_END: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_END_I2C_START_Pos \
  (8UL) /*!< I2C S0_IRQ_END: I2C_START (Bit 8)                           */
#define I2C_S0_IRQ_END_I2C_START_Msk \
  (0x100UL) /*!< I2C S0_IRQ_END: I2C_START (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_END_I2C_STOP_Pos \
  (9UL) /*!< I2C S0_IRQ_END: I2C_STOP (Bit 9)                            */
#define I2C_S0_IRQ_END_I2C_STOP_Msk \
  (0x200UL) /*!< I2C S0_IRQ_END: I2C_STOP (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_END_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C S0_IRQ_END: TXUNDERFLOW (Bit 10)                        */
#define I2C_S0_IRQ_END_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C S0_IRQ_END: TXUNDERFLOW (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C S0_IRQ_END: RXOVERFLOW (Bit 11)                         */
#define I2C_S0_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C S0_IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)            */
#define I2C_S0_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C S0_IRQ_END: TXREADY (Bit 12)                            */
#define I2C_S0_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C S0_IRQ_END: TXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C S0_IRQ_END: RXREADY (Bit 13)                            */
#define I2C_S0_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C S0_IRQ_END: RXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C S0_IRQ_END: TXEMPTY (Bit 14)                            */
#define I2C_S0_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C S0_IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C S0_IRQ_END: RXFULL (Bit 15)                             */
#define I2C_S0_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C S0_IRQ_END: RXFULL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_IRQ_CLR  ------------------------------- */
#define I2C_S0_IRQ_CLR_COMPLETED_Pos \
  (0UL) /*!< I2C S0_IRQ_CLR: COMPLETED (Bit 0)                           */
#define I2C_S0_IRQ_CLR_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_IRQ_CLR: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C S0_IRQ_CLR: IDLE (Bit 1)                                */
#define I2C_S0_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C S0_IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C_S0_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C S0_IRQ_CLR: WAITING (Bit 2)                             */
#define I2C_S0_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C S0_IRQ_CLR: WAITING (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_CLR_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_IRQ_CLR: TXSTALLED (Bit 3)                           */
#define I2C_S0_IRQ_CLR_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_IRQ_CLR: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_CLR_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_IRQ_CLR: RXSTALLED (Bit 4)                           */
#define I2C_S0_IRQ_CLR_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_IRQ_CLR: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_CLR_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_IRQ_CLR: ADDRESSMATCH (Bit 5)                        */
#define I2C_S0_IRQ_CLR_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_IRQ_CLR: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C_S0_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C S0_IRQ_CLR: NACKDATA (Bit 6)                            */
#define I2C_S0_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_CLR_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_IRQ_CLR: RXDATAFIRST (Bit 7)                         */
#define I2C_S0_IRQ_CLR_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_IRQ_CLR: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_CLR_I2C_START_Pos \
  (8UL) /*!< I2C S0_IRQ_CLR: I2C_START (Bit 8)                           */
#define I2C_S0_IRQ_CLR_I2C_START_Msk \
  (0x100UL) /*!< I2C S0_IRQ_CLR: I2C_START (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_CLR_I2C_STOP_Pos \
  (9UL) /*!< I2C S0_IRQ_CLR: I2C_STOP (Bit 9)                            */
#define I2C_S0_IRQ_CLR_I2C_STOP_Msk \
  (0x200UL) /*!< I2C S0_IRQ_CLR: I2C_STOP (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_CLR_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C S0_IRQ_CLR: TXUNDERFLOW (Bit 10)                        */
#define I2C_S0_IRQ_CLR_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C S0_IRQ_CLR: TXUNDERFLOW (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C S0_IRQ_CLR: RXOVERFLOW (Bit 11)                         */
#define I2C_S0_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C S0_IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)            */
#define I2C_S0_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C S0_IRQ_CLR: TXREADY (Bit 12)                            */
#define I2C_S0_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C S0_IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C S0_IRQ_CLR: RXREADY (Bit 13)                            */
#define I2C_S0_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C S0_IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C S0_IRQ_CLR: TXEMPTY (Bit 14)                            */
#define I2C_S0_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C S0_IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C S0_IRQ_CLR: RXFULL (Bit 15)                             */
#define I2C_S0_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C S0_IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)                */

/* -----------------------------  I2C_S0_RXFIFOIRQTRG  ---------------------------- */
#define I2C_S0_RXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< I2C S0_RXFIFOIRQTRG: LEVEL (Bit 0)                          */
#define I2C_S0_RXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< I2C S0_RXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)            */

/* -----------------------------  I2C_S0_TXFIFOIRQTRG  ---------------------------- */
#define I2C_S0_TXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< I2C S0_TXFIFOIRQTRG: LEVEL (Bit 0)                          */
#define I2C_S0_TXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< I2C S0_TXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)            */

/* -------------------------------  I2C_S0_FIFO_CLR  ------------------------------ */
#define I2C_S0_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C S0_FIFO_CLR: RXFIFO (Bit 0)                             */
#define I2C_S0_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C S0_FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)               */
#define I2C_S0_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C S0_FIFO_CLR: TXFIFO (Bit 1)                             */
#define I2C_S0_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C S0_FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C_S0_ADDRESSB  ------------------------------ */
#define I2C_S0_ADDRESSB_RW_Pos \
  (0UL) /*!< I2C S0_ADDRESSB: RW (Bit 0)                                 */
#define I2C_S0_ADDRESSB_RW_Msk \
  (0x1UL) /*!< I2C S0_ADDRESSB: RW (Bitfield-Mask: 0x01)                   */
#define I2C_S0_ADDRESSB_ADDRESS_Pos \
  (1UL) /*!< I2C S0_ADDRESSB: ADDRESS (Bit 1)                            */
#define I2C_S0_ADDRESSB_ADDRESS_Msk \
  (0x7feUL) /*!< I2C S0_ADDRESSB: ADDRESS (Bitfield-Mask: 0x3ff)             */
#define I2C_S0_ADDRESSB_ADDRESSBEN_Pos \
  (15UL) /*!< I2C S0_ADDRESSB: ADDRESSBEN (Bit 15)                        */
#define I2C_S0_ADDRESSB_ADDRESSBEN_Msk \
  (0x8000UL) /*!< I2C S0_ADDRESSB: ADDRESSBEN (Bitfield-Mask: 0x01)           */

/* -----------------------------  I2C_S0_ADDRESSMASKB  ---------------------------- */
#define I2C_S0_ADDRESSMASKB_RWMASK_Pos \
  (0UL) /*!< I2C S0_ADDRESSMASKB: RWMASK (Bit 0)                         */
#define I2C_S0_ADDRESSMASKB_RWMASK_Msk \
  (0x1UL) /*!< I2C S0_ADDRESSMASKB: RWMASK (Bitfield-Mask: 0x01)           */
#define I2C_S0_ADDRESSMASKB_MASK_Pos \
  (1UL) /*!< I2C S0_ADDRESSMASKB: MASK (Bit 1)                           */
#define I2C_S0_ADDRESSMASKB_MASK_Msk \
  (0x7feUL) /*!< I2C S0_ADDRESSMASKB: MASK (Bitfield-Mask: 0x3ff)            */

/* ================================================================================ */
/* ================          struct 'I2C0' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  I2C0_CTRL  --------------------------------- */
#define I2C0_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C0 CTRL: CLKENABLED (Bit 0)                               */
#define I2C0_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C0 CTRL: CLKENABLED (Bitfield-Mask: 0x01)                 */
#define I2C0_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C0 CTRL: ENABLED (Bit 1)                                  */
#define I2C0_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C0 CTRL: ENABLED (Bitfield-Mask: 0x01)                    */
#define I2C0_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C0 CTRL: ENABLE (Bit 2)                                   */
#define I2C0_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C0 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define I2C0_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C0 CTRL: TXFEMD (Bit 3)                                   */
#define I2C0_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C0 CTRL: TXFEMD (Bitfield-Mask: 0x01)                     */
#define I2C0_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C0 CTRL: RXFFMD (Bit 4)                                   */
#define I2C0_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C0 CTRL: RXFFMD (Bitfield-Mask: 0x01)                     */
#define I2C0_CTRL_ALGFILTER_Pos \
  (5UL) /*!< I2C0 CTRL: ALGFILTER (Bit 5)                                */
#define I2C0_CTRL_ALGFILTER_Msk \
  (0x20UL) /*!< I2C0 CTRL: ALGFILTER (Bitfield-Mask: 0x01)                  */
#define I2C0_CTRL_DLGFILTER_Pos \
  (6UL) /*!< I2C0 CTRL: DLGFILTER (Bit 6)                                */
#define I2C0_CTRL_DLGFILTER_Msk \
  (0x40UL) /*!< I2C0 CTRL: DLGFILTER (Bitfield-Mask: 0x01)                  */
#define I2C0_CTRL_LOOPBACK_Pos \
  (8UL) /*!< I2C0 CTRL: LOOPBACK (Bit 8)                                 */
#define I2C0_CTRL_LOOPBACK_Msk \
  (0x100UL) /*!< I2C0 CTRL: LOOPBACK (Bitfield-Mask: 0x01)                   */
#define I2C0_CTRL_TMCONFIGENB_Pos \
  (9UL) /*!< I2C0 CTRL: TMCONFIGENB (Bit 9)                              */
#define I2C0_CTRL_TMCONFIGENB_Msk \
  (0x200UL) /*!< I2C0 CTRL: TMCONFIGENB (Bitfield-Mask: 0x01)                */

/* --------------------------------  I2C0_CLKSCALE  ------------------------------- */
#define I2C0_CLKSCALE_VALUE_Pos \
  (0UL) /*!< I2C0 CLKSCALE: VALUE (Bit 0)                                */
#define I2C0_CLKSCALE_VALUE_Msk \
  (0x7fffffffUL) /*!< I2C0 CLKSCALE: VALUE (Bitfield-Mask: 0x7fffffff)            */
#define I2C0_CLKSCALE_FASTMODE_Pos \
  (31UL) /*!< I2C0 CLKSCALE: FASTMODE (Bit 31)                            */
#define I2C0_CLKSCALE_FASTMODE_Msk \
  (0x80000000UL) /*!< I2C0 CLKSCALE: FASTMODE (Bitfield-Mask: 0x01)               */

/* ---------------------------------  I2C0_STATUS  -------------------------------- */
#define I2C0_STATUS_I2CIDLE_Pos \
  (0UL) /*!< I2C0 STATUS: I2CIDLE (Bit 0)                                */
#define I2C0_STATUS_I2CIDLE_Msk \
  (0x1UL) /*!< I2C0 STATUS: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C0_STATUS_IDLE_Pos \
  (1UL) /*!< I2C0 STATUS: IDLE (Bit 1)                                   */
#define I2C0_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C0 STATUS: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C0_STATUS_WAITING_Pos \
  (2UL) /*!< I2C0 STATUS: WAITING (Bit 2)                                */
#define I2C0_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C0 STATUS: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C0_STATUS_STALLED_Pos \
  (3UL) /*!< I2C0 STATUS: STALLED (Bit 3)                                */
#define I2C0_STATUS_STALLED_Msk \
  (0x8UL) /*!< I2C0 STATUS: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C0_STATUS_ARBLOST_Pos \
  (4UL) /*!< I2C0 STATUS: ARBLOST (Bit 4)                                */
#define I2C0_STATUS_ARBLOST_Msk \
  (0x10UL) /*!< I2C0 STATUS: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C0_STATUS_NACKADDR_Pos \
  (5UL) /*!< I2C0 STATUS: NACKADDR (Bit 5)                               */
#define I2C0_STATUS_NACKADDR_Msk \
  (0x20UL) /*!< I2C0 STATUS: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C0_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C0 STATUS: NACKDATA (Bit 6)                               */
#define I2C0_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 STATUS: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C0_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C0 STATUS: RXNEMPTY (Bit 8)                               */
#define I2C0_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C0 STATUS: RXNEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C0_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C0 STATUS: RXFULL (Bit 9)                                 */
#define I2C0_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C0 STATUS: RXFULL (Bitfield-Mask: 0x01)                   */
#define I2C0_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C0 STATUS: RXTRIGGER (Bit 11)                             */
#define I2C0_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C0 STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                */
#define I2C0_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C0 STATUS: TXEMPTY (Bit 12)                               */
#define I2C0_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C0 STATUS: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C0_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C0 STATUS: TXNFULL (Bit 13)                               */
#define I2C0_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C0 STATUS: TXNFULL (Bitfield-Mask: 0x01)                  */
#define I2C0_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C0 STATUS: TXTRIGGER (Bit 15)                             */
#define I2C0_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C0 STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                */
#define I2C0_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C0 STATUS: RAW_SDA (Bit 30)                               */
#define I2C0_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C0 STATUS: RAW_SDA (Bitfield-Mask: 0x01)                  */
#define I2C0_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C0 STATUS: RAW_SCL (Bit 31)                               */
#define I2C0_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C0 STATUS: RAW_SCL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C0_IRQ_ENB  -------------------------------- */
#define I2C0_IRQ_ENB_I2CIDLE_Pos \
  (0UL) /*!< I2C0 IRQ_ENB: I2CIDLE (Bit 0)                               */
#define I2C0_IRQ_ENB_I2CIDLE_Msk \
  (0x1UL) /*!< I2C0 IRQ_ENB: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C0 IRQ_ENB: IDLE (Bit 1)                                  */
#define I2C0_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C0 IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C0_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C0 IRQ_ENB: WAITING (Bit 2)                               */
#define I2C0_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C0 IRQ_ENB: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_ENB_STALLED_Pos \
  (3UL) /*!< I2C0 IRQ_ENB: STALLED (Bit 3)                               */
#define I2C0_IRQ_ENB_STALLED_Msk \
  (0x8UL) /*!< I2C0 IRQ_ENB: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_ENB_ARBLOST_Pos \
  (4UL) /*!< I2C0 IRQ_ENB: ARBLOST (Bit 4)                               */
#define I2C0_IRQ_ENB_ARBLOST_Msk \
  (0x10UL) /*!< I2C0 IRQ_ENB: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_ENB_NACKADDR_Pos \
  (5UL) /*!< I2C0 IRQ_ENB: NACKADDR (Bit 5)                              */
#define I2C0_IRQ_ENB_NACKADDR_Msk \
  (0x20UL) /*!< I2C0 IRQ_ENB: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C0_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C0 IRQ_ENB: NACKDATA (Bit 6)                              */
#define I2C0_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C0_IRQ_ENB_CLKLOTO_Pos \
  (7UL) /*!< I2C0 IRQ_ENB: CLKLOTO (Bit 7)                               */
#define I2C0_IRQ_ENB_CLKLOTO_Msk \
  (0x80UL) /*!< I2C0 IRQ_ENB: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_ENB_TXOVERFLOW_Pos \
  (10UL) /*!< I2C0 IRQ_ENB: TXOVERFLOW (Bit 10)                           */
#define I2C0_IRQ_ENB_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C0 IRQ_ENB: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C0_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C0 IRQ_ENB: RXOVERFLOW (Bit 11)                           */
#define I2C0_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C0 IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C0_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C0 IRQ_ENB: TXREADY (Bit 12)                              */
#define I2C0_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C0 IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C0 IRQ_ENB: RXREADY (Bit 13)                              */
#define I2C0_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C0 IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C0 IRQ_ENB: TXEMPTY (Bit 14)                              */
#define I2C0_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C0 IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C0 IRQ_ENB: RXFULL (Bit 15)                               */
#define I2C0_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C0 IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C0_IRQ_RAW  -------------------------------- */
#define I2C0_IRQ_RAW_I2CIDLE_Pos \
  (0UL) /*!< I2C0 IRQ_RAW: I2CIDLE (Bit 0)                               */
#define I2C0_IRQ_RAW_I2CIDLE_Msk \
  (0x1UL) /*!< I2C0 IRQ_RAW: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C0 IRQ_RAW: IDLE (Bit 1)                                  */
#define I2C0_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C0 IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C0_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C0 IRQ_RAW: WAITING (Bit 2)                               */
#define I2C0_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C0 IRQ_RAW: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_RAW_STALLED_Pos \
  (3UL) /*!< I2C0 IRQ_RAW: STALLED (Bit 3)                               */
#define I2C0_IRQ_RAW_STALLED_Msk \
  (0x8UL) /*!< I2C0 IRQ_RAW: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_RAW_ARBLOST_Pos \
  (4UL) /*!< I2C0 IRQ_RAW: ARBLOST (Bit 4)                               */
#define I2C0_IRQ_RAW_ARBLOST_Msk \
  (0x10UL) /*!< I2C0 IRQ_RAW: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_RAW_NACKADDR_Pos \
  (5UL) /*!< I2C0 IRQ_RAW: NACKADDR (Bit 5)                              */
#define I2C0_IRQ_RAW_NACKADDR_Msk \
  (0x20UL) /*!< I2C0 IRQ_RAW: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C0_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C0 IRQ_RAW: NACKDATA (Bit 6)                              */
#define I2C0_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C0_IRQ_RAW_CLKLOTO_Pos \
  (7UL) /*!< I2C0 IRQ_RAW: CLKLOTO (Bit 7)                               */
#define I2C0_IRQ_RAW_CLKLOTO_Msk \
  (0x80UL) /*!< I2C0 IRQ_RAW: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_RAW_TXOVERFLOW_Pos \
  (10UL) /*!< I2C0 IRQ_RAW: TXOVERFLOW (Bit 10)                           */
#define I2C0_IRQ_RAW_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C0 IRQ_RAW: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C0_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C0 IRQ_RAW: RXOVERFLOW (Bit 11)                           */
#define I2C0_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C0 IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C0_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C0 IRQ_RAW: TXREADY (Bit 12)                              */
#define I2C0_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C0 IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C0 IRQ_RAW: RXREADY (Bit 13)                              */
#define I2C0_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C0 IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C0 IRQ_RAW: TXEMPTY (Bit 14)                              */
#define I2C0_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C0 IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C0 IRQ_RAW: RXFULL (Bit 15)                               */
#define I2C0_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C0 IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C0_IRQ_END  -------------------------------- */
#define I2C0_IRQ_END_I2CIDLE_Pos \
  (0UL) /*!< I2C0 IRQ_END: I2CIDLE (Bit 0)                               */
#define I2C0_IRQ_END_I2CIDLE_Msk \
  (0x1UL) /*!< I2C0 IRQ_END: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C0 IRQ_END: IDLE (Bit 1)                                  */
#define I2C0_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C0 IRQ_END: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C0_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C0 IRQ_END: WAITING (Bit 2)                               */
#define I2C0_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C0 IRQ_END: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_END_STALLED_Pos \
  (3UL) /*!< I2C0 IRQ_END: STALLED (Bit 3)                               */
#define I2C0_IRQ_END_STALLED_Msk \
  (0x8UL) /*!< I2C0 IRQ_END: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_END_ARBLOST_Pos \
  (4UL) /*!< I2C0 IRQ_END: ARBLOST (Bit 4)                               */
#define I2C0_IRQ_END_ARBLOST_Msk \
  (0x10UL) /*!< I2C0 IRQ_END: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_END_NACKADDR_Pos \
  (5UL) /*!< I2C0 IRQ_END: NACKADDR (Bit 5)                              */
#define I2C0_IRQ_END_NACKADDR_Msk \
  (0x20UL) /*!< I2C0 IRQ_END: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C0_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C0 IRQ_END: NACKDATA (Bit 6)                              */
#define I2C0_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 IRQ_END: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C0_IRQ_END_CLKLOTO_Pos \
  (7UL) /*!< I2C0 IRQ_END: CLKLOTO (Bit 7)                               */
#define I2C0_IRQ_END_CLKLOTO_Msk \
  (0x80UL) /*!< I2C0 IRQ_END: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_END_TXOVERFLOW_Pos \
  (10UL) /*!< I2C0 IRQ_END: TXOVERFLOW (Bit 10)                           */
#define I2C0_IRQ_END_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C0 IRQ_END: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C0_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C0 IRQ_END: RXOVERFLOW (Bit 11)                           */
#define I2C0_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C0 IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C0_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C0 IRQ_END: TXREADY (Bit 12)                              */
#define I2C0_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C0 IRQ_END: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C0 IRQ_END: RXREADY (Bit 13)                              */
#define I2C0_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C0 IRQ_END: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C0 IRQ_END: TXEMPTY (Bit 14)                              */
#define I2C0_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C0 IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C0 IRQ_END: RXFULL (Bit 15)                               */
#define I2C0_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C0 IRQ_END: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C0_IRQ_CLR  -------------------------------- */
#define I2C0_IRQ_CLR_I2CIDLE_Pos \
  (0UL) /*!< I2C0 IRQ_CLR: I2CIDLE (Bit 0)                               */
#define I2C0_IRQ_CLR_I2CIDLE_Msk \
  (0x1UL) /*!< I2C0 IRQ_CLR: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C0 IRQ_CLR: IDLE (Bit 1)                                  */
#define I2C0_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C0 IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C0_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C0 IRQ_CLR: WAITING (Bit 2)                               */
#define I2C0_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C0 IRQ_CLR: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_CLR_STALLED_Pos \
  (3UL) /*!< I2C0 IRQ_CLR: STALLED (Bit 3)                               */
#define I2C0_IRQ_CLR_STALLED_Msk \
  (0x8UL) /*!< I2C0 IRQ_CLR: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_CLR_ARBLOST_Pos \
  (4UL) /*!< I2C0 IRQ_CLR: ARBLOST (Bit 4)                               */
#define I2C0_IRQ_CLR_ARBLOST_Msk \
  (0x10UL) /*!< I2C0 IRQ_CLR: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_CLR_NACKADDR_Pos \
  (5UL) /*!< I2C0 IRQ_CLR: NACKADDR (Bit 5)                              */
#define I2C0_IRQ_CLR_NACKADDR_Msk \
  (0x20UL) /*!< I2C0 IRQ_CLR: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C0_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C0 IRQ_CLR: NACKDATA (Bit 6)                              */
#define I2C0_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C0_IRQ_CLR_CLKLOTO_Pos \
  (7UL) /*!< I2C0 IRQ_CLR: CLKLOTO (Bit 7)                               */
#define I2C0_IRQ_CLR_CLKLOTO_Msk \
  (0x80UL) /*!< I2C0 IRQ_CLR: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_CLR_TXOVERFLOW_Pos \
  (10UL) /*!< I2C0 IRQ_CLR: TXOVERFLOW (Bit 10)                           */
#define I2C0_IRQ_CLR_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C0 IRQ_CLR: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C0_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C0 IRQ_CLR: RXOVERFLOW (Bit 11)                           */
#define I2C0_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C0 IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C0_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C0 IRQ_CLR: TXREADY (Bit 12)                              */
#define I2C0_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C0 IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C0 IRQ_CLR: RXREADY (Bit 13)                              */
#define I2C0_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C0 IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C0 IRQ_CLR: TXEMPTY (Bit 14)                              */
#define I2C0_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C0 IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C0_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C0 IRQ_CLR: RXFULL (Bit 15)                               */
#define I2C0_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C0 IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C0_FIFO_CLR  ------------------------------- */
#define I2C0_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C0 FIFO_CLR: RXFIFO (Bit 0)                               */
#define I2C0_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C0 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define I2C0_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C0 FIFO_CLR: TXFIFO (Bit 1)                               */
#define I2C0_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C0 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* --------------------------------  I2C0_S0_CTRL  -------------------------------- */
#define I2C0_S0_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C0 S0_CTRL: CLKENABLED (Bit 0)                            */
#define I2C0_S0_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C0 S0_CTRL: CLKENABLED (Bitfield-Mask: 0x01)              */
#define I2C0_S0_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C0 S0_CTRL: ENABLED (Bit 1)                               */
#define I2C0_S0_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C0 S0_CTRL: ENABLED (Bitfield-Mask: 0x01)                 */
#define I2C0_S0_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C0 S0_CTRL: ENABLE (Bit 2)                                */
#define I2C0_S0_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C0 S0_CTRL: ENABLE (Bitfield-Mask: 0x01)                  */
#define I2C0_S0_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C0 S0_CTRL: TXFEMD (Bit 3)                                */
#define I2C0_S0_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C0 S0_CTRL: TXFEMD (Bitfield-Mask: 0x01)                  */
#define I2C0_S0_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C0 S0_CTRL: RXFFMD (Bit 4)                                */
#define I2C0_S0_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C0 S0_CTRL: RXFFMD (Bitfield-Mask: 0x01)                  */

/* ------------------------------  I2C0_S0_MAXWORDS  ------------------------------ */
#define I2C0_S0_MAXWORDS_MAXWORD_Pos \
  (0UL) /*!< I2C0 S0_MAXWORDS: MAXWORD (Bit 0)                           */
#define I2C0_S0_MAXWORDS_MAXWORD_Msk \
  (0x7ffUL) /*!< I2C0 S0_MAXWORDS: MAXWORD (Bitfield-Mask: 0x7ff)            */
#define I2C0_S0_MAXWORDS_ENABLE_Pos \
  (31UL) /*!< I2C0 S0_MAXWORDS: ENABLE (Bit 31)                           */
#define I2C0_S0_MAXWORDS_ENABLE_Msk \
  (0x80000000UL) /*!< I2C0 S0_MAXWORDS: ENABLE (Bitfield-Mask: 0x01)              */

/* -------------------------------  I2C0_S0_ADDRESS  ------------------------------ */
#define I2C0_S0_ADDRESS_RW_Pos \
  (0UL) /*!< I2C0 S0_ADDRESS: RW (Bit 0)                                 */
#define I2C0_S0_ADDRESS_RW_Msk \
  (0x1UL) /*!< I2C0 S0_ADDRESS: RW (Bitfield-Mask: 0x01)                   */
#define I2C0_S0_ADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C0 S0_ADDRESS: ADDRESS (Bit 1)                            */
#define I2C0_S0_ADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C0 S0_ADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)             */
#define I2C0_S0_ADDRESS_A10MODE_Pos \
  (15UL) /*!< I2C0 S0_ADDRESS: A10MODE (Bit 15)                           */
#define I2C0_S0_ADDRESS_A10MODE_Msk \
  (0x8000UL) /*!< I2C0 S0_ADDRESS: A10MODE (Bitfield-Mask: 0x01)              */

/* -----------------------------  I2C0_S0_ADDRESSMASK  ---------------------------- */
#define I2C0_S0_ADDRESSMASK_RWMASK_Pos \
  (0UL) /*!< I2C0 S0_ADDRESSMASK: RWMASK (Bit 0)                         */
#define I2C0_S0_ADDRESSMASK_RWMASK_Msk \
  (0x1UL) /*!< I2C0 S0_ADDRESSMASK: RWMASK (Bitfield-Mask: 0x01)           */
#define I2C0_S0_ADDRESSMASK_MASK_Pos \
  (1UL) /*!< I2C0 S0_ADDRESSMASK: MASK (Bit 1)                           */
#define I2C0_S0_ADDRESSMASK_MASK_Msk \
  (0x7feUL) /*!< I2C0 S0_ADDRESSMASK: MASK (Bitfield-Mask: 0x3ff)            */

/* --------------------------------  I2C0_S0_DATA  -------------------------------- */
#define I2C0_S0_DATA_VALUE_Pos \
  (0UL) /*!< I2C0 S0_DATA: VALUE (Bit 0)                                 */
#define I2C0_S0_DATA_VALUE_Msk \
  (0xffUL) /*!< I2C0 S0_DATA: VALUE (Bitfield-Mask: 0xff)                   */

/* -----------------------------  I2C0_S0_LASTADDRESS  ---------------------------- */
#define I2C0_S0_LASTADDRESS_DIRECTION_Pos \
  (0UL) /*!< I2C0 S0_LASTADDRESS: DIRECTION (Bit 0)                      */
#define I2C0_S0_LASTADDRESS_DIRECTION_Msk \
  (0x1UL) /*!< I2C0 S0_LASTADDRESS: DIRECTION (Bitfield-Mask: 0x01)        */
#define I2C0_S0_LASTADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C0 S0_LASTADDRESS: ADDRESS (Bit 1)                        */
#define I2C0_S0_LASTADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C0 S0_LASTADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)         */

/* -------------------------------  I2C0_S0_STATUS  ------------------------------- */
#define I2C0_S0_STATUS_COMPLETED_Pos \
  (0UL) /*!< I2C0 S0_STATUS: COMPLETED (Bit 0)                           */
#define I2C0_S0_STATUS_COMPLETED_Msk \
  (0x1UL) /*!< I2C0 S0_STATUS: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C0_S0_STATUS_IDLE_Pos \
  (1UL) /*!< I2C0 S0_STATUS: IDLE (Bit 1)                                */
#define I2C0_S0_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C0 S0_STATUS: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C0_S0_STATUS_WAITING_Pos \
  (2UL) /*!< I2C0 S0_STATUS: WAITING (Bit 2)                             */
#define I2C0_S0_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C0 S0_STATUS: WAITING (Bitfield-Mask: 0x01)               */
#define I2C0_S0_STATUS_TXSTALLED_Pos \
  (3UL) /*!< I2C0 S0_STATUS: TXSTALLED (Bit 3)                           */
#define I2C0_S0_STATUS_TXSTALLED_Msk \
  (0x8UL) /*!< I2C0 S0_STATUS: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C0_S0_STATUS_RXSTALLED_Pos \
  (4UL) /*!< I2C0 S0_STATUS: RXSTALLED (Bit 4)                           */
#define I2C0_S0_STATUS_RXSTALLED_Msk \
  (0x10UL) /*!< I2C0 S0_STATUS: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C0_S0_STATUS_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C0 S0_STATUS: ADDRESSMATCH (Bit 5)                        */
#define I2C0_S0_STATUS_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C0 S0_STATUS: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C0_S0_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C0 S0_STATUS: NACKDATA (Bit 6)                            */
#define I2C0_S0_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 S0_STATUS: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C0_S0_STATUS_RXDATAFIRST_Pos \
  (7UL) /*!< I2C0 S0_STATUS: RXDATAFIRST (Bit 7)                         */
#define I2C0_S0_STATUS_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C0 S0_STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C0_S0_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C0 S0_STATUS: RXNEMPTY (Bit 8)                            */
#define I2C0_S0_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C0 S0_STATUS: RXNEMPTY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C0 S0_STATUS: RXFULL (Bit 9)                              */
#define I2C0_S0_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C0 S0_STATUS: RXFULL (Bitfield-Mask: 0x01)                */
#define I2C0_S0_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C0 S0_STATUS: RXTRIGGER (Bit 11)                          */
#define I2C0_S0_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C0 S0_STATUS: RXTRIGGER (Bitfield-Mask: 0x01)             */
#define I2C0_S0_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C0 S0_STATUS: TXEMPTY (Bit 12)                            */
#define I2C0_S0_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C0 S0_STATUS: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C0_S0_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C0 S0_STATUS: TXNFULL (Bit 13)                            */
#define I2C0_S0_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C0 S0_STATUS: TXNFULL (Bitfield-Mask: 0x01)               */
#define I2C0_S0_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C0 S0_STATUS: TXTRIGGER (Bit 15)                          */
#define I2C0_S0_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C0 S0_STATUS: TXTRIGGER (Bitfield-Mask: 0x01)             */
#define I2C0_S0_STATUS_RAW_BUSY_Pos \
  (29UL) /*!< I2C0 S0_STATUS: RAW_BUSY (Bit 29)                           */
#define I2C0_S0_STATUS_RAW_BUSY_Msk \
  (0x20000000UL) /*!< I2C0 S0_STATUS: RAW_BUSY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C0 S0_STATUS: RAW_SDA (Bit 30)                            */
#define I2C0_S0_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C0 S0_STATUS: RAW_SDA (Bitfield-Mask: 0x01)               */
#define I2C0_S0_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C0 S0_STATUS: RAW_SCL (Bit 31)                            */
#define I2C0_S0_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C0 S0_STATUS: RAW_SCL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C0_S0_TXCOUNT  ------------------------------ */
#define I2C0_S0_TXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C0 S0_TXCOUNT: VALUE (Bit 0)                              */
#define I2C0_S0_TXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C0 S0_TXCOUNT: VALUE (Bitfield-Mask: 0x7ff)               */

/* -------------------------------  I2C0_S0_RXCOUNT  ------------------------------ */
#define I2C0_S0_RXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C0 S0_RXCOUNT: VALUE (Bit 0)                              */
#define I2C0_S0_RXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C0 S0_RXCOUNT: VALUE (Bitfield-Mask: 0x7ff)               */

/* -------------------------------  I2C0_S0_IRQ_ENB  ------------------------------ */
#define I2C0_S0_IRQ_ENB_COMPLETED_Pos \
  (0UL) /*!< I2C0 S0_IRQ_ENB: COMPLETED (Bit 0)                          */
#define I2C0_S0_IRQ_ENB_COMPLETED_Msk \
  (0x1UL) /*!< I2C0 S0_IRQ_ENB: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C0 S0_IRQ_ENB: IDLE (Bit 1)                               */
#define I2C0_S0_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C0 S0_IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C0_S0_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C0 S0_IRQ_ENB: WAITING (Bit 2)                            */
#define I2C0_S0_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C0 S0_IRQ_ENB: WAITING (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_ENB_TXSTALLED_Pos \
  (3UL) /*!< I2C0 S0_IRQ_ENB: TXSTALLED (Bit 3)                          */
#define I2C0_S0_IRQ_ENB_TXSTALLED_Msk \
  (0x8UL) /*!< I2C0 S0_IRQ_ENB: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_ENB_RXSTALLED_Pos \
  (4UL) /*!< I2C0 S0_IRQ_ENB: RXSTALLED (Bit 4)                          */
#define I2C0_S0_IRQ_ENB_RXSTALLED_Msk \
  (0x10UL) /*!< I2C0 S0_IRQ_ENB: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_ENB_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C0 S0_IRQ_ENB: ADDRESSMATCH (Bit 5)                       */
#define I2C0_S0_IRQ_ENB_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C0 S0_IRQ_ENB: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C0_S0_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C0 S0_IRQ_ENB: NACKDATA (Bit 6)                           */
#define I2C0_S0_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 S0_IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C0_S0_IRQ_ENB_RXDATAFIRST_Pos \
  (7UL) /*!< I2C0 S0_IRQ_ENB: RXDATAFIRST (Bit 7)                        */
#define I2C0_S0_IRQ_ENB_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C0 S0_IRQ_ENB: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C0_S0_IRQ_ENB_I2C_START_Pos \
  (8UL) /*!< I2C0 S0_IRQ_ENB: I2C_START (Bit 8)                          */
#define I2C0_S0_IRQ_ENB_I2C_START_Msk \
  (0x100UL) /*!< I2C0 S0_IRQ_ENB: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_ENB_I2C_STOP_Pos \
  (9UL) /*!< I2C0 S0_IRQ_ENB: I2C_STOP (Bit 9)                           */
#define I2C0_S0_IRQ_ENB_I2C_STOP_Msk \
  (0x200UL) /*!< I2C0 S0_IRQ_ENB: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C0_S0_IRQ_ENB_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C0 S0_IRQ_ENB: TXUNDERFLOW (Bit 10)                       */
#define I2C0_S0_IRQ_ENB_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C0 S0_IRQ_ENB: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C0_S0_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C0 S0_IRQ_ENB: RXOVERFLOW (Bit 11)                        */
#define I2C0_S0_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C0 S0_IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C0_S0_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C0 S0_IRQ_ENB: TXREADY (Bit 12)                           */
#define I2C0_S0_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C0 S0_IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C0 S0_IRQ_ENB: RXREADY (Bit 13)                           */
#define I2C0_S0_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C0 S0_IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C0 S0_IRQ_ENB: TXEMPTY (Bit 14)                           */
#define I2C0_S0_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C0 S0_IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C0 S0_IRQ_ENB: RXFULL (Bit 15)                            */
#define I2C0_S0_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C0 S0_IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C0_S0_IRQ_RAW  ------------------------------ */
#define I2C0_S0_IRQ_RAW_COMPLETED_Pos \
  (0UL) /*!< I2C0 S0_IRQ_RAW: COMPLETED (Bit 0)                          */
#define I2C0_S0_IRQ_RAW_COMPLETED_Msk \
  (0x1UL) /*!< I2C0 S0_IRQ_RAW: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C0 S0_IRQ_RAW: IDLE (Bit 1)                               */
#define I2C0_S0_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C0 S0_IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C0_S0_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C0 S0_IRQ_RAW: WAITING (Bit 2)                            */
#define I2C0_S0_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C0 S0_IRQ_RAW: WAITING (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_RAW_TXSTALLED_Pos \
  (3UL) /*!< I2C0 S0_IRQ_RAW: TXSTALLED (Bit 3)                          */
#define I2C0_S0_IRQ_RAW_TXSTALLED_Msk \
  (0x8UL) /*!< I2C0 S0_IRQ_RAW: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_RAW_RXSTALLED_Pos \
  (4UL) /*!< I2C0 S0_IRQ_RAW: RXSTALLED (Bit 4)                          */
#define I2C0_S0_IRQ_RAW_RXSTALLED_Msk \
  (0x10UL) /*!< I2C0 S0_IRQ_RAW: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_RAW_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C0 S0_IRQ_RAW: ADDRESSMATCH (Bit 5)                       */
#define I2C0_S0_IRQ_RAW_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C0 S0_IRQ_RAW: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C0_S0_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C0 S0_IRQ_RAW: NACKDATA (Bit 6)                           */
#define I2C0_S0_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 S0_IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C0_S0_IRQ_RAW_RXDATAFIRST_Pos \
  (7UL) /*!< I2C0 S0_IRQ_RAW: RXDATAFIRST (Bit 7)                        */
#define I2C0_S0_IRQ_RAW_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C0 S0_IRQ_RAW: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C0_S0_IRQ_RAW_I2C_START_Pos \
  (8UL) /*!< I2C0 S0_IRQ_RAW: I2C_START (Bit 8)                          */
#define I2C0_S0_IRQ_RAW_I2C_START_Msk \
  (0x100UL) /*!< I2C0 S0_IRQ_RAW: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_RAW_I2C_STOP_Pos \
  (9UL) /*!< I2C0 S0_IRQ_RAW: I2C_STOP (Bit 9)                           */
#define I2C0_S0_IRQ_RAW_I2C_STOP_Msk \
  (0x200UL) /*!< I2C0 S0_IRQ_RAW: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C0_S0_IRQ_RAW_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C0 S0_IRQ_RAW: TXUNDERFLOW (Bit 10)                       */
#define I2C0_S0_IRQ_RAW_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C0 S0_IRQ_RAW: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C0_S0_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C0 S0_IRQ_RAW: RXOVERFLOW (Bit 11)                        */
#define I2C0_S0_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C0 S0_IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C0_S0_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C0 S0_IRQ_RAW: TXREADY (Bit 12)                           */
#define I2C0_S0_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C0 S0_IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C0 S0_IRQ_RAW: RXREADY (Bit 13)                           */
#define I2C0_S0_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C0 S0_IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C0 S0_IRQ_RAW: TXEMPTY (Bit 14)                           */
#define I2C0_S0_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C0 S0_IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C0 S0_IRQ_RAW: RXFULL (Bit 15)                            */
#define I2C0_S0_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C0 S0_IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C0_S0_IRQ_END  ------------------------------ */
#define I2C0_S0_IRQ_END_COMPLETED_Pos \
  (0UL) /*!< I2C0 S0_IRQ_END: COMPLETED (Bit 0)                          */
#define I2C0_S0_IRQ_END_COMPLETED_Msk \
  (0x1UL) /*!< I2C0 S0_IRQ_END: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C0 S0_IRQ_END: IDLE (Bit 1)                               */
#define I2C0_S0_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C0 S0_IRQ_END: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C0_S0_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C0 S0_IRQ_END: WAITING (Bit 2)                            */
#define I2C0_S0_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C0 S0_IRQ_END: WAITING (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_END_TXSTALLED_Pos \
  (3UL) /*!< I2C0 S0_IRQ_END: TXSTALLED (Bit 3)                          */
#define I2C0_S0_IRQ_END_TXSTALLED_Msk \
  (0x8UL) /*!< I2C0 S0_IRQ_END: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_END_RXSTALLED_Pos \
  (4UL) /*!< I2C0 S0_IRQ_END: RXSTALLED (Bit 4)                          */
#define I2C0_S0_IRQ_END_RXSTALLED_Msk \
  (0x10UL) /*!< I2C0 S0_IRQ_END: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_END_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C0 S0_IRQ_END: ADDRESSMATCH (Bit 5)                       */
#define I2C0_S0_IRQ_END_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C0 S0_IRQ_END: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C0_S0_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C0 S0_IRQ_END: NACKDATA (Bit 6)                           */
#define I2C0_S0_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 S0_IRQ_END: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C0_S0_IRQ_END_RXDATAFIRST_Pos \
  (7UL) /*!< I2C0 S0_IRQ_END: RXDATAFIRST (Bit 7)                        */
#define I2C0_S0_IRQ_END_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C0 S0_IRQ_END: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C0_S0_IRQ_END_I2C_START_Pos \
  (8UL) /*!< I2C0 S0_IRQ_END: I2C_START (Bit 8)                          */
#define I2C0_S0_IRQ_END_I2C_START_Msk \
  (0x100UL) /*!< I2C0 S0_IRQ_END: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_END_I2C_STOP_Pos \
  (9UL) /*!< I2C0 S0_IRQ_END: I2C_STOP (Bit 9)                           */
#define I2C0_S0_IRQ_END_I2C_STOP_Msk \
  (0x200UL) /*!< I2C0 S0_IRQ_END: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C0_S0_IRQ_END_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C0 S0_IRQ_END: TXUNDERFLOW (Bit 10)                       */
#define I2C0_S0_IRQ_END_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C0 S0_IRQ_END: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C0_S0_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C0 S0_IRQ_END: RXOVERFLOW (Bit 11)                        */
#define I2C0_S0_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C0 S0_IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C0_S0_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C0 S0_IRQ_END: TXREADY (Bit 12)                           */
#define I2C0_S0_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C0 S0_IRQ_END: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C0 S0_IRQ_END: RXREADY (Bit 13)                           */
#define I2C0_S0_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C0 S0_IRQ_END: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C0 S0_IRQ_END: TXEMPTY (Bit 14)                           */
#define I2C0_S0_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C0 S0_IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C0 S0_IRQ_END: RXFULL (Bit 15)                            */
#define I2C0_S0_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C0 S0_IRQ_END: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C0_S0_IRQ_CLR  ------------------------------ */
#define I2C0_S0_IRQ_CLR_COMPLETED_Pos \
  (0UL) /*!< I2C0 S0_IRQ_CLR: COMPLETED (Bit 0)                          */
#define I2C0_S0_IRQ_CLR_COMPLETED_Msk \
  (0x1UL) /*!< I2C0 S0_IRQ_CLR: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C0 S0_IRQ_CLR: IDLE (Bit 1)                               */
#define I2C0_S0_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C0 S0_IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C0_S0_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C0 S0_IRQ_CLR: WAITING (Bit 2)                            */
#define I2C0_S0_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C0 S0_IRQ_CLR: WAITING (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_CLR_TXSTALLED_Pos \
  (3UL) /*!< I2C0 S0_IRQ_CLR: TXSTALLED (Bit 3)                          */
#define I2C0_S0_IRQ_CLR_TXSTALLED_Msk \
  (0x8UL) /*!< I2C0 S0_IRQ_CLR: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_CLR_RXSTALLED_Pos \
  (4UL) /*!< I2C0 S0_IRQ_CLR: RXSTALLED (Bit 4)                          */
#define I2C0_S0_IRQ_CLR_RXSTALLED_Msk \
  (0x10UL) /*!< I2C0 S0_IRQ_CLR: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_CLR_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C0 S0_IRQ_CLR: ADDRESSMATCH (Bit 5)                       */
#define I2C0_S0_IRQ_CLR_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C0 S0_IRQ_CLR: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C0_S0_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C0 S0_IRQ_CLR: NACKDATA (Bit 6)                           */
#define I2C0_S0_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C0 S0_IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C0_S0_IRQ_CLR_RXDATAFIRST_Pos \
  (7UL) /*!< I2C0 S0_IRQ_CLR: RXDATAFIRST (Bit 7)                        */
#define I2C0_S0_IRQ_CLR_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C0 S0_IRQ_CLR: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C0_S0_IRQ_CLR_I2C_START_Pos \
  (8UL) /*!< I2C0 S0_IRQ_CLR: I2C_START (Bit 8)                          */
#define I2C0_S0_IRQ_CLR_I2C_START_Msk \
  (0x100UL) /*!< I2C0 S0_IRQ_CLR: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C0_S0_IRQ_CLR_I2C_STOP_Pos \
  (9UL) /*!< I2C0 S0_IRQ_CLR: I2C_STOP (Bit 9)                           */
#define I2C0_S0_IRQ_CLR_I2C_STOP_Msk \
  (0x200UL) /*!< I2C0 S0_IRQ_CLR: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C0_S0_IRQ_CLR_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C0 S0_IRQ_CLR: TXUNDERFLOW (Bit 10)                       */
#define I2C0_S0_IRQ_CLR_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C0 S0_IRQ_CLR: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C0_S0_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C0 S0_IRQ_CLR: RXOVERFLOW (Bit 11)                        */
#define I2C0_S0_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C0 S0_IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C0_S0_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C0 S0_IRQ_CLR: TXREADY (Bit 12)                           */
#define I2C0_S0_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C0 S0_IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C0 S0_IRQ_CLR: RXREADY (Bit 13)                           */
#define I2C0_S0_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C0 S0_IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C0 S0_IRQ_CLR: TXEMPTY (Bit 14)                           */
#define I2C0_S0_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C0 S0_IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C0_S0_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C0 S0_IRQ_CLR: RXFULL (Bit 15)                            */
#define I2C0_S0_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C0 S0_IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)               */

/* ----------------------------  I2C0_S0_RXFIFOIRQTRG  ---------------------------- */
#define I2C0_S0_RXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< I2C0 S0_RXFIFOIRQTRG: LEVEL (Bit 0)                         */
#define I2C0_S0_RXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< I2C0 S0_RXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)           */

/* ----------------------------  I2C0_S0_TXFIFOIRQTRG  ---------------------------- */
#define I2C0_S0_TXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< I2C0 S0_TXFIFOIRQTRG: LEVEL (Bit 0)                         */
#define I2C0_S0_TXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< I2C0 S0_TXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)           */

/* ------------------------------  I2C0_S0_FIFO_CLR  ------------------------------ */
#define I2C0_S0_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C0 S0_FIFO_CLR: RXFIFO (Bit 0)                            */
#define I2C0_S0_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C0 S0_FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)              */
#define I2C0_S0_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C0 S0_FIFO_CLR: TXFIFO (Bit 1)                            */
#define I2C0_S0_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C0 S0_FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)              */

/* ------------------------------  I2C0_S0_ADDRESSB  ------------------------------ */
#define I2C0_S0_ADDRESSB_RW_Pos \
  (0UL) /*!< I2C0 S0_ADDRESSB: RW (Bit 0)                                */
#define I2C0_S0_ADDRESSB_RW_Msk \
  (0x1UL) /*!< I2C0 S0_ADDRESSB: RW (Bitfield-Mask: 0x01)                  */
#define I2C0_S0_ADDRESSB_ADDRESS_Pos \
  (1UL) /*!< I2C0 S0_ADDRESSB: ADDRESS (Bit 1)                           */
#define I2C0_S0_ADDRESSB_ADDRESS_Msk \
  (0x7feUL) /*!< I2C0 S0_ADDRESSB: ADDRESS (Bitfield-Mask: 0x3ff)            */
#define I2C0_S0_ADDRESSB_ADDRESSBEN_Pos \
  (15UL) /*!< I2C0 S0_ADDRESSB: ADDRESSBEN (Bit 15)                       */
#define I2C0_S0_ADDRESSB_ADDRESSBEN_Msk \
  (0x8000UL) /*!< I2C0 S0_ADDRESSB: ADDRESSBEN (Bitfield-Mask: 0x01)          */

/* ----------------------------  I2C0_S0_ADDRESSMASKB  ---------------------------- */
#define I2C0_S0_ADDRESSMASKB_RWMASK_Pos \
  (0UL) /*!< I2C0 S0_ADDRESSMASKB: RWMASK (Bit 0)                        */
#define I2C0_S0_ADDRESSMASKB_RWMASK_Msk \
  (0x1UL) /*!< I2C0 S0_ADDRESSMASKB: RWMASK (Bitfield-Mask: 0x01)          */
#define I2C0_S0_ADDRESSMASKB_MASK_Pos \
  (1UL) /*!< I2C0 S0_ADDRESSMASKB: MASK (Bit 1)                          */
#define I2C0_S0_ADDRESSMASKB_MASK_Msk \
  (0x7feUL) /*!< I2C0 S0_ADDRESSMASKB: MASK (Bitfield-Mask: 0x3ff)           */

/* ================================================================================ */
/* ================          struct 'I2C1' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  I2C1_CTRL  --------------------------------- */
#define I2C1_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C1 CTRL: CLKENABLED (Bit 0)                               */
#define I2C1_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C1 CTRL: CLKENABLED (Bitfield-Mask: 0x01)                 */
#define I2C1_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C1 CTRL: ENABLED (Bit 1)                                  */
#define I2C1_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C1 CTRL: ENABLED (Bitfield-Mask: 0x01)                    */
#define I2C1_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C1 CTRL: ENABLE (Bit 2)                                   */
#define I2C1_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C1 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define I2C1_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C1 CTRL: TXFEMD (Bit 3)                                   */
#define I2C1_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C1 CTRL: TXFEMD (Bitfield-Mask: 0x01)                     */
#define I2C1_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C1 CTRL: RXFFMD (Bit 4)                                   */
#define I2C1_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C1 CTRL: RXFFMD (Bitfield-Mask: 0x01)                     */
#define I2C1_CTRL_ALGFILTER_Pos \
  (5UL) /*!< I2C1 CTRL: ALGFILTER (Bit 5)                                */
#define I2C1_CTRL_ALGFILTER_Msk \
  (0x20UL) /*!< I2C1 CTRL: ALGFILTER (Bitfield-Mask: 0x01)                  */
#define I2C1_CTRL_DLGFILTER_Pos \
  (6UL) /*!< I2C1 CTRL: DLGFILTER (Bit 6)                                */
#define I2C1_CTRL_DLGFILTER_Msk \
  (0x40UL) /*!< I2C1 CTRL: DLGFILTER (Bitfield-Mask: 0x01)                  */
#define I2C1_CTRL_LOOPBACK_Pos \
  (8UL) /*!< I2C1 CTRL: LOOPBACK (Bit 8)                                 */
#define I2C1_CTRL_LOOPBACK_Msk \
  (0x100UL) /*!< I2C1 CTRL: LOOPBACK (Bitfield-Mask: 0x01)                   */
#define I2C1_CTRL_TMCONFIGENB_Pos \
  (9UL) /*!< I2C1 CTRL: TMCONFIGENB (Bit 9)                              */
#define I2C1_CTRL_TMCONFIGENB_Msk \
  (0x200UL) /*!< I2C1 CTRL: TMCONFIGENB (Bitfield-Mask: 0x01)                */

/* --------------------------------  I2C1_CLKSCALE  ------------------------------- */
#define I2C1_CLKSCALE_VALUE_Pos \
  (0UL) /*!< I2C1 CLKSCALE: VALUE (Bit 0)                                */
#define I2C1_CLKSCALE_VALUE_Msk \
  (0x7fffffffUL) /*!< I2C1 CLKSCALE: VALUE (Bitfield-Mask: 0x7fffffff)            */
#define I2C1_CLKSCALE_FASTMODE_Pos \
  (31UL) /*!< I2C1 CLKSCALE: FASTMODE (Bit 31)                            */
#define I2C1_CLKSCALE_FASTMODE_Msk \
  (0x80000000UL) /*!< I2C1 CLKSCALE: FASTMODE (Bitfield-Mask: 0x01)               */

/* ---------------------------------  I2C1_STATUS  -------------------------------- */
#define I2C1_STATUS_I2CIDLE_Pos \
  (0UL) /*!< I2C1 STATUS: I2CIDLE (Bit 0)                                */
#define I2C1_STATUS_I2CIDLE_Msk \
  (0x1UL) /*!< I2C1 STATUS: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C1_STATUS_IDLE_Pos \
  (1UL) /*!< I2C1 STATUS: IDLE (Bit 1)                                   */
#define I2C1_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C1 STATUS: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C1_STATUS_WAITING_Pos \
  (2UL) /*!< I2C1 STATUS: WAITING (Bit 2)                                */
#define I2C1_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C1 STATUS: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C1_STATUS_STALLED_Pos \
  (3UL) /*!< I2C1 STATUS: STALLED (Bit 3)                                */
#define I2C1_STATUS_STALLED_Msk \
  (0x8UL) /*!< I2C1 STATUS: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C1_STATUS_ARBLOST_Pos \
  (4UL) /*!< I2C1 STATUS: ARBLOST (Bit 4)                                */
#define I2C1_STATUS_ARBLOST_Msk \
  (0x10UL) /*!< I2C1 STATUS: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C1_STATUS_NACKADDR_Pos \
  (5UL) /*!< I2C1 STATUS: NACKADDR (Bit 5)                               */
#define I2C1_STATUS_NACKADDR_Msk \
  (0x20UL) /*!< I2C1 STATUS: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C1_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C1 STATUS: NACKDATA (Bit 6)                               */
#define I2C1_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 STATUS: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C1_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C1 STATUS: RXNEMPTY (Bit 8)                               */
#define I2C1_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C1 STATUS: RXNEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C1_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C1 STATUS: RXFULL (Bit 9)                                 */
#define I2C1_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C1 STATUS: RXFULL (Bitfield-Mask: 0x01)                   */
#define I2C1_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C1 STATUS: RXTRIGGER (Bit 11)                             */
#define I2C1_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C1 STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                */
#define I2C1_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C1 STATUS: TXEMPTY (Bit 12)                               */
#define I2C1_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C1 STATUS: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C1_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C1 STATUS: TXNFULL (Bit 13)                               */
#define I2C1_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C1 STATUS: TXNFULL (Bitfield-Mask: 0x01)                  */
#define I2C1_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C1 STATUS: TXTRIGGER (Bit 15)                             */
#define I2C1_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C1 STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                */
#define I2C1_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C1 STATUS: RAW_SDA (Bit 30)                               */
#define I2C1_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C1 STATUS: RAW_SDA (Bitfield-Mask: 0x01)                  */
#define I2C1_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C1 STATUS: RAW_SCL (Bit 31)                               */
#define I2C1_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C1 STATUS: RAW_SCL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C1_IRQ_ENB  -------------------------------- */
#define I2C1_IRQ_ENB_I2CIDLE_Pos \
  (0UL) /*!< I2C1 IRQ_ENB: I2CIDLE (Bit 0)                               */
#define I2C1_IRQ_ENB_I2CIDLE_Msk \
  (0x1UL) /*!< I2C1 IRQ_ENB: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C1 IRQ_ENB: IDLE (Bit 1)                                  */
#define I2C1_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C1 IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C1_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C1 IRQ_ENB: WAITING (Bit 2)                               */
#define I2C1_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C1 IRQ_ENB: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_ENB_STALLED_Pos \
  (3UL) /*!< I2C1 IRQ_ENB: STALLED (Bit 3)                               */
#define I2C1_IRQ_ENB_STALLED_Msk \
  (0x8UL) /*!< I2C1 IRQ_ENB: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_ENB_ARBLOST_Pos \
  (4UL) /*!< I2C1 IRQ_ENB: ARBLOST (Bit 4)                               */
#define I2C1_IRQ_ENB_ARBLOST_Msk \
  (0x10UL) /*!< I2C1 IRQ_ENB: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_ENB_NACKADDR_Pos \
  (5UL) /*!< I2C1 IRQ_ENB: NACKADDR (Bit 5)                              */
#define I2C1_IRQ_ENB_NACKADDR_Msk \
  (0x20UL) /*!< I2C1 IRQ_ENB: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C1_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C1 IRQ_ENB: NACKDATA (Bit 6)                              */
#define I2C1_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C1_IRQ_ENB_CLKLOTO_Pos \
  (7UL) /*!< I2C1 IRQ_ENB: CLKLOTO (Bit 7)                               */
#define I2C1_IRQ_ENB_CLKLOTO_Msk \
  (0x80UL) /*!< I2C1 IRQ_ENB: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_ENB_TXOVERFLOW_Pos \
  (10UL) /*!< I2C1 IRQ_ENB: TXOVERFLOW (Bit 10)                           */
#define I2C1_IRQ_ENB_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C1 IRQ_ENB: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C1_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C1 IRQ_ENB: RXOVERFLOW (Bit 11)                           */
#define I2C1_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C1 IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C1_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C1 IRQ_ENB: TXREADY (Bit 12)                              */
#define I2C1_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C1 IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C1 IRQ_ENB: RXREADY (Bit 13)                              */
#define I2C1_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C1 IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C1 IRQ_ENB: TXEMPTY (Bit 14)                              */
#define I2C1_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C1 IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C1 IRQ_ENB: RXFULL (Bit 15)                               */
#define I2C1_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C1 IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C1_IRQ_RAW  -------------------------------- */
#define I2C1_IRQ_RAW_I2CIDLE_Pos \
  (0UL) /*!< I2C1 IRQ_RAW: I2CIDLE (Bit 0)                               */
#define I2C1_IRQ_RAW_I2CIDLE_Msk \
  (0x1UL) /*!< I2C1 IRQ_RAW: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C1 IRQ_RAW: IDLE (Bit 1)                                  */
#define I2C1_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C1 IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C1_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C1 IRQ_RAW: WAITING (Bit 2)                               */
#define I2C1_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C1 IRQ_RAW: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_RAW_STALLED_Pos \
  (3UL) /*!< I2C1 IRQ_RAW: STALLED (Bit 3)                               */
#define I2C1_IRQ_RAW_STALLED_Msk \
  (0x8UL) /*!< I2C1 IRQ_RAW: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_RAW_ARBLOST_Pos \
  (4UL) /*!< I2C1 IRQ_RAW: ARBLOST (Bit 4)                               */
#define I2C1_IRQ_RAW_ARBLOST_Msk \
  (0x10UL) /*!< I2C1 IRQ_RAW: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_RAW_NACKADDR_Pos \
  (5UL) /*!< I2C1 IRQ_RAW: NACKADDR (Bit 5)                              */
#define I2C1_IRQ_RAW_NACKADDR_Msk \
  (0x20UL) /*!< I2C1 IRQ_RAW: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C1_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C1 IRQ_RAW: NACKDATA (Bit 6)                              */
#define I2C1_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C1_IRQ_RAW_CLKLOTO_Pos \
  (7UL) /*!< I2C1 IRQ_RAW: CLKLOTO (Bit 7)                               */
#define I2C1_IRQ_RAW_CLKLOTO_Msk \
  (0x80UL) /*!< I2C1 IRQ_RAW: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_RAW_TXOVERFLOW_Pos \
  (10UL) /*!< I2C1 IRQ_RAW: TXOVERFLOW (Bit 10)                           */
#define I2C1_IRQ_RAW_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C1 IRQ_RAW: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C1_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C1 IRQ_RAW: RXOVERFLOW (Bit 11)                           */
#define I2C1_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C1 IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C1_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C1 IRQ_RAW: TXREADY (Bit 12)                              */
#define I2C1_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C1 IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C1 IRQ_RAW: RXREADY (Bit 13)                              */
#define I2C1_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C1 IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C1 IRQ_RAW: TXEMPTY (Bit 14)                              */
#define I2C1_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C1 IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C1 IRQ_RAW: RXFULL (Bit 15)                               */
#define I2C1_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C1 IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C1_IRQ_END  -------------------------------- */
#define I2C1_IRQ_END_I2CIDLE_Pos \
  (0UL) /*!< I2C1 IRQ_END: I2CIDLE (Bit 0)                               */
#define I2C1_IRQ_END_I2CIDLE_Msk \
  (0x1UL) /*!< I2C1 IRQ_END: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C1 IRQ_END: IDLE (Bit 1)                                  */
#define I2C1_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C1 IRQ_END: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C1_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C1 IRQ_END: WAITING (Bit 2)                               */
#define I2C1_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C1 IRQ_END: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_END_STALLED_Pos \
  (3UL) /*!< I2C1 IRQ_END: STALLED (Bit 3)                               */
#define I2C1_IRQ_END_STALLED_Msk \
  (0x8UL) /*!< I2C1 IRQ_END: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_END_ARBLOST_Pos \
  (4UL) /*!< I2C1 IRQ_END: ARBLOST (Bit 4)                               */
#define I2C1_IRQ_END_ARBLOST_Msk \
  (0x10UL) /*!< I2C1 IRQ_END: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_END_NACKADDR_Pos \
  (5UL) /*!< I2C1 IRQ_END: NACKADDR (Bit 5)                              */
#define I2C1_IRQ_END_NACKADDR_Msk \
  (0x20UL) /*!< I2C1 IRQ_END: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C1_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C1 IRQ_END: NACKDATA (Bit 6)                              */
#define I2C1_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 IRQ_END: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C1_IRQ_END_CLKLOTO_Pos \
  (7UL) /*!< I2C1 IRQ_END: CLKLOTO (Bit 7)                               */
#define I2C1_IRQ_END_CLKLOTO_Msk \
  (0x80UL) /*!< I2C1 IRQ_END: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_END_TXOVERFLOW_Pos \
  (10UL) /*!< I2C1 IRQ_END: TXOVERFLOW (Bit 10)                           */
#define I2C1_IRQ_END_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C1 IRQ_END: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C1_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C1 IRQ_END: RXOVERFLOW (Bit 11)                           */
#define I2C1_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C1 IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C1_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C1 IRQ_END: TXREADY (Bit 12)                              */
#define I2C1_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C1 IRQ_END: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C1 IRQ_END: RXREADY (Bit 13)                              */
#define I2C1_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C1 IRQ_END: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C1 IRQ_END: TXEMPTY (Bit 14)                              */
#define I2C1_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C1 IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C1 IRQ_END: RXFULL (Bit 15)                               */
#define I2C1_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C1 IRQ_END: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C1_IRQ_CLR  -------------------------------- */
#define I2C1_IRQ_CLR_I2CIDLE_Pos \
  (0UL) /*!< I2C1 IRQ_CLR: I2CIDLE (Bit 0)                               */
#define I2C1_IRQ_CLR_I2CIDLE_Msk \
  (0x1UL) /*!< I2C1 IRQ_CLR: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C1 IRQ_CLR: IDLE (Bit 1)                                  */
#define I2C1_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C1 IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C1_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C1 IRQ_CLR: WAITING (Bit 2)                               */
#define I2C1_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C1 IRQ_CLR: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_CLR_STALLED_Pos \
  (3UL) /*!< I2C1 IRQ_CLR: STALLED (Bit 3)                               */
#define I2C1_IRQ_CLR_STALLED_Msk \
  (0x8UL) /*!< I2C1 IRQ_CLR: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_CLR_ARBLOST_Pos \
  (4UL) /*!< I2C1 IRQ_CLR: ARBLOST (Bit 4)                               */
#define I2C1_IRQ_CLR_ARBLOST_Msk \
  (0x10UL) /*!< I2C1 IRQ_CLR: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_CLR_NACKADDR_Pos \
  (5UL) /*!< I2C1 IRQ_CLR: NACKADDR (Bit 5)                              */
#define I2C1_IRQ_CLR_NACKADDR_Msk \
  (0x20UL) /*!< I2C1 IRQ_CLR: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C1_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C1 IRQ_CLR: NACKDATA (Bit 6)                              */
#define I2C1_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C1_IRQ_CLR_CLKLOTO_Pos \
  (7UL) /*!< I2C1 IRQ_CLR: CLKLOTO (Bit 7)                               */
#define I2C1_IRQ_CLR_CLKLOTO_Msk \
  (0x80UL) /*!< I2C1 IRQ_CLR: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_CLR_TXOVERFLOW_Pos \
  (10UL) /*!< I2C1 IRQ_CLR: TXOVERFLOW (Bit 10)                           */
#define I2C1_IRQ_CLR_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C1 IRQ_CLR: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C1_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C1 IRQ_CLR: RXOVERFLOW (Bit 11)                           */
#define I2C1_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C1 IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C1_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C1 IRQ_CLR: TXREADY (Bit 12)                              */
#define I2C1_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C1 IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C1 IRQ_CLR: RXREADY (Bit 13)                              */
#define I2C1_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C1 IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C1 IRQ_CLR: TXEMPTY (Bit 14)                              */
#define I2C1_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C1 IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C1_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C1 IRQ_CLR: RXFULL (Bit 15)                               */
#define I2C1_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C1 IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C1_FIFO_CLR  ------------------------------- */
#define I2C1_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C1 FIFO_CLR: RXFIFO (Bit 0)                               */
#define I2C1_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C1 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define I2C1_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C1 FIFO_CLR: TXFIFO (Bit 1)                               */
#define I2C1_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C1 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* --------------------------------  I2C1_S0_CTRL  -------------------------------- */
#define I2C1_S0_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C1 S0_CTRL: CLKENABLED (Bit 0)                            */
#define I2C1_S0_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C1 S0_CTRL: CLKENABLED (Bitfield-Mask: 0x01)              */
#define I2C1_S0_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C1 S0_CTRL: ENABLED (Bit 1)                               */
#define I2C1_S0_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C1 S0_CTRL: ENABLED (Bitfield-Mask: 0x01)                 */
#define I2C1_S0_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C1 S0_CTRL: ENABLE (Bit 2)                                */
#define I2C1_S0_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C1 S0_CTRL: ENABLE (Bitfield-Mask: 0x01)                  */
#define I2C1_S0_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C1 S0_CTRL: TXFEMD (Bit 3)                                */
#define I2C1_S0_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C1 S0_CTRL: TXFEMD (Bitfield-Mask: 0x01)                  */
#define I2C1_S0_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C1 S0_CTRL: RXFFMD (Bit 4)                                */
#define I2C1_S0_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C1 S0_CTRL: RXFFMD (Bitfield-Mask: 0x01)                  */

/* ------------------------------  I2C1_S0_MAXWORDS  ------------------------------ */
#define I2C1_S0_MAXWORDS_MAXWORD_Pos \
  (0UL) /*!< I2C1 S0_MAXWORDS: MAXWORD (Bit 0)                           */
#define I2C1_S0_MAXWORDS_MAXWORD_Msk \
  (0x7ffUL) /*!< I2C1 S0_MAXWORDS: MAXWORD (Bitfield-Mask: 0x7ff)            */
#define I2C1_S0_MAXWORDS_ENABLE_Pos \
  (31UL) /*!< I2C1 S0_MAXWORDS: ENABLE (Bit 31)                           */
#define I2C1_S0_MAXWORDS_ENABLE_Msk \
  (0x80000000UL) /*!< I2C1 S0_MAXWORDS: ENABLE (Bitfield-Mask: 0x01)              */

/* -------------------------------  I2C1_S0_ADDRESS  ------------------------------ */
#define I2C1_S0_ADDRESS_RW_Pos \
  (0UL) /*!< I2C1 S0_ADDRESS: RW (Bit 0)                                 */
#define I2C1_S0_ADDRESS_RW_Msk \
  (0x1UL) /*!< I2C1 S0_ADDRESS: RW (Bitfield-Mask: 0x01)                   */
#define I2C1_S0_ADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C1 S0_ADDRESS: ADDRESS (Bit 1)                            */
#define I2C1_S0_ADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C1 S0_ADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)             */
#define I2C1_S0_ADDRESS_A10MODE_Pos \
  (15UL) /*!< I2C1 S0_ADDRESS: A10MODE (Bit 15)                           */
#define I2C1_S0_ADDRESS_A10MODE_Msk \
  (0x8000UL) /*!< I2C1 S0_ADDRESS: A10MODE (Bitfield-Mask: 0x01)              */

/* -----------------------------  I2C1_S0_ADDRESSMASK  ---------------------------- */
#define I2C1_S0_ADDRESSMASK_RWMASK_Pos \
  (0UL) /*!< I2C1 S0_ADDRESSMASK: RWMASK (Bit 0)                         */
#define I2C1_S0_ADDRESSMASK_RWMASK_Msk \
  (0x1UL) /*!< I2C1 S0_ADDRESSMASK: RWMASK (Bitfield-Mask: 0x01)           */
#define I2C1_S0_ADDRESSMASK_MASK_Pos \
  (1UL) /*!< I2C1 S0_ADDRESSMASK: MASK (Bit 1)                           */
#define I2C1_S0_ADDRESSMASK_MASK_Msk \
  (0x7feUL) /*!< I2C1 S0_ADDRESSMASK: MASK (Bitfield-Mask: 0x3ff)            */

/* --------------------------------  I2C1_S0_DATA  -------------------------------- */
#define I2C1_S0_DATA_VALUE_Pos \
  (0UL) /*!< I2C1 S0_DATA: VALUE (Bit 0)                                 */
#define I2C1_S0_DATA_VALUE_Msk \
  (0xffUL) /*!< I2C1 S0_DATA: VALUE (Bitfield-Mask: 0xff)                   */

/* -----------------------------  I2C1_S0_LASTADDRESS  ---------------------------- */
#define I2C1_S0_LASTADDRESS_DIRECTION_Pos \
  (0UL) /*!< I2C1 S0_LASTADDRESS: DIRECTION (Bit 0)                      */
#define I2C1_S0_LASTADDRESS_DIRECTION_Msk \
  (0x1UL) /*!< I2C1 S0_LASTADDRESS: DIRECTION (Bitfield-Mask: 0x01)        */
#define I2C1_S0_LASTADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C1 S0_LASTADDRESS: ADDRESS (Bit 1)                        */
#define I2C1_S0_LASTADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C1 S0_LASTADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)         */

/* -------------------------------  I2C1_S0_STATUS  ------------------------------- */
#define I2C1_S0_STATUS_COMPLETED_Pos \
  (0UL) /*!< I2C1 S0_STATUS: COMPLETED (Bit 0)                           */
#define I2C1_S0_STATUS_COMPLETED_Msk \
  (0x1UL) /*!< I2C1 S0_STATUS: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C1_S0_STATUS_IDLE_Pos \
  (1UL) /*!< I2C1 S0_STATUS: IDLE (Bit 1)                                */
#define I2C1_S0_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C1 S0_STATUS: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C1_S0_STATUS_WAITING_Pos \
  (2UL) /*!< I2C1 S0_STATUS: WAITING (Bit 2)                             */
#define I2C1_S0_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C1 S0_STATUS: WAITING (Bitfield-Mask: 0x01)               */
#define I2C1_S0_STATUS_TXSTALLED_Pos \
  (3UL) /*!< I2C1 S0_STATUS: TXSTALLED (Bit 3)                           */
#define I2C1_S0_STATUS_TXSTALLED_Msk \
  (0x8UL) /*!< I2C1 S0_STATUS: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C1_S0_STATUS_RXSTALLED_Pos \
  (4UL) /*!< I2C1 S0_STATUS: RXSTALLED (Bit 4)                           */
#define I2C1_S0_STATUS_RXSTALLED_Msk \
  (0x10UL) /*!< I2C1 S0_STATUS: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C1_S0_STATUS_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C1 S0_STATUS: ADDRESSMATCH (Bit 5)                        */
#define I2C1_S0_STATUS_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C1 S0_STATUS: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C1_S0_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C1 S0_STATUS: NACKDATA (Bit 6)                            */
#define I2C1_S0_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 S0_STATUS: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C1_S0_STATUS_RXDATAFIRST_Pos \
  (7UL) /*!< I2C1 S0_STATUS: RXDATAFIRST (Bit 7)                         */
#define I2C1_S0_STATUS_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C1 S0_STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C1_S0_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C1 S0_STATUS: RXNEMPTY (Bit 8)                            */
#define I2C1_S0_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C1 S0_STATUS: RXNEMPTY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C1 S0_STATUS: RXFULL (Bit 9)                              */
#define I2C1_S0_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C1 S0_STATUS: RXFULL (Bitfield-Mask: 0x01)                */
#define I2C1_S0_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C1 S0_STATUS: RXTRIGGER (Bit 11)                          */
#define I2C1_S0_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C1 S0_STATUS: RXTRIGGER (Bitfield-Mask: 0x01)             */
#define I2C1_S0_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C1 S0_STATUS: TXEMPTY (Bit 12)                            */
#define I2C1_S0_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C1 S0_STATUS: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C1_S0_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C1 S0_STATUS: TXNFULL (Bit 13)                            */
#define I2C1_S0_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C1 S0_STATUS: TXNFULL (Bitfield-Mask: 0x01)               */
#define I2C1_S0_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C1 S0_STATUS: TXTRIGGER (Bit 15)                          */
#define I2C1_S0_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C1 S0_STATUS: TXTRIGGER (Bitfield-Mask: 0x01)             */
#define I2C1_S0_STATUS_RAW_BUSY_Pos \
  (29UL) /*!< I2C1 S0_STATUS: RAW_BUSY (Bit 29)                           */
#define I2C1_S0_STATUS_RAW_BUSY_Msk \
  (0x20000000UL) /*!< I2C1 S0_STATUS: RAW_BUSY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C1 S0_STATUS: RAW_SDA (Bit 30)                            */
#define I2C1_S0_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C1 S0_STATUS: RAW_SDA (Bitfield-Mask: 0x01)               */
#define I2C1_S0_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C1 S0_STATUS: RAW_SCL (Bit 31)                            */
#define I2C1_S0_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C1 S0_STATUS: RAW_SCL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C1_S0_TXCOUNT  ------------------------------ */
#define I2C1_S0_TXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C1 S0_TXCOUNT: VALUE (Bit 0)                              */
#define I2C1_S0_TXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C1 S0_TXCOUNT: VALUE (Bitfield-Mask: 0x7ff)               */

/* -------------------------------  I2C1_S0_RXCOUNT  ------------------------------ */
#define I2C1_S0_RXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C1 S0_RXCOUNT: VALUE (Bit 0)                              */
#define I2C1_S0_RXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C1 S0_RXCOUNT: VALUE (Bitfield-Mask: 0x7ff)               */

/* -------------------------------  I2C1_S0_IRQ_ENB  ------------------------------ */
#define I2C1_S0_IRQ_ENB_COMPLETED_Pos \
  (0UL) /*!< I2C1 S0_IRQ_ENB: COMPLETED (Bit 0)                          */
#define I2C1_S0_IRQ_ENB_COMPLETED_Msk \
  (0x1UL) /*!< I2C1 S0_IRQ_ENB: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C1 S0_IRQ_ENB: IDLE (Bit 1)                               */
#define I2C1_S0_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C1 S0_IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C1_S0_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C1 S0_IRQ_ENB: WAITING (Bit 2)                            */
#define I2C1_S0_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C1 S0_IRQ_ENB: WAITING (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_ENB_TXSTALLED_Pos \
  (3UL) /*!< I2C1 S0_IRQ_ENB: TXSTALLED (Bit 3)                          */
#define I2C1_S0_IRQ_ENB_TXSTALLED_Msk \
  (0x8UL) /*!< I2C1 S0_IRQ_ENB: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_ENB_RXSTALLED_Pos \
  (4UL) /*!< I2C1 S0_IRQ_ENB: RXSTALLED (Bit 4)                          */
#define I2C1_S0_IRQ_ENB_RXSTALLED_Msk \
  (0x10UL) /*!< I2C1 S0_IRQ_ENB: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_ENB_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C1 S0_IRQ_ENB: ADDRESSMATCH (Bit 5)                       */
#define I2C1_S0_IRQ_ENB_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C1 S0_IRQ_ENB: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C1_S0_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C1 S0_IRQ_ENB: NACKDATA (Bit 6)                           */
#define I2C1_S0_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 S0_IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C1_S0_IRQ_ENB_RXDATAFIRST_Pos \
  (7UL) /*!< I2C1 S0_IRQ_ENB: RXDATAFIRST (Bit 7)                        */
#define I2C1_S0_IRQ_ENB_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C1 S0_IRQ_ENB: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C1_S0_IRQ_ENB_I2C_START_Pos \
  (8UL) /*!< I2C1 S0_IRQ_ENB: I2C_START (Bit 8)                          */
#define I2C1_S0_IRQ_ENB_I2C_START_Msk \
  (0x100UL) /*!< I2C1 S0_IRQ_ENB: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_ENB_I2C_STOP_Pos \
  (9UL) /*!< I2C1 S0_IRQ_ENB: I2C_STOP (Bit 9)                           */
#define I2C1_S0_IRQ_ENB_I2C_STOP_Msk \
  (0x200UL) /*!< I2C1 S0_IRQ_ENB: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C1_S0_IRQ_ENB_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C1 S0_IRQ_ENB: TXUNDERFLOW (Bit 10)                       */
#define I2C1_S0_IRQ_ENB_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C1 S0_IRQ_ENB: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C1_S0_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C1 S0_IRQ_ENB: RXOVERFLOW (Bit 11)                        */
#define I2C1_S0_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C1 S0_IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C1_S0_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C1 S0_IRQ_ENB: TXREADY (Bit 12)                           */
#define I2C1_S0_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C1 S0_IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C1 S0_IRQ_ENB: RXREADY (Bit 13)                           */
#define I2C1_S0_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C1 S0_IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C1 S0_IRQ_ENB: TXEMPTY (Bit 14)                           */
#define I2C1_S0_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C1 S0_IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C1 S0_IRQ_ENB: RXFULL (Bit 15)                            */
#define I2C1_S0_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C1 S0_IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C1_S0_IRQ_RAW  ------------------------------ */
#define I2C1_S0_IRQ_RAW_COMPLETED_Pos \
  (0UL) /*!< I2C1 S0_IRQ_RAW: COMPLETED (Bit 0)                          */
#define I2C1_S0_IRQ_RAW_COMPLETED_Msk \
  (0x1UL) /*!< I2C1 S0_IRQ_RAW: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C1 S0_IRQ_RAW: IDLE (Bit 1)                               */
#define I2C1_S0_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C1 S0_IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C1_S0_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C1 S0_IRQ_RAW: WAITING (Bit 2)                            */
#define I2C1_S0_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C1 S0_IRQ_RAW: WAITING (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_RAW_TXSTALLED_Pos \
  (3UL) /*!< I2C1 S0_IRQ_RAW: TXSTALLED (Bit 3)                          */
#define I2C1_S0_IRQ_RAW_TXSTALLED_Msk \
  (0x8UL) /*!< I2C1 S0_IRQ_RAW: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_RAW_RXSTALLED_Pos \
  (4UL) /*!< I2C1 S0_IRQ_RAW: RXSTALLED (Bit 4)                          */
#define I2C1_S0_IRQ_RAW_RXSTALLED_Msk \
  (0x10UL) /*!< I2C1 S0_IRQ_RAW: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_RAW_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C1 S0_IRQ_RAW: ADDRESSMATCH (Bit 5)                       */
#define I2C1_S0_IRQ_RAW_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C1 S0_IRQ_RAW: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C1_S0_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C1 S0_IRQ_RAW: NACKDATA (Bit 6)                           */
#define I2C1_S0_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 S0_IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C1_S0_IRQ_RAW_RXDATAFIRST_Pos \
  (7UL) /*!< I2C1 S0_IRQ_RAW: RXDATAFIRST (Bit 7)                        */
#define I2C1_S0_IRQ_RAW_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C1 S0_IRQ_RAW: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C1_S0_IRQ_RAW_I2C_START_Pos \
  (8UL) /*!< I2C1 S0_IRQ_RAW: I2C_START (Bit 8)                          */
#define I2C1_S0_IRQ_RAW_I2C_START_Msk \
  (0x100UL) /*!< I2C1 S0_IRQ_RAW: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_RAW_I2C_STOP_Pos \
  (9UL) /*!< I2C1 S0_IRQ_RAW: I2C_STOP (Bit 9)                           */
#define I2C1_S0_IRQ_RAW_I2C_STOP_Msk \
  (0x200UL) /*!< I2C1 S0_IRQ_RAW: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C1_S0_IRQ_RAW_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C1 S0_IRQ_RAW: TXUNDERFLOW (Bit 10)                       */
#define I2C1_S0_IRQ_RAW_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C1 S0_IRQ_RAW: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C1_S0_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C1 S0_IRQ_RAW: RXOVERFLOW (Bit 11)                        */
#define I2C1_S0_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C1 S0_IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C1_S0_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C1 S0_IRQ_RAW: TXREADY (Bit 12)                           */
#define I2C1_S0_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C1 S0_IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C1 S0_IRQ_RAW: RXREADY (Bit 13)                           */
#define I2C1_S0_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C1 S0_IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C1 S0_IRQ_RAW: TXEMPTY (Bit 14)                           */
#define I2C1_S0_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C1 S0_IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C1 S0_IRQ_RAW: RXFULL (Bit 15)                            */
#define I2C1_S0_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C1 S0_IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C1_S0_IRQ_END  ------------------------------ */
#define I2C1_S0_IRQ_END_COMPLETED_Pos \
  (0UL) /*!< I2C1 S0_IRQ_END: COMPLETED (Bit 0)                          */
#define I2C1_S0_IRQ_END_COMPLETED_Msk \
  (0x1UL) /*!< I2C1 S0_IRQ_END: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C1 S0_IRQ_END: IDLE (Bit 1)                               */
#define I2C1_S0_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C1 S0_IRQ_END: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C1_S0_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C1 S0_IRQ_END: WAITING (Bit 2)                            */
#define I2C1_S0_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C1 S0_IRQ_END: WAITING (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_END_TXSTALLED_Pos \
  (3UL) /*!< I2C1 S0_IRQ_END: TXSTALLED (Bit 3)                          */
#define I2C1_S0_IRQ_END_TXSTALLED_Msk \
  (0x8UL) /*!< I2C1 S0_IRQ_END: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_END_RXSTALLED_Pos \
  (4UL) /*!< I2C1 S0_IRQ_END: RXSTALLED (Bit 4)                          */
#define I2C1_S0_IRQ_END_RXSTALLED_Msk \
  (0x10UL) /*!< I2C1 S0_IRQ_END: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_END_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C1 S0_IRQ_END: ADDRESSMATCH (Bit 5)                       */
#define I2C1_S0_IRQ_END_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C1 S0_IRQ_END: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C1_S0_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C1 S0_IRQ_END: NACKDATA (Bit 6)                           */
#define I2C1_S0_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 S0_IRQ_END: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C1_S0_IRQ_END_RXDATAFIRST_Pos \
  (7UL) /*!< I2C1 S0_IRQ_END: RXDATAFIRST (Bit 7)                        */
#define I2C1_S0_IRQ_END_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C1 S0_IRQ_END: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C1_S0_IRQ_END_I2C_START_Pos \
  (8UL) /*!< I2C1 S0_IRQ_END: I2C_START (Bit 8)                          */
#define I2C1_S0_IRQ_END_I2C_START_Msk \
  (0x100UL) /*!< I2C1 S0_IRQ_END: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_END_I2C_STOP_Pos \
  (9UL) /*!< I2C1 S0_IRQ_END: I2C_STOP (Bit 9)                           */
#define I2C1_S0_IRQ_END_I2C_STOP_Msk \
  (0x200UL) /*!< I2C1 S0_IRQ_END: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C1_S0_IRQ_END_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C1 S0_IRQ_END: TXUNDERFLOW (Bit 10)                       */
#define I2C1_S0_IRQ_END_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C1 S0_IRQ_END: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C1_S0_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C1 S0_IRQ_END: RXOVERFLOW (Bit 11)                        */
#define I2C1_S0_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C1 S0_IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C1_S0_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C1 S0_IRQ_END: TXREADY (Bit 12)                           */
#define I2C1_S0_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C1 S0_IRQ_END: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C1 S0_IRQ_END: RXREADY (Bit 13)                           */
#define I2C1_S0_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C1 S0_IRQ_END: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C1 S0_IRQ_END: TXEMPTY (Bit 14)                           */
#define I2C1_S0_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C1 S0_IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C1 S0_IRQ_END: RXFULL (Bit 15)                            */
#define I2C1_S0_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C1 S0_IRQ_END: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C1_S0_IRQ_CLR  ------------------------------ */
#define I2C1_S0_IRQ_CLR_COMPLETED_Pos \
  (0UL) /*!< I2C1 S0_IRQ_CLR: COMPLETED (Bit 0)                          */
#define I2C1_S0_IRQ_CLR_COMPLETED_Msk \
  (0x1UL) /*!< I2C1 S0_IRQ_CLR: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C1 S0_IRQ_CLR: IDLE (Bit 1)                               */
#define I2C1_S0_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C1 S0_IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C1_S0_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C1 S0_IRQ_CLR: WAITING (Bit 2)                            */
#define I2C1_S0_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C1 S0_IRQ_CLR: WAITING (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_CLR_TXSTALLED_Pos \
  (3UL) /*!< I2C1 S0_IRQ_CLR: TXSTALLED (Bit 3)                          */
#define I2C1_S0_IRQ_CLR_TXSTALLED_Msk \
  (0x8UL) /*!< I2C1 S0_IRQ_CLR: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_CLR_RXSTALLED_Pos \
  (4UL) /*!< I2C1 S0_IRQ_CLR: RXSTALLED (Bit 4)                          */
#define I2C1_S0_IRQ_CLR_RXSTALLED_Msk \
  (0x10UL) /*!< I2C1 S0_IRQ_CLR: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_CLR_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C1 S0_IRQ_CLR: ADDRESSMATCH (Bit 5)                       */
#define I2C1_S0_IRQ_CLR_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C1 S0_IRQ_CLR: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C1_S0_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C1 S0_IRQ_CLR: NACKDATA (Bit 6)                           */
#define I2C1_S0_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C1 S0_IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C1_S0_IRQ_CLR_RXDATAFIRST_Pos \
  (7UL) /*!< I2C1 S0_IRQ_CLR: RXDATAFIRST (Bit 7)                        */
#define I2C1_S0_IRQ_CLR_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C1 S0_IRQ_CLR: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C1_S0_IRQ_CLR_I2C_START_Pos \
  (8UL) /*!< I2C1 S0_IRQ_CLR: I2C_START (Bit 8)                          */
#define I2C1_S0_IRQ_CLR_I2C_START_Msk \
  (0x100UL) /*!< I2C1 S0_IRQ_CLR: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C1_S0_IRQ_CLR_I2C_STOP_Pos \
  (9UL) /*!< I2C1 S0_IRQ_CLR: I2C_STOP (Bit 9)                           */
#define I2C1_S0_IRQ_CLR_I2C_STOP_Msk \
  (0x200UL) /*!< I2C1 S0_IRQ_CLR: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C1_S0_IRQ_CLR_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C1 S0_IRQ_CLR: TXUNDERFLOW (Bit 10)                       */
#define I2C1_S0_IRQ_CLR_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C1 S0_IRQ_CLR: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C1_S0_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C1 S0_IRQ_CLR: RXOVERFLOW (Bit 11)                        */
#define I2C1_S0_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C1 S0_IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C1_S0_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C1 S0_IRQ_CLR: TXREADY (Bit 12)                           */
#define I2C1_S0_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C1 S0_IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C1 S0_IRQ_CLR: RXREADY (Bit 13)                           */
#define I2C1_S0_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C1 S0_IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C1 S0_IRQ_CLR: TXEMPTY (Bit 14)                           */
#define I2C1_S0_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C1 S0_IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C1_S0_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C1 S0_IRQ_CLR: RXFULL (Bit 15)                            */
#define I2C1_S0_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C1 S0_IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)               */

/* ----------------------------  I2C1_S0_RXFIFOIRQTRG  ---------------------------- */
#define I2C1_S0_RXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< I2C1 S0_RXFIFOIRQTRG: LEVEL (Bit 0)                         */
#define I2C1_S0_RXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< I2C1 S0_RXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)           */

/* ----------------------------  I2C1_S0_TXFIFOIRQTRG  ---------------------------- */
#define I2C1_S0_TXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< I2C1 S0_TXFIFOIRQTRG: LEVEL (Bit 0)                         */
#define I2C1_S0_TXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< I2C1 S0_TXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)           */

/* ------------------------------  I2C1_S0_FIFO_CLR  ------------------------------ */
#define I2C1_S0_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C1 S0_FIFO_CLR: RXFIFO (Bit 0)                            */
#define I2C1_S0_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C1 S0_FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)              */
#define I2C1_S0_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C1 S0_FIFO_CLR: TXFIFO (Bit 1)                            */
#define I2C1_S0_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C1 S0_FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)              */

/* ------------------------------  I2C1_S0_ADDRESSB  ------------------------------ */
#define I2C1_S0_ADDRESSB_RW_Pos \
  (0UL) /*!< I2C1 S0_ADDRESSB: RW (Bit 0)                                */
#define I2C1_S0_ADDRESSB_RW_Msk \
  (0x1UL) /*!< I2C1 S0_ADDRESSB: RW (Bitfield-Mask: 0x01)                  */
#define I2C1_S0_ADDRESSB_ADDRESS_Pos \
  (1UL) /*!< I2C1 S0_ADDRESSB: ADDRESS (Bit 1)                           */
#define I2C1_S0_ADDRESSB_ADDRESS_Msk \
  (0x7feUL) /*!< I2C1 S0_ADDRESSB: ADDRESS (Bitfield-Mask: 0x3ff)            */
#define I2C1_S0_ADDRESSB_ADDRESSBEN_Pos \
  (15UL) /*!< I2C1 S0_ADDRESSB: ADDRESSBEN (Bit 15)                       */
#define I2C1_S0_ADDRESSB_ADDRESSBEN_Msk \
  (0x8000UL) /*!< I2C1 S0_ADDRESSB: ADDRESSBEN (Bitfield-Mask: 0x01)          */

/* ----------------------------  I2C1_S0_ADDRESSMASKB  ---------------------------- */
#define I2C1_S0_ADDRESSMASKB_RWMASK_Pos \
  (0UL) /*!< I2C1 S0_ADDRESSMASKB: RWMASK (Bit 0)                        */
#define I2C1_S0_ADDRESSMASKB_RWMASK_Msk \
  (0x1UL) /*!< I2C1 S0_ADDRESSMASKB: RWMASK (Bitfield-Mask: 0x01)          */
#define I2C1_S0_ADDRESSMASKB_MASK_Pos \
  (1UL) /*!< I2C1 S0_ADDRESSMASKB: MASK (Bit 1)                          */
#define I2C1_S0_ADDRESSMASKB_MASK_Msk \
  (0x7feUL) /*!< I2C1 S0_ADDRESSMASKB: MASK (Bitfield-Mask: 0x3ff)           */

/* ================================================================================ */
/* ================          struct 'I2C2' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  I2C2_CTRL  --------------------------------- */
#define I2C2_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C2 CTRL: CLKENABLED (Bit 0)                               */
#define I2C2_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C2 CTRL: CLKENABLED (Bitfield-Mask: 0x01)                 */
#define I2C2_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C2 CTRL: ENABLED (Bit 1)                                  */
#define I2C2_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C2 CTRL: ENABLED (Bitfield-Mask: 0x01)                    */
#define I2C2_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C2 CTRL: ENABLE (Bit 2)                                   */
#define I2C2_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C2 CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define I2C2_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C2 CTRL: TXFEMD (Bit 3)                                   */
#define I2C2_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C2 CTRL: TXFEMD (Bitfield-Mask: 0x01)                     */
#define I2C2_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C2 CTRL: RXFFMD (Bit 4)                                   */
#define I2C2_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C2 CTRL: RXFFMD (Bitfield-Mask: 0x01)                     */
#define I2C2_CTRL_ALGFILTER_Pos \
  (5UL) /*!< I2C2 CTRL: ALGFILTER (Bit 5)                                */
#define I2C2_CTRL_ALGFILTER_Msk \
  (0x20UL) /*!< I2C2 CTRL: ALGFILTER (Bitfield-Mask: 0x01)                  */
#define I2C2_CTRL_DLGFILTER_Pos \
  (6UL) /*!< I2C2 CTRL: DLGFILTER (Bit 6)                                */
#define I2C2_CTRL_DLGFILTER_Msk \
  (0x40UL) /*!< I2C2 CTRL: DLGFILTER (Bitfield-Mask: 0x01)                  */
#define I2C2_CTRL_LOOPBACK_Pos \
  (8UL) /*!< I2C2 CTRL: LOOPBACK (Bit 8)                                 */
#define I2C2_CTRL_LOOPBACK_Msk \
  (0x100UL) /*!< I2C2 CTRL: LOOPBACK (Bitfield-Mask: 0x01)                   */
#define I2C2_CTRL_TMCONFIGENB_Pos \
  (9UL) /*!< I2C2 CTRL: TMCONFIGENB (Bit 9)                              */
#define I2C2_CTRL_TMCONFIGENB_Msk \
  (0x200UL) /*!< I2C2 CTRL: TMCONFIGENB (Bitfield-Mask: 0x01)                */

/* --------------------------------  I2C2_CLKSCALE  ------------------------------- */
#define I2C2_CLKSCALE_VALUE_Pos \
  (0UL) /*!< I2C2 CLKSCALE: VALUE (Bit 0)                                */
#define I2C2_CLKSCALE_VALUE_Msk \
  (0x7fffffffUL) /*!< I2C2 CLKSCALE: VALUE (Bitfield-Mask: 0x7fffffff)            */
#define I2C2_CLKSCALE_FASTMODE_Pos \
  (31UL) /*!< I2C2 CLKSCALE: FASTMODE (Bit 31)                            */
#define I2C2_CLKSCALE_FASTMODE_Msk \
  (0x80000000UL) /*!< I2C2 CLKSCALE: FASTMODE (Bitfield-Mask: 0x01)               */

/* ---------------------------------  I2C2_STATUS  -------------------------------- */
#define I2C2_STATUS_I2CIDLE_Pos \
  (0UL) /*!< I2C2 STATUS: I2CIDLE (Bit 0)                                */
#define I2C2_STATUS_I2CIDLE_Msk \
  (0x1UL) /*!< I2C2 STATUS: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C2_STATUS_IDLE_Pos \
  (1UL) /*!< I2C2 STATUS: IDLE (Bit 1)                                   */
#define I2C2_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C2 STATUS: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C2_STATUS_WAITING_Pos \
  (2UL) /*!< I2C2 STATUS: WAITING (Bit 2)                                */
#define I2C2_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C2 STATUS: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C2_STATUS_STALLED_Pos \
  (3UL) /*!< I2C2 STATUS: STALLED (Bit 3)                                */
#define I2C2_STATUS_STALLED_Msk \
  (0x8UL) /*!< I2C2 STATUS: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C2_STATUS_ARBLOST_Pos \
  (4UL) /*!< I2C2 STATUS: ARBLOST (Bit 4)                                */
#define I2C2_STATUS_ARBLOST_Msk \
  (0x10UL) /*!< I2C2 STATUS: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C2_STATUS_NACKADDR_Pos \
  (5UL) /*!< I2C2 STATUS: NACKADDR (Bit 5)                               */
#define I2C2_STATUS_NACKADDR_Msk \
  (0x20UL) /*!< I2C2 STATUS: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C2_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C2 STATUS: NACKDATA (Bit 6)                               */
#define I2C2_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 STATUS: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C2_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C2 STATUS: RXNEMPTY (Bit 8)                               */
#define I2C2_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C2 STATUS: RXNEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C2_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C2 STATUS: RXFULL (Bit 9)                                 */
#define I2C2_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C2 STATUS: RXFULL (Bitfield-Mask: 0x01)                   */
#define I2C2_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C2 STATUS: RXTRIGGER (Bit 11)                             */
#define I2C2_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C2 STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                */
#define I2C2_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C2 STATUS: TXEMPTY (Bit 12)                               */
#define I2C2_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C2 STATUS: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C2_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C2 STATUS: TXNFULL (Bit 13)                               */
#define I2C2_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C2 STATUS: TXNFULL (Bitfield-Mask: 0x01)                  */
#define I2C2_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C2 STATUS: TXTRIGGER (Bit 15)                             */
#define I2C2_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C2 STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                */
#define I2C2_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C2 STATUS: RAW_SDA (Bit 30)                               */
#define I2C2_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C2 STATUS: RAW_SDA (Bitfield-Mask: 0x01)                  */
#define I2C2_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C2 STATUS: RAW_SCL (Bit 31)                               */
#define I2C2_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C2 STATUS: RAW_SCL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C2_IRQ_ENB  -------------------------------- */
#define I2C2_IRQ_ENB_I2CIDLE_Pos \
  (0UL) /*!< I2C2 IRQ_ENB: I2CIDLE (Bit 0)                               */
#define I2C2_IRQ_ENB_I2CIDLE_Msk \
  (0x1UL) /*!< I2C2 IRQ_ENB: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C2 IRQ_ENB: IDLE (Bit 1)                                  */
#define I2C2_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C2 IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C2_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C2 IRQ_ENB: WAITING (Bit 2)                               */
#define I2C2_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C2 IRQ_ENB: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_ENB_STALLED_Pos \
  (3UL) /*!< I2C2 IRQ_ENB: STALLED (Bit 3)                               */
#define I2C2_IRQ_ENB_STALLED_Msk \
  (0x8UL) /*!< I2C2 IRQ_ENB: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_ENB_ARBLOST_Pos \
  (4UL) /*!< I2C2 IRQ_ENB: ARBLOST (Bit 4)                               */
#define I2C2_IRQ_ENB_ARBLOST_Msk \
  (0x10UL) /*!< I2C2 IRQ_ENB: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_ENB_NACKADDR_Pos \
  (5UL) /*!< I2C2 IRQ_ENB: NACKADDR (Bit 5)                              */
#define I2C2_IRQ_ENB_NACKADDR_Msk \
  (0x20UL) /*!< I2C2 IRQ_ENB: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C2_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C2 IRQ_ENB: NACKDATA (Bit 6)                              */
#define I2C2_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C2_IRQ_ENB_CLKLOTO_Pos \
  (7UL) /*!< I2C2 IRQ_ENB: CLKLOTO (Bit 7)                               */
#define I2C2_IRQ_ENB_CLKLOTO_Msk \
  (0x80UL) /*!< I2C2 IRQ_ENB: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_ENB_TXOVERFLOW_Pos \
  (10UL) /*!< I2C2 IRQ_ENB: TXOVERFLOW (Bit 10)                           */
#define I2C2_IRQ_ENB_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C2 IRQ_ENB: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C2_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C2 IRQ_ENB: RXOVERFLOW (Bit 11)                           */
#define I2C2_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C2 IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C2_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C2 IRQ_ENB: TXREADY (Bit 12)                              */
#define I2C2_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C2 IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C2 IRQ_ENB: RXREADY (Bit 13)                              */
#define I2C2_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C2 IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C2 IRQ_ENB: TXEMPTY (Bit 14)                              */
#define I2C2_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C2 IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C2 IRQ_ENB: RXFULL (Bit 15)                               */
#define I2C2_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C2 IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C2_IRQ_RAW  -------------------------------- */
#define I2C2_IRQ_RAW_I2CIDLE_Pos \
  (0UL) /*!< I2C2 IRQ_RAW: I2CIDLE (Bit 0)                               */
#define I2C2_IRQ_RAW_I2CIDLE_Msk \
  (0x1UL) /*!< I2C2 IRQ_RAW: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C2 IRQ_RAW: IDLE (Bit 1)                                  */
#define I2C2_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C2 IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C2_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C2 IRQ_RAW: WAITING (Bit 2)                               */
#define I2C2_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C2 IRQ_RAW: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_RAW_STALLED_Pos \
  (3UL) /*!< I2C2 IRQ_RAW: STALLED (Bit 3)                               */
#define I2C2_IRQ_RAW_STALLED_Msk \
  (0x8UL) /*!< I2C2 IRQ_RAW: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_RAW_ARBLOST_Pos \
  (4UL) /*!< I2C2 IRQ_RAW: ARBLOST (Bit 4)                               */
#define I2C2_IRQ_RAW_ARBLOST_Msk \
  (0x10UL) /*!< I2C2 IRQ_RAW: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_RAW_NACKADDR_Pos \
  (5UL) /*!< I2C2 IRQ_RAW: NACKADDR (Bit 5)                              */
#define I2C2_IRQ_RAW_NACKADDR_Msk \
  (0x20UL) /*!< I2C2 IRQ_RAW: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C2_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C2 IRQ_RAW: NACKDATA (Bit 6)                              */
#define I2C2_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C2_IRQ_RAW_CLKLOTO_Pos \
  (7UL) /*!< I2C2 IRQ_RAW: CLKLOTO (Bit 7)                               */
#define I2C2_IRQ_RAW_CLKLOTO_Msk \
  (0x80UL) /*!< I2C2 IRQ_RAW: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_RAW_TXOVERFLOW_Pos \
  (10UL) /*!< I2C2 IRQ_RAW: TXOVERFLOW (Bit 10)                           */
#define I2C2_IRQ_RAW_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C2 IRQ_RAW: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C2_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C2 IRQ_RAW: RXOVERFLOW (Bit 11)                           */
#define I2C2_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C2 IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C2_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C2 IRQ_RAW: TXREADY (Bit 12)                              */
#define I2C2_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C2 IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C2 IRQ_RAW: RXREADY (Bit 13)                              */
#define I2C2_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C2 IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C2 IRQ_RAW: TXEMPTY (Bit 14)                              */
#define I2C2_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C2 IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C2 IRQ_RAW: RXFULL (Bit 15)                               */
#define I2C2_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C2 IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C2_IRQ_END  -------------------------------- */
#define I2C2_IRQ_END_I2CIDLE_Pos \
  (0UL) /*!< I2C2 IRQ_END: I2CIDLE (Bit 0)                               */
#define I2C2_IRQ_END_I2CIDLE_Msk \
  (0x1UL) /*!< I2C2 IRQ_END: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C2 IRQ_END: IDLE (Bit 1)                                  */
#define I2C2_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C2 IRQ_END: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C2_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C2 IRQ_END: WAITING (Bit 2)                               */
#define I2C2_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C2 IRQ_END: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_END_STALLED_Pos \
  (3UL) /*!< I2C2 IRQ_END: STALLED (Bit 3)                               */
#define I2C2_IRQ_END_STALLED_Msk \
  (0x8UL) /*!< I2C2 IRQ_END: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_END_ARBLOST_Pos \
  (4UL) /*!< I2C2 IRQ_END: ARBLOST (Bit 4)                               */
#define I2C2_IRQ_END_ARBLOST_Msk \
  (0x10UL) /*!< I2C2 IRQ_END: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_END_NACKADDR_Pos \
  (5UL) /*!< I2C2 IRQ_END: NACKADDR (Bit 5)                              */
#define I2C2_IRQ_END_NACKADDR_Msk \
  (0x20UL) /*!< I2C2 IRQ_END: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C2_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C2 IRQ_END: NACKDATA (Bit 6)                              */
#define I2C2_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 IRQ_END: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C2_IRQ_END_CLKLOTO_Pos \
  (7UL) /*!< I2C2 IRQ_END: CLKLOTO (Bit 7)                               */
#define I2C2_IRQ_END_CLKLOTO_Msk \
  (0x80UL) /*!< I2C2 IRQ_END: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_END_TXOVERFLOW_Pos \
  (10UL) /*!< I2C2 IRQ_END: TXOVERFLOW (Bit 10)                           */
#define I2C2_IRQ_END_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C2 IRQ_END: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C2_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C2 IRQ_END: RXOVERFLOW (Bit 11)                           */
#define I2C2_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C2 IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C2_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C2 IRQ_END: TXREADY (Bit 12)                              */
#define I2C2_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C2 IRQ_END: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C2 IRQ_END: RXREADY (Bit 13)                              */
#define I2C2_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C2 IRQ_END: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C2 IRQ_END: TXEMPTY (Bit 14)                              */
#define I2C2_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C2 IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C2 IRQ_END: RXFULL (Bit 15)                               */
#define I2C2_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C2 IRQ_END: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C2_IRQ_CLR  -------------------------------- */
#define I2C2_IRQ_CLR_I2CIDLE_Pos \
  (0UL) /*!< I2C2 IRQ_CLR: I2CIDLE (Bit 0)                               */
#define I2C2_IRQ_CLR_I2CIDLE_Msk \
  (0x1UL) /*!< I2C2 IRQ_CLR: I2CIDLE (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C2 IRQ_CLR: IDLE (Bit 1)                                  */
#define I2C2_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C2 IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                    */
#define I2C2_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C2 IRQ_CLR: WAITING (Bit 2)                               */
#define I2C2_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C2 IRQ_CLR: WAITING (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_CLR_STALLED_Pos \
  (3UL) /*!< I2C2 IRQ_CLR: STALLED (Bit 3)                               */
#define I2C2_IRQ_CLR_STALLED_Msk \
  (0x8UL) /*!< I2C2 IRQ_CLR: STALLED (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_CLR_ARBLOST_Pos \
  (4UL) /*!< I2C2 IRQ_CLR: ARBLOST (Bit 4)                               */
#define I2C2_IRQ_CLR_ARBLOST_Msk \
  (0x10UL) /*!< I2C2 IRQ_CLR: ARBLOST (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_CLR_NACKADDR_Pos \
  (5UL) /*!< I2C2 IRQ_CLR: NACKADDR (Bit 5)                              */
#define I2C2_IRQ_CLR_NACKADDR_Msk \
  (0x20UL) /*!< I2C2 IRQ_CLR: NACKADDR (Bitfield-Mask: 0x01)                */
#define I2C2_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C2 IRQ_CLR: NACKDATA (Bit 6)                              */
#define I2C2_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)                */
#define I2C2_IRQ_CLR_CLKLOTO_Pos \
  (7UL) /*!< I2C2 IRQ_CLR: CLKLOTO (Bit 7)                               */
#define I2C2_IRQ_CLR_CLKLOTO_Msk \
  (0x80UL) /*!< I2C2 IRQ_CLR: CLKLOTO (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_CLR_TXOVERFLOW_Pos \
  (10UL) /*!< I2C2 IRQ_CLR: TXOVERFLOW (Bit 10)                           */
#define I2C2_IRQ_CLR_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C2 IRQ_CLR: TXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C2_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C2 IRQ_CLR: RXOVERFLOW (Bit 11)                           */
#define I2C2_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C2 IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)              */
#define I2C2_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C2 IRQ_CLR: TXREADY (Bit 12)                              */
#define I2C2_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C2 IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C2 IRQ_CLR: RXREADY (Bit 13)                              */
#define I2C2_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C2 IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C2 IRQ_CLR: TXEMPTY (Bit 14)                              */
#define I2C2_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C2 IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)                 */
#define I2C2_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C2 IRQ_CLR: RXFULL (Bit 15)                               */
#define I2C2_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C2 IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)                  */

/* --------------------------------  I2C2_FIFO_CLR  ------------------------------- */
#define I2C2_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C2 FIFO_CLR: RXFIFO (Bit 0)                               */
#define I2C2_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C2 FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define I2C2_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C2 FIFO_CLR: TXFIFO (Bit 1)                               */
#define I2C2_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C2 FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* --------------------------------  I2C2_S0_CTRL  -------------------------------- */
#define I2C2_S0_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C2 S0_CTRL: CLKENABLED (Bit 0)                            */
#define I2C2_S0_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C2 S0_CTRL: CLKENABLED (Bitfield-Mask: 0x01)              */
#define I2C2_S0_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C2 S0_CTRL: ENABLED (Bit 1)                               */
#define I2C2_S0_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C2 S0_CTRL: ENABLED (Bitfield-Mask: 0x01)                 */
#define I2C2_S0_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C2 S0_CTRL: ENABLE (Bit 2)                                */
#define I2C2_S0_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C2 S0_CTRL: ENABLE (Bitfield-Mask: 0x01)                  */
#define I2C2_S0_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C2 S0_CTRL: TXFEMD (Bit 3)                                */
#define I2C2_S0_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C2 S0_CTRL: TXFEMD (Bitfield-Mask: 0x01)                  */
#define I2C2_S0_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C2 S0_CTRL: RXFFMD (Bit 4)                                */
#define I2C2_S0_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C2 S0_CTRL: RXFFMD (Bitfield-Mask: 0x01)                  */

/* ------------------------------  I2C2_S0_MAXWORDS  ------------------------------ */
#define I2C2_S0_MAXWORDS_MAXWORD_Pos \
  (0UL) /*!< I2C2 S0_MAXWORDS: MAXWORD (Bit 0)                           */
#define I2C2_S0_MAXWORDS_MAXWORD_Msk \
  (0x7ffUL) /*!< I2C2 S0_MAXWORDS: MAXWORD (Bitfield-Mask: 0x7ff)            */
#define I2C2_S0_MAXWORDS_ENABLE_Pos \
  (31UL) /*!< I2C2 S0_MAXWORDS: ENABLE (Bit 31)                           */
#define I2C2_S0_MAXWORDS_ENABLE_Msk \
  (0x80000000UL) /*!< I2C2 S0_MAXWORDS: ENABLE (Bitfield-Mask: 0x01)              */

/* -------------------------------  I2C2_S0_ADDRESS  ------------------------------ */
#define I2C2_S0_ADDRESS_RW_Pos \
  (0UL) /*!< I2C2 S0_ADDRESS: RW (Bit 0)                                 */
#define I2C2_S0_ADDRESS_RW_Msk \
  (0x1UL) /*!< I2C2 S0_ADDRESS: RW (Bitfield-Mask: 0x01)                   */
#define I2C2_S0_ADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C2 S0_ADDRESS: ADDRESS (Bit 1)                            */
#define I2C2_S0_ADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C2 S0_ADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)             */
#define I2C2_S0_ADDRESS_A10MODE_Pos \
  (15UL) /*!< I2C2 S0_ADDRESS: A10MODE (Bit 15)                           */
#define I2C2_S0_ADDRESS_A10MODE_Msk \
  (0x8000UL) /*!< I2C2 S0_ADDRESS: A10MODE (Bitfield-Mask: 0x01)              */

/* -----------------------------  I2C2_S0_ADDRESSMASK  ---------------------------- */
#define I2C2_S0_ADDRESSMASK_RWMASK_Pos \
  (0UL) /*!< I2C2 S0_ADDRESSMASK: RWMASK (Bit 0)                         */
#define I2C2_S0_ADDRESSMASK_RWMASK_Msk \
  (0x1UL) /*!< I2C2 S0_ADDRESSMASK: RWMASK (Bitfield-Mask: 0x01)           */
#define I2C2_S0_ADDRESSMASK_MASK_Pos \
  (1UL) /*!< I2C2 S0_ADDRESSMASK: MASK (Bit 1)                           */
#define I2C2_S0_ADDRESSMASK_MASK_Msk \
  (0x7feUL) /*!< I2C2 S0_ADDRESSMASK: MASK (Bitfield-Mask: 0x3ff)            */

/* --------------------------------  I2C2_S0_DATA  -------------------------------- */
#define I2C2_S0_DATA_VALUE_Pos \
  (0UL) /*!< I2C2 S0_DATA: VALUE (Bit 0)                                 */
#define I2C2_S0_DATA_VALUE_Msk \
  (0xffUL) /*!< I2C2 S0_DATA: VALUE (Bitfield-Mask: 0xff)                   */

/* -----------------------------  I2C2_S0_LASTADDRESS  ---------------------------- */
#define I2C2_S0_LASTADDRESS_DIRECTION_Pos \
  (0UL) /*!< I2C2 S0_LASTADDRESS: DIRECTION (Bit 0)                      */
#define I2C2_S0_LASTADDRESS_DIRECTION_Msk \
  (0x1UL) /*!< I2C2 S0_LASTADDRESS: DIRECTION (Bitfield-Mask: 0x01)        */
#define I2C2_S0_LASTADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C2 S0_LASTADDRESS: ADDRESS (Bit 1)                        */
#define I2C2_S0_LASTADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C2 S0_LASTADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)         */

/* -------------------------------  I2C2_S0_STATUS  ------------------------------- */
#define I2C2_S0_STATUS_COMPLETED_Pos \
  (0UL) /*!< I2C2 S0_STATUS: COMPLETED (Bit 0)                           */
#define I2C2_S0_STATUS_COMPLETED_Msk \
  (0x1UL) /*!< I2C2 S0_STATUS: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C2_S0_STATUS_IDLE_Pos \
  (1UL) /*!< I2C2 S0_STATUS: IDLE (Bit 1)                                */
#define I2C2_S0_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C2 S0_STATUS: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C2_S0_STATUS_WAITING_Pos \
  (2UL) /*!< I2C2 S0_STATUS: WAITING (Bit 2)                             */
#define I2C2_S0_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C2 S0_STATUS: WAITING (Bitfield-Mask: 0x01)               */
#define I2C2_S0_STATUS_TXSTALLED_Pos \
  (3UL) /*!< I2C2 S0_STATUS: TXSTALLED (Bit 3)                           */
#define I2C2_S0_STATUS_TXSTALLED_Msk \
  (0x8UL) /*!< I2C2 S0_STATUS: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C2_S0_STATUS_RXSTALLED_Pos \
  (4UL) /*!< I2C2 S0_STATUS: RXSTALLED (Bit 4)                           */
#define I2C2_S0_STATUS_RXSTALLED_Msk \
  (0x10UL) /*!< I2C2 S0_STATUS: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C2_S0_STATUS_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C2 S0_STATUS: ADDRESSMATCH (Bit 5)                        */
#define I2C2_S0_STATUS_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C2 S0_STATUS: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C2_S0_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C2 S0_STATUS: NACKDATA (Bit 6)                            */
#define I2C2_S0_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 S0_STATUS: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C2_S0_STATUS_RXDATAFIRST_Pos \
  (7UL) /*!< I2C2 S0_STATUS: RXDATAFIRST (Bit 7)                         */
#define I2C2_S0_STATUS_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C2 S0_STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C2_S0_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C2 S0_STATUS: RXNEMPTY (Bit 8)                            */
#define I2C2_S0_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C2 S0_STATUS: RXNEMPTY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C2 S0_STATUS: RXFULL (Bit 9)                              */
#define I2C2_S0_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C2 S0_STATUS: RXFULL (Bitfield-Mask: 0x01)                */
#define I2C2_S0_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C2 S0_STATUS: RXTRIGGER (Bit 11)                          */
#define I2C2_S0_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C2 S0_STATUS: RXTRIGGER (Bitfield-Mask: 0x01)             */
#define I2C2_S0_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C2 S0_STATUS: TXEMPTY (Bit 12)                            */
#define I2C2_S0_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C2 S0_STATUS: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C2_S0_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C2 S0_STATUS: TXNFULL (Bit 13)                            */
#define I2C2_S0_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C2 S0_STATUS: TXNFULL (Bitfield-Mask: 0x01)               */
#define I2C2_S0_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C2 S0_STATUS: TXTRIGGER (Bit 15)                          */
#define I2C2_S0_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C2 S0_STATUS: TXTRIGGER (Bitfield-Mask: 0x01)             */
#define I2C2_S0_STATUS_RAW_BUSY_Pos \
  (29UL) /*!< I2C2 S0_STATUS: RAW_BUSY (Bit 29)                           */
#define I2C2_S0_STATUS_RAW_BUSY_Msk \
  (0x20000000UL) /*!< I2C2 S0_STATUS: RAW_BUSY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C2 S0_STATUS: RAW_SDA (Bit 30)                            */
#define I2C2_S0_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C2 S0_STATUS: RAW_SDA (Bitfield-Mask: 0x01)               */
#define I2C2_S0_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C2 S0_STATUS: RAW_SCL (Bit 31)                            */
#define I2C2_S0_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C2 S0_STATUS: RAW_SCL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C2_S0_TXCOUNT  ------------------------------ */
#define I2C2_S0_TXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C2 S0_TXCOUNT: VALUE (Bit 0)                              */
#define I2C2_S0_TXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C2 S0_TXCOUNT: VALUE (Bitfield-Mask: 0x7ff)               */

/* -------------------------------  I2C2_S0_RXCOUNT  ------------------------------ */
#define I2C2_S0_RXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C2 S0_RXCOUNT: VALUE (Bit 0)                              */
#define I2C2_S0_RXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C2 S0_RXCOUNT: VALUE (Bitfield-Mask: 0x7ff)               */

/* -------------------------------  I2C2_S0_IRQ_ENB  ------------------------------ */
#define I2C2_S0_IRQ_ENB_COMPLETED_Pos \
  (0UL) /*!< I2C2 S0_IRQ_ENB: COMPLETED (Bit 0)                          */
#define I2C2_S0_IRQ_ENB_COMPLETED_Msk \
  (0x1UL) /*!< I2C2 S0_IRQ_ENB: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C2 S0_IRQ_ENB: IDLE (Bit 1)                               */
#define I2C2_S0_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C2 S0_IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C2_S0_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C2 S0_IRQ_ENB: WAITING (Bit 2)                            */
#define I2C2_S0_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C2 S0_IRQ_ENB: WAITING (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_ENB_TXSTALLED_Pos \
  (3UL) /*!< I2C2 S0_IRQ_ENB: TXSTALLED (Bit 3)                          */
#define I2C2_S0_IRQ_ENB_TXSTALLED_Msk \
  (0x8UL) /*!< I2C2 S0_IRQ_ENB: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_ENB_RXSTALLED_Pos \
  (4UL) /*!< I2C2 S0_IRQ_ENB: RXSTALLED (Bit 4)                          */
#define I2C2_S0_IRQ_ENB_RXSTALLED_Msk \
  (0x10UL) /*!< I2C2 S0_IRQ_ENB: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_ENB_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C2 S0_IRQ_ENB: ADDRESSMATCH (Bit 5)                       */
#define I2C2_S0_IRQ_ENB_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C2 S0_IRQ_ENB: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C2_S0_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C2 S0_IRQ_ENB: NACKDATA (Bit 6)                           */
#define I2C2_S0_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 S0_IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C2_S0_IRQ_ENB_RXDATAFIRST_Pos \
  (7UL) /*!< I2C2 S0_IRQ_ENB: RXDATAFIRST (Bit 7)                        */
#define I2C2_S0_IRQ_ENB_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C2 S0_IRQ_ENB: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C2_S0_IRQ_ENB_I2C_START_Pos \
  (8UL) /*!< I2C2 S0_IRQ_ENB: I2C_START (Bit 8)                          */
#define I2C2_S0_IRQ_ENB_I2C_START_Msk \
  (0x100UL) /*!< I2C2 S0_IRQ_ENB: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_ENB_I2C_STOP_Pos \
  (9UL) /*!< I2C2 S0_IRQ_ENB: I2C_STOP (Bit 9)                           */
#define I2C2_S0_IRQ_ENB_I2C_STOP_Msk \
  (0x200UL) /*!< I2C2 S0_IRQ_ENB: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C2_S0_IRQ_ENB_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C2 S0_IRQ_ENB: TXUNDERFLOW (Bit 10)                       */
#define I2C2_S0_IRQ_ENB_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C2 S0_IRQ_ENB: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C2_S0_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C2 S0_IRQ_ENB: RXOVERFLOW (Bit 11)                        */
#define I2C2_S0_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C2 S0_IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C2_S0_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C2 S0_IRQ_ENB: TXREADY (Bit 12)                           */
#define I2C2_S0_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C2 S0_IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C2 S0_IRQ_ENB: RXREADY (Bit 13)                           */
#define I2C2_S0_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C2 S0_IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C2 S0_IRQ_ENB: TXEMPTY (Bit 14)                           */
#define I2C2_S0_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C2 S0_IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C2 S0_IRQ_ENB: RXFULL (Bit 15)                            */
#define I2C2_S0_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C2 S0_IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C2_S0_IRQ_RAW  ------------------------------ */
#define I2C2_S0_IRQ_RAW_COMPLETED_Pos \
  (0UL) /*!< I2C2 S0_IRQ_RAW: COMPLETED (Bit 0)                          */
#define I2C2_S0_IRQ_RAW_COMPLETED_Msk \
  (0x1UL) /*!< I2C2 S0_IRQ_RAW: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C2 S0_IRQ_RAW: IDLE (Bit 1)                               */
#define I2C2_S0_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C2 S0_IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C2_S0_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C2 S0_IRQ_RAW: WAITING (Bit 2)                            */
#define I2C2_S0_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C2 S0_IRQ_RAW: WAITING (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_RAW_TXSTALLED_Pos \
  (3UL) /*!< I2C2 S0_IRQ_RAW: TXSTALLED (Bit 3)                          */
#define I2C2_S0_IRQ_RAW_TXSTALLED_Msk \
  (0x8UL) /*!< I2C2 S0_IRQ_RAW: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_RAW_RXSTALLED_Pos \
  (4UL) /*!< I2C2 S0_IRQ_RAW: RXSTALLED (Bit 4)                          */
#define I2C2_S0_IRQ_RAW_RXSTALLED_Msk \
  (0x10UL) /*!< I2C2 S0_IRQ_RAW: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_RAW_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C2 S0_IRQ_RAW: ADDRESSMATCH (Bit 5)                       */
#define I2C2_S0_IRQ_RAW_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C2 S0_IRQ_RAW: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C2_S0_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C2 S0_IRQ_RAW: NACKDATA (Bit 6)                           */
#define I2C2_S0_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 S0_IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C2_S0_IRQ_RAW_RXDATAFIRST_Pos \
  (7UL) /*!< I2C2 S0_IRQ_RAW: RXDATAFIRST (Bit 7)                        */
#define I2C2_S0_IRQ_RAW_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C2 S0_IRQ_RAW: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C2_S0_IRQ_RAW_I2C_START_Pos \
  (8UL) /*!< I2C2 S0_IRQ_RAW: I2C_START (Bit 8)                          */
#define I2C2_S0_IRQ_RAW_I2C_START_Msk \
  (0x100UL) /*!< I2C2 S0_IRQ_RAW: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_RAW_I2C_STOP_Pos \
  (9UL) /*!< I2C2 S0_IRQ_RAW: I2C_STOP (Bit 9)                           */
#define I2C2_S0_IRQ_RAW_I2C_STOP_Msk \
  (0x200UL) /*!< I2C2 S0_IRQ_RAW: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C2_S0_IRQ_RAW_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C2 S0_IRQ_RAW: TXUNDERFLOW (Bit 10)                       */
#define I2C2_S0_IRQ_RAW_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C2 S0_IRQ_RAW: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C2_S0_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C2 S0_IRQ_RAW: RXOVERFLOW (Bit 11)                        */
#define I2C2_S0_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C2 S0_IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C2_S0_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C2 S0_IRQ_RAW: TXREADY (Bit 12)                           */
#define I2C2_S0_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C2 S0_IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C2 S0_IRQ_RAW: RXREADY (Bit 13)                           */
#define I2C2_S0_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C2 S0_IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C2 S0_IRQ_RAW: TXEMPTY (Bit 14)                           */
#define I2C2_S0_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C2 S0_IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C2 S0_IRQ_RAW: RXFULL (Bit 15)                            */
#define I2C2_S0_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C2 S0_IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C2_S0_IRQ_END  ------------------------------ */
#define I2C2_S0_IRQ_END_COMPLETED_Pos \
  (0UL) /*!< I2C2 S0_IRQ_END: COMPLETED (Bit 0)                          */
#define I2C2_S0_IRQ_END_COMPLETED_Msk \
  (0x1UL) /*!< I2C2 S0_IRQ_END: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C2 S0_IRQ_END: IDLE (Bit 1)                               */
#define I2C2_S0_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C2 S0_IRQ_END: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C2_S0_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C2 S0_IRQ_END: WAITING (Bit 2)                            */
#define I2C2_S0_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C2 S0_IRQ_END: WAITING (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_END_TXSTALLED_Pos \
  (3UL) /*!< I2C2 S0_IRQ_END: TXSTALLED (Bit 3)                          */
#define I2C2_S0_IRQ_END_TXSTALLED_Msk \
  (0x8UL) /*!< I2C2 S0_IRQ_END: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_END_RXSTALLED_Pos \
  (4UL) /*!< I2C2 S0_IRQ_END: RXSTALLED (Bit 4)                          */
#define I2C2_S0_IRQ_END_RXSTALLED_Msk \
  (0x10UL) /*!< I2C2 S0_IRQ_END: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_END_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C2 S0_IRQ_END: ADDRESSMATCH (Bit 5)                       */
#define I2C2_S0_IRQ_END_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C2 S0_IRQ_END: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C2_S0_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C2 S0_IRQ_END: NACKDATA (Bit 6)                           */
#define I2C2_S0_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 S0_IRQ_END: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C2_S0_IRQ_END_RXDATAFIRST_Pos \
  (7UL) /*!< I2C2 S0_IRQ_END: RXDATAFIRST (Bit 7)                        */
#define I2C2_S0_IRQ_END_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C2 S0_IRQ_END: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C2_S0_IRQ_END_I2C_START_Pos \
  (8UL) /*!< I2C2 S0_IRQ_END: I2C_START (Bit 8)                          */
#define I2C2_S0_IRQ_END_I2C_START_Msk \
  (0x100UL) /*!< I2C2 S0_IRQ_END: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_END_I2C_STOP_Pos \
  (9UL) /*!< I2C2 S0_IRQ_END: I2C_STOP (Bit 9)                           */
#define I2C2_S0_IRQ_END_I2C_STOP_Msk \
  (0x200UL) /*!< I2C2 S0_IRQ_END: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C2_S0_IRQ_END_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C2 S0_IRQ_END: TXUNDERFLOW (Bit 10)                       */
#define I2C2_S0_IRQ_END_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C2 S0_IRQ_END: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C2_S0_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C2 S0_IRQ_END: RXOVERFLOW (Bit 11)                        */
#define I2C2_S0_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C2 S0_IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C2_S0_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C2 S0_IRQ_END: TXREADY (Bit 12)                           */
#define I2C2_S0_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C2 S0_IRQ_END: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C2 S0_IRQ_END: RXREADY (Bit 13)                           */
#define I2C2_S0_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C2 S0_IRQ_END: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C2 S0_IRQ_END: TXEMPTY (Bit 14)                           */
#define I2C2_S0_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C2 S0_IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C2 S0_IRQ_END: RXFULL (Bit 15)                            */
#define I2C2_S0_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C2 S0_IRQ_END: RXFULL (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C2_S0_IRQ_CLR  ------------------------------ */
#define I2C2_S0_IRQ_CLR_COMPLETED_Pos \
  (0UL) /*!< I2C2 S0_IRQ_CLR: COMPLETED (Bit 0)                          */
#define I2C2_S0_IRQ_CLR_COMPLETED_Msk \
  (0x1UL) /*!< I2C2 S0_IRQ_CLR: COMPLETED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C2 S0_IRQ_CLR: IDLE (Bit 1)                               */
#define I2C2_S0_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C2 S0_IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                 */
#define I2C2_S0_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C2 S0_IRQ_CLR: WAITING (Bit 2)                            */
#define I2C2_S0_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C2 S0_IRQ_CLR: WAITING (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_CLR_TXSTALLED_Pos \
  (3UL) /*!< I2C2 S0_IRQ_CLR: TXSTALLED (Bit 3)                          */
#define I2C2_S0_IRQ_CLR_TXSTALLED_Msk \
  (0x8UL) /*!< I2C2 S0_IRQ_CLR: TXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_CLR_RXSTALLED_Pos \
  (4UL) /*!< I2C2 S0_IRQ_CLR: RXSTALLED (Bit 4)                          */
#define I2C2_S0_IRQ_CLR_RXSTALLED_Msk \
  (0x10UL) /*!< I2C2 S0_IRQ_CLR: RXSTALLED (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_CLR_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C2 S0_IRQ_CLR: ADDRESSMATCH (Bit 5)                       */
#define I2C2_S0_IRQ_CLR_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C2 S0_IRQ_CLR: ADDRESSMATCH (Bitfield-Mask: 0x01)         */
#define I2C2_S0_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C2 S0_IRQ_CLR: NACKDATA (Bit 6)                           */
#define I2C2_S0_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C2 S0_IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)             */
#define I2C2_S0_IRQ_CLR_RXDATAFIRST_Pos \
  (7UL) /*!< I2C2 S0_IRQ_CLR: RXDATAFIRST (Bit 7)                        */
#define I2C2_S0_IRQ_CLR_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C2 S0_IRQ_CLR: RXDATAFIRST (Bitfield-Mask: 0x01)          */
#define I2C2_S0_IRQ_CLR_I2C_START_Pos \
  (8UL) /*!< I2C2 S0_IRQ_CLR: I2C_START (Bit 8)                          */
#define I2C2_S0_IRQ_CLR_I2C_START_Msk \
  (0x100UL) /*!< I2C2 S0_IRQ_CLR: I2C_START (Bitfield-Mask: 0x01)            */
#define I2C2_S0_IRQ_CLR_I2C_STOP_Pos \
  (9UL) /*!< I2C2 S0_IRQ_CLR: I2C_STOP (Bit 9)                           */
#define I2C2_S0_IRQ_CLR_I2C_STOP_Msk \
  (0x200UL) /*!< I2C2 S0_IRQ_CLR: I2C_STOP (Bitfield-Mask: 0x01)             */
#define I2C2_S0_IRQ_CLR_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C2 S0_IRQ_CLR: TXUNDERFLOW (Bit 10)                       */
#define I2C2_S0_IRQ_CLR_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C2 S0_IRQ_CLR: TXUNDERFLOW (Bitfield-Mask: 0x01)          */
#define I2C2_S0_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C2 S0_IRQ_CLR: RXOVERFLOW (Bit 11)                        */
#define I2C2_S0_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C2 S0_IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)           */
#define I2C2_S0_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C2 S0_IRQ_CLR: TXREADY (Bit 12)                           */
#define I2C2_S0_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C2 S0_IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C2 S0_IRQ_CLR: RXREADY (Bit 13)                           */
#define I2C2_S0_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C2 S0_IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C2 S0_IRQ_CLR: TXEMPTY (Bit 14)                           */
#define I2C2_S0_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C2 S0_IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)              */
#define I2C2_S0_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C2 S0_IRQ_CLR: RXFULL (Bit 15)                            */
#define I2C2_S0_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C2 S0_IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)               */

/* ----------------------------  I2C2_S0_RXFIFOIRQTRG  ---------------------------- */
#define I2C2_S0_RXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< I2C2 S0_RXFIFOIRQTRG: LEVEL (Bit 0)                         */
#define I2C2_S0_RXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< I2C2 S0_RXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)           */

/* ----------------------------  I2C2_S0_TXFIFOIRQTRG  ---------------------------- */
#define I2C2_S0_TXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< I2C2 S0_TXFIFOIRQTRG: LEVEL (Bit 0)                         */
#define I2C2_S0_TXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< I2C2 S0_TXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)           */

/* ------------------------------  I2C2_S0_FIFO_CLR  ------------------------------ */
#define I2C2_S0_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C2 S0_FIFO_CLR: RXFIFO (Bit 0)                            */
#define I2C2_S0_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C2 S0_FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)              */
#define I2C2_S0_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C2 S0_FIFO_CLR: TXFIFO (Bit 1)                            */
#define I2C2_S0_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C2 S0_FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)              */

/* ------------------------------  I2C2_S0_ADDRESSB  ------------------------------ */
#define I2C2_S0_ADDRESSB_RW_Pos \
  (0UL) /*!< I2C2 S0_ADDRESSB: RW (Bit 0)                                */
#define I2C2_S0_ADDRESSB_RW_Msk \
  (0x1UL) /*!< I2C2 S0_ADDRESSB: RW (Bitfield-Mask: 0x01)                  */
#define I2C2_S0_ADDRESSB_ADDRESS_Pos \
  (1UL) /*!< I2C2 S0_ADDRESSB: ADDRESS (Bit 1)                           */
#define I2C2_S0_ADDRESSB_ADDRESS_Msk \
  (0x7feUL) /*!< I2C2 S0_ADDRESSB: ADDRESS (Bitfield-Mask: 0x3ff)            */
#define I2C2_S0_ADDRESSB_ADDRESSBEN_Pos \
  (15UL) /*!< I2C2 S0_ADDRESSB: ADDRESSBEN (Bit 15)                       */
#define I2C2_S0_ADDRESSB_ADDRESSBEN_Msk \
  (0x8000UL) /*!< I2C2 S0_ADDRESSB: ADDRESSBEN (Bitfield-Mask: 0x01)          */

/* ----------------------------  I2C2_S0_ADDRESSMASKB  ---------------------------- */
#define I2C2_S0_ADDRESSMASKB_RWMASK_Pos \
  (0UL) /*!< I2C2 S0_ADDRESSMASKB: RWMASK (Bit 0)                        */
#define I2C2_S0_ADDRESSMASKB_RWMASK_Msk \
  (0x1UL) /*!< I2C2 S0_ADDRESSMASKB: RWMASK (Bitfield-Mask: 0x01)          */
#define I2C2_S0_ADDRESSMASKB_MASK_Pos \
  (1UL) /*!< I2C2 S0_ADDRESSMASKB: MASK (Bit 1)                          */
#define I2C2_S0_ADDRESSMASKB_MASK_Msk \
  (0x7feUL) /*!< I2C2 S0_ADDRESSMASKB: MASK (Bitfield-Mask: 0x3ff)           */

/* ================================================================================ */
/* ================           Group 'CAN' Position & Mask          ================ */
/* ================================================================================ */

/* -------------------------------  CAN_CNSTAT_CMB0  ------------------------------ */
#define CAN_CNSTAT_CMB0_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB0: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB0_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB0: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB0_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB0: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB0_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB0: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB0_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB0: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB0_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB0: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB0  ------------------------------- */
#define CAN_TSTP_CMB0_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB0: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB0_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB0: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB0  ------------------------------- */
#define CAN_DATA3_CMB0_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB0: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB0_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB0: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB0_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB0: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB0_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB0: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB0  ------------------------------- */
#define CAN_DATA2_CMB0_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB0: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB0_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB0: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB0_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB0: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB0_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB0: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB0  ------------------------------- */
#define CAN_DATA1_CMB0_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB0: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB0_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB0: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB0_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB0: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB0_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB0: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB0  ------------------------------- */
#define CAN_DATA0_CMB0_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB0: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB0_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB0: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB0_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB0: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB0_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB0: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB0  -------------------------------- */
#define CAN_ID0_CMB0_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB0: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB0_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB0: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB0  -------------------------------- */
#define CAN_ID1_CMB0_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB0: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB0_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB0: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB1  ------------------------------ */
#define CAN_CNSTAT_CMB1_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB1: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB1_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB1: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB1_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB1: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB1_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB1: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB1_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB1: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB1_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB1: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB1  ------------------------------- */
#define CAN_TSTP_CMB1_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB1: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB1_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB1: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB1  ------------------------------- */
#define CAN_DATA3_CMB1_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB1: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB1_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB1: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB1_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB1: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB1_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB1: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB1  ------------------------------- */
#define CAN_DATA2_CMB1_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB1: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB1_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB1: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB1_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB1: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB1_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB1: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB1  ------------------------------- */
#define CAN_DATA1_CMB1_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB1: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB1_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB1: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB1_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB1: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB1_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB1: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB1  ------------------------------- */
#define CAN_DATA0_CMB1_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB1: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB1_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB1: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB1_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB1: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB1_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB1: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB1  -------------------------------- */
#define CAN_ID0_CMB1_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB1: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB1_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB1: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB1  -------------------------------- */
#define CAN_ID1_CMB1_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB1: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB1_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB1: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB2  ------------------------------ */
#define CAN_CNSTAT_CMB2_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB2: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB2_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB2: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB2_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB2: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB2_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB2: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB2_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB2: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB2_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB2: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB2  ------------------------------- */
#define CAN_TSTP_CMB2_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB2: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB2_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB2: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB2  ------------------------------- */
#define CAN_DATA3_CMB2_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB2: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB2_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB2: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB2_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB2: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB2_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB2: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB2  ------------------------------- */
#define CAN_DATA2_CMB2_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB2: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB2_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB2: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB2_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB2: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB2_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB2: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB2  ------------------------------- */
#define CAN_DATA1_CMB2_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB2: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB2_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB2: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB2_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB2: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB2_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB2: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB2  ------------------------------- */
#define CAN_DATA0_CMB2_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB2: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB2_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB2: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB2_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB2: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB2_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB2: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB2  -------------------------------- */
#define CAN_ID0_CMB2_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB2: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB2_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB2: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB2  -------------------------------- */
#define CAN_ID1_CMB2_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB2: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB2_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB2: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB3  ------------------------------ */
#define CAN_CNSTAT_CMB3_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB3: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB3_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB3: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB3_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB3: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB3_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB3: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB3_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB3: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB3_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB3: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB3  ------------------------------- */
#define CAN_TSTP_CMB3_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB3: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB3_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB3: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB3  ------------------------------- */
#define CAN_DATA3_CMB3_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB3: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB3_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB3: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB3_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB3: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB3_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB3: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB3  ------------------------------- */
#define CAN_DATA2_CMB3_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB3: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB3_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB3: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB3_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB3: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB3_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB3: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB3  ------------------------------- */
#define CAN_DATA1_CMB3_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB3: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB3_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB3: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB3_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB3: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB3_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB3: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB3  ------------------------------- */
#define CAN_DATA0_CMB3_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB3: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB3_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB3: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB3_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB3: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB3_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB3: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB3  -------------------------------- */
#define CAN_ID0_CMB3_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB3: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB3_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB3: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB3  -------------------------------- */
#define CAN_ID1_CMB3_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB3: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB3_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB3: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB4  ------------------------------ */
#define CAN_CNSTAT_CMB4_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB4: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB4_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB4: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB4_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB4: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB4_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB4: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB4_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB4: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB4_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB4: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB4  ------------------------------- */
#define CAN_TSTP_CMB4_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB4: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB4_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB4: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB4  ------------------------------- */
#define CAN_DATA3_CMB4_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB4: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB4_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB4: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB4_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB4: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB4_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB4: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB4  ------------------------------- */
#define CAN_DATA2_CMB4_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB4: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB4_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB4: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB4_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB4: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB4_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB4: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB4  ------------------------------- */
#define CAN_DATA1_CMB4_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB4: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB4_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB4: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB4_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB4: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB4_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB4: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB4  ------------------------------- */
#define CAN_DATA0_CMB4_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB4: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB4_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB4: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB4_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB4: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB4_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB4: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB4  -------------------------------- */
#define CAN_ID0_CMB4_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB4: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB4_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB4: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB4  -------------------------------- */
#define CAN_ID1_CMB4_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB4: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB4_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB4: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB5  ------------------------------ */
#define CAN_CNSTAT_CMB5_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB5: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB5_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB5: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB5_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB5: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB5_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB5: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB5_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB5: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB5_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB5: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB5  ------------------------------- */
#define CAN_TSTP_CMB5_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB5: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB5_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB5: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB5  ------------------------------- */
#define CAN_DATA3_CMB5_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB5: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB5_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB5: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB5_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB5: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB5_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB5: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB5  ------------------------------- */
#define CAN_DATA2_CMB5_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB5: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB5_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB5: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB5_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB5: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB5_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB5: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB5  ------------------------------- */
#define CAN_DATA1_CMB5_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB5: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB5_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB5: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB5_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB5: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB5_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB5: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB5  ------------------------------- */
#define CAN_DATA0_CMB5_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB5: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB5_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB5: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB5_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB5: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB5_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB5: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB5  -------------------------------- */
#define CAN_ID0_CMB5_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB5: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB5_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB5: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB5  -------------------------------- */
#define CAN_ID1_CMB5_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB5: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB5_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB5: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB6  ------------------------------ */
#define CAN_CNSTAT_CMB6_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB6: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB6_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB6: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB6_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB6: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB6_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB6: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB6_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB6: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB6_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB6: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB6  ------------------------------- */
#define CAN_TSTP_CMB6_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB6: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB6_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB6: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB6  ------------------------------- */
#define CAN_DATA3_CMB6_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB6: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB6_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB6: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB6_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB6: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB6_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB6: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB6  ------------------------------- */
#define CAN_DATA2_CMB6_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB6: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB6_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB6: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB6_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB6: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB6_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB6: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB6  ------------------------------- */
#define CAN_DATA1_CMB6_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB6: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB6_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB6: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB6_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB6: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB6_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB6: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB6  ------------------------------- */
#define CAN_DATA0_CMB6_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB6: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB6_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB6: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB6_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB6: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB6_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB6: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB6  -------------------------------- */
#define CAN_ID0_CMB6_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB6: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB6_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB6: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB6  -------------------------------- */
#define CAN_ID1_CMB6_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB6: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB6_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB6: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB7  ------------------------------ */
#define CAN_CNSTAT_CMB7_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB7: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB7_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB7: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB7_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB7: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB7_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB7: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB7_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB7: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB7_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB7: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB7  ------------------------------- */
#define CAN_TSTP_CMB7_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB7: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB7_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB7: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB7  ------------------------------- */
#define CAN_DATA3_CMB7_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB7: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB7_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB7: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB7_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB7: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB7_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB7: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB7  ------------------------------- */
#define CAN_DATA2_CMB7_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB7: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB7_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB7: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB7_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB7: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB7_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB7: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB7  ------------------------------- */
#define CAN_DATA1_CMB7_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB7: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB7_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB7: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB7_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB7: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB7_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB7: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB7  ------------------------------- */
#define CAN_DATA0_CMB7_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB7: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB7_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB7: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB7_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB7: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB7_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB7: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB7  -------------------------------- */
#define CAN_ID0_CMB7_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB7: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB7_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB7: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB7  -------------------------------- */
#define CAN_ID1_CMB7_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB7: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB7_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB7: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB8  ------------------------------ */
#define CAN_CNSTAT_CMB8_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB8: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB8_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB8: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB8_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB8: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB8_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB8: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB8_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB8: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB8_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB8: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB8  ------------------------------- */
#define CAN_TSTP_CMB8_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB8: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB8_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB8: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB8  ------------------------------- */
#define CAN_DATA3_CMB8_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB8: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB8_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB8: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB8_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB8: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB8_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB8: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB8  ------------------------------- */
#define CAN_DATA2_CMB8_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB8: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB8_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB8: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB8_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB8: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB8_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB8: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB8  ------------------------------- */
#define CAN_DATA1_CMB8_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB8: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB8_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB8: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB8_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB8: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB8_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB8: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB8  ------------------------------- */
#define CAN_DATA0_CMB8_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB8: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB8_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB8: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB8_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB8: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB8_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB8: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB8  -------------------------------- */
#define CAN_ID0_CMB8_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB8: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB8_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB8: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB8  -------------------------------- */
#define CAN_ID1_CMB8_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB8: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB8_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB8: ID1 (Bitfield-Mask: 0xffff)                   */

/* -------------------------------  CAN_CNSTAT_CMB9  ------------------------------ */
#define CAN_CNSTAT_CMB9_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB9: ST (Bit 0)                                 */
#define CAN_CNSTAT_CMB9_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB9: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_CMB9_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB9: PRI (Bit 4)                                */
#define CAN_CNSTAT_CMB9_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB9: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB9_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB9: DLC (Bit 12)                               */
#define CAN_CNSTAT_CMB9_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB9: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_CMB9  ------------------------------- */
#define CAN_TSTP_CMB9_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB9: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB9_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB9: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB9  ------------------------------- */
#define CAN_DATA3_CMB9_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB9: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB9_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB9: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB9_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB9: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB9_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB9: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB9  ------------------------------- */
#define CAN_DATA2_CMB9_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB9: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB9_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB9: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB9_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB9: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB9_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB9: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB9  ------------------------------- */
#define CAN_DATA1_CMB9_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB9: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB9_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB9: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB9_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB9: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB9_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB9: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB9  ------------------------------- */
#define CAN_DATA0_CMB9_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB9: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB9_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB9: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB9_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB9: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB9_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB9: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB9  -------------------------------- */
#define CAN_ID0_CMB9_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB9: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB9_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB9: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB9  -------------------------------- */
#define CAN_ID1_CMB9_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB9: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB9_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB9: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB10  ------------------------------ */
#define CAN_CNSTAT_CMB10_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB10: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB10_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB10: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB10_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB10: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB10_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB10: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB10_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB10: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB10_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB10: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN_TSTP_CMB10  ------------------------------- */
#define CAN_TSTP_CMB10_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB10: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB10_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB10: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB10  ------------------------------ */
#define CAN_DATA3_CMB10_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB10: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB10_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB10: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB10_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB10: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB10_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB10: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB10  ------------------------------ */
#define CAN_DATA2_CMB10_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB10: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB10_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB10: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB10_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB10: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB10_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB10: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB10  ------------------------------ */
#define CAN_DATA1_CMB10_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB10: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB10_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB10: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB10_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB10: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB10_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB10: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB10  ------------------------------ */
#define CAN_DATA0_CMB10_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB10: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB10_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB10: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB10_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB10: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB10_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB10: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB10  ------------------------------- */
#define CAN_ID0_CMB10_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB10: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB10_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB10: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB10  ------------------------------- */
#define CAN_ID1_CMB10_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB10: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB10_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB10: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_CMB11  ------------------------------ */
#define CAN_CNSTAT_CMB11_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB11: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB11_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB11: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB11_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB11: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB11_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB11: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB11_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB11: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB11_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB11: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN_TSTP_CMB11  ------------------------------- */
#define CAN_TSTP_CMB11_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB11: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB11_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB11: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB11  ------------------------------ */
#define CAN_DATA3_CMB11_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB11: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB11_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB11: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB11_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB11: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB11_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB11: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB11  ------------------------------ */
#define CAN_DATA2_CMB11_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB11: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB11_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB11: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB11_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB11: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB11_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB11: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB11  ------------------------------ */
#define CAN_DATA1_CMB11_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB11: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB11_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB11: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB11_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB11: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB11_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB11: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB11  ------------------------------ */
#define CAN_DATA0_CMB11_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB11: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB11_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB11: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB11_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB11: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB11_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB11: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB11  ------------------------------- */
#define CAN_ID0_CMB11_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB11: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB11_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB11: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB11  ------------------------------- */
#define CAN_ID1_CMB11_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB11: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB11_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB11: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_CMB12  ------------------------------ */
#define CAN_CNSTAT_CMB12_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB12: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB12_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB12: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB12_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB12: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB12_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB12: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB12_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB12: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB12_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB12: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN_TSTP_CMB12  ------------------------------- */
#define CAN_TSTP_CMB12_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB12: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB12_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB12: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB12  ------------------------------ */
#define CAN_DATA3_CMB12_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB12: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB12_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB12: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB12_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB12: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB12_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB12: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB12  ------------------------------ */
#define CAN_DATA2_CMB12_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB12: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB12_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB12: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB12_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB12: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB12_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB12: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB12  ------------------------------ */
#define CAN_DATA1_CMB12_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB12: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB12_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB12: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB12_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB12: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB12_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB12: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB12  ------------------------------ */
#define CAN_DATA0_CMB12_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB12: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB12_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB12: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB12_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB12: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB12_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB12: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB12  ------------------------------- */
#define CAN_ID0_CMB12_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB12: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB12_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB12: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB12  ------------------------------- */
#define CAN_ID1_CMB12_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB12: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB12_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB12: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_CMB13  ------------------------------ */
#define CAN_CNSTAT_CMB13_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB13: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB13_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB13: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB13_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB13: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB13_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB13: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB13_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB13: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB13_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB13: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN_TSTP_CMB13  ------------------------------- */
#define CAN_TSTP_CMB13_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB13: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB13_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB13: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB13  ------------------------------ */
#define CAN_DATA3_CMB13_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB13: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB13_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB13: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB13_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB13: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB13_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB13: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB13  ------------------------------ */
#define CAN_DATA2_CMB13_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB13: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB13_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB13: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB13_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB13: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB13_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB13: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB13  ------------------------------ */
#define CAN_DATA1_CMB13_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB13: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB13_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB13: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB13_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB13: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB13_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB13: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB13  ------------------------------ */
#define CAN_DATA0_CMB13_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB13: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB13_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB13: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB13_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB13: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB13_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB13: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB13  ------------------------------- */
#define CAN_ID0_CMB13_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB13: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB13_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB13: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB13  ------------------------------- */
#define CAN_ID1_CMB13_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB13: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB13_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB13: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_CMB14  ------------------------------ */
#define CAN_CNSTAT_CMB14_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB14: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB14_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB14: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB14_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB14: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB14_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB14: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB14_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB14: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB14_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB14: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN_TSTP_CMB14  ------------------------------- */
#define CAN_TSTP_CMB14_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB14: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB14_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB14: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB14  ------------------------------ */
#define CAN_DATA3_CMB14_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB14: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB14_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB14: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB14_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB14: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB14_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB14: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB14  ------------------------------ */
#define CAN_DATA2_CMB14_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB14: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB14_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB14: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB14_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB14: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB14_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB14: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB14  ------------------------------ */
#define CAN_DATA1_CMB14_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB14: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB14_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB14: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB14_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB14: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB14_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB14: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB14  ------------------------------ */
#define CAN_DATA0_CMB14_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB14: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB14_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB14: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB14_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB14: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB14_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB14: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB14  ------------------------------- */
#define CAN_ID0_CMB14_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB14: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB14_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB14: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB14  ------------------------------- */
#define CAN_ID1_CMB14_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB14: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB14_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB14: ID1 (Bitfield-Mask: 0xffff)                  */

/* -------------------------------  CAN_CNSTAT_HCMB  ------------------------------ */
#define CAN_CNSTAT_HCMB_ST_Pos \
  (0UL) /*!< CAN CNSTAT_HCMB: ST (Bit 0)                                 */
#define CAN_CNSTAT_HCMB_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_HCMB: ST (Bitfield-Mask: 0x0f)                   */
#define CAN_CNSTAT_HCMB_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_HCMB: PRI (Bit 4)                                */
#define CAN_CNSTAT_HCMB_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_HCMB: PRI (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_HCMB_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_HCMB: DLC (Bit 12)                               */
#define CAN_CNSTAT_HCMB_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_HCMB: DLC (Bitfield-Mask: 0x0f)                  */

/* --------------------------------  CAN_TSTP_HCMB  ------------------------------- */
#define CAN_TSTP_HCMB_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_HCMB: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_HCMB_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_HCMB: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_HCMB  ------------------------------- */
#define CAN_DATA3_HCMB_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_HCMB: BYTE8 (Bit 0)                               */
#define CAN_DATA3_HCMB_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_HCMB: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_HCMB_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_HCMB: BYTE7 (Bit 8)                               */
#define CAN_DATA3_HCMB_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_HCMB: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_HCMB  ------------------------------- */
#define CAN_DATA2_HCMB_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_HCMB: BYTE6 (Bit 0)                               */
#define CAN_DATA2_HCMB_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_HCMB: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_HCMB_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_HCMB: BYTE5 (Bit 8)                               */
#define CAN_DATA2_HCMB_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_HCMB: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_HCMB  ------------------------------- */
#define CAN_DATA1_HCMB_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_HCMB: BYTE4 (Bit 0)                               */
#define CAN_DATA1_HCMB_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_HCMB: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_HCMB_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_HCMB: BYTE3 (Bit 8)                               */
#define CAN_DATA1_HCMB_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_HCMB: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_HCMB  ------------------------------- */
#define CAN_DATA0_HCMB_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_HCMB: BYTE2 (Bit 0)                               */
#define CAN_DATA0_HCMB_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_HCMB: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_HCMB_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_HCMB: BYTE1 (Bit 8)                               */
#define CAN_DATA0_HCMB_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_HCMB: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_HCMB  -------------------------------- */
#define CAN_ID0_HCMB_ID0_Pos \
  (0UL) /*!< CAN ID0_HCMB: ID0 (Bit 0)                                   */
#define CAN_ID0_HCMB_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_HCMB: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_HCMB  -------------------------------- */
#define CAN_ID1_HCMB_ID1_Pos \
  (0UL) /*!< CAN ID1_HCMB: ID1 (Bit 0)                                   */
#define CAN_ID1_HCMB_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_HCMB: ID1 (Bitfield-Mask: 0xffff)                   */

/* ----------------------------------  CAN_CGCR  ---------------------------------- */
#define CAN_CGCR_CANEN_Pos (0UL) /*!< CAN CGCR: CANEN (Bit 0) */
#define CAN_CGCR_CANEN_Msk \
  (0x1UL)                        /*!< CAN CGCR: CANEN (Bitfield-Mask: 0x01)                       */
#define CAN_CGCR_CRX_Pos (1UL)   /*!< CAN CGCR: CRX (Bit 1)                                       */
#define CAN_CGCR_CRX_Msk (0x2UL) /*!< CAN CGCR: CRX (Bitfield-Mask: 0x01) */
#define CAN_CGCR_CTX_Pos (2UL)   /*!< CAN CGCR: CTX (Bit 2)                                       */
#define CAN_CGCR_CTX_Msk (0x4UL) /*!< CAN CGCR: CTX (Bitfield-Mask: 0x01) */
#define CAN_CGCR_BUFFLOCK_Pos \
  (3UL) /*!< CAN CGCR: BUFFLOCK (Bit 3)                                  */
#define CAN_CGCR_BUFFLOCK_Msk \
  (0x8UL) /*!< CAN CGCR: BUFFLOCK (Bitfield-Mask: 0x01)                    */
#define CAN_CGCR_TSTPEN_Pos \
  (4UL) /*!< CAN CGCR: TSTPEN (Bit 4)                                    */
#define CAN_CGCR_TSTPEN_Msk \
  (0x10UL)                      /*!< CAN CGCR: TSTPEN (Bitfield-Mask: 0x01)                      */
#define CAN_CGCR_DDIR_Pos (5UL) /*!< CAN CGCR: DDIR (Bit 5) */
#define CAN_CGCR_DDIR_Msk \
  (0x20UL)                       /*!< CAN CGCR: DDIR (Bitfield-Mask: 0x01)                        */
#define CAN_CGCR_LO_Pos (6UL)    /*!< CAN CGCR: LO (Bit 6)                                        */
#define CAN_CGCR_LO_Msk (0x40UL) /*!< CAN CGCR: LO (Bitfield-Mask: 0x01) */
#define CAN_CGCR_IGNACK_Pos \
  (7UL) /*!< CAN CGCR: IGNACK (Bit 7)                                    */
#define CAN_CGCR_IGNACK_Msk \
  (0x80UL) /*!< CAN CGCR: IGNACK (Bitfield-Mask: 0x01)                      */
#define CAN_CGCR_LOOPBACK_Pos \
  (8UL) /*!< CAN CGCR: LOOPBACK (Bit 8)                                  */
#define CAN_CGCR_LOOPBACK_Msk \
  (0x100UL) /*!< CAN CGCR: LOOPBACK (Bitfield-Mask: 0x01)                    */
#define CAN_CGCR_INTERNAL_Pos \
  (9UL) /*!< CAN CGCR: INTERNAL (Bit 9)                                  */
#define CAN_CGCR_INTERNAL_Msk \
  (0x200UL) /*!< CAN CGCR: INTERNAL (Bitfield-Mask: 0x01)                    */
#define CAN_CGCR_DIAGEN_Pos \
  (10UL) /*!< CAN CGCR: DIAGEN (Bit 10)                                   */
#define CAN_CGCR_DIAGEN_Msk \
  (0x400UL)                     /*!< CAN CGCR: DIAGEN (Bitfield-Mask: 0x01)                      */
#define CAN_CGCR_EIT_Pos (11UL) /*!< CAN CGCR: EIT (Bit 11) */
#define CAN_CGCR_EIT_Msk \
  (0x800UL) /*!< CAN CGCR: EIT (Bitfield-Mask: 0x01)                         */

/* ----------------------------------  CAN_CTIM  ---------------------------------- */
#define CAN_CTIM_TSEG2_Pos (0UL) /*!< CAN CTIM: TSEG2 (Bit 0) */
#define CAN_CTIM_TSEG2_Msk \
  (0x7UL)                        /*!< CAN CTIM: TSEG2 (Bitfield-Mask: 0x07)                       */
#define CAN_CTIM_TSEG1_Pos (3UL) /*!< CAN CTIM: TSEG1 (Bit 3) */
#define CAN_CTIM_TSEG1_Msk \
  (0x78UL)                     /*!< CAN CTIM: TSEG1 (Bitfield-Mask: 0x0f)                       */
#define CAN_CTIM_SJW_Pos (7UL) /*!< CAN CTIM: SJW (Bit 7)                                       */
#define CAN_CTIM_SJW_Msk \
  (0x180UL)                    /*!< CAN CTIM: SJW (Bitfield-Mask: 0x03)                         */
#define CAN_CTIM_PSC_Pos (9UL) /*!< CAN CTIM: PSC (Bit 9)                                       */
#define CAN_CTIM_PSC_Msk \
  (0xfe00UL) /*!< CAN CTIM: PSC (Bitfield-Mask: 0x7f)                         */

/* ----------------------------------  CAN_GMSKX  --------------------------------- */
#define CAN_GMSKX_XRTR_Pos (0UL) /*!< CAN GMSKX: XRTR (Bit 0) */
#define CAN_GMSKX_XRTR_Msk \
  (0x1UL)                      /*!< CAN GMSKX: XRTR (Bitfield-Mask: 0x01)                       */
#define CAN_GMSKX_GM_Pos (1UL) /*!< CAN GMSKX: GM (Bit 1)                                       */
#define CAN_GMSKX_GM_Msk \
  (0xfffeUL) /*!< CAN GMSKX: GM (Bitfield-Mask: 0x7fff)                       */

/* ----------------------------------  CAN_GMSKB  --------------------------------- */
#define CAN_GMSKB_GM0_Pos (0UL) /*!< CAN GMSKB: GM0 (Bit 0) */
#define CAN_GMSKB_GM0_Msk \
  (0x7UL)                       /*!< CAN GMSKB: GM0 (Bitfield-Mask: 0x07)                        */
#define CAN_GMSKB_IDE_Pos (3UL) /*!< CAN GMSKB: IDE (Bit 3) */
#define CAN_GMSKB_IDE_Msk \
  (0x8UL)                       /*!< CAN GMSKB: IDE (Bitfield-Mask: 0x01)                        */
#define CAN_GMSKB_RTR_Pos (4UL) /*!< CAN GMSKB: RTR (Bit 4) */
#define CAN_GMSKB_RTR_Msk \
  (0x10UL)                      /*!< CAN GMSKB: RTR (Bitfield-Mask: 0x01)                        */
#define CAN_GMSKB_GM1_Pos (5UL) /*!< CAN GMSKB: GM1 (Bit 5) */
#define CAN_GMSKB_GM1_Msk \
  (0xffe0UL) /*!< CAN GMSKB: GM1 (Bitfield-Mask: 0x7ff)                       */

/* ----------------------------------  CAN_BMSKX  --------------------------------- */
#define CAN_BMSKX_XRTR_Pos (0UL) /*!< CAN BMSKX: XRTR (Bit 0) */
#define CAN_BMSKX_XRTR_Msk \
  (0x1UL)                      /*!< CAN BMSKX: XRTR (Bitfield-Mask: 0x01)                       */
#define CAN_BMSKX_BM_Pos (1UL) /*!< CAN BMSKX: BM (Bit 1)                                       */
#define CAN_BMSKX_BM_Msk \
  (0xfffeUL) /*!< CAN BMSKX: BM (Bitfield-Mask: 0x7fff)                       */

/* ----------------------------------  CAN_BMSKB  --------------------------------- */
#define CAN_BMSKB_BM0_Pos (0UL) /*!< CAN BMSKB: BM0 (Bit 0) */
#define CAN_BMSKB_BM0_Msk \
  (0x7UL)                       /*!< CAN BMSKB: BM0 (Bitfield-Mask: 0x07)                        */
#define CAN_BMSKB_IDE_Pos (3UL) /*!< CAN BMSKB: IDE (Bit 3) */
#define CAN_BMSKB_IDE_Msk \
  (0x8UL)                       /*!< CAN BMSKB: IDE (Bitfield-Mask: 0x01)                        */
#define CAN_BMSKB_RTR_Pos (4UL) /*!< CAN BMSKB: RTR (Bit 4) */
#define CAN_BMSKB_RTR_Msk \
  (0x10UL)                      /*!< CAN BMSKB: RTR (Bitfield-Mask: 0x01)                        */
#define CAN_BMSKB_BM1_Pos (5UL) /*!< CAN BMSKB: BM1 (Bit 5) */
#define CAN_BMSKB_BM1_Msk \
  (0xffe0UL) /*!< CAN BMSKB: BM1 (Bitfield-Mask: 0x7ff)                       */

/* ----------------------------------  CAN_CIEN  ---------------------------------- */
#define CAN_CIEN_IEN_Pos (0UL) /*!< CAN CIEN: IEN (Bit 0)                                       */
#define CAN_CIEN_IEN_Msk \
  (0x7fffUL)                     /*!< CAN CIEN: IEN (Bitfield-Mask: 0x7fff)                       */
#define CAN_CIEN_EIEN_Pos (15UL) /*!< CAN CIEN: EIEN (Bit 15) */
#define CAN_CIEN_EIEN_Msk \
  (0x8000UL) /*!< CAN CIEN: EIEN (Bitfield-Mask: 0x01)                        */

/* ----------------------------------  CAN_CIPND  --------------------------------- */
#define CAN_CIPND_IPND_Pos (0UL) /*!< CAN CIPND: IPND (Bit 0) */
#define CAN_CIPND_IPND_Msk \
  (0x7fffUL) /*!< CAN CIPND: IPND (Bitfield-Mask: 0x7fff)                     */
#define CAN_CIPND_EIPND_Pos \
  (15UL) /*!< CAN CIPND: EIPND (Bit 15)                                   */
#define CAN_CIPND_EIPND_Msk \
  (0x8000UL) /*!< CAN CIPND: EIPND (Bitfield-Mask: 0x01)                      */

/* ----------------------------------  CAN_CICLR  --------------------------------- */
#define CAN_CICLR_ICLR_Pos (0UL) /*!< CAN CICLR: ICLR (Bit 0) */
#define CAN_CICLR_ICLR_Msk \
  (0x7fffUL) /*!< CAN CICLR: ICLR (Bitfield-Mask: 0x7fff)                     */
#define CAN_CICLR_EICLR_Pos \
  (15UL) /*!< CAN CICLR: EICLR (Bit 15)                                   */
#define CAN_CICLR_EICLR_Msk \
  (0x8000UL) /*!< CAN CICLR: EICLR (Bitfield-Mask: 0x01)                      */

/* ----------------------------------  CAN_CICEN  --------------------------------- */
#define CAN_CICEN_ICEN_Pos (0UL) /*!< CAN CICEN: ICEN (Bit 0) */
#define CAN_CICEN_ICEN_Msk \
  (0x7fffUL) /*!< CAN CICEN: ICEN (Bitfield-Mask: 0x7fff)                     */
#define CAN_CICEN_EICEN_Pos \
  (15UL) /*!< CAN CICEN: EICEN (Bit 15)                                   */
#define CAN_CICEN_EICEN_Msk \
  (0x8000UL) /*!< CAN CICEN: EICEN (Bitfield-Mask: 0x01)                      */

/* ---------------------------------  CAN_CSTPND  --------------------------------- */
#define CAN_CSTPND_IST_Pos (0UL) /*!< CAN CSTPND: IST (Bit 0) */
#define CAN_CSTPND_IST_Msk \
  (0xfUL)                        /*!< CAN CSTPND: IST (Bitfield-Mask: 0x0f)                       */
#define CAN_CSTPND_IRQ_Pos (4UL) /*!< CAN CSTPND: IRQ (Bit 4) */
#define CAN_CSTPND_IRQ_Msk \
  (0x10UL)                      /*!< CAN CSTPND: IRQ (Bitfield-Mask: 0x01)                       */
#define CAN_CSTPND_NS_Pos (5UL) /*!< CAN CSTPND: NS (Bit 5) */
#define CAN_CSTPND_NS_Msk \
  (0xe0UL) /*!< CAN CSTPND: NS (Bitfield-Mask: 0x07)                        */

/* ----------------------------------  CAN_CANEC  --------------------------------- */
#define CAN_CANEC_TEC_Pos (0UL) /*!< CAN CANEC: TEC (Bit 0) */
#define CAN_CANEC_TEC_Msk \
  (0xffUL)                      /*!< CAN CANEC: TEC (Bitfield-Mask: 0xff)                        */
#define CAN_CANEC_REC_Pos (8UL) /*!< CAN CANEC: REC (Bit 8) */
#define CAN_CANEC_REC_Msk \
  (0xff00UL) /*!< CAN CANEC: REC (Bitfield-Mask: 0xff)                        */

/* ---------------------------------  CAN_CEDIAG  --------------------------------- */
#define CAN_CEDIAG_EFID_Pos \
  (0UL) /*!< CAN CEDIAG: EFID (Bit 0)                                    */
#define CAN_CEDIAG_EFID_Msk \
  (0xfUL) /*!< CAN CEDIAG: EFID (Bitfield-Mask: 0x0f)                      */
#define CAN_CEDIAG_EBID_Pos \
  (4UL) /*!< CAN CEDIAG: EBID (Bit 4)                                    */
#define CAN_CEDIAG_EBID_Msk \
  (0x3f0UL) /*!< CAN CEDIAG: EBID (Bitfield-Mask: 0x3f)                      */
#define CAN_CEDIAG_TXE_Pos \
  (10UL) /*!< CAN CEDIAG: TXE (Bit 10)                                    */
#define CAN_CEDIAG_TXE_Msk \
  (0x400UL) /*!< CAN CEDIAG: TXE (Bitfield-Mask: 0x01)                       */
#define CAN_CEDIAG_STUFF_Pos \
  (11UL) /*!< CAN CEDIAG: STUFF (Bit 11)                                  */
#define CAN_CEDIAG_STUFF_Msk \
  (0x800UL) /*!< CAN CEDIAG: STUFF (Bitfield-Mask: 0x01)                     */
#define CAN_CEDIAG_CRC_Pos \
  (12UL) /*!< CAN CEDIAG: CRC (Bit 12)                                    */
#define CAN_CEDIAG_CRC_Msk \
  (0x1000UL) /*!< CAN CEDIAG: CRC (Bitfield-Mask: 0x01)                       */
#define CAN_CEDIAG_MON_Pos \
  (13UL) /*!< CAN CEDIAG: MON (Bit 13)                                    */
#define CAN_CEDIAG_MON_Msk \
  (0x2000UL) /*!< CAN CEDIAG: MON (Bitfield-Mask: 0x01)                       */
#define CAN_CEDIAG_DRIVE_Pos \
  (14UL) /*!< CAN CEDIAG: DRIVE (Bit 14)                                  */
#define CAN_CEDIAG_DRIVE_Msk \
  (0x4000UL) /*!< CAN CEDIAG: DRIVE (Bitfield-Mask: 0x01)                     */

/* ----------------------------------  CAN_CTMR  ---------------------------------- */
#define CAN_CTMR_CTMR_Pos (0UL) /*!< CAN CTMR: CTMR (Bit 0) */
#define CAN_CTMR_CTMR_Msk \
  (0xffffUL) /*!< CAN CTMR: CTMR (Bitfield-Mask: 0xffff)                      */

/* ================================================================================ */
/* ================          struct 'CAN0' Position & Mask         ================ */
/* ================================================================================ */

/* ------------------------------  CAN0_CNSTAT_CMB0  ------------------------------ */
#define CAN0_CNSTAT_CMB0_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB0: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB0_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB0: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB0_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB0: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB0_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB0: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB0_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB0: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB0_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB0: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB0  ------------------------------- */
#define CAN0_TSTP_CMB0_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB0: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB0_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB0: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB0  ------------------------------ */
#define CAN0_DATA3_CMB0_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB0: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB0_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB0: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB0_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB0: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB0_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB0: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB0  ------------------------------ */
#define CAN0_DATA2_CMB0_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB0: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB0_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB0: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB0_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB0: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB0_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB0: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB0  ------------------------------ */
#define CAN0_DATA1_CMB0_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB0: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB0_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB0: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB0_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB0: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB0_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB0: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB0  ------------------------------ */
#define CAN0_DATA0_CMB0_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB0: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB0_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB0: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB0_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB0: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB0_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB0: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB0  ------------------------------- */
#define CAN0_ID0_CMB0_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB0: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB0_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB0: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB0  ------------------------------- */
#define CAN0_ID1_CMB0_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB0: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB0_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB0: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB1  ------------------------------ */
#define CAN0_CNSTAT_CMB1_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB1: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB1_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB1: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB1_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB1: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB1_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB1: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB1_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB1: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB1_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB1: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB1  ------------------------------- */
#define CAN0_TSTP_CMB1_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB1: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB1_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB1: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB1  ------------------------------ */
#define CAN0_DATA3_CMB1_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB1: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB1_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB1: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB1_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB1: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB1_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB1: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB1  ------------------------------ */
#define CAN0_DATA2_CMB1_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB1: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB1_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB1: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB1_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB1: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB1_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB1: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB1  ------------------------------ */
#define CAN0_DATA1_CMB1_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB1: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB1_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB1: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB1_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB1: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB1_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB1: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB1  ------------------------------ */
#define CAN0_DATA0_CMB1_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB1: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB1_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB1: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB1_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB1: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB1_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB1: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB1  ------------------------------- */
#define CAN0_ID0_CMB1_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB1: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB1_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB1: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB1  ------------------------------- */
#define CAN0_ID1_CMB1_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB1: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB1_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB1: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB2  ------------------------------ */
#define CAN0_CNSTAT_CMB2_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB2: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB2_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB2: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB2_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB2: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB2_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB2: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB2_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB2: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB2_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB2: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB2  ------------------------------- */
#define CAN0_TSTP_CMB2_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB2: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB2_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB2: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB2  ------------------------------ */
#define CAN0_DATA3_CMB2_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB2: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB2_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB2: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB2_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB2: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB2_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB2: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB2  ------------------------------ */
#define CAN0_DATA2_CMB2_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB2: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB2_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB2: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB2_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB2: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB2_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB2: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB2  ------------------------------ */
#define CAN0_DATA1_CMB2_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB2: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB2_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB2: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB2_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB2: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB2_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB2: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB2  ------------------------------ */
#define CAN0_DATA0_CMB2_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB2: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB2_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB2: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB2_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB2: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB2_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB2: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB2  ------------------------------- */
#define CAN0_ID0_CMB2_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB2: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB2_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB2: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB2  ------------------------------- */
#define CAN0_ID1_CMB2_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB2: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB2_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB2: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB3  ------------------------------ */
#define CAN0_CNSTAT_CMB3_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB3: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB3_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB3: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB3_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB3: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB3_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB3: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB3_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB3: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB3_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB3: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB3  ------------------------------- */
#define CAN0_TSTP_CMB3_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB3: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB3_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB3: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB3  ------------------------------ */
#define CAN0_DATA3_CMB3_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB3: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB3_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB3: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB3_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB3: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB3_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB3: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB3  ------------------------------ */
#define CAN0_DATA2_CMB3_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB3: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB3_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB3: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB3_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB3: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB3_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB3: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB3  ------------------------------ */
#define CAN0_DATA1_CMB3_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB3: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB3_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB3: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB3_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB3: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB3_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB3: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB3  ------------------------------ */
#define CAN0_DATA0_CMB3_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB3: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB3_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB3: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB3_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB3: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB3_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB3: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB3  ------------------------------- */
#define CAN0_ID0_CMB3_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB3: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB3_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB3: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB3  ------------------------------- */
#define CAN0_ID1_CMB3_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB3: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB3_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB3: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB4  ------------------------------ */
#define CAN0_CNSTAT_CMB4_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB4: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB4_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB4: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB4_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB4: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB4_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB4: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB4_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB4: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB4_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB4: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB4  ------------------------------- */
#define CAN0_TSTP_CMB4_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB4: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB4_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB4: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB4  ------------------------------ */
#define CAN0_DATA3_CMB4_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB4: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB4_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB4: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB4_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB4: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB4_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB4: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB4  ------------------------------ */
#define CAN0_DATA2_CMB4_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB4: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB4_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB4: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB4_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB4: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB4_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB4: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB4  ------------------------------ */
#define CAN0_DATA1_CMB4_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB4: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB4_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB4: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB4_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB4: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB4_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB4: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB4  ------------------------------ */
#define CAN0_DATA0_CMB4_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB4: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB4_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB4: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB4_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB4: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB4_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB4: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB4  ------------------------------- */
#define CAN0_ID0_CMB4_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB4: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB4_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB4: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB4  ------------------------------- */
#define CAN0_ID1_CMB4_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB4: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB4_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB4: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB5  ------------------------------ */
#define CAN0_CNSTAT_CMB5_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB5: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB5_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB5: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB5_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB5: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB5_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB5: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB5_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB5: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB5_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB5: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB5  ------------------------------- */
#define CAN0_TSTP_CMB5_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB5: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB5_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB5: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB5  ------------------------------ */
#define CAN0_DATA3_CMB5_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB5: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB5_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB5: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB5_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB5: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB5_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB5: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB5  ------------------------------ */
#define CAN0_DATA2_CMB5_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB5: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB5_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB5: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB5_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB5: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB5_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB5: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB5  ------------------------------ */
#define CAN0_DATA1_CMB5_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB5: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB5_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB5: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB5_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB5: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB5_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB5: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB5  ------------------------------ */
#define CAN0_DATA0_CMB5_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB5: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB5_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB5: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB5_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB5: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB5_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB5: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB5  ------------------------------- */
#define CAN0_ID0_CMB5_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB5: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB5_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB5: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB5  ------------------------------- */
#define CAN0_ID1_CMB5_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB5: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB5_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB5: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB6  ------------------------------ */
#define CAN0_CNSTAT_CMB6_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB6: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB6_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB6: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB6_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB6: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB6_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB6: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB6_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB6: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB6_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB6: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB6  ------------------------------- */
#define CAN0_TSTP_CMB6_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB6: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB6_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB6: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB6  ------------------------------ */
#define CAN0_DATA3_CMB6_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB6: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB6_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB6: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB6_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB6: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB6_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB6: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB6  ------------------------------ */
#define CAN0_DATA2_CMB6_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB6: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB6_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB6: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB6_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB6: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB6_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB6: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB6  ------------------------------ */
#define CAN0_DATA1_CMB6_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB6: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB6_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB6: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB6_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB6: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB6_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB6: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB6  ------------------------------ */
#define CAN0_DATA0_CMB6_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB6: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB6_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB6: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB6_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB6: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB6_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB6: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB6  ------------------------------- */
#define CAN0_ID0_CMB6_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB6: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB6_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB6: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB6  ------------------------------- */
#define CAN0_ID1_CMB6_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB6: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB6_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB6: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB7  ------------------------------ */
#define CAN0_CNSTAT_CMB7_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB7: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB7_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB7: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB7_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB7: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB7_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB7: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB7_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB7: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB7_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB7: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB7  ------------------------------- */
#define CAN0_TSTP_CMB7_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB7: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB7_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB7: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB7  ------------------------------ */
#define CAN0_DATA3_CMB7_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB7: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB7_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB7: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB7_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB7: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB7_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB7: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB7  ------------------------------ */
#define CAN0_DATA2_CMB7_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB7: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB7_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB7: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB7_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB7: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB7_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB7: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB7  ------------------------------ */
#define CAN0_DATA1_CMB7_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB7: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB7_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB7: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB7_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB7: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB7_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB7: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB7  ------------------------------ */
#define CAN0_DATA0_CMB7_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB7: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB7_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB7: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB7_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB7: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB7_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB7: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB7  ------------------------------- */
#define CAN0_ID0_CMB7_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB7: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB7_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB7: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB7  ------------------------------- */
#define CAN0_ID1_CMB7_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB7: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB7_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB7: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB8  ------------------------------ */
#define CAN0_CNSTAT_CMB8_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB8: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB8_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB8: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB8_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB8: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB8_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB8: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB8_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB8: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB8_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB8: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB8  ------------------------------- */
#define CAN0_TSTP_CMB8_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB8: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB8_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB8: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB8  ------------------------------ */
#define CAN0_DATA3_CMB8_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB8: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB8_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB8: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB8_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB8: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB8_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB8: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB8  ------------------------------ */
#define CAN0_DATA2_CMB8_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB8: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB8_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB8: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB8_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB8: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB8_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB8: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB8  ------------------------------ */
#define CAN0_DATA1_CMB8_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB8: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB8_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB8: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB8_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB8: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB8_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB8: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB8  ------------------------------ */
#define CAN0_DATA0_CMB8_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB8: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB8_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB8: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB8_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB8: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB8_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB8: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB8  ------------------------------- */
#define CAN0_ID0_CMB8_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB8: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB8_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB8: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB8  ------------------------------- */
#define CAN0_ID1_CMB8_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB8: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB8_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB8: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB9  ------------------------------ */
#define CAN0_CNSTAT_CMB9_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB9: ST (Bit 0)                                */
#define CAN0_CNSTAT_CMB9_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB9: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_CMB9_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB9: PRI (Bit 4)                               */
#define CAN0_CNSTAT_CMB9_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB9: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB9_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB9: DLC (Bit 12)                              */
#define CAN0_CNSTAT_CMB9_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB9: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_CMB9  ------------------------------- */
#define CAN0_TSTP_CMB9_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB9: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_CMB9_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB9: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_CMB9  ------------------------------ */
#define CAN0_DATA3_CMB9_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB9: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_CMB9_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB9: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_CMB9_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB9: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_CMB9_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB9: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_CMB9  ------------------------------ */
#define CAN0_DATA2_CMB9_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB9: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_CMB9_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB9: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_CMB9_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB9: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_CMB9_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB9: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_CMB9  ------------------------------ */
#define CAN0_DATA1_CMB9_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB9: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_CMB9_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB9: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_CMB9_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB9: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_CMB9_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB9: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_CMB9  ------------------------------ */
#define CAN0_DATA0_CMB9_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB9: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_CMB9_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB9: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_CMB9_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB9: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_CMB9_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB9: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_CMB9  ------------------------------- */
#define CAN0_ID0_CMB9_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB9: ID0 (Bit 0)                                  */
#define CAN0_ID0_CMB9_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB9: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_CMB9  ------------------------------- */
#define CAN0_ID1_CMB9_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB9: ID1 (Bit 0)                                  */
#define CAN0_ID1_CMB9_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB9: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN0_CNSTAT_CMB10  ----------------------------- */
#define CAN0_CNSTAT_CMB10_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB10: ST (Bit 0)                               */
#define CAN0_CNSTAT_CMB10_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB10: ST (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB10_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB10: PRI (Bit 4)                              */
#define CAN0_CNSTAT_CMB10_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB10: PRI (Bitfield-Mask: 0x0f)                */
#define CAN0_CNSTAT_CMB10_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB10: DLC (Bit 12)                             */
#define CAN0_CNSTAT_CMB10_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB10: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN0_TSTP_CMB10  ------------------------------ */
#define CAN0_TSTP_CMB10_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB10: TIMESTAMP (Bit 0)                          */
#define CAN0_TSTP_CMB10_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB10: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN0_DATA3_CMB10  ------------------------------ */
#define CAN0_DATA3_CMB10_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB10: BYTE8 (Bit 0)                             */
#define CAN0_DATA3_CMB10_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB10: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA3_CMB10_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB10: BYTE7 (Bit 8)                             */
#define CAN0_DATA3_CMB10_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB10: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA2_CMB10  ------------------------------ */
#define CAN0_DATA2_CMB10_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB10: BYTE6 (Bit 0)                             */
#define CAN0_DATA2_CMB10_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB10: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA2_CMB10_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB10: BYTE5 (Bit 8)                             */
#define CAN0_DATA2_CMB10_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB10: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA1_CMB10  ------------------------------ */
#define CAN0_DATA1_CMB10_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB10: BYTE4 (Bit 0)                             */
#define CAN0_DATA1_CMB10_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB10: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA1_CMB10_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB10: BYTE3 (Bit 8)                             */
#define CAN0_DATA1_CMB10_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB10: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA0_CMB10  ------------------------------ */
#define CAN0_DATA0_CMB10_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB10: BYTE2 (Bit 0)                             */
#define CAN0_DATA0_CMB10_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB10: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA0_CMB10_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB10: BYTE1 (Bit 8)                             */
#define CAN0_DATA0_CMB10_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB10: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN0_ID0_CMB10  ------------------------------- */
#define CAN0_ID0_CMB10_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB10: ID0 (Bit 0)                                 */
#define CAN0_ID0_CMB10_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB10: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN0_ID1_CMB10  ------------------------------- */
#define CAN0_ID1_CMB10_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB10: ID1 (Bit 0)                                 */
#define CAN0_ID1_CMB10_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB10: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN0_CNSTAT_CMB11  ----------------------------- */
#define CAN0_CNSTAT_CMB11_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB11: ST (Bit 0)                               */
#define CAN0_CNSTAT_CMB11_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB11: ST (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB11_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB11: PRI (Bit 4)                              */
#define CAN0_CNSTAT_CMB11_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB11: PRI (Bitfield-Mask: 0x0f)                */
#define CAN0_CNSTAT_CMB11_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB11: DLC (Bit 12)                             */
#define CAN0_CNSTAT_CMB11_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB11: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN0_TSTP_CMB11  ------------------------------ */
#define CAN0_TSTP_CMB11_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB11: TIMESTAMP (Bit 0)                          */
#define CAN0_TSTP_CMB11_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB11: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN0_DATA3_CMB11  ------------------------------ */
#define CAN0_DATA3_CMB11_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB11: BYTE8 (Bit 0)                             */
#define CAN0_DATA3_CMB11_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB11: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA3_CMB11_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB11: BYTE7 (Bit 8)                             */
#define CAN0_DATA3_CMB11_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB11: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA2_CMB11  ------------------------------ */
#define CAN0_DATA2_CMB11_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB11: BYTE6 (Bit 0)                             */
#define CAN0_DATA2_CMB11_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB11: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA2_CMB11_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB11: BYTE5 (Bit 8)                             */
#define CAN0_DATA2_CMB11_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB11: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA1_CMB11  ------------------------------ */
#define CAN0_DATA1_CMB11_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB11: BYTE4 (Bit 0)                             */
#define CAN0_DATA1_CMB11_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB11: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA1_CMB11_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB11: BYTE3 (Bit 8)                             */
#define CAN0_DATA1_CMB11_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB11: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA0_CMB11  ------------------------------ */
#define CAN0_DATA0_CMB11_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB11: BYTE2 (Bit 0)                             */
#define CAN0_DATA0_CMB11_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB11: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA0_CMB11_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB11: BYTE1 (Bit 8)                             */
#define CAN0_DATA0_CMB11_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB11: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN0_ID0_CMB11  ------------------------------- */
#define CAN0_ID0_CMB11_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB11: ID0 (Bit 0)                                 */
#define CAN0_ID0_CMB11_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB11: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN0_ID1_CMB11  ------------------------------- */
#define CAN0_ID1_CMB11_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB11: ID1 (Bit 0)                                 */
#define CAN0_ID1_CMB11_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB11: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN0_CNSTAT_CMB12  ----------------------------- */
#define CAN0_CNSTAT_CMB12_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB12: ST (Bit 0)                               */
#define CAN0_CNSTAT_CMB12_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB12: ST (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB12_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB12: PRI (Bit 4)                              */
#define CAN0_CNSTAT_CMB12_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB12: PRI (Bitfield-Mask: 0x0f)                */
#define CAN0_CNSTAT_CMB12_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB12: DLC (Bit 12)                             */
#define CAN0_CNSTAT_CMB12_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB12: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN0_TSTP_CMB12  ------------------------------ */
#define CAN0_TSTP_CMB12_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB12: TIMESTAMP (Bit 0)                          */
#define CAN0_TSTP_CMB12_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB12: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN0_DATA3_CMB12  ------------------------------ */
#define CAN0_DATA3_CMB12_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB12: BYTE8 (Bit 0)                             */
#define CAN0_DATA3_CMB12_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB12: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA3_CMB12_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB12: BYTE7 (Bit 8)                             */
#define CAN0_DATA3_CMB12_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB12: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA2_CMB12  ------------------------------ */
#define CAN0_DATA2_CMB12_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB12: BYTE6 (Bit 0)                             */
#define CAN0_DATA2_CMB12_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB12: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA2_CMB12_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB12: BYTE5 (Bit 8)                             */
#define CAN0_DATA2_CMB12_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB12: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA1_CMB12  ------------------------------ */
#define CAN0_DATA1_CMB12_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB12: BYTE4 (Bit 0)                             */
#define CAN0_DATA1_CMB12_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB12: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA1_CMB12_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB12: BYTE3 (Bit 8)                             */
#define CAN0_DATA1_CMB12_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB12: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA0_CMB12  ------------------------------ */
#define CAN0_DATA0_CMB12_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB12: BYTE2 (Bit 0)                             */
#define CAN0_DATA0_CMB12_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB12: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA0_CMB12_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB12: BYTE1 (Bit 8)                             */
#define CAN0_DATA0_CMB12_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB12: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN0_ID0_CMB12  ------------------------------- */
#define CAN0_ID0_CMB12_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB12: ID0 (Bit 0)                                 */
#define CAN0_ID0_CMB12_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB12: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN0_ID1_CMB12  ------------------------------- */
#define CAN0_ID1_CMB12_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB12: ID1 (Bit 0)                                 */
#define CAN0_ID1_CMB12_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB12: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN0_CNSTAT_CMB13  ----------------------------- */
#define CAN0_CNSTAT_CMB13_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB13: ST (Bit 0)                               */
#define CAN0_CNSTAT_CMB13_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB13: ST (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB13_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB13: PRI (Bit 4)                              */
#define CAN0_CNSTAT_CMB13_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB13: PRI (Bitfield-Mask: 0x0f)                */
#define CAN0_CNSTAT_CMB13_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB13: DLC (Bit 12)                             */
#define CAN0_CNSTAT_CMB13_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB13: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN0_TSTP_CMB13  ------------------------------ */
#define CAN0_TSTP_CMB13_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB13: TIMESTAMP (Bit 0)                          */
#define CAN0_TSTP_CMB13_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB13: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN0_DATA3_CMB13  ------------------------------ */
#define CAN0_DATA3_CMB13_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB13: BYTE8 (Bit 0)                             */
#define CAN0_DATA3_CMB13_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB13: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA3_CMB13_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB13: BYTE7 (Bit 8)                             */
#define CAN0_DATA3_CMB13_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB13: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA2_CMB13  ------------------------------ */
#define CAN0_DATA2_CMB13_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB13: BYTE6 (Bit 0)                             */
#define CAN0_DATA2_CMB13_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB13: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA2_CMB13_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB13: BYTE5 (Bit 8)                             */
#define CAN0_DATA2_CMB13_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB13: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA1_CMB13  ------------------------------ */
#define CAN0_DATA1_CMB13_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB13: BYTE4 (Bit 0)                             */
#define CAN0_DATA1_CMB13_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB13: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA1_CMB13_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB13: BYTE3 (Bit 8)                             */
#define CAN0_DATA1_CMB13_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB13: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA0_CMB13  ------------------------------ */
#define CAN0_DATA0_CMB13_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB13: BYTE2 (Bit 0)                             */
#define CAN0_DATA0_CMB13_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB13: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA0_CMB13_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB13: BYTE1 (Bit 8)                             */
#define CAN0_DATA0_CMB13_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB13: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN0_ID0_CMB13  ------------------------------- */
#define CAN0_ID0_CMB13_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB13: ID0 (Bit 0)                                 */
#define CAN0_ID0_CMB13_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB13: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN0_ID1_CMB13  ------------------------------- */
#define CAN0_ID1_CMB13_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB13: ID1 (Bit 0)                                 */
#define CAN0_ID1_CMB13_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB13: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN0_CNSTAT_CMB14  ----------------------------- */
#define CAN0_CNSTAT_CMB14_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_CMB14: ST (Bit 0)                               */
#define CAN0_CNSTAT_CMB14_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_CMB14: ST (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_CMB14_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_CMB14: PRI (Bit 4)                              */
#define CAN0_CNSTAT_CMB14_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_CMB14: PRI (Bitfield-Mask: 0x0f)                */
#define CAN0_CNSTAT_CMB14_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_CMB14: DLC (Bit 12)                             */
#define CAN0_CNSTAT_CMB14_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_CMB14: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN0_TSTP_CMB14  ------------------------------ */
#define CAN0_TSTP_CMB14_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_CMB14: TIMESTAMP (Bit 0)                          */
#define CAN0_TSTP_CMB14_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_CMB14: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN0_DATA3_CMB14  ------------------------------ */
#define CAN0_DATA3_CMB14_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_CMB14: BYTE8 (Bit 0)                             */
#define CAN0_DATA3_CMB14_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_CMB14: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA3_CMB14_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_CMB14: BYTE7 (Bit 8)                             */
#define CAN0_DATA3_CMB14_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_CMB14: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA2_CMB14  ------------------------------ */
#define CAN0_DATA2_CMB14_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_CMB14: BYTE6 (Bit 0)                             */
#define CAN0_DATA2_CMB14_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_CMB14: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA2_CMB14_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_CMB14: BYTE5 (Bit 8)                             */
#define CAN0_DATA2_CMB14_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_CMB14: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA1_CMB14  ------------------------------ */
#define CAN0_DATA1_CMB14_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_CMB14: BYTE4 (Bit 0)                             */
#define CAN0_DATA1_CMB14_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_CMB14: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA1_CMB14_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_CMB14: BYTE3 (Bit 8)                             */
#define CAN0_DATA1_CMB14_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_CMB14: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN0_DATA0_CMB14  ------------------------------ */
#define CAN0_DATA0_CMB14_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_CMB14: BYTE2 (Bit 0)                             */
#define CAN0_DATA0_CMB14_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_CMB14: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN0_DATA0_CMB14_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_CMB14: BYTE1 (Bit 8)                             */
#define CAN0_DATA0_CMB14_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_CMB14: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN0_ID0_CMB14  ------------------------------- */
#define CAN0_ID0_CMB14_ID0_Pos \
  (0UL) /*!< CAN0 ID0_CMB14: ID0 (Bit 0)                                 */
#define CAN0_ID0_CMB14_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_CMB14: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN0_ID1_CMB14  ------------------------------- */
#define CAN0_ID1_CMB14_ID1_Pos \
  (0UL) /*!< CAN0 ID1_CMB14: ID1 (Bit 0)                                 */
#define CAN0_ID1_CMB14_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_CMB14: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN0_CNSTAT_HCMB  ------------------------------ */
#define CAN0_CNSTAT_HCMB_ST_Pos \
  (0UL) /*!< CAN0 CNSTAT_HCMB: ST (Bit 0)                                */
#define CAN0_CNSTAT_HCMB_ST_Msk \
  (0xfUL) /*!< CAN0 CNSTAT_HCMB: ST (Bitfield-Mask: 0x0f)                  */
#define CAN0_CNSTAT_HCMB_PRI_Pos \
  (4UL) /*!< CAN0 CNSTAT_HCMB: PRI (Bit 4)                               */
#define CAN0_CNSTAT_HCMB_PRI_Msk \
  (0xf0UL) /*!< CAN0 CNSTAT_HCMB: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN0_CNSTAT_HCMB_DLC_Pos \
  (12UL) /*!< CAN0 CNSTAT_HCMB: DLC (Bit 12)                              */
#define CAN0_CNSTAT_HCMB_DLC_Msk \
  (0xf000UL) /*!< CAN0 CNSTAT_HCMB: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN0_TSTP_HCMB  ------------------------------- */
#define CAN0_TSTP_HCMB_TIMESTAMP_Pos \
  (0UL) /*!< CAN0 TSTP_HCMB: TIMESTAMP (Bit 0)                           */
#define CAN0_TSTP_HCMB_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN0 TSTP_HCMB: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN0_DATA3_HCMB  ------------------------------ */
#define CAN0_DATA3_HCMB_BYTE8_Pos \
  (0UL) /*!< CAN0 DATA3_HCMB: BYTE8 (Bit 0)                              */
#define CAN0_DATA3_HCMB_BYTE8_Msk \
  (0xffUL) /*!< CAN0 DATA3_HCMB: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA3_HCMB_BYTE7_Pos \
  (8UL) /*!< CAN0 DATA3_HCMB: BYTE7 (Bit 8)                              */
#define CAN0_DATA3_HCMB_BYTE7_Msk \
  (0xff00UL) /*!< CAN0 DATA3_HCMB: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA2_HCMB  ------------------------------ */
#define CAN0_DATA2_HCMB_BYTE6_Pos \
  (0UL) /*!< CAN0 DATA2_HCMB: BYTE6 (Bit 0)                              */
#define CAN0_DATA2_HCMB_BYTE6_Msk \
  (0xffUL) /*!< CAN0 DATA2_HCMB: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA2_HCMB_BYTE5_Pos \
  (8UL) /*!< CAN0 DATA2_HCMB: BYTE5 (Bit 8)                              */
#define CAN0_DATA2_HCMB_BYTE5_Msk \
  (0xff00UL) /*!< CAN0 DATA2_HCMB: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA1_HCMB  ------------------------------ */
#define CAN0_DATA1_HCMB_BYTE4_Pos \
  (0UL) /*!< CAN0 DATA1_HCMB: BYTE4 (Bit 0)                              */
#define CAN0_DATA1_HCMB_BYTE4_Msk \
  (0xffUL) /*!< CAN0 DATA1_HCMB: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA1_HCMB_BYTE3_Pos \
  (8UL) /*!< CAN0 DATA1_HCMB: BYTE3 (Bit 8)                              */
#define CAN0_DATA1_HCMB_BYTE3_Msk \
  (0xff00UL) /*!< CAN0 DATA1_HCMB: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN0_DATA0_HCMB  ------------------------------ */
#define CAN0_DATA0_HCMB_BYTE2_Pos \
  (0UL) /*!< CAN0 DATA0_HCMB: BYTE2 (Bit 0)                              */
#define CAN0_DATA0_HCMB_BYTE2_Msk \
  (0xffUL) /*!< CAN0 DATA0_HCMB: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN0_DATA0_HCMB_BYTE1_Pos \
  (8UL) /*!< CAN0 DATA0_HCMB: BYTE1 (Bit 8)                              */
#define CAN0_DATA0_HCMB_BYTE1_Msk \
  (0xff00UL) /*!< CAN0 DATA0_HCMB: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN0_ID0_HCMB  ------------------------------- */
#define CAN0_ID0_HCMB_ID0_Pos \
  (0UL) /*!< CAN0 ID0_HCMB: ID0 (Bit 0)                                  */
#define CAN0_ID0_HCMB_ID0_Msk \
  (0xffffUL) /*!< CAN0 ID0_HCMB: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN0_ID1_HCMB  ------------------------------- */
#define CAN0_ID1_HCMB_ID1_Pos \
  (0UL) /*!< CAN0 ID1_HCMB: ID1 (Bit 0)                                  */
#define CAN0_ID1_HCMB_ID1_Msk \
  (0xffffUL) /*!< CAN0 ID1_HCMB: ID1 (Bitfield-Mask: 0xffff)                  */

/* ----------------------------------  CAN0_CGCR  --------------------------------- */
#define CAN0_CGCR_CANEN_Pos \
  (0UL) /*!< CAN0 CGCR: CANEN (Bit 0)                                    */
#define CAN0_CGCR_CANEN_Msk \
  (0x1UL)                       /*!< CAN0 CGCR: CANEN (Bitfield-Mask: 0x01)                      */
#define CAN0_CGCR_CRX_Pos (1UL) /*!< CAN0 CGCR: CRX (Bit 1) */
#define CAN0_CGCR_CRX_Msk \
  (0x2UL)                       /*!< CAN0 CGCR: CRX (Bitfield-Mask: 0x01)                        */
#define CAN0_CGCR_CTX_Pos (2UL) /*!< CAN0 CGCR: CTX (Bit 2) */
#define CAN0_CGCR_CTX_Msk \
  (0x4UL) /*!< CAN0 CGCR: CTX (Bitfield-Mask: 0x01)                        */
#define CAN0_CGCR_BUFFLOCK_Pos \
  (3UL) /*!< CAN0 CGCR: BUFFLOCK (Bit 3)                                 */
#define CAN0_CGCR_BUFFLOCK_Msk \
  (0x8UL) /*!< CAN0 CGCR: BUFFLOCK (Bitfield-Mask: 0x01)                   */
#define CAN0_CGCR_TSTPEN_Pos \
  (4UL) /*!< CAN0 CGCR: TSTPEN (Bit 4)                                   */
#define CAN0_CGCR_TSTPEN_Msk \
  (0x10UL)                       /*!< CAN0 CGCR: TSTPEN (Bitfield-Mask: 0x01)                     */
#define CAN0_CGCR_DDIR_Pos (5UL) /*!< CAN0 CGCR: DDIR (Bit 5) */
#define CAN0_CGCR_DDIR_Msk \
  (0x20UL)                     /*!< CAN0 CGCR: DDIR (Bitfield-Mask: 0x01)                       */
#define CAN0_CGCR_LO_Pos (6UL) /*!< CAN0 CGCR: LO (Bit 6)                                       */
#define CAN0_CGCR_LO_Msk \
  (0x40UL) /*!< CAN0 CGCR: LO (Bitfield-Mask: 0x01)                         */
#define CAN0_CGCR_IGNACK_Pos \
  (7UL) /*!< CAN0 CGCR: IGNACK (Bit 7)                                   */
#define CAN0_CGCR_IGNACK_Msk \
  (0x80UL) /*!< CAN0 CGCR: IGNACK (Bitfield-Mask: 0x01)                     */
#define CAN0_CGCR_LOOPBACK_Pos \
  (8UL) /*!< CAN0 CGCR: LOOPBACK (Bit 8)                                 */
#define CAN0_CGCR_LOOPBACK_Msk \
  (0x100UL) /*!< CAN0 CGCR: LOOPBACK (Bitfield-Mask: 0x01)                   */
#define CAN0_CGCR_INTERNAL_Pos \
  (9UL) /*!< CAN0 CGCR: INTERNAL (Bit 9)                                 */
#define CAN0_CGCR_INTERNAL_Msk \
  (0x200UL) /*!< CAN0 CGCR: INTERNAL (Bitfield-Mask: 0x01)                   */
#define CAN0_CGCR_DIAGEN_Pos \
  (10UL) /*!< CAN0 CGCR: DIAGEN (Bit 10)                                  */
#define CAN0_CGCR_DIAGEN_Msk \
  (0x400UL)                      /*!< CAN0 CGCR: DIAGEN (Bitfield-Mask: 0x01)                     */
#define CAN0_CGCR_EIT_Pos (11UL) /*!< CAN0 CGCR: EIT (Bit 11) */
#define CAN0_CGCR_EIT_Msk \
  (0x800UL) /*!< CAN0 CGCR: EIT (Bitfield-Mask: 0x01)                        */

/* ----------------------------------  CAN0_CTIM  --------------------------------- */
#define CAN0_CTIM_TSEG2_Pos \
  (0UL) /*!< CAN0 CTIM: TSEG2 (Bit 0)                                    */
#define CAN0_CTIM_TSEG2_Msk \
  (0x7UL) /*!< CAN0 CTIM: TSEG2 (Bitfield-Mask: 0x07)                      */
#define CAN0_CTIM_TSEG1_Pos \
  (3UL) /*!< CAN0 CTIM: TSEG1 (Bit 3)                                    */
#define CAN0_CTIM_TSEG1_Msk \
  (0x78UL)                      /*!< CAN0 CTIM: TSEG1 (Bitfield-Mask: 0x0f)                      */
#define CAN0_CTIM_SJW_Pos (7UL) /*!< CAN0 CTIM: SJW (Bit 7) */
#define CAN0_CTIM_SJW_Msk \
  (0x180UL)                     /*!< CAN0 CTIM: SJW (Bitfield-Mask: 0x03)                        */
#define CAN0_CTIM_PSC_Pos (9UL) /*!< CAN0 CTIM: PSC (Bit 9) */
#define CAN0_CTIM_PSC_Msk \
  (0xfe00UL) /*!< CAN0 CTIM: PSC (Bitfield-Mask: 0x7f)                        */

/* ---------------------------------  CAN0_GMSKX  --------------------------------- */
#define CAN0_GMSKX_XRTR_Pos \
  (0UL) /*!< CAN0 GMSKX: XRTR (Bit 0)                                    */
#define CAN0_GMSKX_XRTR_Msk \
  (0x1UL)                       /*!< CAN0 GMSKX: XRTR (Bitfield-Mask: 0x01)                      */
#define CAN0_GMSKX_GM_Pos (1UL) /*!< CAN0 GMSKX: GM (Bit 1) */
#define CAN0_GMSKX_GM_Msk \
  (0xfffeUL) /*!< CAN0 GMSKX: GM (Bitfield-Mask: 0x7fff)                      */

/* ---------------------------------  CAN0_GMSKB  --------------------------------- */
#define CAN0_GMSKB_GM0_Pos (0UL) /*!< CAN0 GMSKB: GM0 (Bit 0) */
#define CAN0_GMSKB_GM0_Msk \
  (0x7UL)                        /*!< CAN0 GMSKB: GM0 (Bitfield-Mask: 0x07)                       */
#define CAN0_GMSKB_IDE_Pos (3UL) /*!< CAN0 GMSKB: IDE (Bit 3) */
#define CAN0_GMSKB_IDE_Msk \
  (0x8UL)                        /*!< CAN0 GMSKB: IDE (Bitfield-Mask: 0x01)                       */
#define CAN0_GMSKB_RTR_Pos (4UL) /*!< CAN0 GMSKB: RTR (Bit 4) */
#define CAN0_GMSKB_RTR_Msk \
  (0x10UL)                       /*!< CAN0 GMSKB: RTR (Bitfield-Mask: 0x01)                       */
#define CAN0_GMSKB_GM1_Pos (5UL) /*!< CAN0 GMSKB: GM1 (Bit 5) */
#define CAN0_GMSKB_GM1_Msk \
  (0xffe0UL) /*!< CAN0 GMSKB: GM1 (Bitfield-Mask: 0x7ff)                      */

/* ---------------------------------  CAN0_BMSKX  --------------------------------- */
#define CAN0_BMSKX_XRTR_Pos \
  (0UL) /*!< CAN0 BMSKX: XRTR (Bit 0)                                    */
#define CAN0_BMSKX_XRTR_Msk \
  (0x1UL)                       /*!< CAN0 BMSKX: XRTR (Bitfield-Mask: 0x01)                      */
#define CAN0_BMSKX_BM_Pos (1UL) /*!< CAN0 BMSKX: BM (Bit 1) */
#define CAN0_BMSKX_BM_Msk \
  (0xfffeUL) /*!< CAN0 BMSKX: BM (Bitfield-Mask: 0x7fff)                      */

/* ---------------------------------  CAN0_BMSKB  --------------------------------- */
#define CAN0_BMSKB_BM0_Pos (0UL) /*!< CAN0 BMSKB: BM0 (Bit 0) */
#define CAN0_BMSKB_BM0_Msk \
  (0x7UL)                        /*!< CAN0 BMSKB: BM0 (Bitfield-Mask: 0x07)                       */
#define CAN0_BMSKB_IDE_Pos (3UL) /*!< CAN0 BMSKB: IDE (Bit 3) */
#define CAN0_BMSKB_IDE_Msk \
  (0x8UL)                        /*!< CAN0 BMSKB: IDE (Bitfield-Mask: 0x01)                       */
#define CAN0_BMSKB_RTR_Pos (4UL) /*!< CAN0 BMSKB: RTR (Bit 4) */
#define CAN0_BMSKB_RTR_Msk \
  (0x10UL)                       /*!< CAN0 BMSKB: RTR (Bitfield-Mask: 0x01)                       */
#define CAN0_BMSKB_BM1_Pos (5UL) /*!< CAN0 BMSKB: BM1 (Bit 5) */
#define CAN0_BMSKB_BM1_Msk \
  (0xffe0UL) /*!< CAN0 BMSKB: BM1 (Bitfield-Mask: 0x7ff)                      */

/* ----------------------------------  CAN0_CIEN  --------------------------------- */
#define CAN0_CIEN_IEN_Pos (0UL) /*!< CAN0 CIEN: IEN (Bit 0) */
#define CAN0_CIEN_IEN_Msk \
  (0x7fffUL) /*!< CAN0 CIEN: IEN (Bitfield-Mask: 0x7fff)                      */
#define CAN0_CIEN_EIEN_Pos \
  (15UL) /*!< CAN0 CIEN: EIEN (Bit 15)                                    */
#define CAN0_CIEN_EIEN_Msk \
  (0x8000UL) /*!< CAN0 CIEN: EIEN (Bitfield-Mask: 0x01)                       */

/* ---------------------------------  CAN0_CIPND  --------------------------------- */
#define CAN0_CIPND_IPND_Pos \
  (0UL) /*!< CAN0 CIPND: IPND (Bit 0)                                    */
#define CAN0_CIPND_IPND_Msk \
  (0x7fffUL) /*!< CAN0 CIPND: IPND (Bitfield-Mask: 0x7fff)                    */
#define CAN0_CIPND_EIPND_Pos \
  (15UL) /*!< CAN0 CIPND: EIPND (Bit 15)                                  */
#define CAN0_CIPND_EIPND_Msk \
  (0x8000UL) /*!< CAN0 CIPND: EIPND (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  CAN0_CICLR  --------------------------------- */
#define CAN0_CICLR_ICLR_Pos \
  (0UL) /*!< CAN0 CICLR: ICLR (Bit 0)                                    */
#define CAN0_CICLR_ICLR_Msk \
  (0x7fffUL) /*!< CAN0 CICLR: ICLR (Bitfield-Mask: 0x7fff)                    */
#define CAN0_CICLR_EICLR_Pos \
  (15UL) /*!< CAN0 CICLR: EICLR (Bit 15)                                  */
#define CAN0_CICLR_EICLR_Msk \
  (0x8000UL) /*!< CAN0 CICLR: EICLR (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  CAN0_CICEN  --------------------------------- */
#define CAN0_CICEN_ICEN_Pos \
  (0UL) /*!< CAN0 CICEN: ICEN (Bit 0)                                    */
#define CAN0_CICEN_ICEN_Msk \
  (0x7fffUL) /*!< CAN0 CICEN: ICEN (Bitfield-Mask: 0x7fff)                    */
#define CAN0_CICEN_EICEN_Pos \
  (15UL) /*!< CAN0 CICEN: EICEN (Bit 15)                                  */
#define CAN0_CICEN_EICEN_Msk \
  (0x8000UL) /*!< CAN0 CICEN: EICEN (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  CAN0_CSTPND  -------------------------------- */
#define CAN0_CSTPND_IST_Pos \
  (0UL) /*!< CAN0 CSTPND: IST (Bit 0)                                    */
#define CAN0_CSTPND_IST_Msk \
  (0xfUL) /*!< CAN0 CSTPND: IST (Bitfield-Mask: 0x0f)                      */
#define CAN0_CSTPND_IRQ_Pos \
  (4UL) /*!< CAN0 CSTPND: IRQ (Bit 4)                                    */
#define CAN0_CSTPND_IRQ_Msk \
  (0x10UL)                       /*!< CAN0 CSTPND: IRQ (Bitfield-Mask: 0x01)                      */
#define CAN0_CSTPND_NS_Pos (5UL) /*!< CAN0 CSTPND: NS (Bit 5) */
#define CAN0_CSTPND_NS_Msk \
  (0xe0UL) /*!< CAN0 CSTPND: NS (Bitfield-Mask: 0x07)                       */

/* ---------------------------------  CAN0_CANEC  --------------------------------- */
#define CAN0_CANEC_TEC_Pos (0UL) /*!< CAN0 CANEC: TEC (Bit 0) */
#define CAN0_CANEC_TEC_Msk \
  (0xffUL)                       /*!< CAN0 CANEC: TEC (Bitfield-Mask: 0xff)                       */
#define CAN0_CANEC_REC_Pos (8UL) /*!< CAN0 CANEC: REC (Bit 8) */
#define CAN0_CANEC_REC_Msk \
  (0xff00UL) /*!< CAN0 CANEC: REC (Bitfield-Mask: 0xff)                       */

/* ---------------------------------  CAN0_CEDIAG  -------------------------------- */
#define CAN0_CEDIAG_EFID_Pos \
  (0UL) /*!< CAN0 CEDIAG: EFID (Bit 0)                                   */
#define CAN0_CEDIAG_EFID_Msk \
  (0xfUL) /*!< CAN0 CEDIAG: EFID (Bitfield-Mask: 0x0f)                     */
#define CAN0_CEDIAG_EBID_Pos \
  (4UL) /*!< CAN0 CEDIAG: EBID (Bit 4)                                   */
#define CAN0_CEDIAG_EBID_Msk \
  (0x3f0UL) /*!< CAN0 CEDIAG: EBID (Bitfield-Mask: 0x3f)                     */
#define CAN0_CEDIAG_TXE_Pos \
  (10UL) /*!< CAN0 CEDIAG: TXE (Bit 10)                                   */
#define CAN0_CEDIAG_TXE_Msk \
  (0x400UL) /*!< CAN0 CEDIAG: TXE (Bitfield-Mask: 0x01)                      */
#define CAN0_CEDIAG_STUFF_Pos \
  (11UL) /*!< CAN0 CEDIAG: STUFF (Bit 11)                                 */
#define CAN0_CEDIAG_STUFF_Msk \
  (0x800UL) /*!< CAN0 CEDIAG: STUFF (Bitfield-Mask: 0x01)                    */
#define CAN0_CEDIAG_CRC_Pos \
  (12UL) /*!< CAN0 CEDIAG: CRC (Bit 12)                                   */
#define CAN0_CEDIAG_CRC_Msk \
  (0x1000UL) /*!< CAN0 CEDIAG: CRC (Bitfield-Mask: 0x01)                      */
#define CAN0_CEDIAG_MON_Pos \
  (13UL) /*!< CAN0 CEDIAG: MON (Bit 13)                                   */
#define CAN0_CEDIAG_MON_Msk \
  (0x2000UL) /*!< CAN0 CEDIAG: MON (Bitfield-Mask: 0x01)                      */
#define CAN0_CEDIAG_DRIVE_Pos \
  (14UL) /*!< CAN0 CEDIAG: DRIVE (Bit 14)                                 */
#define CAN0_CEDIAG_DRIVE_Msk \
  (0x4000UL) /*!< CAN0 CEDIAG: DRIVE (Bitfield-Mask: 0x01)                    */

/* ----------------------------------  CAN0_CTMR  --------------------------------- */
#define CAN0_CTMR_CTMR_Pos (0UL) /*!< CAN0 CTMR: CTMR (Bit 0) */
#define CAN0_CTMR_CTMR_Msk \
  (0xffffUL) /*!< CAN0 CTMR: CTMR (Bitfield-Mask: 0xffff)                     */

/* ================================================================================ */
/* ================          struct 'CAN1' Position & Mask         ================ */
/* ================================================================================ */

/* ------------------------------  CAN1_CNSTAT_CMB0  ------------------------------ */
#define CAN1_CNSTAT_CMB0_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB0: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB0_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB0: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB0_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB0: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB0_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB0: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB0_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB0: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB0_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB0: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB0  ------------------------------- */
#define CAN1_TSTP_CMB0_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB0: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB0_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB0: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB0  ------------------------------ */
#define CAN1_DATA3_CMB0_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB0: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB0_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB0: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB0_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB0: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB0_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB0: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB0  ------------------------------ */
#define CAN1_DATA2_CMB0_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB0: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB0_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB0: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB0_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB0: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB0_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB0: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB0  ------------------------------ */
#define CAN1_DATA1_CMB0_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB0: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB0_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB0: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB0_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB0: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB0_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB0: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB0  ------------------------------ */
#define CAN1_DATA0_CMB0_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB0: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB0_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB0: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB0_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB0: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB0_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB0: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB0  ------------------------------- */
#define CAN1_ID0_CMB0_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB0: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB0_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB0: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB0  ------------------------------- */
#define CAN1_ID1_CMB0_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB0: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB0_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB0: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB1  ------------------------------ */
#define CAN1_CNSTAT_CMB1_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB1: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB1_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB1: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB1_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB1: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB1_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB1: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB1_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB1: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB1_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB1: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB1  ------------------------------- */
#define CAN1_TSTP_CMB1_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB1: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB1_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB1: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB1  ------------------------------ */
#define CAN1_DATA3_CMB1_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB1: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB1_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB1: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB1_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB1: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB1_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB1: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB1  ------------------------------ */
#define CAN1_DATA2_CMB1_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB1: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB1_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB1: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB1_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB1: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB1_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB1: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB1  ------------------------------ */
#define CAN1_DATA1_CMB1_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB1: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB1_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB1: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB1_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB1: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB1_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB1: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB1  ------------------------------ */
#define CAN1_DATA0_CMB1_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB1: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB1_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB1: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB1_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB1: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB1_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB1: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB1  ------------------------------- */
#define CAN1_ID0_CMB1_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB1: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB1_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB1: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB1  ------------------------------- */
#define CAN1_ID1_CMB1_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB1: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB1_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB1: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB2  ------------------------------ */
#define CAN1_CNSTAT_CMB2_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB2: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB2_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB2: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB2_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB2: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB2_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB2: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB2_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB2: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB2_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB2: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB2  ------------------------------- */
#define CAN1_TSTP_CMB2_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB2: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB2_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB2: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB2  ------------------------------ */
#define CAN1_DATA3_CMB2_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB2: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB2_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB2: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB2_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB2: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB2_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB2: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB2  ------------------------------ */
#define CAN1_DATA2_CMB2_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB2: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB2_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB2: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB2_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB2: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB2_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB2: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB2  ------------------------------ */
#define CAN1_DATA1_CMB2_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB2: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB2_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB2: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB2_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB2: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB2_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB2: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB2  ------------------------------ */
#define CAN1_DATA0_CMB2_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB2: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB2_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB2: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB2_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB2: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB2_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB2: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB2  ------------------------------- */
#define CAN1_ID0_CMB2_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB2: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB2_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB2: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB2  ------------------------------- */
#define CAN1_ID1_CMB2_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB2: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB2_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB2: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB3  ------------------------------ */
#define CAN1_CNSTAT_CMB3_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB3: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB3_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB3: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB3_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB3: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB3_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB3: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB3_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB3: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB3_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB3: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB3  ------------------------------- */
#define CAN1_TSTP_CMB3_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB3: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB3_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB3: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB3  ------------------------------ */
#define CAN1_DATA3_CMB3_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB3: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB3_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB3: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB3_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB3: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB3_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB3: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB3  ------------------------------ */
#define CAN1_DATA2_CMB3_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB3: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB3_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB3: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB3_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB3: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB3_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB3: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB3  ------------------------------ */
#define CAN1_DATA1_CMB3_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB3: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB3_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB3: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB3_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB3: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB3_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB3: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB3  ------------------------------ */
#define CAN1_DATA0_CMB3_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB3: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB3_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB3: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB3_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB3: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB3_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB3: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB3  ------------------------------- */
#define CAN1_ID0_CMB3_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB3: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB3_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB3: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB3  ------------------------------- */
#define CAN1_ID1_CMB3_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB3: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB3_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB3: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB4  ------------------------------ */
#define CAN1_CNSTAT_CMB4_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB4: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB4_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB4: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB4_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB4: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB4_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB4: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB4_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB4: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB4_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB4: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB4  ------------------------------- */
#define CAN1_TSTP_CMB4_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB4: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB4_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB4: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB4  ------------------------------ */
#define CAN1_DATA3_CMB4_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB4: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB4_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB4: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB4_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB4: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB4_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB4: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB4  ------------------------------ */
#define CAN1_DATA2_CMB4_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB4: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB4_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB4: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB4_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB4: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB4_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB4: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB4  ------------------------------ */
#define CAN1_DATA1_CMB4_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB4: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB4_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB4: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB4_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB4: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB4_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB4: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB4  ------------------------------ */
#define CAN1_DATA0_CMB4_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB4: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB4_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB4: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB4_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB4: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB4_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB4: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB4  ------------------------------- */
#define CAN1_ID0_CMB4_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB4: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB4_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB4: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB4  ------------------------------- */
#define CAN1_ID1_CMB4_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB4: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB4_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB4: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB5  ------------------------------ */
#define CAN1_CNSTAT_CMB5_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB5: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB5_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB5: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB5_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB5: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB5_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB5: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB5_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB5: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB5_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB5: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB5  ------------------------------- */
#define CAN1_TSTP_CMB5_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB5: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB5_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB5: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB5  ------------------------------ */
#define CAN1_DATA3_CMB5_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB5: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB5_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB5: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB5_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB5: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB5_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB5: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB5  ------------------------------ */
#define CAN1_DATA2_CMB5_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB5: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB5_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB5: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB5_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB5: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB5_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB5: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB5  ------------------------------ */
#define CAN1_DATA1_CMB5_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB5: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB5_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB5: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB5_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB5: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB5_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB5: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB5  ------------------------------ */
#define CAN1_DATA0_CMB5_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB5: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB5_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB5: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB5_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB5: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB5_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB5: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB5  ------------------------------- */
#define CAN1_ID0_CMB5_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB5: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB5_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB5: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB5  ------------------------------- */
#define CAN1_ID1_CMB5_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB5: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB5_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB5: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB6  ------------------------------ */
#define CAN1_CNSTAT_CMB6_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB6: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB6_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB6: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB6_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB6: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB6_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB6: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB6_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB6: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB6_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB6: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB6  ------------------------------- */
#define CAN1_TSTP_CMB6_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB6: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB6_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB6: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB6  ------------------------------ */
#define CAN1_DATA3_CMB6_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB6: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB6_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB6: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB6_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB6: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB6_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB6: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB6  ------------------------------ */
#define CAN1_DATA2_CMB6_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB6: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB6_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB6: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB6_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB6: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB6_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB6: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB6  ------------------------------ */
#define CAN1_DATA1_CMB6_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB6: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB6_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB6: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB6_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB6: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB6_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB6: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB6  ------------------------------ */
#define CAN1_DATA0_CMB6_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB6: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB6_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB6: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB6_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB6: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB6_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB6: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB6  ------------------------------- */
#define CAN1_ID0_CMB6_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB6: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB6_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB6: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB6  ------------------------------- */
#define CAN1_ID1_CMB6_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB6: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB6_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB6: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB7  ------------------------------ */
#define CAN1_CNSTAT_CMB7_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB7: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB7_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB7: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB7_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB7: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB7_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB7: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB7_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB7: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB7_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB7: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB7  ------------------------------- */
#define CAN1_TSTP_CMB7_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB7: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB7_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB7: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB7  ------------------------------ */
#define CAN1_DATA3_CMB7_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB7: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB7_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB7: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB7_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB7: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB7_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB7: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB7  ------------------------------ */
#define CAN1_DATA2_CMB7_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB7: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB7_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB7: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB7_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB7: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB7_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB7: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB7  ------------------------------ */
#define CAN1_DATA1_CMB7_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB7: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB7_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB7: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB7_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB7: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB7_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB7: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB7  ------------------------------ */
#define CAN1_DATA0_CMB7_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB7: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB7_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB7: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB7_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB7: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB7_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB7: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB7  ------------------------------- */
#define CAN1_ID0_CMB7_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB7: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB7_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB7: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB7  ------------------------------- */
#define CAN1_ID1_CMB7_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB7: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB7_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB7: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB8  ------------------------------ */
#define CAN1_CNSTAT_CMB8_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB8: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB8_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB8: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB8_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB8: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB8_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB8: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB8_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB8: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB8_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB8: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB8  ------------------------------- */
#define CAN1_TSTP_CMB8_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB8: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB8_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB8: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB8  ------------------------------ */
#define CAN1_DATA3_CMB8_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB8: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB8_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB8: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB8_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB8: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB8_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB8: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB8  ------------------------------ */
#define CAN1_DATA2_CMB8_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB8: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB8_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB8: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB8_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB8: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB8_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB8: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB8  ------------------------------ */
#define CAN1_DATA1_CMB8_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB8: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB8_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB8: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB8_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB8: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB8_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB8: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB8  ------------------------------ */
#define CAN1_DATA0_CMB8_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB8: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB8_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB8: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB8_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB8: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB8_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB8: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB8  ------------------------------- */
#define CAN1_ID0_CMB8_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB8: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB8_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB8: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB8  ------------------------------- */
#define CAN1_ID1_CMB8_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB8: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB8_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB8: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB9  ------------------------------ */
#define CAN1_CNSTAT_CMB9_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB9: ST (Bit 0)                                */
#define CAN1_CNSTAT_CMB9_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB9: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_CMB9_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB9: PRI (Bit 4)                               */
#define CAN1_CNSTAT_CMB9_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB9: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB9_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB9: DLC (Bit 12)                              */
#define CAN1_CNSTAT_CMB9_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB9: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_CMB9  ------------------------------- */
#define CAN1_TSTP_CMB9_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB9: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_CMB9_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB9: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_CMB9  ------------------------------ */
#define CAN1_DATA3_CMB9_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB9: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_CMB9_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB9: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_CMB9_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB9: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_CMB9_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB9: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_CMB9  ------------------------------ */
#define CAN1_DATA2_CMB9_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB9: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_CMB9_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB9: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_CMB9_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB9: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_CMB9_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB9: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_CMB9  ------------------------------ */
#define CAN1_DATA1_CMB9_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB9: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_CMB9_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB9: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_CMB9_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB9: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_CMB9_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB9: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_CMB9  ------------------------------ */
#define CAN1_DATA0_CMB9_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB9: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_CMB9_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB9: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_CMB9_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB9: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_CMB9_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB9: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_CMB9  ------------------------------- */
#define CAN1_ID0_CMB9_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB9: ID0 (Bit 0)                                  */
#define CAN1_ID0_CMB9_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB9: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_CMB9  ------------------------------- */
#define CAN1_ID1_CMB9_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB9: ID1 (Bit 0)                                  */
#define CAN1_ID1_CMB9_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB9: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN1_CNSTAT_CMB10  ----------------------------- */
#define CAN1_CNSTAT_CMB10_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB10: ST (Bit 0)                               */
#define CAN1_CNSTAT_CMB10_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB10: ST (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB10_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB10: PRI (Bit 4)                              */
#define CAN1_CNSTAT_CMB10_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB10: PRI (Bitfield-Mask: 0x0f)                */
#define CAN1_CNSTAT_CMB10_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB10: DLC (Bit 12)                             */
#define CAN1_CNSTAT_CMB10_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB10: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN1_TSTP_CMB10  ------------------------------ */
#define CAN1_TSTP_CMB10_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB10: TIMESTAMP (Bit 0)                          */
#define CAN1_TSTP_CMB10_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB10: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN1_DATA3_CMB10  ------------------------------ */
#define CAN1_DATA3_CMB10_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB10: BYTE8 (Bit 0)                             */
#define CAN1_DATA3_CMB10_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB10: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA3_CMB10_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB10: BYTE7 (Bit 8)                             */
#define CAN1_DATA3_CMB10_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB10: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA2_CMB10  ------------------------------ */
#define CAN1_DATA2_CMB10_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB10: BYTE6 (Bit 0)                             */
#define CAN1_DATA2_CMB10_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB10: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA2_CMB10_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB10: BYTE5 (Bit 8)                             */
#define CAN1_DATA2_CMB10_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB10: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA1_CMB10  ------------------------------ */
#define CAN1_DATA1_CMB10_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB10: BYTE4 (Bit 0)                             */
#define CAN1_DATA1_CMB10_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB10: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA1_CMB10_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB10: BYTE3 (Bit 8)                             */
#define CAN1_DATA1_CMB10_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB10: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA0_CMB10  ------------------------------ */
#define CAN1_DATA0_CMB10_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB10: BYTE2 (Bit 0)                             */
#define CAN1_DATA0_CMB10_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB10: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA0_CMB10_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB10: BYTE1 (Bit 8)                             */
#define CAN1_DATA0_CMB10_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB10: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN1_ID0_CMB10  ------------------------------- */
#define CAN1_ID0_CMB10_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB10: ID0 (Bit 0)                                 */
#define CAN1_ID0_CMB10_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB10: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN1_ID1_CMB10  ------------------------------- */
#define CAN1_ID1_CMB10_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB10: ID1 (Bit 0)                                 */
#define CAN1_ID1_CMB10_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB10: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN1_CNSTAT_CMB11  ----------------------------- */
#define CAN1_CNSTAT_CMB11_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB11: ST (Bit 0)                               */
#define CAN1_CNSTAT_CMB11_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB11: ST (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB11_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB11: PRI (Bit 4)                              */
#define CAN1_CNSTAT_CMB11_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB11: PRI (Bitfield-Mask: 0x0f)                */
#define CAN1_CNSTAT_CMB11_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB11: DLC (Bit 12)                             */
#define CAN1_CNSTAT_CMB11_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB11: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN1_TSTP_CMB11  ------------------------------ */
#define CAN1_TSTP_CMB11_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB11: TIMESTAMP (Bit 0)                          */
#define CAN1_TSTP_CMB11_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB11: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN1_DATA3_CMB11  ------------------------------ */
#define CAN1_DATA3_CMB11_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB11: BYTE8 (Bit 0)                             */
#define CAN1_DATA3_CMB11_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB11: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA3_CMB11_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB11: BYTE7 (Bit 8)                             */
#define CAN1_DATA3_CMB11_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB11: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA2_CMB11  ------------------------------ */
#define CAN1_DATA2_CMB11_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB11: BYTE6 (Bit 0)                             */
#define CAN1_DATA2_CMB11_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB11: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA2_CMB11_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB11: BYTE5 (Bit 8)                             */
#define CAN1_DATA2_CMB11_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB11: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA1_CMB11  ------------------------------ */
#define CAN1_DATA1_CMB11_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB11: BYTE4 (Bit 0)                             */
#define CAN1_DATA1_CMB11_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB11: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA1_CMB11_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB11: BYTE3 (Bit 8)                             */
#define CAN1_DATA1_CMB11_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB11: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA0_CMB11  ------------------------------ */
#define CAN1_DATA0_CMB11_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB11: BYTE2 (Bit 0)                             */
#define CAN1_DATA0_CMB11_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB11: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA0_CMB11_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB11: BYTE1 (Bit 8)                             */
#define CAN1_DATA0_CMB11_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB11: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN1_ID0_CMB11  ------------------------------- */
#define CAN1_ID0_CMB11_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB11: ID0 (Bit 0)                                 */
#define CAN1_ID0_CMB11_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB11: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN1_ID1_CMB11  ------------------------------- */
#define CAN1_ID1_CMB11_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB11: ID1 (Bit 0)                                 */
#define CAN1_ID1_CMB11_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB11: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN1_CNSTAT_CMB12  ----------------------------- */
#define CAN1_CNSTAT_CMB12_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB12: ST (Bit 0)                               */
#define CAN1_CNSTAT_CMB12_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB12: ST (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB12_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB12: PRI (Bit 4)                              */
#define CAN1_CNSTAT_CMB12_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB12: PRI (Bitfield-Mask: 0x0f)                */
#define CAN1_CNSTAT_CMB12_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB12: DLC (Bit 12)                             */
#define CAN1_CNSTAT_CMB12_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB12: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN1_TSTP_CMB12  ------------------------------ */
#define CAN1_TSTP_CMB12_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB12: TIMESTAMP (Bit 0)                          */
#define CAN1_TSTP_CMB12_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB12: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN1_DATA3_CMB12  ------------------------------ */
#define CAN1_DATA3_CMB12_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB12: BYTE8 (Bit 0)                             */
#define CAN1_DATA3_CMB12_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB12: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA3_CMB12_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB12: BYTE7 (Bit 8)                             */
#define CAN1_DATA3_CMB12_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB12: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA2_CMB12  ------------------------------ */
#define CAN1_DATA2_CMB12_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB12: BYTE6 (Bit 0)                             */
#define CAN1_DATA2_CMB12_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB12: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA2_CMB12_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB12: BYTE5 (Bit 8)                             */
#define CAN1_DATA2_CMB12_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB12: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA1_CMB12  ------------------------------ */
#define CAN1_DATA1_CMB12_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB12: BYTE4 (Bit 0)                             */
#define CAN1_DATA1_CMB12_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB12: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA1_CMB12_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB12: BYTE3 (Bit 8)                             */
#define CAN1_DATA1_CMB12_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB12: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA0_CMB12  ------------------------------ */
#define CAN1_DATA0_CMB12_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB12: BYTE2 (Bit 0)                             */
#define CAN1_DATA0_CMB12_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB12: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA0_CMB12_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB12: BYTE1 (Bit 8)                             */
#define CAN1_DATA0_CMB12_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB12: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN1_ID0_CMB12  ------------------------------- */
#define CAN1_ID0_CMB12_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB12: ID0 (Bit 0)                                 */
#define CAN1_ID0_CMB12_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB12: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN1_ID1_CMB12  ------------------------------- */
#define CAN1_ID1_CMB12_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB12: ID1 (Bit 0)                                 */
#define CAN1_ID1_CMB12_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB12: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN1_CNSTAT_CMB13  ----------------------------- */
#define CAN1_CNSTAT_CMB13_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB13: ST (Bit 0)                               */
#define CAN1_CNSTAT_CMB13_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB13: ST (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB13_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB13: PRI (Bit 4)                              */
#define CAN1_CNSTAT_CMB13_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB13: PRI (Bitfield-Mask: 0x0f)                */
#define CAN1_CNSTAT_CMB13_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB13: DLC (Bit 12)                             */
#define CAN1_CNSTAT_CMB13_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB13: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN1_TSTP_CMB13  ------------------------------ */
#define CAN1_TSTP_CMB13_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB13: TIMESTAMP (Bit 0)                          */
#define CAN1_TSTP_CMB13_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB13: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN1_DATA3_CMB13  ------------------------------ */
#define CAN1_DATA3_CMB13_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB13: BYTE8 (Bit 0)                             */
#define CAN1_DATA3_CMB13_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB13: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA3_CMB13_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB13: BYTE7 (Bit 8)                             */
#define CAN1_DATA3_CMB13_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB13: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA2_CMB13  ------------------------------ */
#define CAN1_DATA2_CMB13_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB13: BYTE6 (Bit 0)                             */
#define CAN1_DATA2_CMB13_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB13: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA2_CMB13_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB13: BYTE5 (Bit 8)                             */
#define CAN1_DATA2_CMB13_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB13: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA1_CMB13  ------------------------------ */
#define CAN1_DATA1_CMB13_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB13: BYTE4 (Bit 0)                             */
#define CAN1_DATA1_CMB13_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB13: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA1_CMB13_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB13: BYTE3 (Bit 8)                             */
#define CAN1_DATA1_CMB13_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB13: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA0_CMB13  ------------------------------ */
#define CAN1_DATA0_CMB13_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB13: BYTE2 (Bit 0)                             */
#define CAN1_DATA0_CMB13_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB13: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA0_CMB13_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB13: BYTE1 (Bit 8)                             */
#define CAN1_DATA0_CMB13_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB13: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN1_ID0_CMB13  ------------------------------- */
#define CAN1_ID0_CMB13_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB13: ID0 (Bit 0)                                 */
#define CAN1_ID0_CMB13_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB13: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN1_ID1_CMB13  ------------------------------- */
#define CAN1_ID1_CMB13_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB13: ID1 (Bit 0)                                 */
#define CAN1_ID1_CMB13_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB13: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN1_CNSTAT_CMB14  ----------------------------- */
#define CAN1_CNSTAT_CMB14_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_CMB14: ST (Bit 0)                               */
#define CAN1_CNSTAT_CMB14_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_CMB14: ST (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_CMB14_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_CMB14: PRI (Bit 4)                              */
#define CAN1_CNSTAT_CMB14_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_CMB14: PRI (Bitfield-Mask: 0x0f)                */
#define CAN1_CNSTAT_CMB14_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_CMB14: DLC (Bit 12)                             */
#define CAN1_CNSTAT_CMB14_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_CMB14: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN1_TSTP_CMB14  ------------------------------ */
#define CAN1_TSTP_CMB14_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_CMB14: TIMESTAMP (Bit 0)                          */
#define CAN1_TSTP_CMB14_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_CMB14: TIMESTAMP (Bitfield-Mask: 0xffff)          */

/* ------------------------------  CAN1_DATA3_CMB14  ------------------------------ */
#define CAN1_DATA3_CMB14_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_CMB14: BYTE8 (Bit 0)                             */
#define CAN1_DATA3_CMB14_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_CMB14: BYTE8 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA3_CMB14_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_CMB14: BYTE7 (Bit 8)                             */
#define CAN1_DATA3_CMB14_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_CMB14: BYTE7 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA2_CMB14  ------------------------------ */
#define CAN1_DATA2_CMB14_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_CMB14: BYTE6 (Bit 0)                             */
#define CAN1_DATA2_CMB14_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_CMB14: BYTE6 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA2_CMB14_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_CMB14: BYTE5 (Bit 8)                             */
#define CAN1_DATA2_CMB14_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_CMB14: BYTE5 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA1_CMB14  ------------------------------ */
#define CAN1_DATA1_CMB14_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_CMB14: BYTE4 (Bit 0)                             */
#define CAN1_DATA1_CMB14_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_CMB14: BYTE4 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA1_CMB14_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_CMB14: BYTE3 (Bit 8)                             */
#define CAN1_DATA1_CMB14_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_CMB14: BYTE3 (Bitfield-Mask: 0xff)               */

/* ------------------------------  CAN1_DATA0_CMB14  ------------------------------ */
#define CAN1_DATA0_CMB14_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_CMB14: BYTE2 (Bit 0)                             */
#define CAN1_DATA0_CMB14_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_CMB14: BYTE2 (Bitfield-Mask: 0xff)               */
#define CAN1_DATA0_CMB14_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_CMB14: BYTE1 (Bit 8)                             */
#define CAN1_DATA0_CMB14_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_CMB14: BYTE1 (Bitfield-Mask: 0xff)               */

/* -------------------------------  CAN1_ID0_CMB14  ------------------------------- */
#define CAN1_ID0_CMB14_ID0_Pos \
  (0UL) /*!< CAN1 ID0_CMB14: ID0 (Bit 0)                                 */
#define CAN1_ID0_CMB14_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_CMB14: ID0 (Bitfield-Mask: 0xffff)                 */

/* -------------------------------  CAN1_ID1_CMB14  ------------------------------- */
#define CAN1_ID1_CMB14_ID1_Pos \
  (0UL) /*!< CAN1 ID1_CMB14: ID1 (Bit 0)                                 */
#define CAN1_ID1_CMB14_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_CMB14: ID1 (Bitfield-Mask: 0xffff)                 */

/* ------------------------------  CAN1_CNSTAT_HCMB  ------------------------------ */
#define CAN1_CNSTAT_HCMB_ST_Pos \
  (0UL) /*!< CAN1 CNSTAT_HCMB: ST (Bit 0)                                */
#define CAN1_CNSTAT_HCMB_ST_Msk \
  (0xfUL) /*!< CAN1 CNSTAT_HCMB: ST (Bitfield-Mask: 0x0f)                  */
#define CAN1_CNSTAT_HCMB_PRI_Pos \
  (4UL) /*!< CAN1 CNSTAT_HCMB: PRI (Bit 4)                               */
#define CAN1_CNSTAT_HCMB_PRI_Msk \
  (0xf0UL) /*!< CAN1 CNSTAT_HCMB: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN1_CNSTAT_HCMB_DLC_Pos \
  (12UL) /*!< CAN1 CNSTAT_HCMB: DLC (Bit 12)                              */
#define CAN1_CNSTAT_HCMB_DLC_Msk \
  (0xf000UL) /*!< CAN1 CNSTAT_HCMB: DLC (Bitfield-Mask: 0x0f)                 */

/* -------------------------------  CAN1_TSTP_HCMB  ------------------------------- */
#define CAN1_TSTP_HCMB_TIMESTAMP_Pos \
  (0UL) /*!< CAN1 TSTP_HCMB: TIMESTAMP (Bit 0)                           */
#define CAN1_TSTP_HCMB_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN1 TSTP_HCMB: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN1_DATA3_HCMB  ------------------------------ */
#define CAN1_DATA3_HCMB_BYTE8_Pos \
  (0UL) /*!< CAN1 DATA3_HCMB: BYTE8 (Bit 0)                              */
#define CAN1_DATA3_HCMB_BYTE8_Msk \
  (0xffUL) /*!< CAN1 DATA3_HCMB: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA3_HCMB_BYTE7_Pos \
  (8UL) /*!< CAN1 DATA3_HCMB: BYTE7 (Bit 8)                              */
#define CAN1_DATA3_HCMB_BYTE7_Msk \
  (0xff00UL) /*!< CAN1 DATA3_HCMB: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA2_HCMB  ------------------------------ */
#define CAN1_DATA2_HCMB_BYTE6_Pos \
  (0UL) /*!< CAN1 DATA2_HCMB: BYTE6 (Bit 0)                              */
#define CAN1_DATA2_HCMB_BYTE6_Msk \
  (0xffUL) /*!< CAN1 DATA2_HCMB: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA2_HCMB_BYTE5_Pos \
  (8UL) /*!< CAN1 DATA2_HCMB: BYTE5 (Bit 8)                              */
#define CAN1_DATA2_HCMB_BYTE5_Msk \
  (0xff00UL) /*!< CAN1 DATA2_HCMB: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA1_HCMB  ------------------------------ */
#define CAN1_DATA1_HCMB_BYTE4_Pos \
  (0UL) /*!< CAN1 DATA1_HCMB: BYTE4 (Bit 0)                              */
#define CAN1_DATA1_HCMB_BYTE4_Msk \
  (0xffUL) /*!< CAN1 DATA1_HCMB: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA1_HCMB_BYTE3_Pos \
  (8UL) /*!< CAN1 DATA1_HCMB: BYTE3 (Bit 8)                              */
#define CAN1_DATA1_HCMB_BYTE3_Msk \
  (0xff00UL) /*!< CAN1 DATA1_HCMB: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN1_DATA0_HCMB  ------------------------------ */
#define CAN1_DATA0_HCMB_BYTE2_Pos \
  (0UL) /*!< CAN1 DATA0_HCMB: BYTE2 (Bit 0)                              */
#define CAN1_DATA0_HCMB_BYTE2_Msk \
  (0xffUL) /*!< CAN1 DATA0_HCMB: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN1_DATA0_HCMB_BYTE1_Pos \
  (8UL) /*!< CAN1 DATA0_HCMB: BYTE1 (Bit 8)                              */
#define CAN1_DATA0_HCMB_BYTE1_Msk \
  (0xff00UL) /*!< CAN1 DATA0_HCMB: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN1_ID0_HCMB  ------------------------------- */
#define CAN1_ID0_HCMB_ID0_Pos \
  (0UL) /*!< CAN1 ID0_HCMB: ID0 (Bit 0)                                  */
#define CAN1_ID0_HCMB_ID0_Msk \
  (0xffffUL) /*!< CAN1 ID0_HCMB: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN1_ID1_HCMB  ------------------------------- */
#define CAN1_ID1_HCMB_ID1_Pos \
  (0UL) /*!< CAN1 ID1_HCMB: ID1 (Bit 0)                                  */
#define CAN1_ID1_HCMB_ID1_Msk \
  (0xffffUL) /*!< CAN1 ID1_HCMB: ID1 (Bitfield-Mask: 0xffff)                  */

/* ----------------------------------  CAN1_CGCR  --------------------------------- */
#define CAN1_CGCR_CANEN_Pos \
  (0UL) /*!< CAN1 CGCR: CANEN (Bit 0)                                    */
#define CAN1_CGCR_CANEN_Msk \
  (0x1UL)                       /*!< CAN1 CGCR: CANEN (Bitfield-Mask: 0x01)                      */
#define CAN1_CGCR_CRX_Pos (1UL) /*!< CAN1 CGCR: CRX (Bit 1) */
#define CAN1_CGCR_CRX_Msk \
  (0x2UL)                       /*!< CAN1 CGCR: CRX (Bitfield-Mask: 0x01)                        */
#define CAN1_CGCR_CTX_Pos (2UL) /*!< CAN1 CGCR: CTX (Bit 2) */
#define CAN1_CGCR_CTX_Msk \
  (0x4UL) /*!< CAN1 CGCR: CTX (Bitfield-Mask: 0x01)                        */
#define CAN1_CGCR_BUFFLOCK_Pos \
  (3UL) /*!< CAN1 CGCR: BUFFLOCK (Bit 3)                                 */
#define CAN1_CGCR_BUFFLOCK_Msk \
  (0x8UL) /*!< CAN1 CGCR: BUFFLOCK (Bitfield-Mask: 0x01)                   */
#define CAN1_CGCR_TSTPEN_Pos \
  (4UL) /*!< CAN1 CGCR: TSTPEN (Bit 4)                                   */
#define CAN1_CGCR_TSTPEN_Msk \
  (0x10UL)                       /*!< CAN1 CGCR: TSTPEN (Bitfield-Mask: 0x01)                     */
#define CAN1_CGCR_DDIR_Pos (5UL) /*!< CAN1 CGCR: DDIR (Bit 5) */
#define CAN1_CGCR_DDIR_Msk \
  (0x20UL)                     /*!< CAN1 CGCR: DDIR (Bitfield-Mask: 0x01)                       */
#define CAN1_CGCR_LO_Pos (6UL) /*!< CAN1 CGCR: LO (Bit 6)                                       */
#define CAN1_CGCR_LO_Msk \
  (0x40UL) /*!< CAN1 CGCR: LO (Bitfield-Mask: 0x01)                         */
#define CAN1_CGCR_IGNACK_Pos \
  (7UL) /*!< CAN1 CGCR: IGNACK (Bit 7)                                   */
#define CAN1_CGCR_IGNACK_Msk \
  (0x80UL) /*!< CAN1 CGCR: IGNACK (Bitfield-Mask: 0x01)                     */
#define CAN1_CGCR_LOOPBACK_Pos \
  (8UL) /*!< CAN1 CGCR: LOOPBACK (Bit 8)                                 */
#define CAN1_CGCR_LOOPBACK_Msk \
  (0x100UL) /*!< CAN1 CGCR: LOOPBACK (Bitfield-Mask: 0x01)                   */
#define CAN1_CGCR_INTERNAL_Pos \
  (9UL) /*!< CAN1 CGCR: INTERNAL (Bit 9)                                 */
#define CAN1_CGCR_INTERNAL_Msk \
  (0x200UL) /*!< CAN1 CGCR: INTERNAL (Bitfield-Mask: 0x01)                   */
#define CAN1_CGCR_DIAGEN_Pos \
  (10UL) /*!< CAN1 CGCR: DIAGEN (Bit 10)                                  */
#define CAN1_CGCR_DIAGEN_Msk \
  (0x400UL)                      /*!< CAN1 CGCR: DIAGEN (Bitfield-Mask: 0x01)                     */
#define CAN1_CGCR_EIT_Pos (11UL) /*!< CAN1 CGCR: EIT (Bit 11) */
#define CAN1_CGCR_EIT_Msk \
  (0x800UL) /*!< CAN1 CGCR: EIT (Bitfield-Mask: 0x01)                        */

/* ----------------------------------  CAN1_CTIM  --------------------------------- */
#define CAN1_CTIM_TSEG2_Pos \
  (0UL) /*!< CAN1 CTIM: TSEG2 (Bit 0)                                    */
#define CAN1_CTIM_TSEG2_Msk \
  (0x7UL) /*!< CAN1 CTIM: TSEG2 (Bitfield-Mask: 0x07)                      */
#define CAN1_CTIM_TSEG1_Pos \
  (3UL) /*!< CAN1 CTIM: TSEG1 (Bit 3)                                    */
#define CAN1_CTIM_TSEG1_Msk \
  (0x78UL)                      /*!< CAN1 CTIM: TSEG1 (Bitfield-Mask: 0x0f)                      */
#define CAN1_CTIM_SJW_Pos (7UL) /*!< CAN1 CTIM: SJW (Bit 7) */
#define CAN1_CTIM_SJW_Msk \
  (0x180UL)                     /*!< CAN1 CTIM: SJW (Bitfield-Mask: 0x03)                        */
#define CAN1_CTIM_PSC_Pos (9UL) /*!< CAN1 CTIM: PSC (Bit 9) */
#define CAN1_CTIM_PSC_Msk \
  (0xfe00UL) /*!< CAN1 CTIM: PSC (Bitfield-Mask: 0x7f)                        */

/* ---------------------------------  CAN1_GMSKX  --------------------------------- */
#define CAN1_GMSKX_XRTR_Pos \
  (0UL) /*!< CAN1 GMSKX: XRTR (Bit 0)                                    */
#define CAN1_GMSKX_XRTR_Msk \
  (0x1UL)                       /*!< CAN1 GMSKX: XRTR (Bitfield-Mask: 0x01)                      */
#define CAN1_GMSKX_GM_Pos (1UL) /*!< CAN1 GMSKX: GM (Bit 1) */
#define CAN1_GMSKX_GM_Msk \
  (0xfffeUL) /*!< CAN1 GMSKX: GM (Bitfield-Mask: 0x7fff)                      */

/* ---------------------------------  CAN1_GMSKB  --------------------------------- */
#define CAN1_GMSKB_GM0_Pos (0UL) /*!< CAN1 GMSKB: GM0 (Bit 0) */
#define CAN1_GMSKB_GM0_Msk \
  (0x7UL)                        /*!< CAN1 GMSKB: GM0 (Bitfield-Mask: 0x07)                       */
#define CAN1_GMSKB_IDE_Pos (3UL) /*!< CAN1 GMSKB: IDE (Bit 3) */
#define CAN1_GMSKB_IDE_Msk \
  (0x8UL)                        /*!< CAN1 GMSKB: IDE (Bitfield-Mask: 0x01)                       */
#define CAN1_GMSKB_RTR_Pos (4UL) /*!< CAN1 GMSKB: RTR (Bit 4) */
#define CAN1_GMSKB_RTR_Msk \
  (0x10UL)                       /*!< CAN1 GMSKB: RTR (Bitfield-Mask: 0x01)                       */
#define CAN1_GMSKB_GM1_Pos (5UL) /*!< CAN1 GMSKB: GM1 (Bit 5) */
#define CAN1_GMSKB_GM1_Msk \
  (0xffe0UL) /*!< CAN1 GMSKB: GM1 (Bitfield-Mask: 0x7ff)                      */

/* ---------------------------------  CAN1_BMSKX  --------------------------------- */
#define CAN1_BMSKX_XRTR_Pos \
  (0UL) /*!< CAN1 BMSKX: XRTR (Bit 0)                                    */
#define CAN1_BMSKX_XRTR_Msk \
  (0x1UL)                       /*!< CAN1 BMSKX: XRTR (Bitfield-Mask: 0x01)                      */
#define CAN1_BMSKX_BM_Pos (1UL) /*!< CAN1 BMSKX: BM (Bit 1) */
#define CAN1_BMSKX_BM_Msk \
  (0xfffeUL) /*!< CAN1 BMSKX: BM (Bitfield-Mask: 0x7fff)                      */

/* ---------------------------------  CAN1_BMSKB  --------------------------------- */
#define CAN1_BMSKB_BM0_Pos (0UL) /*!< CAN1 BMSKB: BM0 (Bit 0) */
#define CAN1_BMSKB_BM0_Msk \
  (0x7UL)                        /*!< CAN1 BMSKB: BM0 (Bitfield-Mask: 0x07)                       */
#define CAN1_BMSKB_IDE_Pos (3UL) /*!< CAN1 BMSKB: IDE (Bit 3) */
#define CAN1_BMSKB_IDE_Msk \
  (0x8UL)                        /*!< CAN1 BMSKB: IDE (Bitfield-Mask: 0x01)                       */
#define CAN1_BMSKB_RTR_Pos (4UL) /*!< CAN1 BMSKB: RTR (Bit 4) */
#define CAN1_BMSKB_RTR_Msk \
  (0x10UL)                       /*!< CAN1 BMSKB: RTR (Bitfield-Mask: 0x01)                       */
#define CAN1_BMSKB_BM1_Pos (5UL) /*!< CAN1 BMSKB: BM1 (Bit 5) */
#define CAN1_BMSKB_BM1_Msk \
  (0xffe0UL) /*!< CAN1 BMSKB: BM1 (Bitfield-Mask: 0x7ff)                      */

/* ----------------------------------  CAN1_CIEN  --------------------------------- */
#define CAN1_CIEN_IEN_Pos (0UL) /*!< CAN1 CIEN: IEN (Bit 0) */
#define CAN1_CIEN_IEN_Msk \
  (0x7fffUL) /*!< CAN1 CIEN: IEN (Bitfield-Mask: 0x7fff)                      */
#define CAN1_CIEN_EIEN_Pos \
  (15UL) /*!< CAN1 CIEN: EIEN (Bit 15)                                    */
#define CAN1_CIEN_EIEN_Msk \
  (0x8000UL) /*!< CAN1 CIEN: EIEN (Bitfield-Mask: 0x01)                       */

/* ---------------------------------  CAN1_CIPND  --------------------------------- */
#define CAN1_CIPND_IPND_Pos \
  (0UL) /*!< CAN1 CIPND: IPND (Bit 0)                                    */
#define CAN1_CIPND_IPND_Msk \
  (0x7fffUL) /*!< CAN1 CIPND: IPND (Bitfield-Mask: 0x7fff)                    */
#define CAN1_CIPND_EIPND_Pos \
  (15UL) /*!< CAN1 CIPND: EIPND (Bit 15)                                  */
#define CAN1_CIPND_EIPND_Msk \
  (0x8000UL) /*!< CAN1 CIPND: EIPND (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  CAN1_CICLR  --------------------------------- */
#define CAN1_CICLR_ICLR_Pos \
  (0UL) /*!< CAN1 CICLR: ICLR (Bit 0)                                    */
#define CAN1_CICLR_ICLR_Msk \
  (0x7fffUL) /*!< CAN1 CICLR: ICLR (Bitfield-Mask: 0x7fff)                    */
#define CAN1_CICLR_EICLR_Pos \
  (15UL) /*!< CAN1 CICLR: EICLR (Bit 15)                                  */
#define CAN1_CICLR_EICLR_Msk \
  (0x8000UL) /*!< CAN1 CICLR: EICLR (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  CAN1_CICEN  --------------------------------- */
#define CAN1_CICEN_ICEN_Pos \
  (0UL) /*!< CAN1 CICEN: ICEN (Bit 0)                                    */
#define CAN1_CICEN_ICEN_Msk \
  (0x7fffUL) /*!< CAN1 CICEN: ICEN (Bitfield-Mask: 0x7fff)                    */
#define CAN1_CICEN_EICEN_Pos \
  (15UL) /*!< CAN1 CICEN: EICEN (Bit 15)                                  */
#define CAN1_CICEN_EICEN_Msk \
  (0x8000UL) /*!< CAN1 CICEN: EICEN (Bitfield-Mask: 0x01)                     */

/* ---------------------------------  CAN1_CSTPND  -------------------------------- */
#define CAN1_CSTPND_IST_Pos \
  (0UL) /*!< CAN1 CSTPND: IST (Bit 0)                                    */
#define CAN1_CSTPND_IST_Msk \
  (0xfUL) /*!< CAN1 CSTPND: IST (Bitfield-Mask: 0x0f)                      */
#define CAN1_CSTPND_IRQ_Pos \
  (4UL) /*!< CAN1 CSTPND: IRQ (Bit 4)                                    */
#define CAN1_CSTPND_IRQ_Msk \
  (0x10UL)                       /*!< CAN1 CSTPND: IRQ (Bitfield-Mask: 0x01)                      */
#define CAN1_CSTPND_NS_Pos (5UL) /*!< CAN1 CSTPND: NS (Bit 5) */
#define CAN1_CSTPND_NS_Msk \
  (0xe0UL) /*!< CAN1 CSTPND: NS (Bitfield-Mask: 0x07)                       */

/* ---------------------------------  CAN1_CANEC  --------------------------------- */
#define CAN1_CANEC_TEC_Pos (0UL) /*!< CAN1 CANEC: TEC (Bit 0) */
#define CAN1_CANEC_TEC_Msk \
  (0xffUL)                       /*!< CAN1 CANEC: TEC (Bitfield-Mask: 0xff)                       */
#define CAN1_CANEC_REC_Pos (8UL) /*!< CAN1 CANEC: REC (Bit 8) */
#define CAN1_CANEC_REC_Msk \
  (0xff00UL) /*!< CAN1 CANEC: REC (Bitfield-Mask: 0xff)                       */

/* ---------------------------------  CAN1_CEDIAG  -------------------------------- */
#define CAN1_CEDIAG_EFID_Pos \
  (0UL) /*!< CAN1 CEDIAG: EFID (Bit 0)                                   */
#define CAN1_CEDIAG_EFID_Msk \
  (0xfUL) /*!< CAN1 CEDIAG: EFID (Bitfield-Mask: 0x0f)                     */
#define CAN1_CEDIAG_EBID_Pos \
  (4UL) /*!< CAN1 CEDIAG: EBID (Bit 4)                                   */
#define CAN1_CEDIAG_EBID_Msk \
  (0x3f0UL) /*!< CAN1 CEDIAG: EBID (Bitfield-Mask: 0x3f)                     */
#define CAN1_CEDIAG_TXE_Pos \
  (10UL) /*!< CAN1 CEDIAG: TXE (Bit 10)                                   */
#define CAN1_CEDIAG_TXE_Msk \
  (0x400UL) /*!< CAN1 CEDIAG: TXE (Bitfield-Mask: 0x01)                      */
#define CAN1_CEDIAG_STUFF_Pos \
  (11UL) /*!< CAN1 CEDIAG: STUFF (Bit 11)                                 */
#define CAN1_CEDIAG_STUFF_Msk \
  (0x800UL) /*!< CAN1 CEDIAG: STUFF (Bitfield-Mask: 0x01)                    */
#define CAN1_CEDIAG_CRC_Pos \
  (12UL) /*!< CAN1 CEDIAG: CRC (Bit 12)                                   */
#define CAN1_CEDIAG_CRC_Msk \
  (0x1000UL) /*!< CAN1 CEDIAG: CRC (Bitfield-Mask: 0x01)                      */
#define CAN1_CEDIAG_MON_Pos \
  (13UL) /*!< CAN1 CEDIAG: MON (Bit 13)                                   */
#define CAN1_CEDIAG_MON_Msk \
  (0x2000UL) /*!< CAN1 CEDIAG: MON (Bitfield-Mask: 0x01)                      */
#define CAN1_CEDIAG_DRIVE_Pos \
  (14UL) /*!< CAN1 CEDIAG: DRIVE (Bit 14)                                 */
#define CAN1_CEDIAG_DRIVE_Msk \
  (0x4000UL) /*!< CAN1 CEDIAG: DRIVE (Bitfield-Mask: 0x01)                    */

/* ----------------------------------  CAN1_CTMR  --------------------------------- */
#define CAN1_CTMR_CTMR_Pos (0UL) /*!< CAN1 CTMR: CTMR (Bit 0) */
#define CAN1_CTMR_CTMR_Msk \
  (0xffffUL) /*!< CAN1 CTMR: CTMR (Bitfield-Mask: 0xffff)                     */

/* ================================================================================ */
/* ================           Group 'ADC' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  ADC_CTRL  ---------------------------------- */
#define ADC_CTRL_CHAN_EN_Pos \
  (0UL) /*!< ADC CTRL: CHAN_EN (Bit 0)                                   */
#define ADC_CTRL_CHAN_EN_Msk \
  (0xffffUL) /*!< ADC CTRL: CHAN_EN (Bitfield-Mask: 0xffff)                   */
#define ADC_CTRL_CHAN_TAG_EN_Pos \
  (16UL) /*!< ADC CTRL: CHAN_TAG_EN (Bit 16)                              */
#define ADC_CTRL_CHAN_TAG_EN_Msk \
  (0x10000UL) /*!< ADC CTRL: CHAN_TAG_EN (Bitfield-Mask: 0x01)                 */
#define ADC_CTRL_SWEEP_EN_Pos \
  (17UL) /*!< ADC CTRL: SWEEP_EN (Bit 17)                                 */
#define ADC_CTRL_SWEEP_EN_Msk \
  (0x20000UL) /*!< ADC CTRL: SWEEP_EN (Bitfield-Mask: 0x01)                    */
#define ADC_CTRL_EXT_TRIG_EN_Pos \
  (18UL) /*!< ADC CTRL: EXT_TRIG_EN (Bit 18)                              */
#define ADC_CTRL_EXT_TRIG_EN_Msk \
  (0x40000UL) /*!< ADC CTRL: EXT_TRIG_EN (Bitfield-Mask: 0x01)                 */
#define ADC_CTRL_MANUAL_TRIG_Pos \
  (19UL) /*!< ADC CTRL: MANUAL_TRIG (Bit 19)                              */
#define ADC_CTRL_MANUAL_TRIG_Msk \
  (0x80000UL) /*!< ADC CTRL: MANUAL_TRIG (Bitfield-Mask: 0x01)                 */
#define ADC_CTRL_CONV_CNT_Pos \
  (20UL) /*!< ADC CTRL: CONV_CNT (Bit 20)                                 */
#define ADC_CTRL_CONV_CNT_Msk \
  (0xf00000UL) /*!< ADC CTRL: CONV_CNT (Bitfield-Mask: 0x0f)                    */

/* --------------------------------  ADC_FIFO_DATA  ------------------------------- */
#define ADC_FIFO_DATA_ADC_DATA_Pos \
  (0UL) /*!< ADC FIFO_DATA: ADC_DATA (Bit 0)                             */
#define ADC_FIFO_DATA_ADC_DATA_Msk \
  (0xfffUL) /*!< ADC FIFO_DATA: ADC_DATA (Bitfield-Mask: 0xfff)              */
#define ADC_FIFO_DATA_CHAN_TAG_Pos \
  (12UL) /*!< ADC FIFO_DATA: CHAN_TAG (Bit 12)                            */
#define ADC_FIFO_DATA_CHAN_TAG_Msk \
  (0xf000UL) /*!< ADC FIFO_DATA: CHAN_TAG (Bitfield-Mask: 0x0f)               */

/* ---------------------------------  ADC_STATUS  --------------------------------- */
#define ADC_STATUS_FIFO_ENTRY_CNT_Pos \
  (0UL) /*!< ADC STATUS: FIFO_ENTRY_CNT (Bit 0)                          */
#define ADC_STATUS_FIFO_ENTRY_CNT_Msk \
  (0x3fUL) /*!< ADC STATUS: FIFO_ENTRY_CNT (Bitfield-Mask: 0x3f)            */
#define ADC_STATUS_ADC_BUSY_Pos \
  (7UL) /*!< ADC STATUS: ADC_BUSY (Bit 7)                                */
#define ADC_STATUS_ADC_BUSY_Msk \
  (0x80UL) /*!< ADC STATUS: ADC_BUSY (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  ADC_IRQ_ENB  -------------------------------- */
#define ADC_IRQ_ENB_FIFO_EMPTY_Pos \
  (0UL) /*!< ADC IRQ_ENB: FIFO_EMPTY (Bit 0)                             */
#define ADC_IRQ_ENB_FIFO_EMPTY_Msk \
  (0x1UL) /*!< ADC IRQ_ENB: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_ENB_FIFO_FULL_Pos \
  (1UL) /*!< ADC IRQ_ENB: FIFO_FULL (Bit 1)                              */
#define ADC_IRQ_ENB_FIFO_FULL_Msk \
  (0x2UL) /*!< ADC IRQ_ENB: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define ADC_IRQ_ENB_FIFO_OFLOW_Pos \
  (2UL) /*!< ADC IRQ_ENB: FIFO_OFLOW (Bit 2)                             */
#define ADC_IRQ_ENB_FIFO_OFLOW_Msk \
  (0x4UL) /*!< ADC IRQ_ENB: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_ENB_FIFO_UFLOW_Pos \
  (3UL) /*!< ADC IRQ_ENB: FIFO_UFLOW (Bit 3)                             */
#define ADC_IRQ_ENB_FIFO_UFLOW_Msk \
  (0x8UL) /*!< ADC IRQ_ENB: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_ENB_ADC_DONE_Pos \
  (4UL) /*!< ADC IRQ_ENB: ADC_DONE (Bit 4)                               */
#define ADC_IRQ_ENB_ADC_DONE_Msk \
  (0x10UL) /*!< ADC IRQ_ENB: ADC_DONE (Bitfield-Mask: 0x01)                 */
#define ADC_IRQ_ENB_TRIG_ERROR_Pos \
  (5UL) /*!< ADC IRQ_ENB: TRIG_ERROR (Bit 5)                             */
#define ADC_IRQ_ENB_TRIG_ERROR_Msk \
  (0x20UL) /*!< ADC IRQ_ENB: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_ENB_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< ADC IRQ_ENB: FIFO_DEPTH_TRIG (Bit 6)                        */
#define ADC_IRQ_ENB_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< ADC IRQ_ENB: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  ADC_IRQ_RAW  -------------------------------- */
#define ADC_IRQ_RAW_FIFO_EMPTY_Pos \
  (0UL) /*!< ADC IRQ_RAW: FIFO_EMPTY (Bit 0)                             */
#define ADC_IRQ_RAW_FIFO_EMPTY_Msk \
  (0x1UL) /*!< ADC IRQ_RAW: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_RAW_FIFO_FULL_Pos \
  (1UL) /*!< ADC IRQ_RAW: FIFO_FULL (Bit 1)                              */
#define ADC_IRQ_RAW_FIFO_FULL_Msk \
  (0x2UL) /*!< ADC IRQ_RAW: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define ADC_IRQ_RAW_FIFO_OFLOW_Pos \
  (2UL) /*!< ADC IRQ_RAW: FIFO_OFLOW (Bit 2)                             */
#define ADC_IRQ_RAW_FIFO_OFLOW_Msk \
  (0x4UL) /*!< ADC IRQ_RAW: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_RAW_FIFO_UFLOW_Pos \
  (3UL) /*!< ADC IRQ_RAW: FIFO_UFLOW (Bit 3)                             */
#define ADC_IRQ_RAW_FIFO_UFLOW_Msk \
  (0x8UL) /*!< ADC IRQ_RAW: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_RAW_ADC_DONE_Pos \
  (4UL) /*!< ADC IRQ_RAW: ADC_DONE (Bit 4)                               */
#define ADC_IRQ_RAW_ADC_DONE_Msk \
  (0x10UL) /*!< ADC IRQ_RAW: ADC_DONE (Bitfield-Mask: 0x01)                 */
#define ADC_IRQ_RAW_TRIG_ERROR_Pos \
  (5UL) /*!< ADC IRQ_RAW: TRIG_ERROR (Bit 5)                             */
#define ADC_IRQ_RAW_TRIG_ERROR_Msk \
  (0x20UL) /*!< ADC IRQ_RAW: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_RAW_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< ADC IRQ_RAW: FIFO_DEPTH_TRIG (Bit 6)                        */
#define ADC_IRQ_RAW_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< ADC IRQ_RAW: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  ADC_IRQ_END  -------------------------------- */
#define ADC_IRQ_END_FIFO_EMPTY_Pos \
  (0UL) /*!< ADC IRQ_END: FIFO_EMPTY (Bit 0)                             */
#define ADC_IRQ_END_FIFO_EMPTY_Msk \
  (0x1UL) /*!< ADC IRQ_END: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_END_FIFO_FULL_Pos \
  (1UL) /*!< ADC IRQ_END: FIFO_FULL (Bit 1)                              */
#define ADC_IRQ_END_FIFO_FULL_Msk \
  (0x2UL) /*!< ADC IRQ_END: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define ADC_IRQ_END_FIFO_OFLOW_Pos \
  (2UL) /*!< ADC IRQ_END: FIFO_OFLOW (Bit 2)                             */
#define ADC_IRQ_END_FIFO_OFLOW_Msk \
  (0x4UL) /*!< ADC IRQ_END: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_END_FIFO_UFLOW_Pos \
  (3UL) /*!< ADC IRQ_END: FIFO_UFLOW (Bit 3)                             */
#define ADC_IRQ_END_FIFO_UFLOW_Msk \
  (0x8UL) /*!< ADC IRQ_END: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_END_ADC_DONE_Pos \
  (4UL) /*!< ADC IRQ_END: ADC_DONE (Bit 4)                               */
#define ADC_IRQ_END_ADC_DONE_Msk \
  (0x10UL) /*!< ADC IRQ_END: ADC_DONE (Bitfield-Mask: 0x01)                 */
#define ADC_IRQ_END_TRIG_ERROR_Pos \
  (5UL) /*!< ADC IRQ_END: TRIG_ERROR (Bit 5)                             */
#define ADC_IRQ_END_TRIG_ERROR_Msk \
  (0x20UL) /*!< ADC IRQ_END: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_END_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< ADC IRQ_END: FIFO_DEPTH_TRIG (Bit 6)                        */
#define ADC_IRQ_END_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< ADC IRQ_END: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  ADC_IRQ_CLR  -------------------------------- */
#define ADC_IRQ_CLR_FIFO_OFLOW_Pos \
  (0UL) /*!< ADC IRQ_CLR: FIFO_OFLOW (Bit 0)                             */
#define ADC_IRQ_CLR_FIFO_OFLOW_Msk \
  (0x1UL) /*!< ADC IRQ_CLR: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_CLR_FIFO_UFLOW_Pos \
  (1UL) /*!< ADC IRQ_CLR: FIFO_UFLOW (Bit 1)                             */
#define ADC_IRQ_CLR_FIFO_UFLOW_Msk \
  (0x2UL) /*!< ADC IRQ_CLR: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_CLR_ADC_DONE_Pos \
  (2UL) /*!< ADC IRQ_CLR: ADC_DONE (Bit 2)                               */
#define ADC_IRQ_CLR_ADC_DONE_Msk \
  (0x4UL) /*!< ADC IRQ_CLR: ADC_DONE (Bitfield-Mask: 0x01)                 */
#define ADC_IRQ_CLR_TRIG_ERROR_Pos \
  (3UL) /*!< ADC IRQ_CLR: TRIG_ERROR (Bit 3)                             */
#define ADC_IRQ_CLR_TRIG_ERROR_Msk \
  (0x8UL) /*!< ADC IRQ_CLR: TRIG_ERROR (Bitfield-Mask: 0x01)               */

/* ------------------------------  ADC_RXFIFOIRQTRG  ------------------------------ */
#define ADC_RXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< ADC RXFIFOIRQTRG: LEVEL (Bit 0)                             */
#define ADC_RXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< ADC RXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)               */

/* --------------------------------  ADC_FIFO_CLR  -------------------------------- */
#define ADC_FIFO_CLR_FIFO_CLR_Pos \
  (0UL) /*!< ADC FIFO_CLR: FIFO_CLR (Bit 0)                              */
#define ADC_FIFO_CLR_FIFO_CLR_Msk \
  (0x1UL) /*!< ADC FIFO_CLR: FIFO_CLR (Bitfield-Mask: 0x01)                */

/* ================================================================================ */
/* ================          struct 'ADC' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  ADC_CTRL  ---------------------------------- */
#define ADC_CTRL_CHAN_EN_Pos \
  (0UL) /*!< ADC CTRL: CHAN_EN (Bit 0)                                   */
#define ADC_CTRL_CHAN_EN_Msk \
  (0xffffUL) /*!< ADC CTRL: CHAN_EN (Bitfield-Mask: 0xffff)                   */
#define ADC_CTRL_CHAN_TAG_EN_Pos \
  (16UL) /*!< ADC CTRL: CHAN_TAG_EN (Bit 16)                              */
#define ADC_CTRL_CHAN_TAG_EN_Msk \
  (0x10000UL) /*!< ADC CTRL: CHAN_TAG_EN (Bitfield-Mask: 0x01)                 */
#define ADC_CTRL_SWEEP_EN_Pos \
  (17UL) /*!< ADC CTRL: SWEEP_EN (Bit 17)                                 */
#define ADC_CTRL_SWEEP_EN_Msk \
  (0x20000UL) /*!< ADC CTRL: SWEEP_EN (Bitfield-Mask: 0x01)                    */
#define ADC_CTRL_EXT_TRIG_EN_Pos \
  (18UL) /*!< ADC CTRL: EXT_TRIG_EN (Bit 18)                              */
#define ADC_CTRL_EXT_TRIG_EN_Msk \
  (0x40000UL) /*!< ADC CTRL: EXT_TRIG_EN (Bitfield-Mask: 0x01)                 */
#define ADC_CTRL_MANUAL_TRIG_Pos \
  (19UL) /*!< ADC CTRL: MANUAL_TRIG (Bit 19)                              */
#define ADC_CTRL_MANUAL_TRIG_Msk \
  (0x80000UL) /*!< ADC CTRL: MANUAL_TRIG (Bitfield-Mask: 0x01)                 */
#define ADC_CTRL_CONV_CNT_Pos \
  (20UL) /*!< ADC CTRL: CONV_CNT (Bit 20)                                 */
#define ADC_CTRL_CONV_CNT_Msk \
  (0xf00000UL) /*!< ADC CTRL: CONV_CNT (Bitfield-Mask: 0x0f)                    */

/* --------------------------------  ADC_FIFO_DATA  ------------------------------- */
#define ADC_FIFO_DATA_ADC_DATA_Pos \
  (0UL) /*!< ADC FIFO_DATA: ADC_DATA (Bit 0)                             */
#define ADC_FIFO_DATA_ADC_DATA_Msk \
  (0xfffUL) /*!< ADC FIFO_DATA: ADC_DATA (Bitfield-Mask: 0xfff)              */
#define ADC_FIFO_DATA_CHAN_TAG_Pos \
  (12UL) /*!< ADC FIFO_DATA: CHAN_TAG (Bit 12)                            */
#define ADC_FIFO_DATA_CHAN_TAG_Msk \
  (0xf000UL) /*!< ADC FIFO_DATA: CHAN_TAG (Bitfield-Mask: 0x0f)               */

/* ---------------------------------  ADC_STATUS  --------------------------------- */
#define ADC_STATUS_FIFO_ENTRY_CNT_Pos \
  (0UL) /*!< ADC STATUS: FIFO_ENTRY_CNT (Bit 0)                          */
#define ADC_STATUS_FIFO_ENTRY_CNT_Msk \
  (0x3fUL) /*!< ADC STATUS: FIFO_ENTRY_CNT (Bitfield-Mask: 0x3f)            */
#define ADC_STATUS_ADC_BUSY_Pos \
  (7UL) /*!< ADC STATUS: ADC_BUSY (Bit 7)                                */
#define ADC_STATUS_ADC_BUSY_Msk \
  (0x80UL) /*!< ADC STATUS: ADC_BUSY (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  ADC_IRQ_ENB  -------------------------------- */
#define ADC_IRQ_ENB_FIFO_EMPTY_Pos \
  (0UL) /*!< ADC IRQ_ENB: FIFO_EMPTY (Bit 0)                             */
#define ADC_IRQ_ENB_FIFO_EMPTY_Msk \
  (0x1UL) /*!< ADC IRQ_ENB: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_ENB_FIFO_FULL_Pos \
  (1UL) /*!< ADC IRQ_ENB: FIFO_FULL (Bit 1)                              */
#define ADC_IRQ_ENB_FIFO_FULL_Msk \
  (0x2UL) /*!< ADC IRQ_ENB: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define ADC_IRQ_ENB_FIFO_OFLOW_Pos \
  (2UL) /*!< ADC IRQ_ENB: FIFO_OFLOW (Bit 2)                             */
#define ADC_IRQ_ENB_FIFO_OFLOW_Msk \
  (0x4UL) /*!< ADC IRQ_ENB: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_ENB_FIFO_UFLOW_Pos \
  (3UL) /*!< ADC IRQ_ENB: FIFO_UFLOW (Bit 3)                             */
#define ADC_IRQ_ENB_FIFO_UFLOW_Msk \
  (0x8UL) /*!< ADC IRQ_ENB: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_ENB_ADC_DONE_Pos \
  (4UL) /*!< ADC IRQ_ENB: ADC_DONE (Bit 4)                               */
#define ADC_IRQ_ENB_ADC_DONE_Msk \
  (0x10UL) /*!< ADC IRQ_ENB: ADC_DONE (Bitfield-Mask: 0x01)                 */
#define ADC_IRQ_ENB_TRIG_ERROR_Pos \
  (5UL) /*!< ADC IRQ_ENB: TRIG_ERROR (Bit 5)                             */
#define ADC_IRQ_ENB_TRIG_ERROR_Msk \
  (0x20UL) /*!< ADC IRQ_ENB: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_ENB_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< ADC IRQ_ENB: FIFO_DEPTH_TRIG (Bit 6)                        */
#define ADC_IRQ_ENB_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< ADC IRQ_ENB: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  ADC_IRQ_RAW  -------------------------------- */
#define ADC_IRQ_RAW_FIFO_EMPTY_Pos \
  (0UL) /*!< ADC IRQ_RAW: FIFO_EMPTY (Bit 0)                             */
#define ADC_IRQ_RAW_FIFO_EMPTY_Msk \
  (0x1UL) /*!< ADC IRQ_RAW: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_RAW_FIFO_FULL_Pos \
  (1UL) /*!< ADC IRQ_RAW: FIFO_FULL (Bit 1)                              */
#define ADC_IRQ_RAW_FIFO_FULL_Msk \
  (0x2UL) /*!< ADC IRQ_RAW: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define ADC_IRQ_RAW_FIFO_OFLOW_Pos \
  (2UL) /*!< ADC IRQ_RAW: FIFO_OFLOW (Bit 2)                             */
#define ADC_IRQ_RAW_FIFO_OFLOW_Msk \
  (0x4UL) /*!< ADC IRQ_RAW: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_RAW_FIFO_UFLOW_Pos \
  (3UL) /*!< ADC IRQ_RAW: FIFO_UFLOW (Bit 3)                             */
#define ADC_IRQ_RAW_FIFO_UFLOW_Msk \
  (0x8UL) /*!< ADC IRQ_RAW: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_RAW_ADC_DONE_Pos \
  (4UL) /*!< ADC IRQ_RAW: ADC_DONE (Bit 4)                               */
#define ADC_IRQ_RAW_ADC_DONE_Msk \
  (0x10UL) /*!< ADC IRQ_RAW: ADC_DONE (Bitfield-Mask: 0x01)                 */
#define ADC_IRQ_RAW_TRIG_ERROR_Pos \
  (5UL) /*!< ADC IRQ_RAW: TRIG_ERROR (Bit 5)                             */
#define ADC_IRQ_RAW_TRIG_ERROR_Msk \
  (0x20UL) /*!< ADC IRQ_RAW: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_RAW_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< ADC IRQ_RAW: FIFO_DEPTH_TRIG (Bit 6)                        */
#define ADC_IRQ_RAW_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< ADC IRQ_RAW: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  ADC_IRQ_END  -------------------------------- */
#define ADC_IRQ_END_FIFO_EMPTY_Pos \
  (0UL) /*!< ADC IRQ_END: FIFO_EMPTY (Bit 0)                             */
#define ADC_IRQ_END_FIFO_EMPTY_Msk \
  (0x1UL) /*!< ADC IRQ_END: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_END_FIFO_FULL_Pos \
  (1UL) /*!< ADC IRQ_END: FIFO_FULL (Bit 1)                              */
#define ADC_IRQ_END_FIFO_FULL_Msk \
  (0x2UL) /*!< ADC IRQ_END: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define ADC_IRQ_END_FIFO_OFLOW_Pos \
  (2UL) /*!< ADC IRQ_END: FIFO_OFLOW (Bit 2)                             */
#define ADC_IRQ_END_FIFO_OFLOW_Msk \
  (0x4UL) /*!< ADC IRQ_END: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_END_FIFO_UFLOW_Pos \
  (3UL) /*!< ADC IRQ_END: FIFO_UFLOW (Bit 3)                             */
#define ADC_IRQ_END_FIFO_UFLOW_Msk \
  (0x8UL) /*!< ADC IRQ_END: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_END_ADC_DONE_Pos \
  (4UL) /*!< ADC IRQ_END: ADC_DONE (Bit 4)                               */
#define ADC_IRQ_END_ADC_DONE_Msk \
  (0x10UL) /*!< ADC IRQ_END: ADC_DONE (Bitfield-Mask: 0x01)                 */
#define ADC_IRQ_END_TRIG_ERROR_Pos \
  (5UL) /*!< ADC IRQ_END: TRIG_ERROR (Bit 5)                             */
#define ADC_IRQ_END_TRIG_ERROR_Msk \
  (0x20UL) /*!< ADC IRQ_END: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_END_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< ADC IRQ_END: FIFO_DEPTH_TRIG (Bit 6)                        */
#define ADC_IRQ_END_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< ADC IRQ_END: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  ADC_IRQ_CLR  -------------------------------- */
#define ADC_IRQ_CLR_FIFO_OFLOW_Pos \
  (0UL) /*!< ADC IRQ_CLR: FIFO_OFLOW (Bit 0)                             */
#define ADC_IRQ_CLR_FIFO_OFLOW_Msk \
  (0x1UL) /*!< ADC IRQ_CLR: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_CLR_FIFO_UFLOW_Pos \
  (1UL) /*!< ADC IRQ_CLR: FIFO_UFLOW (Bit 1)                             */
#define ADC_IRQ_CLR_FIFO_UFLOW_Msk \
  (0x2UL) /*!< ADC IRQ_CLR: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define ADC_IRQ_CLR_ADC_DONE_Pos \
  (2UL) /*!< ADC IRQ_CLR: ADC_DONE (Bit 2)                               */
#define ADC_IRQ_CLR_ADC_DONE_Msk \
  (0x4UL) /*!< ADC IRQ_CLR: ADC_DONE (Bitfield-Mask: 0x01)                 */
#define ADC_IRQ_CLR_TRIG_ERROR_Pos \
  (3UL) /*!< ADC IRQ_CLR: TRIG_ERROR (Bit 3)                             */
#define ADC_IRQ_CLR_TRIG_ERROR_Msk \
  (0x8UL) /*!< ADC IRQ_CLR: TRIG_ERROR (Bitfield-Mask: 0x01)               */

/* ------------------------------  ADC_RXFIFOIRQTRG  ------------------------------ */
#define ADC_RXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< ADC RXFIFOIRQTRG: LEVEL (Bit 0)                             */
#define ADC_RXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< ADC RXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)               */

/* --------------------------------  ADC_FIFO_CLR  -------------------------------- */
#define ADC_FIFO_CLR_FIFO_CLR_Pos \
  (0UL) /*!< ADC FIFO_CLR: FIFO_CLR (Bit 0)                              */
#define ADC_FIFO_CLR_FIFO_CLR_Msk \
  (0x1UL) /*!< ADC FIFO_CLR: FIFO_CLR (Bitfield-Mask: 0x01)                */

/* ================================================================================ */
/* ================           Group 'DAC' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  DAC_CTRL0  --------------------------------- */
#define DAC_CTRL0_EXT_TRIG_EN_Pos \
  (10UL) /*!< DAC CTRL0: EXT_TRIG_EN (Bit 10)                             */
#define DAC_CTRL0_EXT_TRIG_EN_Msk \
  (0x400UL) /*!< DAC CTRL0: EXT_TRIG_EN (Bitfield-Mask: 0x01)                */
#define DAC_CTRL0_MAN_TRIG_EN_Pos \
  (11UL) /*!< DAC CTRL0: MAN_TRIG_EN (Bit 11)                             */
#define DAC_CTRL0_MAN_TRIG_EN_Msk \
  (0x800UL) /*!< DAC CTRL0: MAN_TRIG_EN (Bitfield-Mask: 0x01)                */

/* ----------------------------------  DAC_CTRL1  --------------------------------- */
#define DAC_CTRL1_DAC_SETTLING_Pos \
  (5UL) /*!< DAC CTRL1: DAC_SETTLING (Bit 5)                             */
#define DAC_CTRL1_DAC_SETTLING_Msk \
  (0xe0UL) /*!< DAC CTRL1: DAC_SETTLING (Bitfield-Mask: 0x07)               */
#define DAC_CTRL1_DAC_EN_Pos \
  (8UL) /*!< DAC CTRL1: DAC_EN (Bit 8)                                   */
#define DAC_CTRL1_DAC_EN_Msk \
  (0x100UL) /*!< DAC CTRL1: DAC_EN (Bitfield-Mask: 0x01)                     */

/* --------------------------------  DAC_FIFO_DATA  ------------------------------- */
#define DAC_FIFO_DATA_DATA_Pos \
  (0UL) /*!< DAC FIFO_DATA: DATA (Bit 0)                                 */
#define DAC_FIFO_DATA_DATA_Msk \
  (0xfffUL) /*!< DAC FIFO_DATA: DATA (Bitfield-Mask: 0xfff)                  */

/* ---------------------------------  DAC_STATUS  --------------------------------- */
#define DAC_STATUS_FIFO_ENTRY_CNT_Pos \
  (0UL) /*!< DAC STATUS: FIFO_ENTRY_CNT (Bit 0)                          */
#define DAC_STATUS_FIFO_ENTRY_CNT_Msk \
  (0x3fUL) /*!< DAC STATUS: FIFO_ENTRY_CNT (Bitfield-Mask: 0x3f)            */
#define DAC_STATUS_DAC_BUSY_Pos \
  (7UL) /*!< DAC STATUS: DAC_BUSY (Bit 7)                                */
#define DAC_STATUS_DAC_BUSY_Msk \
  (0x80UL) /*!< DAC STATUS: DAC_BUSY (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  DAC_IRQ_ENB  -------------------------------- */
#define DAC_IRQ_ENB_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC IRQ_ENB: FIFO_EMPTY (Bit 0)                             */
#define DAC_IRQ_ENB_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC IRQ_ENB: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_ENB_FIFO_FULL_Pos \
  (1UL) /*!< DAC IRQ_ENB: FIFO_FULL (Bit 1)                              */
#define DAC_IRQ_ENB_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC IRQ_ENB: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define DAC_IRQ_ENB_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC IRQ_ENB: FIFO_OFLOW (Bit 2)                             */
#define DAC_IRQ_ENB_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC IRQ_ENB: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_ENB_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC IRQ_ENB: FIFO_UFLOW (Bit 3)                             */
#define DAC_IRQ_ENB_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC IRQ_ENB: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_ENB_DAC_DONE_Pos \
  (4UL) /*!< DAC IRQ_ENB: DAC_DONE (Bit 4)                               */
#define DAC_IRQ_ENB_DAC_DONE_Msk \
  (0x10UL) /*!< DAC IRQ_ENB: DAC_DONE (Bitfield-Mask: 0x01)                 */
#define DAC_IRQ_ENB_TRIG_ERROR_Pos \
  (5UL) /*!< DAC IRQ_ENB: TRIG_ERROR (Bit 5)                             */
#define DAC_IRQ_ENB_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC IRQ_ENB: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_ENB_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC IRQ_ENB: FIFO_DEPTH_TRIG (Bit 6)                        */
#define DAC_IRQ_ENB_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC IRQ_ENB: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  DAC_IRQ_RAW  -------------------------------- */
#define DAC_IRQ_RAW_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC IRQ_RAW: FIFO_EMPTY (Bit 0)                             */
#define DAC_IRQ_RAW_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC IRQ_RAW: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_RAW_FIFO_FULL_Pos \
  (1UL) /*!< DAC IRQ_RAW: FIFO_FULL (Bit 1)                              */
#define DAC_IRQ_RAW_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC IRQ_RAW: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define DAC_IRQ_RAW_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC IRQ_RAW: FIFO_OFLOW (Bit 2)                             */
#define DAC_IRQ_RAW_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC IRQ_RAW: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_RAW_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC IRQ_RAW: FIFO_UFLOW (Bit 3)                             */
#define DAC_IRQ_RAW_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC IRQ_RAW: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_RAW_DAC_DONE_Pos \
  (4UL) /*!< DAC IRQ_RAW: DAC_DONE (Bit 4)                               */
#define DAC_IRQ_RAW_DAC_DONE_Msk \
  (0x10UL) /*!< DAC IRQ_RAW: DAC_DONE (Bitfield-Mask: 0x01)                 */
#define DAC_IRQ_RAW_TRIG_ERROR_Pos \
  (5UL) /*!< DAC IRQ_RAW: TRIG_ERROR (Bit 5)                             */
#define DAC_IRQ_RAW_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC IRQ_RAW: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_RAW_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC IRQ_RAW: FIFO_DEPTH_TRIG (Bit 6)                        */
#define DAC_IRQ_RAW_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC IRQ_RAW: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  DAC_IRQ_END  -------------------------------- */
#define DAC_IRQ_END_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC IRQ_END: FIFO_EMPTY (Bit 0)                             */
#define DAC_IRQ_END_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC IRQ_END: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_END_FIFO_FULL_Pos \
  (1UL) /*!< DAC IRQ_END: FIFO_FULL (Bit 1)                              */
#define DAC_IRQ_END_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC IRQ_END: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define DAC_IRQ_END_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC IRQ_END: FIFO_OFLOW (Bit 2)                             */
#define DAC_IRQ_END_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC IRQ_END: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_END_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC IRQ_END: FIFO_UFLOW (Bit 3)                             */
#define DAC_IRQ_END_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC IRQ_END: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_END_DAC_DONE_Pos \
  (4UL) /*!< DAC IRQ_END: DAC_DONE (Bit 4)                               */
#define DAC_IRQ_END_DAC_DONE_Msk \
  (0x10UL) /*!< DAC IRQ_END: DAC_DONE (Bitfield-Mask: 0x01)                 */
#define DAC_IRQ_END_TRIG_ERROR_Pos \
  (5UL) /*!< DAC IRQ_END: TRIG_ERROR (Bit 5)                             */
#define DAC_IRQ_END_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC IRQ_END: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_END_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC IRQ_END: FIFO_DEPTH_TRIG (Bit 6)                        */
#define DAC_IRQ_END_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC IRQ_END: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  DAC_IRQ_CLR  -------------------------------- */
#define DAC_IRQ_CLR_FIFO_OFLOW_Pos \
  (0UL) /*!< DAC IRQ_CLR: FIFO_OFLOW (Bit 0)                             */
#define DAC_IRQ_CLR_FIFO_OFLOW_Msk \
  (0x1UL) /*!< DAC IRQ_CLR: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_CLR_FIFO_UFLOW_Pos \
  (1UL) /*!< DAC IRQ_CLR: FIFO_UFLOW (Bit 1)                             */
#define DAC_IRQ_CLR_FIFO_UFLOW_Msk \
  (0x2UL) /*!< DAC IRQ_CLR: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_CLR_DAC_DONE_Pos \
  (2UL) /*!< DAC IRQ_CLR: DAC_DONE (Bit 2)                               */
#define DAC_IRQ_CLR_DAC_DONE_Msk \
  (0x4UL) /*!< DAC IRQ_CLR: DAC_DONE (Bitfield-Mask: 0x01)                 */
#define DAC_IRQ_CLR_TRIG_ERROR_Pos \
  (3UL) /*!< DAC IRQ_CLR: TRIG_ERROR (Bit 3)                             */
#define DAC_IRQ_CLR_TRIG_ERROR_Msk \
  (0x8UL) /*!< DAC IRQ_CLR: TRIG_ERROR (Bitfield-Mask: 0x01)               */

/* ------------------------------  DAC_TXFIFOIRQTRG  ------------------------------ */
#define DAC_TXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< DAC TXFIFOIRQTRG: LEVEL (Bit 0)                             */
#define DAC_TXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< DAC TXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)               */

/* --------------------------------  DAC_FIFO_CLR  -------------------------------- */
#define DAC_FIFO_CLR_FIFO_CLR_Pos \
  (0UL) /*!< DAC FIFO_CLR: FIFO_CLR (Bit 0)                              */
#define DAC_FIFO_CLR_FIFO_CLR_Msk \
  (0x1UL) /*!< DAC FIFO_CLR: FIFO_CLR (Bitfield-Mask: 0x01)                */

/* ================================================================================ */
/* ================          struct 'DAC0' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  DAC0_CTRL0  --------------------------------- */
#define DAC0_CTRL0_EXT_TRIG_EN_Pos \
  (10UL) /*!< DAC0 CTRL0: EXT_TRIG_EN (Bit 10)                            */
#define DAC0_CTRL0_EXT_TRIG_EN_Msk \
  (0x400UL) /*!< DAC0 CTRL0: EXT_TRIG_EN (Bitfield-Mask: 0x01)               */
#define DAC0_CTRL0_MAN_TRIG_EN_Pos \
  (11UL) /*!< DAC0 CTRL0: MAN_TRIG_EN (Bit 11)                            */
#define DAC0_CTRL0_MAN_TRIG_EN_Msk \
  (0x800UL) /*!< DAC0 CTRL0: MAN_TRIG_EN (Bitfield-Mask: 0x01)               */

/* ---------------------------------  DAC0_CTRL1  --------------------------------- */
#define DAC0_CTRL1_DAC_SETTLING_Pos \
  (5UL) /*!< DAC0 CTRL1: DAC_SETTLING (Bit 5)                            */
#define DAC0_CTRL1_DAC_SETTLING_Msk \
  (0xe0UL) /*!< DAC0 CTRL1: DAC_SETTLING (Bitfield-Mask: 0x07)              */
#define DAC0_CTRL1_DAC_EN_Pos \
  (8UL) /*!< DAC0 CTRL1: DAC_EN (Bit 8)                                  */
#define DAC0_CTRL1_DAC_EN_Msk \
  (0x100UL) /*!< DAC0 CTRL1: DAC_EN (Bitfield-Mask: 0x01)                    */

/* -------------------------------  DAC0_FIFO_DATA  ------------------------------- */
#define DAC0_FIFO_DATA_DATA_Pos \
  (0UL) /*!< DAC0 FIFO_DATA: DATA (Bit 0)                                */
#define DAC0_FIFO_DATA_DATA_Msk \
  (0xfffUL) /*!< DAC0 FIFO_DATA: DATA (Bitfield-Mask: 0xfff)                 */

/* ---------------------------------  DAC0_STATUS  -------------------------------- */
#define DAC0_STATUS_FIFO_ENTRY_CNT_Pos \
  (0UL) /*!< DAC0 STATUS: FIFO_ENTRY_CNT (Bit 0)                         */
#define DAC0_STATUS_FIFO_ENTRY_CNT_Msk \
  (0x3fUL) /*!< DAC0 STATUS: FIFO_ENTRY_CNT (Bitfield-Mask: 0x3f)           */
#define DAC0_STATUS_DAC_BUSY_Pos \
  (7UL) /*!< DAC0 STATUS: DAC_BUSY (Bit 7)                               */
#define DAC0_STATUS_DAC_BUSY_Msk \
  (0x80UL) /*!< DAC0 STATUS: DAC_BUSY (Bitfield-Mask: 0x01)                 */

/* --------------------------------  DAC0_IRQ_ENB  -------------------------------- */
#define DAC0_IRQ_ENB_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC0 IRQ_ENB: FIFO_EMPTY (Bit 0)                            */
#define DAC0_IRQ_ENB_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC0 IRQ_ENB: FIFO_EMPTY (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_ENB_FIFO_FULL_Pos \
  (1UL) /*!< DAC0 IRQ_ENB: FIFO_FULL (Bit 1)                             */
#define DAC0_IRQ_ENB_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC0 IRQ_ENB: FIFO_FULL (Bitfield-Mask: 0x01)               */
#define DAC0_IRQ_ENB_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC0 IRQ_ENB: FIFO_OFLOW (Bit 2)                            */
#define DAC0_IRQ_ENB_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC0 IRQ_ENB: FIFO_OFLOW (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_ENB_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC0 IRQ_ENB: FIFO_UFLOW (Bit 3)                            */
#define DAC0_IRQ_ENB_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC0 IRQ_ENB: FIFO_UFLOW (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_ENB_DAC_DONE_Pos \
  (4UL) /*!< DAC0 IRQ_ENB: DAC_DONE (Bit 4)                              */
#define DAC0_IRQ_ENB_DAC_DONE_Msk \
  (0x10UL) /*!< DAC0 IRQ_ENB: DAC_DONE (Bitfield-Mask: 0x01)                */
#define DAC0_IRQ_ENB_TRIG_ERROR_Pos \
  (5UL) /*!< DAC0 IRQ_ENB: TRIG_ERROR (Bit 5)                            */
#define DAC0_IRQ_ENB_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC0 IRQ_ENB: TRIG_ERROR (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_ENB_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC0 IRQ_ENB: FIFO_DEPTH_TRIG (Bit 6)                       */
#define DAC0_IRQ_ENB_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC0 IRQ_ENB: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)         */

/* --------------------------------  DAC0_IRQ_RAW  -------------------------------- */
#define DAC0_IRQ_RAW_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC0 IRQ_RAW: FIFO_EMPTY (Bit 0)                            */
#define DAC0_IRQ_RAW_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC0 IRQ_RAW: FIFO_EMPTY (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_RAW_FIFO_FULL_Pos \
  (1UL) /*!< DAC0 IRQ_RAW: FIFO_FULL (Bit 1)                             */
#define DAC0_IRQ_RAW_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC0 IRQ_RAW: FIFO_FULL (Bitfield-Mask: 0x01)               */
#define DAC0_IRQ_RAW_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC0 IRQ_RAW: FIFO_OFLOW (Bit 2)                            */
#define DAC0_IRQ_RAW_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC0 IRQ_RAW: FIFO_OFLOW (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_RAW_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC0 IRQ_RAW: FIFO_UFLOW (Bit 3)                            */
#define DAC0_IRQ_RAW_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC0 IRQ_RAW: FIFO_UFLOW (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_RAW_DAC_DONE_Pos \
  (4UL) /*!< DAC0 IRQ_RAW: DAC_DONE (Bit 4)                              */
#define DAC0_IRQ_RAW_DAC_DONE_Msk \
  (0x10UL) /*!< DAC0 IRQ_RAW: DAC_DONE (Bitfield-Mask: 0x01)                */
#define DAC0_IRQ_RAW_TRIG_ERROR_Pos \
  (5UL) /*!< DAC0 IRQ_RAW: TRIG_ERROR (Bit 5)                            */
#define DAC0_IRQ_RAW_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC0 IRQ_RAW: TRIG_ERROR (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_RAW_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC0 IRQ_RAW: FIFO_DEPTH_TRIG (Bit 6)                       */
#define DAC0_IRQ_RAW_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC0 IRQ_RAW: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)         */

/* --------------------------------  DAC0_IRQ_END  -------------------------------- */
#define DAC0_IRQ_END_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC0 IRQ_END: FIFO_EMPTY (Bit 0)                            */
#define DAC0_IRQ_END_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC0 IRQ_END: FIFO_EMPTY (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_END_FIFO_FULL_Pos \
  (1UL) /*!< DAC0 IRQ_END: FIFO_FULL (Bit 1)                             */
#define DAC0_IRQ_END_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC0 IRQ_END: FIFO_FULL (Bitfield-Mask: 0x01)               */
#define DAC0_IRQ_END_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC0 IRQ_END: FIFO_OFLOW (Bit 2)                            */
#define DAC0_IRQ_END_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC0 IRQ_END: FIFO_OFLOW (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_END_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC0 IRQ_END: FIFO_UFLOW (Bit 3)                            */
#define DAC0_IRQ_END_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC0 IRQ_END: FIFO_UFLOW (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_END_DAC_DONE_Pos \
  (4UL) /*!< DAC0 IRQ_END: DAC_DONE (Bit 4)                              */
#define DAC0_IRQ_END_DAC_DONE_Msk \
  (0x10UL) /*!< DAC0 IRQ_END: DAC_DONE (Bitfield-Mask: 0x01)                */
#define DAC0_IRQ_END_TRIG_ERROR_Pos \
  (5UL) /*!< DAC0 IRQ_END: TRIG_ERROR (Bit 5)                            */
#define DAC0_IRQ_END_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC0 IRQ_END: TRIG_ERROR (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_END_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC0 IRQ_END: FIFO_DEPTH_TRIG (Bit 6)                       */
#define DAC0_IRQ_END_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC0 IRQ_END: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)         */

/* --------------------------------  DAC0_IRQ_CLR  -------------------------------- */
#define DAC0_IRQ_CLR_FIFO_OFLOW_Pos \
  (0UL) /*!< DAC0 IRQ_CLR: FIFO_OFLOW (Bit 0)                            */
#define DAC0_IRQ_CLR_FIFO_OFLOW_Msk \
  (0x1UL) /*!< DAC0 IRQ_CLR: FIFO_OFLOW (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_CLR_FIFO_UFLOW_Pos \
  (1UL) /*!< DAC0 IRQ_CLR: FIFO_UFLOW (Bit 1)                            */
#define DAC0_IRQ_CLR_FIFO_UFLOW_Msk \
  (0x2UL) /*!< DAC0 IRQ_CLR: FIFO_UFLOW (Bitfield-Mask: 0x01)              */
#define DAC0_IRQ_CLR_DAC_DONE_Pos \
  (2UL) /*!< DAC0 IRQ_CLR: DAC_DONE (Bit 2)                              */
#define DAC0_IRQ_CLR_DAC_DONE_Msk \
  (0x4UL) /*!< DAC0 IRQ_CLR: DAC_DONE (Bitfield-Mask: 0x01)                */
#define DAC0_IRQ_CLR_TRIG_ERROR_Pos \
  (3UL) /*!< DAC0 IRQ_CLR: TRIG_ERROR (Bit 3)                            */
#define DAC0_IRQ_CLR_TRIG_ERROR_Msk \
  (0x8UL) /*!< DAC0 IRQ_CLR: TRIG_ERROR (Bitfield-Mask: 0x01)              */

/* ------------------------------  DAC0_TXFIFOIRQTRG  ----------------------------- */
#define DAC0_TXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< DAC0 TXFIFOIRQTRG: LEVEL (Bit 0)                            */
#define DAC0_TXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< DAC0 TXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)              */

/* --------------------------------  DAC0_FIFO_CLR  ------------------------------- */
#define DAC0_FIFO_CLR_FIFO_CLR_Pos \
  (0UL) /*!< DAC0 FIFO_CLR: FIFO_CLR (Bit 0)                             */
#define DAC0_FIFO_CLR_FIFO_CLR_Msk \
  (0x1UL) /*!< DAC0 FIFO_CLR: FIFO_CLR (Bitfield-Mask: 0x01)               */

/* ================================================================================ */
/* ================          struct 'DAC1' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  DAC1_CTRL0  --------------------------------- */
#define DAC1_CTRL0_EXT_TRIG_EN_Pos \
  (10UL) /*!< DAC1 CTRL0: EXT_TRIG_EN (Bit 10)                            */
#define DAC1_CTRL0_EXT_TRIG_EN_Msk \
  (0x400UL) /*!< DAC1 CTRL0: EXT_TRIG_EN (Bitfield-Mask: 0x01)               */
#define DAC1_CTRL0_MAN_TRIG_EN_Pos \
  (11UL) /*!< DAC1 CTRL0: MAN_TRIG_EN (Bit 11)                            */
#define DAC1_CTRL0_MAN_TRIG_EN_Msk \
  (0x800UL) /*!< DAC1 CTRL0: MAN_TRIG_EN (Bitfield-Mask: 0x01)               */

/* ---------------------------------  DAC1_CTRL1  --------------------------------- */
#define DAC1_CTRL1_DAC_SETTLING_Pos \
  (5UL) /*!< DAC1 CTRL1: DAC_SETTLING (Bit 5)                            */
#define DAC1_CTRL1_DAC_SETTLING_Msk \
  (0xe0UL) /*!< DAC1 CTRL1: DAC_SETTLING (Bitfield-Mask: 0x07)              */
#define DAC1_CTRL1_DAC_EN_Pos \
  (8UL) /*!< DAC1 CTRL1: DAC_EN (Bit 8)                                  */
#define DAC1_CTRL1_DAC_EN_Msk \
  (0x100UL) /*!< DAC1 CTRL1: DAC_EN (Bitfield-Mask: 0x01)                    */

/* -------------------------------  DAC1_FIFO_DATA  ------------------------------- */
#define DAC1_FIFO_DATA_DATA_Pos \
  (0UL) /*!< DAC1 FIFO_DATA: DATA (Bit 0)                                */
#define DAC1_FIFO_DATA_DATA_Msk \
  (0xfffUL) /*!< DAC1 FIFO_DATA: DATA (Bitfield-Mask: 0xfff)                 */

/* ---------------------------------  DAC1_STATUS  -------------------------------- */
#define DAC1_STATUS_FIFO_ENTRY_CNT_Pos \
  (0UL) /*!< DAC1 STATUS: FIFO_ENTRY_CNT (Bit 0)                         */
#define DAC1_STATUS_FIFO_ENTRY_CNT_Msk \
  (0x3fUL) /*!< DAC1 STATUS: FIFO_ENTRY_CNT (Bitfield-Mask: 0x3f)           */
#define DAC1_STATUS_DAC_BUSY_Pos \
  (7UL) /*!< DAC1 STATUS: DAC_BUSY (Bit 7)                               */
#define DAC1_STATUS_DAC_BUSY_Msk \
  (0x80UL) /*!< DAC1 STATUS: DAC_BUSY (Bitfield-Mask: 0x01)                 */

/* --------------------------------  DAC1_IRQ_ENB  -------------------------------- */
#define DAC1_IRQ_ENB_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC1 IRQ_ENB: FIFO_EMPTY (Bit 0)                            */
#define DAC1_IRQ_ENB_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC1 IRQ_ENB: FIFO_EMPTY (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_ENB_FIFO_FULL_Pos \
  (1UL) /*!< DAC1 IRQ_ENB: FIFO_FULL (Bit 1)                             */
#define DAC1_IRQ_ENB_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC1 IRQ_ENB: FIFO_FULL (Bitfield-Mask: 0x01)               */
#define DAC1_IRQ_ENB_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC1 IRQ_ENB: FIFO_OFLOW (Bit 2)                            */
#define DAC1_IRQ_ENB_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC1 IRQ_ENB: FIFO_OFLOW (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_ENB_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC1 IRQ_ENB: FIFO_UFLOW (Bit 3)                            */
#define DAC1_IRQ_ENB_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC1 IRQ_ENB: FIFO_UFLOW (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_ENB_DAC_DONE_Pos \
  (4UL) /*!< DAC1 IRQ_ENB: DAC_DONE (Bit 4)                              */
#define DAC1_IRQ_ENB_DAC_DONE_Msk \
  (0x10UL) /*!< DAC1 IRQ_ENB: DAC_DONE (Bitfield-Mask: 0x01)                */
#define DAC1_IRQ_ENB_TRIG_ERROR_Pos \
  (5UL) /*!< DAC1 IRQ_ENB: TRIG_ERROR (Bit 5)                            */
#define DAC1_IRQ_ENB_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC1 IRQ_ENB: TRIG_ERROR (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_ENB_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC1 IRQ_ENB: FIFO_DEPTH_TRIG (Bit 6)                       */
#define DAC1_IRQ_ENB_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC1 IRQ_ENB: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)         */

/* --------------------------------  DAC1_IRQ_RAW  -------------------------------- */
#define DAC1_IRQ_RAW_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC1 IRQ_RAW: FIFO_EMPTY (Bit 0)                            */
#define DAC1_IRQ_RAW_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC1 IRQ_RAW: FIFO_EMPTY (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_RAW_FIFO_FULL_Pos \
  (1UL) /*!< DAC1 IRQ_RAW: FIFO_FULL (Bit 1)                             */
#define DAC1_IRQ_RAW_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC1 IRQ_RAW: FIFO_FULL (Bitfield-Mask: 0x01)               */
#define DAC1_IRQ_RAW_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC1 IRQ_RAW: FIFO_OFLOW (Bit 2)                            */
#define DAC1_IRQ_RAW_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC1 IRQ_RAW: FIFO_OFLOW (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_RAW_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC1 IRQ_RAW: FIFO_UFLOW (Bit 3)                            */
#define DAC1_IRQ_RAW_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC1 IRQ_RAW: FIFO_UFLOW (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_RAW_DAC_DONE_Pos \
  (4UL) /*!< DAC1 IRQ_RAW: DAC_DONE (Bit 4)                              */
#define DAC1_IRQ_RAW_DAC_DONE_Msk \
  (0x10UL) /*!< DAC1 IRQ_RAW: DAC_DONE (Bitfield-Mask: 0x01)                */
#define DAC1_IRQ_RAW_TRIG_ERROR_Pos \
  (5UL) /*!< DAC1 IRQ_RAW: TRIG_ERROR (Bit 5)                            */
#define DAC1_IRQ_RAW_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC1 IRQ_RAW: TRIG_ERROR (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_RAW_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC1 IRQ_RAW: FIFO_DEPTH_TRIG (Bit 6)                       */
#define DAC1_IRQ_RAW_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC1 IRQ_RAW: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)         */

/* --------------------------------  DAC1_IRQ_END  -------------------------------- */
#define DAC1_IRQ_END_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC1 IRQ_END: FIFO_EMPTY (Bit 0)                            */
#define DAC1_IRQ_END_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC1 IRQ_END: FIFO_EMPTY (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_END_FIFO_FULL_Pos \
  (1UL) /*!< DAC1 IRQ_END: FIFO_FULL (Bit 1)                             */
#define DAC1_IRQ_END_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC1 IRQ_END: FIFO_FULL (Bitfield-Mask: 0x01)               */
#define DAC1_IRQ_END_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC1 IRQ_END: FIFO_OFLOW (Bit 2)                            */
#define DAC1_IRQ_END_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC1 IRQ_END: FIFO_OFLOW (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_END_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC1 IRQ_END: FIFO_UFLOW (Bit 3)                            */
#define DAC1_IRQ_END_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC1 IRQ_END: FIFO_UFLOW (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_END_DAC_DONE_Pos \
  (4UL) /*!< DAC1 IRQ_END: DAC_DONE (Bit 4)                              */
#define DAC1_IRQ_END_DAC_DONE_Msk \
  (0x10UL) /*!< DAC1 IRQ_END: DAC_DONE (Bitfield-Mask: 0x01)                */
#define DAC1_IRQ_END_TRIG_ERROR_Pos \
  (5UL) /*!< DAC1 IRQ_END: TRIG_ERROR (Bit 5)                            */
#define DAC1_IRQ_END_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC1 IRQ_END: TRIG_ERROR (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_END_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC1 IRQ_END: FIFO_DEPTH_TRIG (Bit 6)                       */
#define DAC1_IRQ_END_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC1 IRQ_END: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)         */

/* --------------------------------  DAC1_IRQ_CLR  -------------------------------- */
#define DAC1_IRQ_CLR_FIFO_OFLOW_Pos \
  (0UL) /*!< DAC1 IRQ_CLR: FIFO_OFLOW (Bit 0)                            */
#define DAC1_IRQ_CLR_FIFO_OFLOW_Msk \
  (0x1UL) /*!< DAC1 IRQ_CLR: FIFO_OFLOW (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_CLR_FIFO_UFLOW_Pos \
  (1UL) /*!< DAC1 IRQ_CLR: FIFO_UFLOW (Bit 1)                            */
#define DAC1_IRQ_CLR_FIFO_UFLOW_Msk \
  (0x2UL) /*!< DAC1 IRQ_CLR: FIFO_UFLOW (Bitfield-Mask: 0x01)              */
#define DAC1_IRQ_CLR_DAC_DONE_Pos \
  (2UL) /*!< DAC1 IRQ_CLR: DAC_DONE (Bit 2)                              */
#define DAC1_IRQ_CLR_DAC_DONE_Msk \
  (0x4UL) /*!< DAC1 IRQ_CLR: DAC_DONE (Bitfield-Mask: 0x01)                */
#define DAC1_IRQ_CLR_TRIG_ERROR_Pos \
  (3UL) /*!< DAC1 IRQ_CLR: TRIG_ERROR (Bit 3)                            */
#define DAC1_IRQ_CLR_TRIG_ERROR_Msk \
  (0x8UL) /*!< DAC1 IRQ_CLR: TRIG_ERROR (Bitfield-Mask: 0x01)              */

/* ------------------------------  DAC1_TXFIFOIRQTRG  ----------------------------- */
#define DAC1_TXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< DAC1 TXFIFOIRQTRG: LEVEL (Bit 0)                            */
#define DAC1_TXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< DAC1 TXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)              */

/* --------------------------------  DAC1_FIFO_CLR  ------------------------------- */
#define DAC1_FIFO_CLR_FIFO_CLR_Pos \
  (0UL) /*!< DAC1 FIFO_CLR: FIFO_CLR (Bit 0)                             */
#define DAC1_FIFO_CLR_FIFO_CLR_Msk \
  (0x1UL) /*!< DAC1 FIFO_CLR: FIFO_CLR (Bitfield-Mask: 0x01)               */

/* ================================================================================ */
/* ================           Group 'SPW' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  SPW_CTRL  ---------------------------------- */
#define SPW_CTRL_LD_Pos (0UL)    /*!< SPW CTRL: LD (Bit 0)                                        */
#define SPW_CTRL_LD_Msk (0x1UL)  /*!< SPW CTRL: LD (Bitfield-Mask: 0x01)  */
#define SPW_CTRL_LS_Pos (1UL)    /*!< SPW CTRL: LS (Bit 1)                                        */
#define SPW_CTRL_LS_Msk (0x2UL)  /*!< SPW CTRL: LS (Bitfield-Mask: 0x01)  */
#define SPW_CTRL_AS_Pos (2UL)    /*!< SPW CTRL: AS (Bit 2)                                        */
#define SPW_CTRL_AS_Msk (0x4UL)  /*!< SPW CTRL: AS (Bitfield-Mask: 0x01)  */
#define SPW_CTRL_IE_Pos (3UL)    /*!< SPW CTRL: IE (Bit 3)                                        */
#define SPW_CTRL_IE_Msk (0x8UL)  /*!< SPW CTRL: IE (Bitfield-Mask: 0x01)  */
#define SPW_CTRL_TI_Pos (4UL)    /*!< SPW CTRL: TI (Bit 4)                                        */
#define SPW_CTRL_TI_Msk (0x10UL) /*!< SPW CTRL: TI (Bitfield-Mask: 0x01) */
#define SPW_CTRL_PM_Pos (5UL)    /*!< SPW CTRL: PM (Bit 5)                                        */
#define SPW_CTRL_PM_Msk (0x20UL) /*!< SPW CTRL: PM (Bitfield-Mask: 0x01) */
#define SPW_CTRL_RS_Pos (6UL)    /*!< SPW CTRL: RS (Bit 6)                                        */
#define SPW_CTRL_RS_Msk (0x40UL) /*!< SPW CTRL: RS (Bitfield-Mask: 0x01) */
#define SPW_CTRL_TQ_Pos (8UL)    /*!< SPW CTRL: TQ (Bit 8)                                        */
#define SPW_CTRL_TQ_Msk \
  (0x100UL)                   /*!< SPW CTRL: TQ (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_LI_Pos (9UL) /*!< SPW CTRL: LI (Bit 9)                                        */
#define SPW_CTRL_LI_Msk \
  (0x200UL)                    /*!< SPW CTRL: LI (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_TT_Pos (10UL) /*!< SPW CTRL: TT (Bit 10)                                       */
#define SPW_CTRL_TT_Msk \
  (0x400UL)                    /*!< SPW CTRL: TT (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_TR_Pos (11UL) /*!< SPW CTRL: TR (Bit 11)                                       */
#define SPW_CTRL_TR_Msk \
  (0x800UL)                    /*!< SPW CTRL: TR (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_TF_Pos (12UL) /*!< SPW CTRL: TF (Bit 12)                                       */
#define SPW_CTRL_TF_Msk \
  (0x1000UL)                   /*!< SPW CTRL: TF (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_TL_Pos (13UL) /*!< SPW CTRL: TL (Bit 13)                                       */
#define SPW_CTRL_TL_Msk \
  (0x2000UL)                   /*!< SPW CTRL: TL (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_PE_Pos (15UL) /*!< SPW CTRL: PE (Bit 15)                                       */
#define SPW_CTRL_PE_Msk \
  (0x8000UL)                   /*!< SPW CTRL: PE (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_RE_Pos (16UL) /*!< SPW CTRL: RE (Bit 16)                                       */
#define SPW_CTRL_RE_Msk \
  (0x10000UL)                  /*!< SPW CTRL: RE (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_RD_Pos (17UL) /*!< SPW CTRL: RD (Bit 17)                                       */
#define SPW_CTRL_RD_Msk \
  (0x20000UL)                    /*!< SPW CTRL: RD (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_PNPA_Pos (18UL) /*!< SPW CTRL: PNPA (Bit 18) */
#define SPW_CTRL_PNPA_Msk \
  (0xc0000UL)                  /*!< SPW CTRL: PNPA (Bitfield-Mask: 0x03)                        */
#define SPW_CTRL_NP_Pos (20UL) /*!< SPW CTRL: NP (Bit 20)                                       */
#define SPW_CTRL_NP_Msk \
  (0x100000UL)                 /*!< SPW CTRL: NP (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_PS_Pos (21UL) /*!< SPW CTRL: PS (Bit 21)                                       */
#define SPW_CTRL_PS_Msk \
  (0x200000UL)                 /*!< SPW CTRL: PS (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_LE_Pos (22UL) /*!< SPW CTRL: LE (Bit 22)                                       */
#define SPW_CTRL_LE_Msk \
  (0x400000UL)                 /*!< SPW CTRL: LE (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_ID_Pos (24UL) /*!< SPW CTRL: ID (Bit 24)                                       */
#define SPW_CTRL_ID_Msk \
  (0x1000000UL)                /*!< SPW CTRL: ID (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_CC_Pos (25UL) /*!< SPW CTRL: CC (Bit 25)                                       */
#define SPW_CTRL_CC_Msk \
  (0x2000000UL)                /*!< SPW CTRL: CC (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_PO_Pos (26UL) /*!< SPW CTRL: PO (Bit 26)                                       */
#define SPW_CTRL_PO_Msk \
  (0x4000000UL)                 /*!< SPW CTRL: PO (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_NCH_Pos (27UL) /*!< SPW CTRL: NCH (Bit 27) */
#define SPW_CTRL_NCH_Msk \
  (0x18000000UL)               /*!< SPW CTRL: NCH (Bitfield-Mask: 0x03)                         */
#define SPW_CTRL_RC_Pos (29UL) /*!< SPW CTRL: RC (Bit 29)                                       */
#define SPW_CTRL_RC_Msk \
  (0x20000000UL)               /*!< SPW CTRL: RC (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_RX_Pos (30UL) /*!< SPW CTRL: RX (Bit 30)                                       */
#define SPW_CTRL_RX_Msk \
  (0x40000000UL)               /*!< SPW CTRL: RX (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_RA_Pos (31UL) /*!< SPW CTRL: RA (Bit 31)                                       */
#define SPW_CTRL_RA_Msk \
  (0x80000000UL) /*!< SPW CTRL: RA (Bitfield-Mask: 0x01)                          */

/* -----------------------------------  SPW_STS  ---------------------------------- */
#define SPW_STS_TO_Pos (0UL)     /*!< SPW STS: TO (Bit 0)                                         */
#define SPW_STS_TO_Msk (0x1UL)   /*!< SPW STS: TO (Bitfield-Mask: 0x01)                           */
#define SPW_STS_CE_Pos (1UL)     /*!< SPW STS: CE (Bit 1)                                         */
#define SPW_STS_CE_Msk (0x2UL)   /*!< SPW STS: CE (Bitfield-Mask: 0x01)                           */
#define SPW_STS_ER_Pos (2UL)     /*!< SPW STS: ER (Bit 2)                                         */
#define SPW_STS_ER_Msk (0x4UL)   /*!< SPW STS: ER (Bitfield-Mask: 0x01)                           */
#define SPW_STS_DE_Pos (3UL)     /*!< SPW STS: DE (Bit 3)                                         */
#define SPW_STS_DE_Msk (0x8UL)   /*!< SPW STS: DE (Bitfield-Mask: 0x01)                           */
#define SPW_STS_PE_Pos (4UL)     /*!< SPW STS: PE (Bit 4)                                         */
#define SPW_STS_PE_Msk (0x10UL)  /*!< SPW STS: PE (Bitfield-Mask: 0x01)  */
#define SPW_STS_WE_Pos (6UL)     /*!< SPW STS: WE (Bit 6)                                         */
#define SPW_STS_WE_Msk (0x40UL)  /*!< SPW STS: WE (Bitfield-Mask: 0x01)  */
#define SPW_STS_IA_Pos (7UL)     /*!< SPW STS: IA (Bit 7)                                         */
#define SPW_STS_IA_Msk (0x80UL)  /*!< SPW STS: IA (Bitfield-Mask: 0x01)  */
#define SPW_STS_EE_Pos (8UL)     /*!< SPW STS: EE (Bit 8)                                         */
#define SPW_STS_EE_Msk (0x100UL) /*!< SPW STS: EE (Bitfield-Mask: 0x01) */
#define SPW_STS_AP_Pos (9UL)     /*!< SPW STS: AP (Bit 9)                                         */
#define SPW_STS_AP_Msk (0x200UL) /*!< SPW STS: AP (Bitfield-Mask: 0x01) */
#define SPW_STS_LS_Pos (21UL)    /*!< SPW STS: LS (Bit 21)                                        */
#define SPW_STS_LS_Msk \
  (0xe00000UL)                  /*!< SPW STS: LS (Bitfield-Mask: 0x07)                           */
#define SPW_STS_NTXD_Pos (24UL) /*!< SPW STS: NTXD (Bit 24) */
#define SPW_STS_NTXD_Msk \
  (0x3000000UL)                 /*!< SPW STS: NTXD (Bitfield-Mask: 0x03)                         */
#define SPW_STS_NRXD_Pos (26UL) /*!< SPW STS: NRXD (Bit 26) */
#define SPW_STS_NRXD_Msk \
  (0xc000000UL) /*!< SPW STS: NRXD (Bitfield-Mask: 0x03)                         */

/* ---------------------------------  SPW_DEFADDR  -------------------------------- */
#define SPW_DEFADDR_DEFADDR_Pos \
  (0UL) /*!< SPW DEFADDR: DEFADDR (Bit 0)                                */
#define SPW_DEFADDR_DEFADDR_Msk \
  (0xffUL) /*!< SPW DEFADDR: DEFADDR (Bitfield-Mask: 0xff)                  */
#define SPW_DEFADDR_DEFMASK_Pos \
  (8UL) /*!< SPW DEFADDR: DEFMASK (Bit 8)                                */
#define SPW_DEFADDR_DEFMASK_Msk \
  (0xff00UL) /*!< SPW DEFADDR: DEFMASK (Bitfield-Mask: 0xff)                  */

/* ---------------------------------  SPW_CLKDIV  --------------------------------- */
#define SPW_CLKDIV_CLKDIVRUN_Pos \
  (0UL) /*!< SPW CLKDIV: CLKDIVRUN (Bit 0)                               */
#define SPW_CLKDIV_CLKDIVRUN_Msk \
  (0xffUL) /*!< SPW CLKDIV: CLKDIVRUN (Bitfield-Mask: 0xff)                 */
#define SPW_CLKDIV_CLKDIVSTART_Pos \
  (8UL) /*!< SPW CLKDIV: CLKDIVSTART (Bit 8)                             */
#define SPW_CLKDIV_CLKDIVSTART_Msk \
  (0xff00UL) /*!< SPW CLKDIV: CLKDIVSTART (Bitfield-Mask: 0xff)               */

/* ----------------------------------  SPW_DKEY  ---------------------------------- */
#define SPW_DKEY_DESTKEY_Pos \
  (0UL) /*!< SPW DKEY: DESTKEY (Bit 0)                                   */
#define SPW_DKEY_DESTKEY_Msk \
  (0xffUL) /*!< SPW DKEY: DESTKEY (Bitfield-Mask: 0xff)                     */

/* -----------------------------------  SPW_TC  ----------------------------------- */
#define SPW_TC_TIMECNT_Pos (0UL) /*!< SPW TC: TIMECNT (Bit 0) */
#define SPW_TC_TIMECNT_Msk \
  (0x3fUL) /*!< SPW TC: TIMECNT (Bitfield-Mask: 0x3f)                       */
#define SPW_TC_TIRQ_END_Pos \
  (6UL) /*!< SPW TC: TIRQ_END (Bit 6)                                    */
#define SPW_TC_TIRQ_END_Msk \
  (0xc0UL) /*!< SPW TC: TIRQ_END (Bitfield-Mask: 0x03)                      */

/* -----------------------------------  SPW_TDR  ---------------------------------- */
#define SPW_TDR_TIMER64_Pos \
  (0UL) /*!< SPW TDR: TIMER64 (Bit 0)                                    */
#define SPW_TDR_TIMER64_Msk \
  (0xfffUL) /*!< SPW TDR: TIMER64 (Bitfield-Mask: 0xfff)                     */
#define SPW_TDR_DISCONNECT_Pos \
  (12UL) /*!< SPW TDR: DISCONNECT (Bit 12)                                */
#define SPW_TDR_DISCONNECT_Msk \
  (0x3ff000UL) /*!< SPW TDR: DISCONNECT (Bitfield-Mask: 0x3ff)                  */

/* --------------------------------  SPW_DMACTRL0  -------------------------------- */
#define SPW_DMACTRL0_TE_Pos \
  (0UL) /*!< SPW DMACTRL0: TE (Bit 0)                                    */
#define SPW_DMACTRL0_TE_Msk \
  (0x1UL) /*!< SPW DMACTRL0: TE (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RE_Pos \
  (1UL) /*!< SPW DMACTRL0: RE (Bit 1)                                    */
#define SPW_DMACTRL0_RE_Msk \
  (0x2UL) /*!< SPW DMACTRL0: RE (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TI_Pos \
  (2UL) /*!< SPW DMACTRL0: TI (Bit 2)                                    */
#define SPW_DMACTRL0_TI_Msk \
  (0x4UL) /*!< SPW DMACTRL0: TI (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RI_Pos \
  (3UL) /*!< SPW DMACTRL0: RI (Bit 3)                                    */
#define SPW_DMACTRL0_RI_Msk \
  (0x8UL) /*!< SPW DMACTRL0: RI (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_AI_Pos \
  (4UL) /*!< SPW DMACTRL0: AI (Bit 4)                                    */
#define SPW_DMACTRL0_AI_Msk \
  (0x10UL) /*!< SPW DMACTRL0: AI (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_PS_Pos \
  (5UL) /*!< SPW DMACTRL0: PS (Bit 5)                                    */
#define SPW_DMACTRL0_PS_Msk \
  (0x20UL) /*!< SPW DMACTRL0: PS (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_PR_Pos \
  (6UL) /*!< SPW DMACTRL0: PR (Bit 6)                                    */
#define SPW_DMACTRL0_PR_Msk \
  (0x40UL) /*!< SPW DMACTRL0: PR (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TA_Pos \
  (7UL) /*!< SPW DMACTRL0: TA (Bit 7)                                    */
#define SPW_DMACTRL0_TA_Msk \
  (0x80UL) /*!< SPW DMACTRL0: TA (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RA_Pos \
  (8UL) /*!< SPW DMACTRL0: RA (Bit 8)                                    */
#define SPW_DMACTRL0_RA_Msk \
  (0x100UL) /*!< SPW DMACTRL0: RA (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_AT_Pos \
  (9UL) /*!< SPW DMACTRL0: AT (Bit 9)                                    */
#define SPW_DMACTRL0_AT_Msk \
  (0x200UL) /*!< SPW DMACTRL0: AT (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RX_Pos \
  (10UL) /*!< SPW DMACTRL0: RX (Bit 10)                                   */
#define SPW_DMACTRL0_RX_Msk \
  (0x400UL) /*!< SPW DMACTRL0: RX (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RD_Pos \
  (11UL) /*!< SPW DMACTRL0: RD (Bit 11)                                   */
#define SPW_DMACTRL0_RD_Msk \
  (0x800UL) /*!< SPW DMACTRL0: RD (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_NS_Pos \
  (12UL) /*!< SPW DMACTRL0: NS (Bit 12)                                   */
#define SPW_DMACTRL0_NS_Msk \
  (0x1000UL) /*!< SPW DMACTRL0: NS (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_EN_Pos \
  (13UL) /*!< SPW DMACTRL0: EN (Bit 13)                                   */
#define SPW_DMACTRL0_EN_Msk \
  (0x2000UL) /*!< SPW DMACTRL0: EN (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_SA_Pos \
  (14UL) /*!< SPW DMACTRL0: SA (Bit 14)                                   */
#define SPW_DMACTRL0_SA_Msk \
  (0x4000UL) /*!< SPW DMACTRL0: SA (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_SP_Pos \
  (15UL) /*!< SPW DMACTRL0: SP (Bit 15)                                   */
#define SPW_DMACTRL0_SP_Msk \
  (0x8000UL) /*!< SPW DMACTRL0: SP (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_LE_Pos \
  (16UL) /*!< SPW DMACTRL0: LE (Bit 16)                                   */
#define SPW_DMACTRL0_LE_Msk \
  (0x10000UL) /*!< SPW DMACTRL0: LE (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TL_Pos \
  (17UL) /*!< SPW DMACTRL0: TL (Bit 17)                                   */
#define SPW_DMACTRL0_TL_Msk \
  (0x20000UL) /*!< SPW DMACTRL0: TL (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TP_Pos \
  (18UL) /*!< SPW DMACTRL0: TP (Bit 18)                                   */
#define SPW_DMACTRL0_TP_Msk \
  (0x40000UL) /*!< SPW DMACTRL0: TP (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RP_Pos \
  (19UL) /*!< SPW DMACTRL0: RP (Bit 19)                                   */
#define SPW_DMACTRL0_RP_Msk \
  (0x80000UL) /*!< SPW DMACTRL0: RP (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_IT_Pos \
  (20UL) /*!< SPW DMACTRL0: IT (Bit 20)                                   */
#define SPW_DMACTRL0_IT_Msk \
  (0x100000UL) /*!< SPW DMACTRL0: IT (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_IE_Pos \
  (21UL) /*!< SPW DMACTRL0: IE (Bit 21)                                   */
#define SPW_DMACTRL0_IE_Msk \
  (0x200000UL) /*!< SPW DMACTRL0: IE (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TR_Pos \
  (22UL) /*!< SPW DMACTRL0: TR (Bit 22)                                   */
#define SPW_DMACTRL0_TR_Msk \
  (0x400000UL) /*!< SPW DMACTRL0: TR (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_EP_Pos \
  (23UL) /*!< SPW DMACTRL0: EP (Bit 23)                                   */
#define SPW_DMACTRL0_EP_Msk \
  (0x800000UL) /*!< SPW DMACTRL0: EP (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_INTNUM_Pos \
  (26UL) /*!< SPW DMACTRL0: INTNUM (Bit 26)                               */
#define SPW_DMACTRL0_INTNUM_Msk \
  (0xfc000000UL) /*!< SPW DMACTRL0: INTNUM (Bitfield-Mask: 0x3f)                  */

/* -------------------------------  SPW_DMAMAXLEN0  ------------------------------- */
#define SPW_DMAMAXLEN0_RXMAXLEN_Pos \
  (2UL) /*!< SPW DMAMAXLEN0: RXMAXLEN (Bit 2)                            */
#define SPW_DMAMAXLEN0_RXMAXLEN_Msk \
  (0x1fffffcUL) /*!< SPW DMAMAXLEN0: RXMAXLEN (Bitfield-Mask: 0x7fffff)          */

/* -------------------------------  SPW_DMATXDESC0  ------------------------------- */
#define SPW_DMATXDESC0_DESCSEL_Pos \
  (4UL) /*!< SPW DMATXDESC0: DESCSEL (Bit 4)                             */
#define SPW_DMATXDESC0_DESCSEL_Msk \
  (0x3f0UL) /*!< SPW DMATXDESC0: DESCSEL (Bitfield-Mask: 0x3f)               */
#define SPW_DMATXDESC0_DESCBASEADDR_Pos \
  (10UL) /*!< SPW DMATXDESC0: DESCBASEADDR (Bit 10)                       */
#define SPW_DMATXDESC0_DESCBASEADDR_Msk \
  (0xfffffc00UL) /*!< SPW DMATXDESC0: DESCBASEADDR (Bitfield-Mask: 0x3fffff)      */

/* -------------------------------  SPW_DMARXDESC0  ------------------------------- */
#define SPW_DMARXDESC0_DESCSEL_Pos \
  (3UL) /*!< SPW DMARXDESC0: DESCSEL (Bit 3)                             */
#define SPW_DMARXDESC0_DESCSEL_Msk \
  (0x3f8UL) /*!< SPW DMARXDESC0: DESCSEL (Bitfield-Mask: 0x7f)               */
#define SPW_DMARXDESC0_DESCBASEADDR_Pos \
  (10UL) /*!< SPW DMARXDESC0: DESCBASEADDR (Bit 10)                       */
#define SPW_DMARXDESC0_DESCBASEADDR_Msk \
  (0xfffffc00UL) /*!< SPW DMARXDESC0: DESCBASEADDR (Bitfield-Mask: 0x3fffff)      */

/* --------------------------------  SPW_DMAADDR0  -------------------------------- */
#define SPW_DMAADDR0_ADDR_Pos \
  (0UL) /*!< SPW DMAADDR0: ADDR (Bit 0)                                  */
#define SPW_DMAADDR0_ADDR_Msk \
  (0xffUL) /*!< SPW DMAADDR0: ADDR (Bitfield-Mask: 0xff)                    */
#define SPW_DMAADDR0_MASK_Pos \
  (8UL) /*!< SPW DMAADDR0: MASK (Bit 8)                                  */
#define SPW_DMAADDR0_MASK_Msk \
  (0xff00UL) /*!< SPW DMAADDR0: MASK (Bitfield-Mask: 0xff)                    */

/* ================================================================================ */
/* ================          struct 'SPW' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  SPW_CTRL  ---------------------------------- */
#define SPW_CTRL_LD_Pos (0UL)    /*!< SPW CTRL: LD (Bit 0)                                        */
#define SPW_CTRL_LD_Msk (0x1UL)  /*!< SPW CTRL: LD (Bitfield-Mask: 0x01)  */
#define SPW_CTRL_LS_Pos (1UL)    /*!< SPW CTRL: LS (Bit 1)                                        */
#define SPW_CTRL_LS_Msk (0x2UL)  /*!< SPW CTRL: LS (Bitfield-Mask: 0x01)  */
#define SPW_CTRL_AS_Pos (2UL)    /*!< SPW CTRL: AS (Bit 2)                                        */
#define SPW_CTRL_AS_Msk (0x4UL)  /*!< SPW CTRL: AS (Bitfield-Mask: 0x01)  */
#define SPW_CTRL_IE_Pos (3UL)    /*!< SPW CTRL: IE (Bit 3)                                        */
#define SPW_CTRL_IE_Msk (0x8UL)  /*!< SPW CTRL: IE (Bitfield-Mask: 0x01)  */
#define SPW_CTRL_TI_Pos (4UL)    /*!< SPW CTRL: TI (Bit 4)                                        */
#define SPW_CTRL_TI_Msk (0x10UL) /*!< SPW CTRL: TI (Bitfield-Mask: 0x01) */
#define SPW_CTRL_PM_Pos (5UL)    /*!< SPW CTRL: PM (Bit 5)                                        */
#define SPW_CTRL_PM_Msk (0x20UL) /*!< SPW CTRL: PM (Bitfield-Mask: 0x01) */
#define SPW_CTRL_RS_Pos (6UL)    /*!< SPW CTRL: RS (Bit 6)                                        */
#define SPW_CTRL_RS_Msk (0x40UL) /*!< SPW CTRL: RS (Bitfield-Mask: 0x01) */
#define SPW_CTRL_TQ_Pos (8UL)    /*!< SPW CTRL: TQ (Bit 8)                                        */
#define SPW_CTRL_TQ_Msk \
  (0x100UL)                   /*!< SPW CTRL: TQ (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_LI_Pos (9UL) /*!< SPW CTRL: LI (Bit 9)                                        */
#define SPW_CTRL_LI_Msk \
  (0x200UL)                    /*!< SPW CTRL: LI (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_TT_Pos (10UL) /*!< SPW CTRL: TT (Bit 10)                                       */
#define SPW_CTRL_TT_Msk \
  (0x400UL)                    /*!< SPW CTRL: TT (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_TR_Pos (11UL) /*!< SPW CTRL: TR (Bit 11)                                       */
#define SPW_CTRL_TR_Msk \
  (0x800UL)                    /*!< SPW CTRL: TR (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_TF_Pos (12UL) /*!< SPW CTRL: TF (Bit 12)                                       */
#define SPW_CTRL_TF_Msk \
  (0x1000UL)                   /*!< SPW CTRL: TF (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_TL_Pos (13UL) /*!< SPW CTRL: TL (Bit 13)                                       */
#define SPW_CTRL_TL_Msk \
  (0x2000UL)                   /*!< SPW CTRL: TL (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_PE_Pos (15UL) /*!< SPW CTRL: PE (Bit 15)                                       */
#define SPW_CTRL_PE_Msk \
  (0x8000UL)                   /*!< SPW CTRL: PE (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_RE_Pos (16UL) /*!< SPW CTRL: RE (Bit 16)                                       */
#define SPW_CTRL_RE_Msk \
  (0x10000UL)                  /*!< SPW CTRL: RE (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_RD_Pos (17UL) /*!< SPW CTRL: RD (Bit 17)                                       */
#define SPW_CTRL_RD_Msk \
  (0x20000UL)                    /*!< SPW CTRL: RD (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_PNPA_Pos (18UL) /*!< SPW CTRL: PNPA (Bit 18) */
#define SPW_CTRL_PNPA_Msk \
  (0xc0000UL)                  /*!< SPW CTRL: PNPA (Bitfield-Mask: 0x03)                        */
#define SPW_CTRL_NP_Pos (20UL) /*!< SPW CTRL: NP (Bit 20)                                       */
#define SPW_CTRL_NP_Msk \
  (0x100000UL)                 /*!< SPW CTRL: NP (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_PS_Pos (21UL) /*!< SPW CTRL: PS (Bit 21)                                       */
#define SPW_CTRL_PS_Msk \
  (0x200000UL)                 /*!< SPW CTRL: PS (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_LE_Pos (22UL) /*!< SPW CTRL: LE (Bit 22)                                       */
#define SPW_CTRL_LE_Msk \
  (0x400000UL)                 /*!< SPW CTRL: LE (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_ID_Pos (24UL) /*!< SPW CTRL: ID (Bit 24)                                       */
#define SPW_CTRL_ID_Msk \
  (0x1000000UL)                /*!< SPW CTRL: ID (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_CC_Pos (25UL) /*!< SPW CTRL: CC (Bit 25)                                       */
#define SPW_CTRL_CC_Msk \
  (0x2000000UL)                /*!< SPW CTRL: CC (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_PO_Pos (26UL) /*!< SPW CTRL: PO (Bit 26)                                       */
#define SPW_CTRL_PO_Msk \
  (0x4000000UL)                 /*!< SPW CTRL: PO (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_NCH_Pos (27UL) /*!< SPW CTRL: NCH (Bit 27) */
#define SPW_CTRL_NCH_Msk \
  (0x18000000UL)               /*!< SPW CTRL: NCH (Bitfield-Mask: 0x03)                         */
#define SPW_CTRL_RC_Pos (29UL) /*!< SPW CTRL: RC (Bit 29)                                       */
#define SPW_CTRL_RC_Msk \
  (0x20000000UL)               /*!< SPW CTRL: RC (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_RX_Pos (30UL) /*!< SPW CTRL: RX (Bit 30)                                       */
#define SPW_CTRL_RX_Msk \
  (0x40000000UL)               /*!< SPW CTRL: RX (Bitfield-Mask: 0x01)                          */
#define SPW_CTRL_RA_Pos (31UL) /*!< SPW CTRL: RA (Bit 31)                                       */
#define SPW_CTRL_RA_Msk \
  (0x80000000UL) /*!< SPW CTRL: RA (Bitfield-Mask: 0x01)                          */

/* -----------------------------------  SPW_STS  ---------------------------------- */
#define SPW_STS_TO_Pos (0UL)     /*!< SPW STS: TO (Bit 0)                                         */
#define SPW_STS_TO_Msk (0x1UL)   /*!< SPW STS: TO (Bitfield-Mask: 0x01)                           */
#define SPW_STS_CE_Pos (1UL)     /*!< SPW STS: CE (Bit 1)                                         */
#define SPW_STS_CE_Msk (0x2UL)   /*!< SPW STS: CE (Bitfield-Mask: 0x01)                           */
#define SPW_STS_ER_Pos (2UL)     /*!< SPW STS: ER (Bit 2)                                         */
#define SPW_STS_ER_Msk (0x4UL)   /*!< SPW STS: ER (Bitfield-Mask: 0x01)                           */
#define SPW_STS_DE_Pos (3UL)     /*!< SPW STS: DE (Bit 3)                                         */
#define SPW_STS_DE_Msk (0x8UL)   /*!< SPW STS: DE (Bitfield-Mask: 0x01)                           */
#define SPW_STS_PE_Pos (4UL)     /*!< SPW STS: PE (Bit 4)                                         */
#define SPW_STS_PE_Msk (0x10UL)  /*!< SPW STS: PE (Bitfield-Mask: 0x01)  */
#define SPW_STS_WE_Pos (6UL)     /*!< SPW STS: WE (Bit 6)                                         */
#define SPW_STS_WE_Msk (0x40UL)  /*!< SPW STS: WE (Bitfield-Mask: 0x01)  */
#define SPW_STS_IA_Pos (7UL)     /*!< SPW STS: IA (Bit 7)                                         */
#define SPW_STS_IA_Msk (0x80UL)  /*!< SPW STS: IA (Bitfield-Mask: 0x01)  */
#define SPW_STS_EE_Pos (8UL)     /*!< SPW STS: EE (Bit 8)                                         */
#define SPW_STS_EE_Msk (0x100UL) /*!< SPW STS: EE (Bitfield-Mask: 0x01) */
#define SPW_STS_AP_Pos (9UL)     /*!< SPW STS: AP (Bit 9)                                         */
#define SPW_STS_AP_Msk (0x200UL) /*!< SPW STS: AP (Bitfield-Mask: 0x01) */
#define SPW_STS_LS_Pos (21UL)    /*!< SPW STS: LS (Bit 21)                                        */
#define SPW_STS_LS_Msk \
  (0xe00000UL)                  /*!< SPW STS: LS (Bitfield-Mask: 0x07)                           */
#define SPW_STS_NTXD_Pos (24UL) /*!< SPW STS: NTXD (Bit 24) */
#define SPW_STS_NTXD_Msk \
  (0x3000000UL)                 /*!< SPW STS: NTXD (Bitfield-Mask: 0x03)                         */
#define SPW_STS_NRXD_Pos (26UL) /*!< SPW STS: NRXD (Bit 26) */
#define SPW_STS_NRXD_Msk \
  (0xc000000UL) /*!< SPW STS: NRXD (Bitfield-Mask: 0x03)                         */

/* ---------------------------------  SPW_DEFADDR  -------------------------------- */
#define SPW_DEFADDR_DEFADDR_Pos \
  (0UL) /*!< SPW DEFADDR: DEFADDR (Bit 0)                                */
#define SPW_DEFADDR_DEFADDR_Msk \
  (0xffUL) /*!< SPW DEFADDR: DEFADDR (Bitfield-Mask: 0xff)                  */
#define SPW_DEFADDR_DEFMASK_Pos \
  (8UL) /*!< SPW DEFADDR: DEFMASK (Bit 8)                                */
#define SPW_DEFADDR_DEFMASK_Msk \
  (0xff00UL) /*!< SPW DEFADDR: DEFMASK (Bitfield-Mask: 0xff)                  */

/* ---------------------------------  SPW_CLKDIV  --------------------------------- */
#define SPW_CLKDIV_CLKDIVRUN_Pos \
  (0UL) /*!< SPW CLKDIV: CLKDIVRUN (Bit 0)                               */
#define SPW_CLKDIV_CLKDIVRUN_Msk \
  (0xffUL) /*!< SPW CLKDIV: CLKDIVRUN (Bitfield-Mask: 0xff)                 */
#define SPW_CLKDIV_CLKDIVSTART_Pos \
  (8UL) /*!< SPW CLKDIV: CLKDIVSTART (Bit 8)                             */
#define SPW_CLKDIV_CLKDIVSTART_Msk \
  (0xff00UL) /*!< SPW CLKDIV: CLKDIVSTART (Bitfield-Mask: 0xff)               */

/* ----------------------------------  SPW_DKEY  ---------------------------------- */
#define SPW_DKEY_DESTKEY_Pos \
  (0UL) /*!< SPW DKEY: DESTKEY (Bit 0)                                   */
#define SPW_DKEY_DESTKEY_Msk \
  (0xffUL) /*!< SPW DKEY: DESTKEY (Bitfield-Mask: 0xff)                     */

/* -----------------------------------  SPW_TC  ----------------------------------- */
#define SPW_TC_TIMECNT_Pos (0UL) /*!< SPW TC: TIMECNT (Bit 0) */
#define SPW_TC_TIMECNT_Msk \
  (0x3fUL) /*!< SPW TC: TIMECNT (Bitfield-Mask: 0x3f)                       */
#define SPW_TC_TIRQ_END_Pos \
  (6UL) /*!< SPW TC: TIRQ_END (Bit 6)                                    */
#define SPW_TC_TIRQ_END_Msk \
  (0xc0UL) /*!< SPW TC: TIRQ_END (Bitfield-Mask: 0x03)                      */

/* -----------------------------------  SPW_TDR  ---------------------------------- */
#define SPW_TDR_TIMER64_Pos \
  (0UL) /*!< SPW TDR: TIMER64 (Bit 0)                                    */
#define SPW_TDR_TIMER64_Msk \
  (0xfffUL) /*!< SPW TDR: TIMER64 (Bitfield-Mask: 0xfff)                     */
#define SPW_TDR_DISCONNECT_Pos \
  (12UL) /*!< SPW TDR: DISCONNECT (Bit 12)                                */
#define SPW_TDR_DISCONNECT_Msk \
  (0x3ff000UL) /*!< SPW TDR: DISCONNECT (Bitfield-Mask: 0x3ff)                  */

/* --------------------------------  SPW_DMACTRL0  -------------------------------- */
#define SPW_DMACTRL0_TE_Pos \
  (0UL) /*!< SPW DMACTRL0: TE (Bit 0)                                    */
#define SPW_DMACTRL0_TE_Msk \
  (0x1UL) /*!< SPW DMACTRL0: TE (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RE_Pos \
  (1UL) /*!< SPW DMACTRL0: RE (Bit 1)                                    */
#define SPW_DMACTRL0_RE_Msk \
  (0x2UL) /*!< SPW DMACTRL0: RE (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TI_Pos \
  (2UL) /*!< SPW DMACTRL0: TI (Bit 2)                                    */
#define SPW_DMACTRL0_TI_Msk \
  (0x4UL) /*!< SPW DMACTRL0: TI (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RI_Pos \
  (3UL) /*!< SPW DMACTRL0: RI (Bit 3)                                    */
#define SPW_DMACTRL0_RI_Msk \
  (0x8UL) /*!< SPW DMACTRL0: RI (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_AI_Pos \
  (4UL) /*!< SPW DMACTRL0: AI (Bit 4)                                    */
#define SPW_DMACTRL0_AI_Msk \
  (0x10UL) /*!< SPW DMACTRL0: AI (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_PS_Pos \
  (5UL) /*!< SPW DMACTRL0: PS (Bit 5)                                    */
#define SPW_DMACTRL0_PS_Msk \
  (0x20UL) /*!< SPW DMACTRL0: PS (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_PR_Pos \
  (6UL) /*!< SPW DMACTRL0: PR (Bit 6)                                    */
#define SPW_DMACTRL0_PR_Msk \
  (0x40UL) /*!< SPW DMACTRL0: PR (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TA_Pos \
  (7UL) /*!< SPW DMACTRL0: TA (Bit 7)                                    */
#define SPW_DMACTRL0_TA_Msk \
  (0x80UL) /*!< SPW DMACTRL0: TA (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RA_Pos \
  (8UL) /*!< SPW DMACTRL0: RA (Bit 8)                                    */
#define SPW_DMACTRL0_RA_Msk \
  (0x100UL) /*!< SPW DMACTRL0: RA (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_AT_Pos \
  (9UL) /*!< SPW DMACTRL0: AT (Bit 9)                                    */
#define SPW_DMACTRL0_AT_Msk \
  (0x200UL) /*!< SPW DMACTRL0: AT (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RX_Pos \
  (10UL) /*!< SPW DMACTRL0: RX (Bit 10)                                   */
#define SPW_DMACTRL0_RX_Msk \
  (0x400UL) /*!< SPW DMACTRL0: RX (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RD_Pos \
  (11UL) /*!< SPW DMACTRL0: RD (Bit 11)                                   */
#define SPW_DMACTRL0_RD_Msk \
  (0x800UL) /*!< SPW DMACTRL0: RD (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_NS_Pos \
  (12UL) /*!< SPW DMACTRL0: NS (Bit 12)                                   */
#define SPW_DMACTRL0_NS_Msk \
  (0x1000UL) /*!< SPW DMACTRL0: NS (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_EN_Pos \
  (13UL) /*!< SPW DMACTRL0: EN (Bit 13)                                   */
#define SPW_DMACTRL0_EN_Msk \
  (0x2000UL) /*!< SPW DMACTRL0: EN (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_SA_Pos \
  (14UL) /*!< SPW DMACTRL0: SA (Bit 14)                                   */
#define SPW_DMACTRL0_SA_Msk \
  (0x4000UL) /*!< SPW DMACTRL0: SA (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_SP_Pos \
  (15UL) /*!< SPW DMACTRL0: SP (Bit 15)                                   */
#define SPW_DMACTRL0_SP_Msk \
  (0x8000UL) /*!< SPW DMACTRL0: SP (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_LE_Pos \
  (16UL) /*!< SPW DMACTRL0: LE (Bit 16)                                   */
#define SPW_DMACTRL0_LE_Msk \
  (0x10000UL) /*!< SPW DMACTRL0: LE (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TL_Pos \
  (17UL) /*!< SPW DMACTRL0: TL (Bit 17)                                   */
#define SPW_DMACTRL0_TL_Msk \
  (0x20000UL) /*!< SPW DMACTRL0: TL (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TP_Pos \
  (18UL) /*!< SPW DMACTRL0: TP (Bit 18)                                   */
#define SPW_DMACTRL0_TP_Msk \
  (0x40000UL) /*!< SPW DMACTRL0: TP (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_RP_Pos \
  (19UL) /*!< SPW DMACTRL0: RP (Bit 19)                                   */
#define SPW_DMACTRL0_RP_Msk \
  (0x80000UL) /*!< SPW DMACTRL0: RP (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_IT_Pos \
  (20UL) /*!< SPW DMACTRL0: IT (Bit 20)                                   */
#define SPW_DMACTRL0_IT_Msk \
  (0x100000UL) /*!< SPW DMACTRL0: IT (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_IE_Pos \
  (21UL) /*!< SPW DMACTRL0: IE (Bit 21)                                   */
#define SPW_DMACTRL0_IE_Msk \
  (0x200000UL) /*!< SPW DMACTRL0: IE (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_TR_Pos \
  (22UL) /*!< SPW DMACTRL0: TR (Bit 22)                                   */
#define SPW_DMACTRL0_TR_Msk \
  (0x400000UL) /*!< SPW DMACTRL0: TR (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_EP_Pos \
  (23UL) /*!< SPW DMACTRL0: EP (Bit 23)                                   */
#define SPW_DMACTRL0_EP_Msk \
  (0x800000UL) /*!< SPW DMACTRL0: EP (Bitfield-Mask: 0x01)                      */
#define SPW_DMACTRL0_INTNUM_Pos \
  (26UL) /*!< SPW DMACTRL0: INTNUM (Bit 26)                               */
#define SPW_DMACTRL0_INTNUM_Msk \
  (0xfc000000UL) /*!< SPW DMACTRL0: INTNUM (Bitfield-Mask: 0x3f)                  */

/* -------------------------------  SPW_DMAMAXLEN0  ------------------------------- */
#define SPW_DMAMAXLEN0_RXMAXLEN_Pos \
  (2UL) /*!< SPW DMAMAXLEN0: RXMAXLEN (Bit 2)                            */
#define SPW_DMAMAXLEN0_RXMAXLEN_Msk \
  (0x1fffffcUL) /*!< SPW DMAMAXLEN0: RXMAXLEN (Bitfield-Mask: 0x7fffff)          */

/* -------------------------------  SPW_DMATXDESC0  ------------------------------- */
#define SPW_DMATXDESC0_DESCSEL_Pos \
  (4UL) /*!< SPW DMATXDESC0: DESCSEL (Bit 4)                             */
#define SPW_DMATXDESC0_DESCSEL_Msk \
  (0x3f0UL) /*!< SPW DMATXDESC0: DESCSEL (Bitfield-Mask: 0x3f)               */
#define SPW_DMATXDESC0_DESCBASEADDR_Pos \
  (10UL) /*!< SPW DMATXDESC0: DESCBASEADDR (Bit 10)                       */
#define SPW_DMATXDESC0_DESCBASEADDR_Msk \
  (0xfffffc00UL) /*!< SPW DMATXDESC0: DESCBASEADDR (Bitfield-Mask: 0x3fffff)      */

/* -------------------------------  SPW_DMARXDESC0  ------------------------------- */
#define SPW_DMARXDESC0_DESCSEL_Pos \
  (3UL) /*!< SPW DMARXDESC0: DESCSEL (Bit 3)                             */
#define SPW_DMARXDESC0_DESCSEL_Msk \
  (0x3f8UL) /*!< SPW DMARXDESC0: DESCSEL (Bitfield-Mask: 0x7f)               */
#define SPW_DMARXDESC0_DESCBASEADDR_Pos \
  (10UL) /*!< SPW DMARXDESC0: DESCBASEADDR (Bit 10)                       */
#define SPW_DMARXDESC0_DESCBASEADDR_Msk \
  (0xfffffc00UL) /*!< SPW DMARXDESC0: DESCBASEADDR (Bitfield-Mask: 0x3fffff)      */

/* --------------------------------  SPW_DMAADDR0  -------------------------------- */
#define SPW_DMAADDR0_ADDR_Pos \
  (0UL) /*!< SPW DMAADDR0: ADDR (Bit 0)                                  */
#define SPW_DMAADDR0_ADDR_Msk \
  (0xffUL) /*!< SPW DMAADDR0: ADDR (Bitfield-Mask: 0xff)                    */
#define SPW_DMAADDR0_MASK_Pos \
  (8UL) /*!< SPW DMAADDR0: MASK (Bit 8)                                  */
#define SPW_DMAADDR0_MASK_Msk \
  (0xff00UL) /*!< SPW DMAADDR0: MASK (Bitfield-Mask: 0xff)                    */

/* ================================================================================ */
/* ================           Group 'IRQ' Position & Mask          ================ */
/* ================================================================================ */

/* ---------------------------------  IRQ_DMASEL0  -------------------------------- */
#define IRQ_DMASEL0_DMASEL_Pos \
  (0UL) /*!< IRQ DMASEL0: DMASEL (Bit 0)                                 */
#define IRQ_DMASEL0_DMASEL_Msk \
  (0x7fUL) /*!< IRQ DMASEL0: DMASEL (Bitfield-Mask: 0x7f)                   */

/* ---------------------------------  IRQ_DMASEL1  -------------------------------- */
#define IRQ_DMASEL1_DMASEL_Pos \
  (0UL) /*!< IRQ DMASEL1: DMASEL (Bit 0)                                 */
#define IRQ_DMASEL1_DMASEL_Msk \
  (0x7fUL) /*!< IRQ DMASEL1: DMASEL (Bitfield-Mask: 0x7f)                   */

/* ---------------------------------  IRQ_DMASEL2  -------------------------------- */
#define IRQ_DMASEL2_DMASEL_Pos \
  (0UL) /*!< IRQ DMASEL2: DMASEL (Bit 0)                                 */
#define IRQ_DMASEL2_DMASEL_Msk \
  (0x7fUL) /*!< IRQ DMASEL2: DMASEL (Bitfield-Mask: 0x7f)                   */

/* ---------------------------------  IRQ_DMASEL3  -------------------------------- */
#define IRQ_DMASEL3_DMASEL_Pos \
  (0UL) /*!< IRQ DMASEL3: DMASEL (Bit 0)                                 */
#define IRQ_DMASEL3_DMASEL_Msk \
  (0x7fUL) /*!< IRQ DMASEL3: DMASEL (Bitfield-Mask: 0x7f)                   */

/* --------------------------------  IRQ_DMATTSEL  -------------------------------- */
#define IRQ_DMATTSEL_DMATTSEL_Pos \
  (0UL) /*!< IRQ DMATTSEL: DMATTSEL (Bit 0)                              */
#define IRQ_DMATTSEL_DMATTSEL_Msk \
  (0xfUL) /*!< IRQ DMATTSEL: DMATTSEL (Bitfield-Mask: 0x0f)                */

/* ---------------------------------  IRQ_ADCSEL  --------------------------------- */
#define IRQ_ADCSEL_ADCSEL_Pos \
  (0UL) /*!< IRQ ADCSEL: ADCSEL (Bit 0)                                  */
#define IRQ_ADCSEL_ADCSEL_Msk \
  (0x1fUL) /*!< IRQ ADCSEL: ADCSEL (Bitfield-Mask: 0x1f)                    */

/* ---------------------------------  IRQ_DACSEL0  -------------------------------- */
#define IRQ_DACSEL0_DACSEL_Pos \
  (0UL) /*!< IRQ DACSEL0: DACSEL (Bit 0)                                 */
#define IRQ_DACSEL0_DACSEL_Msk \
  (0x1fUL) /*!< IRQ DACSEL0: DACSEL (Bitfield-Mask: 0x1f)                   */

/* ---------------------------------  IRQ_DACSEL1  -------------------------------- */
#define IRQ_DACSEL1_DACSEL_Pos \
  (0UL) /*!< IRQ DACSEL1: DACSEL (Bit 0)                                 */
#define IRQ_DACSEL1_DACSEL_Msk \
  (0x1fUL) /*!< IRQ DACSEL1: DACSEL (Bitfield-Mask: 0x1f)                   */

/* --------------------------------  IRQ_IRQ_OUT0  -------------------------------- */
#define IRQ_IRQ_OUT0_IRQ_OUT0_Pos \
  (0UL) /*!< IRQ IRQ_OUT0: IRQ_OUT0 (Bit 0)                              */
#define IRQ_IRQ_OUT0_IRQ_OUT0_Msk \
  (0xffffffffUL) /*!< IRQ IRQ_OUT0: IRQ_OUT0 (Bitfield-Mask: 0xffffffff)          */

/* --------------------------------  IRQ_IRQ_OUT1  -------------------------------- */
#define IRQ_IRQ_OUT1_IRQ_OUT1_Pos \
  (0UL) /*!< IRQ IRQ_OUT1: IRQ_OUT1 (Bit 0)                              */
#define IRQ_IRQ_OUT1_IRQ_OUT1_Msk \
  (0xffffffffUL) /*!< IRQ IRQ_OUT1: IRQ_OUT1 (Bitfield-Mask: 0xffffffff)          */

/* --------------------------------  IRQ_IRQ_OUT2  -------------------------------- */
#define IRQ_IRQ_OUT2_IRQ_OUT2_Pos \
  (0UL) /*!< IRQ IRQ_OUT2: IRQ_OUT2 (Bit 0)                              */
#define IRQ_IRQ_OUT2_IRQ_OUT2_Msk \
  (0xffffffffUL) /*!< IRQ IRQ_OUT2: IRQ_OUT2 (Bitfield-Mask: 0xffffffff)          */

/* --------------------------------  IRQ_IRQ_OUT3  -------------------------------- */
#define IRQ_IRQ_OUT3_IRQ_OUT3_Pos \
  (0UL) /*!< IRQ IRQ_OUT3: IRQ_OUT3 (Bit 0)                              */
#define IRQ_IRQ_OUT3_IRQ_OUT3_Msk \
  (0xffffffffUL) /*!< IRQ IRQ_OUT3: IRQ_OUT3 (Bitfield-Mask: 0xffffffff)          */

/* --------------------------------  IRQ_IRQ_OUT4  -------------------------------- */
#define IRQ_IRQ_OUT4_IRQ_OUT4_Pos \
  (0UL) /*!< IRQ IRQ_OUT4: IRQ_OUT4 (Bit 0)                              */
#define IRQ_IRQ_OUT4_IRQ_OUT4_Msk \
  (0xffffffffUL) /*!< IRQ IRQ_OUT4: IRQ_OUT4 (Bitfield-Mask: 0xffffffff)          */

/* --------------------------------  IRQ_IRQ_OUT5  -------------------------------- */
#define IRQ_IRQ_OUT5_IRQ_OUT5_Pos \
  (0UL) /*!< IRQ IRQ_OUT5: IRQ_OUT5 (Bit 0)                              */
#define IRQ_IRQ_OUT5_IRQ_OUT5_Msk \
  (0xfffffUL) /*!< IRQ IRQ_OUT5: IRQ_OUT5 (Bitfield-Mask: 0xfffff)             */

/* ================================================================================ */
/* ================       struct 'IRQ_ROUTER' Position & Mask      ================ */
/* ================================================================================ */

/* -----------------------------  IRQ_ROUTER_DMASEL0  ----------------------------- */
#define IRQ_ROUTER_DMASEL0_DMASEL_Pos \
  (0UL) /*!< IRQ_ROUTER DMASEL0: DMASEL (Bit 0)                          */
#define IRQ_ROUTER_DMASEL0_DMASEL_Msk \
  (0x7fUL) /*!< IRQ_ROUTER DMASEL0: DMASEL (Bitfield-Mask: 0x7f)            */

/* -----------------------------  IRQ_ROUTER_DMASEL1  ----------------------------- */
#define IRQ_ROUTER_DMASEL1_DMASEL_Pos \
  (0UL) /*!< IRQ_ROUTER DMASEL1: DMASEL (Bit 0)                          */
#define IRQ_ROUTER_DMASEL1_DMASEL_Msk \
  (0x7fUL) /*!< IRQ_ROUTER DMASEL1: DMASEL (Bitfield-Mask: 0x7f)            */

/* -----------------------------  IRQ_ROUTER_DMASEL2  ----------------------------- */
#define IRQ_ROUTER_DMASEL2_DMASEL_Pos \
  (0UL) /*!< IRQ_ROUTER DMASEL2: DMASEL (Bit 0)                          */
#define IRQ_ROUTER_DMASEL2_DMASEL_Msk \
  (0x7fUL) /*!< IRQ_ROUTER DMASEL2: DMASEL (Bitfield-Mask: 0x7f)            */

/* -----------------------------  IRQ_ROUTER_DMASEL3  ----------------------------- */
#define IRQ_ROUTER_DMASEL3_DMASEL_Pos \
  (0UL) /*!< IRQ_ROUTER DMASEL3: DMASEL (Bit 0)                          */
#define IRQ_ROUTER_DMASEL3_DMASEL_Msk \
  (0x7fUL) /*!< IRQ_ROUTER DMASEL3: DMASEL (Bitfield-Mask: 0x7f)            */

/* -----------------------------  IRQ_ROUTER_DMATTSEL  ---------------------------- */
#define IRQ_ROUTER_DMATTSEL_DMATTSEL_Pos \
  (0UL) /*!< IRQ_ROUTER DMATTSEL: DMATTSEL (Bit 0)                       */
#define IRQ_ROUTER_DMATTSEL_DMATTSEL_Msk \
  (0xfUL) /*!< IRQ_ROUTER DMATTSEL: DMATTSEL (Bitfield-Mask: 0x0f)         */

/* ------------------------------  IRQ_ROUTER_ADCSEL  ----------------------------- */
#define IRQ_ROUTER_ADCSEL_ADCSEL_Pos \
  (0UL) /*!< IRQ_ROUTER ADCSEL: ADCSEL (Bit 0)                           */
#define IRQ_ROUTER_ADCSEL_ADCSEL_Msk \
  (0x1fUL) /*!< IRQ_ROUTER ADCSEL: ADCSEL (Bitfield-Mask: 0x1f)             */

/* -----------------------------  IRQ_ROUTER_DACSEL0  ----------------------------- */
#define IRQ_ROUTER_DACSEL0_DACSEL_Pos \
  (0UL) /*!< IRQ_ROUTER DACSEL0: DACSEL (Bit 0)                          */
#define IRQ_ROUTER_DACSEL0_DACSEL_Msk \
  (0x1fUL) /*!< IRQ_ROUTER DACSEL0: DACSEL (Bitfield-Mask: 0x1f)            */

/* -----------------------------  IRQ_ROUTER_DACSEL1  ----------------------------- */
#define IRQ_ROUTER_DACSEL1_DACSEL_Pos \
  (0UL) /*!< IRQ_ROUTER DACSEL1: DACSEL (Bit 0)                          */
#define IRQ_ROUTER_DACSEL1_DACSEL_Msk \
  (0x1fUL) /*!< IRQ_ROUTER DACSEL1: DACSEL (Bitfield-Mask: 0x1f)            */

/* -----------------------------  IRQ_ROUTER_IRQ_OUT0  ---------------------------- */
#define IRQ_ROUTER_IRQ_OUT0_IRQ_OUT0_Pos \
  (0UL) /*!< IRQ_ROUTER IRQ_OUT0: IRQ_OUT0 (Bit 0)                       */
#define IRQ_ROUTER_IRQ_OUT0_IRQ_OUT0_Msk \
  (0xffffffffUL) /*!< IRQ_ROUTER IRQ_OUT0: IRQ_OUT0 (Bitfield-Mask: 0xffffffff)   */

/* -----------------------------  IRQ_ROUTER_IRQ_OUT1  ---------------------------- */
#define IRQ_ROUTER_IRQ_OUT1_IRQ_OUT1_Pos \
  (0UL) /*!< IRQ_ROUTER IRQ_OUT1: IRQ_OUT1 (Bit 0)                       */
#define IRQ_ROUTER_IRQ_OUT1_IRQ_OUT1_Msk \
  (0xffffffffUL) /*!< IRQ_ROUTER IRQ_OUT1: IRQ_OUT1 (Bitfield-Mask: 0xffffffff)   */

/* -----------------------------  IRQ_ROUTER_IRQ_OUT2  ---------------------------- */
#define IRQ_ROUTER_IRQ_OUT2_IRQ_OUT2_Pos \
  (0UL) /*!< IRQ_ROUTER IRQ_OUT2: IRQ_OUT2 (Bit 0)                       */
#define IRQ_ROUTER_IRQ_OUT2_IRQ_OUT2_Msk \
  (0xffffffffUL) /*!< IRQ_ROUTER IRQ_OUT2: IRQ_OUT2 (Bitfield-Mask: 0xffffffff)   */

/* -----------------------------  IRQ_ROUTER_IRQ_OUT3  ---------------------------- */
#define IRQ_ROUTER_IRQ_OUT3_IRQ_OUT3_Pos \
  (0UL) /*!< IRQ_ROUTER IRQ_OUT3: IRQ_OUT3 (Bit 0)                       */
#define IRQ_ROUTER_IRQ_OUT3_IRQ_OUT3_Msk \
  (0xffffffffUL) /*!< IRQ_ROUTER IRQ_OUT3: IRQ_OUT3 (Bitfield-Mask: 0xffffffff)   */

/* -----------------------------  IRQ_ROUTER_IRQ_OUT4  ---------------------------- */
#define IRQ_ROUTER_IRQ_OUT4_IRQ_OUT4_Pos \
  (0UL) /*!< IRQ_ROUTER IRQ_OUT4: IRQ_OUT4 (Bit 0)                       */
#define IRQ_ROUTER_IRQ_OUT4_IRQ_OUT4_Msk \
  (0xffffffffUL) /*!< IRQ_ROUTER IRQ_OUT4: IRQ_OUT4 (Bitfield-Mask: 0xffffffff)   */

/* -----------------------------  IRQ_ROUTER_IRQ_OUT5  ---------------------------- */
#define IRQ_ROUTER_IRQ_OUT5_IRQ_OUT5_Pos \
  (0UL) /*!< IRQ_ROUTER IRQ_OUT5: IRQ_OUT5 (Bit 0)                       */
#define IRQ_ROUTER_IRQ_OUT5_IRQ_OUT5_Msk \
  (0xfffffUL) /*!< IRQ_ROUTER IRQ_OUT5: IRQ_OUT5 (Bitfield-Mask: 0xfffff)      */

/* ================================================================================ */
/* ================          Group 'WDOG' Position & Mask          ================ */
/* ================================================================================ */

/* --------------------------------  WDOG_WDOGLOAD  ------------------------------- */
#define WDOG_WDOGLOAD_CNT_Pos \
  (0UL) /*!< WDOG WDOGLOAD: CNT (Bit 0)                                  */
#define WDOG_WDOGLOAD_CNT_Msk \
  (0xffffffffUL) /*!< WDOG WDOGLOAD: CNT (Bitfield-Mask: 0xffffffff)              */

/* -------------------------------  WDOG_WDOGVALUE  ------------------------------- */
#define WDOG_WDOGVALUE_CNT_Pos \
  (0UL) /*!< WDOG WDOGVALUE: CNT (Bit 0)                                 */
#define WDOG_WDOGVALUE_CNT_Msk \
  (0xffffffffUL) /*!< WDOG WDOGVALUE: CNT (Bitfield-Mask: 0xffffffff)             */

/* ------------------------------  WDOG_WDOGCONTROL  ------------------------------ */
#define WDOG_WDOGCONTROL_INTEN_Pos \
  (0UL) /*!< WDOG WDOGCONTROL: INTEN (Bit 0)                             */
#define WDOG_WDOGCONTROL_INTEN_Msk \
  (0x1UL) /*!< WDOG WDOGCONTROL: INTEN (Bitfield-Mask: 0x01)               */
#define WDOG_WDOGCONTROL_RESEN_Pos \
  (1UL) /*!< WDOG WDOGCONTROL: RESEN (Bit 1)                             */
#define WDOG_WDOGCONTROL_RESEN_Msk \
  (0x2UL) /*!< WDOG WDOGCONTROL: RESEN (Bitfield-Mask: 0x01)               */

/* -------------------------------  WDOG_WDOGINTCLR  ------------------------------ */
#define WDOG_WDOGINTCLR_CLEAR_Pos \
  (0UL) /*!< WDOG WDOGINTCLR: CLEAR (Bit 0)                              */
#define WDOG_WDOGINTCLR_CLEAR_Msk \
  (0xffffffffUL) /*!< WDOG WDOGINTCLR: CLEAR (Bitfield-Mask: 0xffffffff)          */

/* --------------------------------  WDOG_WDOGRIS  -------------------------------- */
#define WDOG_WDOGRIS_INTERRUPT_Pos \
  (0UL) /*!< WDOG WDOGRIS: INTERRUPT (Bit 0)                             */
#define WDOG_WDOGRIS_INTERRUPT_Msk \
  (0x1UL) /*!< WDOG WDOGRIS: INTERRUPT (Bitfield-Mask: 0x01)               */

/* --------------------------------  WDOG_WDOGMIS  -------------------------------- */
#define WDOG_WDOGMIS_INTERRUPT_Pos \
  (0UL) /*!< WDOG WDOGMIS: INTERRUPT (Bit 0)                             */
#define WDOG_WDOGMIS_INTERRUPT_Msk \
  (0x1UL) /*!< WDOG WDOGMIS: INTERRUPT (Bitfield-Mask: 0x01)               */

/* --------------------------------  WDOG_WDOGLOCK  ------------------------------- */
#define WDOG_WDOGLOCK_REG_WR_EN_Pos \
  (0UL) /*!< WDOG WDOGLOCK: REG_WR_EN (Bit 0)                            */
#define WDOG_WDOGLOCK_REG_WR_EN_Msk \
  (0xffffffffUL) /*!< WDOG WDOGLOCK: REG_WR_EN (Bitfield-Mask: 0xffffffff)        */

/* --------------------------------  WDOG_WDOGITCR  ------------------------------- */
#define WDOG_WDOGITCR_TEST_MODE_EN_Pos \
  (0UL) /*!< WDOG WDOGITCR: TEST_MODE_EN (Bit 0)                         */
#define WDOG_WDOGITCR_TEST_MODE_EN_Msk \
  (0x1UL) /*!< WDOG WDOGITCR: TEST_MODE_EN (Bitfield-Mask: 0x01)           */

/* --------------------------------  WDOG_WDOGITOP  ------------------------------- */
#define WDOG_WDOGITOP_WDOGRES_Pos \
  (0UL) /*!< WDOG WDOGITOP: WDOGRES (Bit 0)                              */
#define WDOG_WDOGITOP_WDOGRES_Msk \
  (0x1UL) /*!< WDOG WDOGITOP: WDOGRES (Bitfield-Mask: 0x01)                */
#define WDOG_WDOGITOP_WDOGINT_Pos \
  (1UL) /*!< WDOG WDOGITOP: WDOGINT (Bit 1)                              */
#define WDOG_WDOGITOP_WDOGINT_Msk \
  (0x2UL) /*!< WDOG WDOGITOP: WDOGINT (Bitfield-Mask: 0x01)                */

/* -----------------------------  WDOG_WDOGPERIPHID0  ----------------------------- */
#define WDOG_WDOGPERIPHID0_PERIPHID_Pos \
  (0UL) /*!< WDOG WDOGPERIPHID0: PERIPHID (Bit 0)                        */
#define WDOG_WDOGPERIPHID0_PERIPHID_Msk \
  (0xffUL) /*!< WDOG WDOGPERIPHID0: PERIPHID (Bitfield-Mask: 0xff)          */

/* -----------------------------  WDOG_WDOGPERIPHID1  ----------------------------- */
#define WDOG_WDOGPERIPHID1_PERIPHID_Pos \
  (0UL) /*!< WDOG WDOGPERIPHID1: PERIPHID (Bit 0)                        */
#define WDOG_WDOGPERIPHID1_PERIPHID_Msk \
  (0xffUL) /*!< WDOG WDOGPERIPHID1: PERIPHID (Bitfield-Mask: 0xff)          */

/* -----------------------------  WDOG_WDOGPERIPHID2  ----------------------------- */
#define WDOG_WDOGPERIPHID2_PERIPHID_Pos \
  (0UL) /*!< WDOG WDOGPERIPHID2: PERIPHID (Bit 0)                        */
#define WDOG_WDOGPERIPHID2_PERIPHID_Msk \
  (0xffUL) /*!< WDOG WDOGPERIPHID2: PERIPHID (Bitfield-Mask: 0xff)          */

/* -----------------------------  WDOG_WDOGPERIPHID3  ----------------------------- */
#define WDOG_WDOGPERIPHID3_PERIPHID_Pos \
  (0UL) /*!< WDOG WDOGPERIPHID3: PERIPHID (Bit 0)                        */
#define WDOG_WDOGPERIPHID3_PERIPHID_Msk \
  (0xffUL) /*!< WDOG WDOGPERIPHID3: PERIPHID (Bitfield-Mask: 0xff)          */

/* ------------------------------  WDOG_WDOGPCELLID0  ----------------------------- */
#define WDOG_WDOGPCELLID0_PCELLID_Pos \
  (0UL) /*!< WDOG WDOGPCELLID0: PCELLID (Bit 0)                          */
#define WDOG_WDOGPCELLID0_PCELLID_Msk \
  (0xffUL) /*!< WDOG WDOGPCELLID0: PCELLID (Bitfield-Mask: 0xff)            */

/* ------------------------------  WDOG_WDOGPCELLID1  ----------------------------- */
#define WDOG_WDOGPCELLID1_PCELLID_Pos \
  (0UL) /*!< WDOG WDOGPCELLID1: PCELLID (Bit 0)                          */
#define WDOG_WDOGPCELLID1_PCELLID_Msk \
  (0xffUL) /*!< WDOG WDOGPCELLID1: PCELLID (Bitfield-Mask: 0xff)            */

/* ------------------------------  WDOG_WDOGPCELLID2  ----------------------------- */
#define WDOG_WDOGPCELLID2_PCELLID_Pos \
  (0UL) /*!< WDOG WDOGPCELLID2: PCELLID (Bit 0)                          */
#define WDOG_WDOGPCELLID2_PCELLID_Msk \
  (0xffUL) /*!< WDOG WDOGPCELLID2: PCELLID (Bitfield-Mask: 0xff)            */

/* ------------------------------  WDOG_WDOGPCELLID3  ----------------------------- */
#define WDOG_WDOGPCELLID3_PCELLID_Pos \
  (0UL) /*!< WDOG WDOGPCELLID3: PCELLID (Bit 0)                          */
#define WDOG_WDOGPCELLID3_PCELLID_Msk \
  (0xffUL) /*!< WDOG WDOGPCELLID3: PCELLID (Bitfield-Mask: 0xff)            */

/* ================================================================================ */
/* ================       struct 'WATCH_DOG' Position & Mask       ================ */
/* ================================================================================ */

/* -----------------------------  WATCH_DOG_WDOGLOAD  ----------------------------- */
#define WATCH_DOG_WDOGLOAD_CNT_Pos \
  (0UL) /*!< WATCH_DOG WDOGLOAD: CNT (Bit 0)                             */
#define WATCH_DOG_WDOGLOAD_CNT_Msk \
  (0xffffffffUL) /*!< WATCH_DOG WDOGLOAD: CNT (Bitfield-Mask: 0xffffffff)         */

/* -----------------------------  WATCH_DOG_WDOGVALUE  ---------------------------- */
#define WATCH_DOG_WDOGVALUE_CNT_Pos \
  (0UL) /*!< WATCH_DOG WDOGVALUE: CNT (Bit 0)                            */
#define WATCH_DOG_WDOGVALUE_CNT_Msk \
  (0xffffffffUL) /*!< WATCH_DOG WDOGVALUE: CNT (Bitfield-Mask: 0xffffffff)        */

/* ----------------------------  WATCH_DOG_WDOGCONTROL  --------------------------- */
#define WATCH_DOG_WDOGCONTROL_INTEN_Pos \
  (0UL) /*!< WATCH_DOG WDOGCONTROL: INTEN (Bit 0)                        */
#define WATCH_DOG_WDOGCONTROL_INTEN_Msk \
  (0x1UL) /*!< WATCH_DOG WDOGCONTROL: INTEN (Bitfield-Mask: 0x01)          */
#define WATCH_DOG_WDOGCONTROL_RESEN_Pos \
  (1UL) /*!< WATCH_DOG WDOGCONTROL: RESEN (Bit 1)                        */
#define WATCH_DOG_WDOGCONTROL_RESEN_Msk \
  (0x2UL) /*!< WATCH_DOG WDOGCONTROL: RESEN (Bitfield-Mask: 0x01)          */

/* ----------------------------  WATCH_DOG_WDOGINTCLR  ---------------------------- */
#define WATCH_DOG_WDOGINTCLR_CLEAR_Pos \
  (0UL) /*!< WATCH_DOG WDOGINTCLR: CLEAR (Bit 0)                         */
#define WATCH_DOG_WDOGINTCLR_CLEAR_Msk \
  (0xffffffffUL) /*!< WATCH_DOG WDOGINTCLR: CLEAR (Bitfield-Mask: 0xffffffff)     */

/* ------------------------------  WATCH_DOG_WDOGRIS  ----------------------------- */
#define WATCH_DOG_WDOGRIS_INTERRUPT_Pos \
  (0UL) /*!< WATCH_DOG WDOGRIS: INTERRUPT (Bit 0)                        */
#define WATCH_DOG_WDOGRIS_INTERRUPT_Msk \
  (0x1UL) /*!< WATCH_DOG WDOGRIS: INTERRUPT (Bitfield-Mask: 0x01)          */

/* ------------------------------  WATCH_DOG_WDOGMIS  ----------------------------- */
#define WATCH_DOG_WDOGMIS_INTERRUPT_Pos \
  (0UL) /*!< WATCH_DOG WDOGMIS: INTERRUPT (Bit 0)                        */
#define WATCH_DOG_WDOGMIS_INTERRUPT_Msk \
  (0x1UL) /*!< WATCH_DOG WDOGMIS: INTERRUPT (Bitfield-Mask: 0x01)          */

/* -----------------------------  WATCH_DOG_WDOGLOCK  ----------------------------- */
#define WATCH_DOG_WDOGLOCK_REG_WR_EN_Pos \
  (0UL) /*!< WATCH_DOG WDOGLOCK: REG_WR_EN (Bit 0)                       */
#define WATCH_DOG_WDOGLOCK_REG_WR_EN_Msk \
  (0xffffffffUL) /*!< WATCH_DOG WDOGLOCK: REG_WR_EN (Bitfield-Mask: 0xffffffff)   */

/* -----------------------------  WATCH_DOG_WDOGITCR  ----------------------------- */
#define WATCH_DOG_WDOGITCR_TEST_MODE_EN_Pos \
  (0UL) /*!< WATCH_DOG WDOGITCR: TEST_MODE_EN (Bit 0)                    */
#define WATCH_DOG_WDOGITCR_TEST_MODE_EN_Msk \
  (0x1UL) /*!< WATCH_DOG WDOGITCR: TEST_MODE_EN (Bitfield-Mask: 0x01)      */

/* -----------------------------  WATCH_DOG_WDOGITOP  ----------------------------- */
#define WATCH_DOG_WDOGITOP_WDOGRES_Pos \
  (0UL) /*!< WATCH_DOG WDOGITOP: WDOGRES (Bit 0)                         */
#define WATCH_DOG_WDOGITOP_WDOGRES_Msk \
  (0x1UL) /*!< WATCH_DOG WDOGITOP: WDOGRES (Bitfield-Mask: 0x01)           */
#define WATCH_DOG_WDOGITOP_WDOGINT_Pos \
  (1UL) /*!< WATCH_DOG WDOGITOP: WDOGINT (Bit 1)                         */
#define WATCH_DOG_WDOGITOP_WDOGINT_Msk \
  (0x2UL) /*!< WATCH_DOG WDOGITOP: WDOGINT (Bitfield-Mask: 0x01)           */

/* ---------------------------  WATCH_DOG_WDOGPERIPHID0  -------------------------- */
#define WATCH_DOG_WDOGPERIPHID0_PERIPHID_Pos \
  (0UL) /*!< WATCH_DOG WDOGPERIPHID0: PERIPHID (Bit 0)                   */
#define WATCH_DOG_WDOGPERIPHID0_PERIPHID_Msk \
  (0xffUL) /*!< WATCH_DOG WDOGPERIPHID0: PERIPHID (Bitfield-Mask: 0xff)     */

/* ---------------------------  WATCH_DOG_WDOGPERIPHID1  -------------------------- */
#define WATCH_DOG_WDOGPERIPHID1_PERIPHID_Pos \
  (0UL) /*!< WATCH_DOG WDOGPERIPHID1: PERIPHID (Bit 0)                   */
#define WATCH_DOG_WDOGPERIPHID1_PERIPHID_Msk \
  (0xffUL) /*!< WATCH_DOG WDOGPERIPHID1: PERIPHID (Bitfield-Mask: 0xff)     */

/* ---------------------------  WATCH_DOG_WDOGPERIPHID2  -------------------------- */
#define WATCH_DOG_WDOGPERIPHID2_PERIPHID_Pos \
  (0UL) /*!< WATCH_DOG WDOGPERIPHID2: PERIPHID (Bit 0)                   */
#define WATCH_DOG_WDOGPERIPHID2_PERIPHID_Msk \
  (0xffUL) /*!< WATCH_DOG WDOGPERIPHID2: PERIPHID (Bitfield-Mask: 0xff)     */

/* ---------------------------  WATCH_DOG_WDOGPERIPHID3  -------------------------- */
#define WATCH_DOG_WDOGPERIPHID3_PERIPHID_Pos \
  (0UL) /*!< WATCH_DOG WDOGPERIPHID3: PERIPHID (Bit 0)                   */
#define WATCH_DOG_WDOGPERIPHID3_PERIPHID_Msk \
  (0xffUL) /*!< WATCH_DOG WDOGPERIPHID3: PERIPHID (Bitfield-Mask: 0xff)     */

/* ---------------------------  WATCH_DOG_WDOGPCELLID0  --------------------------- */
#define WATCH_DOG_WDOGPCELLID0_PCELLID_Pos \
  (0UL) /*!< WATCH_DOG WDOGPCELLID0: PCELLID (Bit 0)                     */
#define WATCH_DOG_WDOGPCELLID0_PCELLID_Msk \
  (0xffUL) /*!< WATCH_DOG WDOGPCELLID0: PCELLID (Bitfield-Mask: 0xff)       */

/* ---------------------------  WATCH_DOG_WDOGPCELLID1  --------------------------- */
#define WATCH_DOG_WDOGPCELLID1_PCELLID_Pos \
  (0UL) /*!< WATCH_DOG WDOGPCELLID1: PCELLID (Bit 0)                     */
#define WATCH_DOG_WDOGPCELLID1_PCELLID_Msk \
  (0xffUL) /*!< WATCH_DOG WDOGPCELLID1: PCELLID (Bitfield-Mask: 0xff)       */

/* ---------------------------  WATCH_DOG_WDOGPCELLID2  --------------------------- */
#define WATCH_DOG_WDOGPCELLID2_PCELLID_Pos \
  (0UL) /*!< WATCH_DOG WDOGPCELLID2: PCELLID (Bit 0)                     */
#define WATCH_DOG_WDOGPCELLID2_PCELLID_Msk \
  (0xffUL) /*!< WATCH_DOG WDOGPCELLID2: PCELLID (Bitfield-Mask: 0xff)       */

/* ---------------------------  WATCH_DOG_WDOGPCELLID3  --------------------------- */
#define WATCH_DOG_WDOGPCELLID3_PCELLID_Pos \
  (0UL) /*!< WATCH_DOG WDOGPCELLID3: PCELLID (Bit 0)                     */
#define WATCH_DOG_WDOGPCELLID3_PCELLID_Msk \
  (0xffUL) /*!< WATCH_DOG WDOGPCELLID3: PCELLID (Bitfield-Mask: 0xff)       */

/* ================================================================================ */
/* ================          Group 'TRNG' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  TRNG_IMR  ---------------------------------- */
#define TRNG_IMR_EHR_VALID_INT_MASK_Pos \
  (0UL) /*!< TRNG IMR: EHR_VALID_INT_MASK (Bit 0)                        */
#define TRNG_IMR_EHR_VALID_INT_MASK_Msk \
  (0x1UL) /*!< TRNG IMR: EHR_VALID_INT_MASK (Bitfield-Mask: 0x01)          */
#define TRNG_IMR_AUTOCORR_ERR_INT_MASK_Pos \
  (1UL) /*!< TRNG IMR: AUTOCORR_ERR_INT_MASK (Bit 1)                     */
#define TRNG_IMR_AUTOCORR_ERR_INT_MASK_Msk \
  (0x2UL) /*!< TRNG IMR: AUTOCORR_ERR_INT_MASK (Bitfield-Mask: 0x01)       */
#define TRNG_IMR_CRNGT_ERR_INT_MASK_Pos \
  (2UL) /*!< TRNG IMR: CRNGT_ERR_INT_MASK (Bit 2)                        */
#define TRNG_IMR_CRNGT_ERR_INT_MASK_Msk \
  (0x4UL) /*!< TRNG IMR: CRNGT_ERR_INT_MASK (Bitfield-Mask: 0x01)          */
#define TRNG_IMR_VN_ERR_INT_MASK_Pos \
  (3UL) /*!< TRNG IMR: VN_ERR_INT_MASK (Bit 3)                           */
#define TRNG_IMR_VN_ERR_INT_MASK_Msk \
  (0x8UL) /*!< TRNG IMR: VN_ERR_INT_MASK (Bitfield-Mask: 0x01)             */

/* ----------------------------------  TRNG_ISR  ---------------------------------- */
#define TRNG_ISR_EHR_VALID_Pos \
  (0UL) /*!< TRNG ISR: EHR_VALID (Bit 0)                                 */
#define TRNG_ISR_EHR_VALID_Msk \
  (0x1UL) /*!< TRNG ISR: EHR_VALID (Bitfield-Mask: 0x01)                   */
#define TRNG_ISR_AUTOCORR_ERR_Pos \
  (1UL) /*!< TRNG ISR: AUTOCORR_ERR (Bit 1)                              */
#define TRNG_ISR_AUTOCORR_ERR_Msk \
  (0x2UL) /*!< TRNG ISR: AUTOCORR_ERR (Bitfield-Mask: 0x01)                */
#define TRNG_ISR_CRNGT_ERR_Pos \
  (2UL) /*!< TRNG ISR: CRNGT_ERR (Bit 2)                                 */
#define TRNG_ISR_CRNGT_ERR_Msk \
  (0x4UL) /*!< TRNG ISR: CRNGT_ERR (Bitfield-Mask: 0x01)                   */
#define TRNG_ISR_VN_ERR_Pos \
  (3UL) /*!< TRNG ISR: VN_ERR (Bit 3)                                    */
#define TRNG_ISR_VN_ERR_Msk \
  (0x8UL) /*!< TRNG ISR: VN_ERR (Bitfield-Mask: 0x01)                      */

/* ----------------------------------  TRNG_ICR  ---------------------------------- */
#define TRNG_ICR_EHR_VALID_Pos \
  (0UL) /*!< TRNG ICR: EHR_VALID (Bit 0)                                 */
#define TRNG_ICR_EHR_VALID_Msk \
  (0x1UL) /*!< TRNG ICR: EHR_VALID (Bitfield-Mask: 0x01)                   */
#define TRNG_ICR_AUTOCORR_ERR_Pos \
  (1UL) /*!< TRNG ICR: AUTOCORR_ERR (Bit 1)                              */
#define TRNG_ICR_AUTOCORR_ERR_Msk \
  (0x2UL) /*!< TRNG ICR: AUTOCORR_ERR (Bitfield-Mask: 0x01)                */
#define TRNG_ICR_CRNGT_ERR_Pos \
  (2UL) /*!< TRNG ICR: CRNGT_ERR (Bit 2)                                 */
#define TRNG_ICR_CRNGT_ERR_Msk \
  (0x4UL) /*!< TRNG ICR: CRNGT_ERR (Bitfield-Mask: 0x01)                   */
#define TRNG_ICR_VN_ERR_Pos \
  (3UL) /*!< TRNG ICR: VN_ERR (Bit 3)                                    */
#define TRNG_ICR_VN_ERR_Msk \
  (0x8UL) /*!< TRNG ICR: VN_ERR (Bitfield-Mask: 0x01)                      */

/* ---------------------------------  TRNG_CONFIG  -------------------------------- */
#define TRNG_CONFIG_RND_SRC_SEL_Pos \
  (0UL) /*!< TRNG CONFIG: RND_SRC_SEL (Bit 0)                            */
#define TRNG_CONFIG_RND_SRC_SEL_Msk \
  (0x3UL) /*!< TRNG CONFIG: RND_SRC_SEL (Bitfield-Mask: 0x03)              */

/* ---------------------------------  TRNG_VALID  --------------------------------- */
#define TRNG_VALID_EHR_VALID_Pos \
  (0UL) /*!< TRNG VALID: EHR_VALID (Bit 0)                               */
#define TRNG_VALID_EHR_VALID_Msk \
  (0x1UL) /*!< TRNG VALID: EHR_VALID (Bitfield-Mask: 0x01)                 */

/* -------------------------------  TRNG_EHR_DATA0  ------------------------------- */
#define TRNG_EHR_DATA0_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA0: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA0_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA0: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA1  ------------------------------- */
#define TRNG_EHR_DATA1_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA1: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA1_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA1: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA2  ------------------------------- */
#define TRNG_EHR_DATA2_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA2: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA2_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA2: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA3  ------------------------------- */
#define TRNG_EHR_DATA3_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA3: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA3_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA3: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA4  ------------------------------- */
#define TRNG_EHR_DATA4_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA4: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA4_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA4: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA5  ------------------------------- */
#define TRNG_EHR_DATA5_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA5: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA5_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA5: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* ---------------------------  TRNG_RND_SOURCE_ENABLE  --------------------------- */
#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_Pos \
  (0UL) /*!< TRNG RND_SOURCE_ENABLE: RND_SRC_EN (Bit 0)                  */
#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_Msk \
  (0x1UL) /*!< TRNG RND_SOURCE_ENABLE: RND_SRC_EN (Bitfield-Mask: 0x01)    */

/* ------------------------------  TRNG_SAMPLE_CNT1  ------------------------------ */
#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_Pos \
  (0UL) /*!< TRNG SAMPLE_CNT1: SAMPLE_CNTR1 (Bit 0)                      */
#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_Msk \
  (0xffffffffUL) /*!< TRNG SAMPLE_CNT1: SAMPLE_CNTR1 (Bitfield-Mask: 0xffffffff)  */

/* ---------------------------  TRNG_AUTOCORR_STATISTIC  -------------------------- */
#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_Pos \
  (0UL) /*!< TRNG AUTOCORR_STATISTIC: AUTOCORR_TRYS (Bit 0)              */
#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_Msk \
  (0x3fffUL) /*!< TRNG AUTOCORR_STATISTIC: AUTOCORR_TRYS (Bitfield-Mask: 0x3fff) */
#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_Pos \
  (14UL) /*!< TRNG AUTOCORR_STATISTIC: AUTOCORR_FAILS (Bit 14)            */
#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_Msk \
  (0x3fc000UL) /*!< TRNG AUTOCORR_STATISTIC: AUTOCORR_FAILS (Bitfield-Mask: 0xff) */

/* -----------------------------  TRNG_DEBUG_CONTROL  ----------------------------- */
#define TRNG_DEBUG_CONTROL_VNC_PYPASS_Pos \
  (1UL) /*!< TRNG DEBUG_CONTROL: VNC_PYPASS (Bit 1)                      */
#define TRNG_DEBUG_CONTROL_VNC_PYPASS_Msk \
  (0x2UL) /*!< TRNG DEBUG_CONTROL: VNC_PYPASS (Bitfield-Mask: 0x01)        */
#define TRNG_DEBUG_CONTROL_CRNGT_BYPASS_Pos \
  (2UL) /*!< TRNG DEBUG_CONTROL: CRNGT_BYPASS (Bit 2)                    */
#define TRNG_DEBUG_CONTROL_CRNGT_BYPASS_Msk \
  (0x4UL) /*!< TRNG DEBUG_CONTROL: CRNGT_BYPASS (Bitfield-Mask: 0x01)      */
#define TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_Pos \
  (3UL) /*!< TRNG DEBUG_CONTROL: AUTO_CORRELATE_BYPASS (Bit 3)           */
#define TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_Msk \
  (0x8UL) /*!< TRNG DEBUG_CONTROL: AUTO_CORRELATE_BYPASS (Bitfield-Mask: 0x01) */

/* --------------------------------  TRNG_SW_RESET  ------------------------------- */
#define TRNG_SW_RESET_SW_RESET_Pos \
  (0UL) /*!< TRNG SW_RESET: SW_RESET (Bit 0)                             */
#define TRNG_SW_RESET_SW_RESET_Msk \
  (0x1UL) /*!< TRNG SW_RESET: SW_RESET (Bitfield-Mask: 0x01)               */

/* ----------------------------------  TRNG_BUSY  --------------------------------- */
#define TRNG_BUSY_BUSY_Pos (0UL) /*!< TRNG BUSY: BUSY (Bit 0) */
#define TRNG_BUSY_BUSY_Msk \
  (0x1UL) /*!< TRNG BUSY: BUSY (Bitfield-Mask: 0x01)                       */

/* ----------------------------  TRNG_RST_BITS_COUNTER  --------------------------- */
#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_Pos \
  (0UL) /*!< TRNG RST_BITS_COUNTER: RST_BITS_COUNTER (Bit 0)             */
#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_Msk \
  (0x1UL) /*!< TRNG RST_BITS_COUNTER: RST_BITS_COUNTER (Bitfield-Mask: 0x01) */

/* -------------------------------  TRNG_BIST_CNTR0  ------------------------------ */
#define TRNG_BIST_CNTR0_ROSC_CNTR_VAL_Pos \
  (0UL) /*!< TRNG BIST_CNTR0: ROSC_CNTR_VAL (Bit 0)                      */
#define TRNG_BIST_CNTR0_ROSC_CNTR_VAL_Msk \
  (0x3fffffUL) /*!< TRNG BIST_CNTR0: ROSC_CNTR_VAL (Bitfield-Mask: 0x3fffff)    */

/* -------------------------------  TRNG_BIST_CNTR1  ------------------------------ */
#define TRNG_BIST_CNTR1_ROSC_CNTR_VAL_Pos \
  (0UL) /*!< TRNG BIST_CNTR1: ROSC_CNTR_VAL (Bit 0)                      */
#define TRNG_BIST_CNTR1_ROSC_CNTR_VAL_Msk \
  (0x3fffffUL) /*!< TRNG BIST_CNTR1: ROSC_CNTR_VAL (Bitfield-Mask: 0x3fffff)    */

/* -------------------------------  TRNG_BIST_CNTR2  ------------------------------ */
#define TRNG_BIST_CNTR2_ROSC_CNTR_VAL_Pos \
  (0UL) /*!< TRNG BIST_CNTR2: ROSC_CNTR_VAL (Bit 0)                      */
#define TRNG_BIST_CNTR2_ROSC_CNTR_VAL_Msk \
  (0x3fffffUL) /*!< TRNG BIST_CNTR2: ROSC_CNTR_VAL (Bitfield-Mask: 0x3fffff)    */

/* ================================================================================ */
/* ================          struct 'TRNG' Position & Mask         ================ */
/* ================================================================================ */

/* ----------------------------------  TRNG_IMR  ---------------------------------- */
#define TRNG_IMR_EHR_VALID_INT_MASK_Pos \
  (0UL) /*!< TRNG IMR: EHR_VALID_INT_MASK (Bit 0)                        */
#define TRNG_IMR_EHR_VALID_INT_MASK_Msk \
  (0x1UL) /*!< TRNG IMR: EHR_VALID_INT_MASK (Bitfield-Mask: 0x01)          */
#define TRNG_IMR_AUTOCORR_ERR_INT_MASK_Pos \
  (1UL) /*!< TRNG IMR: AUTOCORR_ERR_INT_MASK (Bit 1)                     */
#define TRNG_IMR_AUTOCORR_ERR_INT_MASK_Msk \
  (0x2UL) /*!< TRNG IMR: AUTOCORR_ERR_INT_MASK (Bitfield-Mask: 0x01)       */
#define TRNG_IMR_CRNGT_ERR_INT_MASK_Pos \
  (2UL) /*!< TRNG IMR: CRNGT_ERR_INT_MASK (Bit 2)                        */
#define TRNG_IMR_CRNGT_ERR_INT_MASK_Msk \
  (0x4UL) /*!< TRNG IMR: CRNGT_ERR_INT_MASK (Bitfield-Mask: 0x01)          */
#define TRNG_IMR_VN_ERR_INT_MASK_Pos \
  (3UL) /*!< TRNG IMR: VN_ERR_INT_MASK (Bit 3)                           */
#define TRNG_IMR_VN_ERR_INT_MASK_Msk \
  (0x8UL) /*!< TRNG IMR: VN_ERR_INT_MASK (Bitfield-Mask: 0x01)             */

/* ----------------------------------  TRNG_ISR  ---------------------------------- */
#define TRNG_ISR_EHR_VALID_Pos \
  (0UL) /*!< TRNG ISR: EHR_VALID (Bit 0)                                 */
#define TRNG_ISR_EHR_VALID_Msk \
  (0x1UL) /*!< TRNG ISR: EHR_VALID (Bitfield-Mask: 0x01)                   */
#define TRNG_ISR_AUTOCORR_ERR_Pos \
  (1UL) /*!< TRNG ISR: AUTOCORR_ERR (Bit 1)                              */
#define TRNG_ISR_AUTOCORR_ERR_Msk \
  (0x2UL) /*!< TRNG ISR: AUTOCORR_ERR (Bitfield-Mask: 0x01)                */
#define TRNG_ISR_CRNGT_ERR_Pos \
  (2UL) /*!< TRNG ISR: CRNGT_ERR (Bit 2)                                 */
#define TRNG_ISR_CRNGT_ERR_Msk \
  (0x4UL) /*!< TRNG ISR: CRNGT_ERR (Bitfield-Mask: 0x01)                   */
#define TRNG_ISR_VN_ERR_Pos \
  (3UL) /*!< TRNG ISR: VN_ERR (Bit 3)                                    */
#define TRNG_ISR_VN_ERR_Msk \
  (0x8UL) /*!< TRNG ISR: VN_ERR (Bitfield-Mask: 0x01)                      */

/* ----------------------------------  TRNG_ICR  ---------------------------------- */
#define TRNG_ICR_EHR_VALID_Pos \
  (0UL) /*!< TRNG ICR: EHR_VALID (Bit 0)                                 */
#define TRNG_ICR_EHR_VALID_Msk \
  (0x1UL) /*!< TRNG ICR: EHR_VALID (Bitfield-Mask: 0x01)                   */
#define TRNG_ICR_AUTOCORR_ERR_Pos \
  (1UL) /*!< TRNG ICR: AUTOCORR_ERR (Bit 1)                              */
#define TRNG_ICR_AUTOCORR_ERR_Msk \
  (0x2UL) /*!< TRNG ICR: AUTOCORR_ERR (Bitfield-Mask: 0x01)                */
#define TRNG_ICR_CRNGT_ERR_Pos \
  (2UL) /*!< TRNG ICR: CRNGT_ERR (Bit 2)                                 */
#define TRNG_ICR_CRNGT_ERR_Msk \
  (0x4UL) /*!< TRNG ICR: CRNGT_ERR (Bitfield-Mask: 0x01)                   */
#define TRNG_ICR_VN_ERR_Pos \
  (3UL) /*!< TRNG ICR: VN_ERR (Bit 3)                                    */
#define TRNG_ICR_VN_ERR_Msk \
  (0x8UL) /*!< TRNG ICR: VN_ERR (Bitfield-Mask: 0x01)                      */

/* ---------------------------------  TRNG_CONFIG  -------------------------------- */
#define TRNG_CONFIG_RND_SRC_SEL_Pos \
  (0UL) /*!< TRNG CONFIG: RND_SRC_SEL (Bit 0)                            */
#define TRNG_CONFIG_RND_SRC_SEL_Msk \
  (0x3UL) /*!< TRNG CONFIG: RND_SRC_SEL (Bitfield-Mask: 0x03)              */

/* ---------------------------------  TRNG_VALID  --------------------------------- */
#define TRNG_VALID_EHR_VALID_Pos \
  (0UL) /*!< TRNG VALID: EHR_VALID (Bit 0)                               */
#define TRNG_VALID_EHR_VALID_Msk \
  (0x1UL) /*!< TRNG VALID: EHR_VALID (Bitfield-Mask: 0x01)                 */

/* -------------------------------  TRNG_EHR_DATA0  ------------------------------- */
#define TRNG_EHR_DATA0_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA0: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA0_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA0: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA1  ------------------------------- */
#define TRNG_EHR_DATA1_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA1: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA1_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA1: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA2  ------------------------------- */
#define TRNG_EHR_DATA2_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA2: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA2_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA2: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA3  ------------------------------- */
#define TRNG_EHR_DATA3_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA3: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA3_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA3: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA4  ------------------------------- */
#define TRNG_EHR_DATA4_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA4: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA4_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA4: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* -------------------------------  TRNG_EHR_DATA5  ------------------------------- */
#define TRNG_EHR_DATA5_EHR_DATA_Pos \
  (0UL) /*!< TRNG EHR_DATA5: EHR_DATA (Bit 0)                            */
#define TRNG_EHR_DATA5_EHR_DATA_Msk \
  (0xffffffffUL) /*!< TRNG EHR_DATA5: EHR_DATA (Bitfield-Mask: 0xffffffff)        */

/* ---------------------------  TRNG_RND_SOURCE_ENABLE  --------------------------- */
#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_Pos \
  (0UL) /*!< TRNG RND_SOURCE_ENABLE: RND_SRC_EN (Bit 0)                  */
#define TRNG_RND_SOURCE_ENABLE_RND_SRC_EN_Msk \
  (0x1UL) /*!< TRNG RND_SOURCE_ENABLE: RND_SRC_EN (Bitfield-Mask: 0x01)    */

/* ------------------------------  TRNG_SAMPLE_CNT1  ------------------------------ */
#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_Pos \
  (0UL) /*!< TRNG SAMPLE_CNT1: SAMPLE_CNTR1 (Bit 0)                      */
#define TRNG_SAMPLE_CNT1_SAMPLE_CNTR1_Msk \
  (0xffffffffUL) /*!< TRNG SAMPLE_CNT1: SAMPLE_CNTR1 (Bitfield-Mask: 0xffffffff)  */

/* ---------------------------  TRNG_AUTOCORR_STATISTIC  -------------------------- */
#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_Pos \
  (0UL) /*!< TRNG AUTOCORR_STATISTIC: AUTOCORR_TRYS (Bit 0)              */
#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_TRYS_Msk \
  (0x3fffUL) /*!< TRNG AUTOCORR_STATISTIC: AUTOCORR_TRYS (Bitfield-Mask: 0x3fff) */
#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_Pos \
  (14UL) /*!< TRNG AUTOCORR_STATISTIC: AUTOCORR_FAILS (Bit 14)            */
#define TRNG_AUTOCORR_STATISTIC_AUTOCORR_FAILS_Msk \
  (0x3fc000UL) /*!< TRNG AUTOCORR_STATISTIC: AUTOCORR_FAILS (Bitfield-Mask: 0xff) */

/* -----------------------------  TRNG_DEBUG_CONTROL  ----------------------------- */
#define TRNG_DEBUG_CONTROL_VNC_PYPASS_Pos \
  (1UL) /*!< TRNG DEBUG_CONTROL: VNC_PYPASS (Bit 1)                      */
#define TRNG_DEBUG_CONTROL_VNC_PYPASS_Msk \
  (0x2UL) /*!< TRNG DEBUG_CONTROL: VNC_PYPASS (Bitfield-Mask: 0x01)        */
#define TRNG_DEBUG_CONTROL_CRNGT_BYPASS_Pos \
  (2UL) /*!< TRNG DEBUG_CONTROL: CRNGT_BYPASS (Bit 2)                    */
#define TRNG_DEBUG_CONTROL_CRNGT_BYPASS_Msk \
  (0x4UL) /*!< TRNG DEBUG_CONTROL: CRNGT_BYPASS (Bitfield-Mask: 0x01)      */
#define TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_Pos \
  (3UL) /*!< TRNG DEBUG_CONTROL: AUTO_CORRELATE_BYPASS (Bit 3)           */
#define TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_Msk \
  (0x8UL) /*!< TRNG DEBUG_CONTROL: AUTO_CORRELATE_BYPASS (Bitfield-Mask: 0x01) */

/* --------------------------------  TRNG_SW_RESET  ------------------------------- */
#define TRNG_SW_RESET_SW_RESET_Pos \
  (0UL) /*!< TRNG SW_RESET: SW_RESET (Bit 0)                             */
#define TRNG_SW_RESET_SW_RESET_Msk \
  (0x1UL) /*!< TRNG SW_RESET: SW_RESET (Bitfield-Mask: 0x01)               */

/* ----------------------------------  TRNG_BUSY  --------------------------------- */
#define TRNG_BUSY_BUSY_Pos (0UL) /*!< TRNG BUSY: BUSY (Bit 0) */
#define TRNG_BUSY_BUSY_Msk \
  (0x1UL) /*!< TRNG BUSY: BUSY (Bitfield-Mask: 0x01)                       */

/* ----------------------------  TRNG_RST_BITS_COUNTER  --------------------------- */
#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_Pos \
  (0UL) /*!< TRNG RST_BITS_COUNTER: RST_BITS_COUNTER (Bit 0)             */
#define TRNG_RST_BITS_COUNTER_RST_BITS_COUNTER_Msk \
  (0x1UL) /*!< TRNG RST_BITS_COUNTER: RST_BITS_COUNTER (Bitfield-Mask: 0x01) */

/* -------------------------------  TRNG_BIST_CNTR0  ------------------------------ */
#define TRNG_BIST_CNTR0_ROSC_CNTR_VAL_Pos \
  (0UL) /*!< TRNG BIST_CNTR0: ROSC_CNTR_VAL (Bit 0)                      */
#define TRNG_BIST_CNTR0_ROSC_CNTR_VAL_Msk \
  (0x3fffffUL) /*!< TRNG BIST_CNTR0: ROSC_CNTR_VAL (Bitfield-Mask: 0x3fffff)    */

/* -------------------------------  TRNG_BIST_CNTR1  ------------------------------ */
#define TRNG_BIST_CNTR1_ROSC_CNTR_VAL_Pos \
  (0UL) /*!< TRNG BIST_CNTR1: ROSC_CNTR_VAL (Bit 0)                      */
#define TRNG_BIST_CNTR1_ROSC_CNTR_VAL_Msk \
  (0x3fffffUL) /*!< TRNG BIST_CNTR1: ROSC_CNTR_VAL (Bitfield-Mask: 0x3fffff)    */

/* -------------------------------  TRNG_BIST_CNTR2  ------------------------------ */
#define TRNG_BIST_CNTR2_ROSC_CNTR_VAL_Pos \
  (0UL) /*!< TRNG BIST_CNTR2: ROSC_CNTR_VAL (Bit 0)                      */
#define TRNG_BIST_CNTR2_ROSC_CNTR_VAL_Msk \
  (0x3fffffUL) /*!< TRNG BIST_CNTR2: ROSC_CNTR_VAL (Bitfield-Mask: 0x3fffff)    */

/* ================================================================================ */
/* ================           Group 'ETH' Position & Mask          ================ */
/* ================================================================================ */

/* -------------------------------  ETH_MAC_CONFIG  ------------------------------- */
#define ETH_MAC_CONFIG_PRELEN_Pos \
  (0UL) /*!< ETH MAC_CONFIG: PRELEN (Bit 0)                              */
#define ETH_MAC_CONFIG_PRELEN_Msk \
  (0x3UL) /*!< ETH MAC_CONFIG: PRELEN (Bitfield-Mask: 0x03)                */
#define ETH_MAC_CONFIG_RE_Pos \
  (2UL) /*!< ETH MAC_CONFIG: RE (Bit 2)                                  */
#define ETH_MAC_CONFIG_RE_Msk \
  (0x4UL) /*!< ETH MAC_CONFIG: RE (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_TE_Pos \
  (3UL) /*!< ETH MAC_CONFIG: TE (Bit 3)                                  */
#define ETH_MAC_CONFIG_TE_Msk \
  (0x8UL) /*!< ETH MAC_CONFIG: TE (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_DC_Pos \
  (4UL) /*!< ETH MAC_CONFIG: DC (Bit 4)                                  */
#define ETH_MAC_CONFIG_DC_Msk \
  (0x10UL) /*!< ETH MAC_CONFIG: DC (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_BL_Pos \
  (5UL) /*!< ETH MAC_CONFIG: BL (Bit 5)                                  */
#define ETH_MAC_CONFIG_BL_Msk \
  (0x60UL) /*!< ETH MAC_CONFIG: BL (Bitfield-Mask: 0x03)                    */
#define ETH_MAC_CONFIG_ACS_Pos \
  (7UL) /*!< ETH MAC_CONFIG: ACS (Bit 7)                                 */
#define ETH_MAC_CONFIG_ACS_Msk \
  (0x80UL) /*!< ETH MAC_CONFIG: ACS (Bitfield-Mask: 0x01)                   */
#define ETH_MAC_CONFIG_DR_Pos \
  (9UL) /*!< ETH MAC_CONFIG: DR (Bit 9)                                  */
#define ETH_MAC_CONFIG_DR_Msk \
  (0x200UL) /*!< ETH MAC_CONFIG: DR (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_IPC_Pos \
  (10UL) /*!< ETH MAC_CONFIG: IPC (Bit 10)                                */
#define ETH_MAC_CONFIG_IPC_Msk \
  (0x400UL) /*!< ETH MAC_CONFIG: IPC (Bitfield-Mask: 0x01)                   */
#define ETH_MAC_CONFIG_DM_Pos \
  (11UL) /*!< ETH MAC_CONFIG: DM (Bit 11)                                 */
#define ETH_MAC_CONFIG_DM_Msk \
  (0x800UL) /*!< ETH MAC_CONFIG: DM (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_LM_Pos \
  (12UL) /*!< ETH MAC_CONFIG: LM (Bit 12)                                 */
#define ETH_MAC_CONFIG_LM_Msk \
  (0x1000UL) /*!< ETH MAC_CONFIG: LM (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_DRO_Pos \
  (13UL) /*!< ETH MAC_CONFIG: DRO (Bit 13)                                */
#define ETH_MAC_CONFIG_DRO_Msk \
  (0x2000UL) /*!< ETH MAC_CONFIG: DRO (Bitfield-Mask: 0x01)                   */
#define ETH_MAC_CONFIG_FES_Pos \
  (14UL) /*!< ETH MAC_CONFIG: FES (Bit 14)                                */
#define ETH_MAC_CONFIG_FES_Msk \
  (0x4000UL) /*!< ETH MAC_CONFIG: FES (Bitfield-Mask: 0x01)                   */
#define ETH_MAC_CONFIG_PS_Pos \
  (15UL) /*!< ETH MAC_CONFIG: PS (Bit 15)                                 */
#define ETH_MAC_CONFIG_PS_Msk \
  (0x8000UL) /*!< ETH MAC_CONFIG: PS (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_DCRS_Pos \
  (16UL) /*!< ETH MAC_CONFIG: DCRS (Bit 16)                               */
#define ETH_MAC_CONFIG_DCRS_Msk \
  (0x10000UL) /*!< ETH MAC_CONFIG: DCRS (Bitfield-Mask: 0x01)                  */
#define ETH_MAC_CONFIG_IFG_Pos \
  (17UL) /*!< ETH MAC_CONFIG: IFG (Bit 17)                                */
#define ETH_MAC_CONFIG_IFG_Msk \
  (0xe0000UL) /*!< ETH MAC_CONFIG: IFG (Bitfield-Mask: 0x07)                   */
#define ETH_MAC_CONFIG_JE_Pos \
  (20UL) /*!< ETH MAC_CONFIG: JE (Bit 20)                                 */
#define ETH_MAC_CONFIG_JE_Msk \
  (0x100000UL) /*!< ETH MAC_CONFIG: JE (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_BE_Pos \
  (21UL) /*!< ETH MAC_CONFIG: BE (Bit 21)                                 */
#define ETH_MAC_CONFIG_BE_Msk \
  (0x200000UL) /*!< ETH MAC_CONFIG: BE (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_JD_Pos \
  (22UL) /*!< ETH MAC_CONFIG: JD (Bit 22)                                 */
#define ETH_MAC_CONFIG_JD_Msk \
  (0x400000UL) /*!< ETH MAC_CONFIG: JD (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_WD_Pos \
  (23UL) /*!< ETH MAC_CONFIG: WD (Bit 23)                                 */
#define ETH_MAC_CONFIG_WD_Msk \
  (0x800000UL) /*!< ETH MAC_CONFIG: WD (Bitfield-Mask: 0x01)                    */

/* -----------------------------  ETH_MAC_FRAME_FLTR  ----------------------------- */
#define ETH_MAC_FRAME_FLTR_PR_Pos \
  (0UL) /*!< ETH MAC_FRAME_FLTR: PR (Bit 0)                              */
#define ETH_MAC_FRAME_FLTR_PR_Msk \
  (0x1UL) /*!< ETH MAC_FRAME_FLTR: PR (Bitfield-Mask: 0x01)                */
#define ETH_MAC_FRAME_FLTR_HUC_Pos \
  (1UL) /*!< ETH MAC_FRAME_FLTR: HUC (Bit 1)                             */
#define ETH_MAC_FRAME_FLTR_HUC_Msk \
  (0x2UL) /*!< ETH MAC_FRAME_FLTR: HUC (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_HMC_Pos \
  (2UL) /*!< ETH MAC_FRAME_FLTR: HMC (Bit 2)                             */
#define ETH_MAC_FRAME_FLTR_HMC_Msk \
  (0x4UL) /*!< ETH MAC_FRAME_FLTR: HMC (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_DAIF_Pos \
  (3UL) /*!< ETH MAC_FRAME_FLTR: DAIF (Bit 3)                            */
#define ETH_MAC_FRAME_FLTR_DAIF_Msk \
  (0x8UL) /*!< ETH MAC_FRAME_FLTR: DAIF (Bitfield-Mask: 0x01)              */
#define ETH_MAC_FRAME_FLTR_PM_Pos \
  (4UL) /*!< ETH MAC_FRAME_FLTR: PM (Bit 4)                              */
#define ETH_MAC_FRAME_FLTR_PM_Msk \
  (0x10UL) /*!< ETH MAC_FRAME_FLTR: PM (Bitfield-Mask: 0x01)                */
#define ETH_MAC_FRAME_FLTR_DBF_Pos \
  (5UL) /*!< ETH MAC_FRAME_FLTR: DBF (Bit 5)                             */
#define ETH_MAC_FRAME_FLTR_DBF_Msk \
  (0x20UL) /*!< ETH MAC_FRAME_FLTR: DBF (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_PCF_Pos \
  (6UL) /*!< ETH MAC_FRAME_FLTR: PCF (Bit 6)                             */
#define ETH_MAC_FRAME_FLTR_PCF_Msk \
  (0xc0UL) /*!< ETH MAC_FRAME_FLTR: PCF (Bitfield-Mask: 0x03)               */
#define ETH_MAC_FRAME_FLTR_SAIF_Pos \
  (8UL) /*!< ETH MAC_FRAME_FLTR: SAIF (Bit 8)                            */
#define ETH_MAC_FRAME_FLTR_SAIF_Msk \
  (0x100UL) /*!< ETH MAC_FRAME_FLTR: SAIF (Bitfield-Mask: 0x01)              */
#define ETH_MAC_FRAME_FLTR_SAF_Pos \
  (9UL) /*!< ETH MAC_FRAME_FLTR: SAF (Bit 9)                             */
#define ETH_MAC_FRAME_FLTR_SAF_Msk \
  (0x200UL) /*!< ETH MAC_FRAME_FLTR: SAF (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_HDF_Pos \
  (10UL) /*!< ETH MAC_FRAME_FLTR: HDF (Bit 10)                            */
#define ETH_MAC_FRAME_FLTR_HDF_Msk \
  (0x400UL) /*!< ETH MAC_FRAME_FLTR: HDF (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_VFTE_Pos \
  (16UL) /*!< ETH MAC_FRAME_FLTR: VFTE (Bit 16)                           */
#define ETH_MAC_FRAME_FLTR_VFTE_Msk \
  (0x10000UL) /*!< ETH MAC_FRAME_FLTR: VFTE (Bitfield-Mask: 0x01)              */
#define ETH_MAC_FRAME_FLTR_DNTU_Pos \
  (21UL) /*!< ETH MAC_FRAME_FLTR: DNTU (Bit 21)                           */
#define ETH_MAC_FRAME_FLTR_DNTU_Msk \
  (0x200000UL) /*!< ETH MAC_FRAME_FLTR: DNTU (Bitfield-Mask: 0x01)              */
#define ETH_MAC_FRAME_FLTR_RA_Pos \
  (31UL) /*!< ETH MAC_FRAME_FLTR: RA (Bit 31)                             */
#define ETH_MAC_FRAME_FLTR_RA_Msk \
  (0x80000000UL) /*!< ETH MAC_FRAME_FLTR: RA (Bitfield-Mask: 0x01)                */

/* ------------------------------  ETH_MAC_GMII_ADDR  ----------------------------- */
#define ETH_MAC_GMII_ADDR_GB_Pos \
  (0UL) /*!< ETH MAC_GMII_ADDR: GB (Bit 0)                               */
#define ETH_MAC_GMII_ADDR_GB_Msk \
  (0x1UL) /*!< ETH MAC_GMII_ADDR: GB (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_GMII_ADDR_GW_Pos \
  (1UL) /*!< ETH MAC_GMII_ADDR: GW (Bit 1)                               */
#define ETH_MAC_GMII_ADDR_GW_Msk \
  (0x2UL) /*!< ETH MAC_GMII_ADDR: GW (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_GMII_ADDR_CR_Pos \
  (2UL) /*!< ETH MAC_GMII_ADDR: CR (Bit 2)                               */
#define ETH_MAC_GMII_ADDR_CR_Msk \
  (0x3cUL) /*!< ETH MAC_GMII_ADDR: CR (Bitfield-Mask: 0x0f)                 */
#define ETH_MAC_GMII_ADDR_GR_Pos \
  (6UL) /*!< ETH MAC_GMII_ADDR: GR (Bit 6)                               */
#define ETH_MAC_GMII_ADDR_GR_Msk \
  (0x7c0UL) /*!< ETH MAC_GMII_ADDR: GR (Bitfield-Mask: 0x1f)                 */
#define ETH_MAC_GMII_ADDR_PA_Pos \
  (11UL) /*!< ETH MAC_GMII_ADDR: PA (Bit 11)                              */
#define ETH_MAC_GMII_ADDR_PA_Msk \
  (0xf800UL) /*!< ETH MAC_GMII_ADDR: PA (Bitfield-Mask: 0x1f)                 */

/* ------------------------------  ETH_MAC_GMII_DATA  ----------------------------- */
#define ETH_MAC_GMII_DATA_GD_Pos \
  (0UL) /*!< ETH MAC_GMII_DATA: GD (Bit 0)                               */
#define ETH_MAC_GMII_DATA_GD_Msk \
  (0xffffUL) /*!< ETH MAC_GMII_DATA: GD (Bitfield-Mask: 0xffff)               */

/* ------------------------------  ETH_MAC_FLOW_CTRL  ----------------------------- */
#define ETH_MAC_FLOW_CTRL_FCB_BPA_Pos \
  (0UL) /*!< ETH MAC_FLOW_CTRL: FCB_BPA (Bit 0)                          */
#define ETH_MAC_FLOW_CTRL_FCB_BPA_Msk \
  (0x1UL) /*!< ETH MAC_FLOW_CTRL: FCB_BPA (Bitfield-Mask: 0x01)            */
#define ETH_MAC_FLOW_CTRL_TFE_Pos \
  (1UL) /*!< ETH MAC_FLOW_CTRL: TFE (Bit 1)                              */
#define ETH_MAC_FLOW_CTRL_TFE_Msk \
  (0x2UL) /*!< ETH MAC_FLOW_CTRL: TFE (Bitfield-Mask: 0x01)                */
#define ETH_MAC_FLOW_CTRL_RFE_Pos \
  (2UL) /*!< ETH MAC_FLOW_CTRL: RFE (Bit 2)                              */
#define ETH_MAC_FLOW_CTRL_RFE_Msk \
  (0x4UL) /*!< ETH MAC_FLOW_CTRL: RFE (Bitfield-Mask: 0x01)                */
#define ETH_MAC_FLOW_CTRL_UP_Pos \
  (3UL) /*!< ETH MAC_FLOW_CTRL: UP (Bit 3)                               */
#define ETH_MAC_FLOW_CTRL_UP_Msk \
  (0x8UL) /*!< ETH MAC_FLOW_CTRL: UP (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_FLOW_CTRL_PLT_Pos \
  (4UL) /*!< ETH MAC_FLOW_CTRL: PLT (Bit 4)                              */
#define ETH_MAC_FLOW_CTRL_PLT_Msk \
  (0x30UL) /*!< ETH MAC_FLOW_CTRL: PLT (Bitfield-Mask: 0x03)                */
#define ETH_MAC_FLOW_CTRL_DZPQ_Pos \
  (7UL) /*!< ETH MAC_FLOW_CTRL: DZPQ (Bit 7)                             */
#define ETH_MAC_FLOW_CTRL_DZPQ_Msk \
  (0x80UL) /*!< ETH MAC_FLOW_CTRL: DZPQ (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FLOW_CTRL_PT_Pos \
  (16UL) /*!< ETH MAC_FLOW_CTRL: PT (Bit 16)                              */
#define ETH_MAC_FLOW_CTRL_PT_Msk \
  (0xffff0000UL) /*!< ETH MAC_FLOW_CTRL: PT (Bitfield-Mask: 0xffff)               */

/* ------------------------------  ETH_MAC_VLAN_TAG  ------------------------------ */
#define ETH_MAC_VLAN_TAG_VL_Pos \
  (0UL) /*!< ETH MAC_VLAN_TAG: VL (Bit 0)                                */
#define ETH_MAC_VLAN_TAG_VL_Msk \
  (0xffffUL) /*!< ETH MAC_VLAN_TAG: VL (Bitfield-Mask: 0xffff)                */
#define ETH_MAC_VLAN_TAG_ETV_Pos \
  (16UL) /*!< ETH MAC_VLAN_TAG: ETV (Bit 16)                              */
#define ETH_MAC_VLAN_TAG_ETV_Msk \
  (0x10000UL) /*!< ETH MAC_VLAN_TAG: ETV (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_VLAN_TAG_VTIM_Pos \
  (17UL) /*!< ETH MAC_VLAN_TAG: VTIM (Bit 17)                             */
#define ETH_MAC_VLAN_TAG_VTIM_Msk \
  (0x20000UL) /*!< ETH MAC_VLAN_TAG: VTIM (Bitfield-Mask: 0x01)                */
#define ETH_MAC_VLAN_TAG_ESVL_Pos \
  (18UL) /*!< ETH MAC_VLAN_TAG: ESVL (Bit 18)                             */
#define ETH_MAC_VLAN_TAG_ESVL_Msk \
  (0x40000UL) /*!< ETH MAC_VLAN_TAG: ESVL (Bitfield-Mask: 0x01)                */

/* --------------------------------  ETH_MAC_DEBUG  ------------------------------- */
#define ETH_MAC_DEBUG_RPESTS_Pos \
  (0UL) /*!< ETH MAC_DEBUG: RPESTS (Bit 0)                               */
#define ETH_MAC_DEBUG_RPESTS_Msk \
  (0x1UL) /*!< ETH MAC_DEBUG: RPESTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_RFCFCSTS_Pos \
  (1UL) /*!< ETH MAC_DEBUG: RFCFCSTS (Bit 1)                             */
#define ETH_MAC_DEBUG_RFCFCSTS_Msk \
  (0x6UL) /*!< ETH MAC_DEBUG: RFCFCSTS (Bitfield-Mask: 0x03)               */
#define ETH_MAC_DEBUG_RWCSTS_Pos \
  (4UL) /*!< ETH MAC_DEBUG: RWCSTS (Bit 4)                               */
#define ETH_MAC_DEBUG_RWCSTS_Msk \
  (0x10UL) /*!< ETH MAC_DEBUG: RWCSTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_RRCSTS_Pos \
  (5UL) /*!< ETH MAC_DEBUG: RRCSTS (Bit 5)                               */
#define ETH_MAC_DEBUG_RRCSTS_Msk \
  (0x60UL) /*!< ETH MAC_DEBUG: RRCSTS (Bitfield-Mask: 0x03)                 */
#define ETH_MAC_DEBUG_RXFSTS_Pos \
  (8UL) /*!< ETH MAC_DEBUG: RXFSTS (Bit 8)                               */
#define ETH_MAC_DEBUG_RXFSTS_Msk \
  (0x300UL) /*!< ETH MAC_DEBUG: RXFSTS (Bitfield-Mask: 0x03)                 */
#define ETH_MAC_DEBUG_TPESTS_Pos \
  (16UL) /*!< ETH MAC_DEBUG: TPESTS (Bit 16)                              */
#define ETH_MAC_DEBUG_TPESTS_Msk \
  (0x10000UL) /*!< ETH MAC_DEBUG: TPESTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_TFCSTS_Pos \
  (17UL) /*!< ETH MAC_DEBUG: TFCSTS (Bit 17)                              */
#define ETH_MAC_DEBUG_TFCSTS_Msk \
  (0x60000UL) /*!< ETH MAC_DEBUG: TFCSTS (Bitfield-Mask: 0x03)                 */
#define ETH_MAC_DEBUG_TXPAUSED_Pos \
  (19UL) /*!< ETH MAC_DEBUG: TXPAUSED (Bit 19)                            */
#define ETH_MAC_DEBUG_TXPAUSED_Msk \
  (0x80000UL) /*!< ETH MAC_DEBUG: TXPAUSED (Bitfield-Mask: 0x01)               */
#define ETH_MAC_DEBUG_TRCSTS_Pos \
  (20UL) /*!< ETH MAC_DEBUG: TRCSTS (Bit 20)                              */
#define ETH_MAC_DEBUG_TRCSTS_Msk \
  (0x300000UL) /*!< ETH MAC_DEBUG: TRCSTS (Bitfield-Mask: 0x03)                 */
#define ETH_MAC_DEBUG_TWCSTS_Pos \
  (22UL) /*!< ETH MAC_DEBUG: TWCSTS (Bit 22)                              */
#define ETH_MAC_DEBUG_TWCSTS_Msk \
  (0x400000UL) /*!< ETH MAC_DEBUG: TWCSTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_TXFSTS_Pos \
  (24UL) /*!< ETH MAC_DEBUG: TXFSTS (Bit 24)                              */
#define ETH_MAC_DEBUG_TXFSTS_Msk \
  (0x1000000UL) /*!< ETH MAC_DEBUG: TXFSTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_TXSTSFSTS_Pos \
  (25UL) /*!< ETH MAC_DEBUG: TXSTSFSTS (Bit 25)                           */
#define ETH_MAC_DEBUG_TXSTSFSTS_Msk \
  (0x2000000UL) /*!< ETH MAC_DEBUG: TXSTSFSTS (Bitfield-Mask: 0x01)              */

/* ------------------------------  ETH_MAC_INTR_STAT  ----------------------------- */
#define ETH_MAC_INTR_STAT_MMCIS_Pos \
  (4UL) /*!< ETH MAC_INTR_STAT: MMCIS (Bit 4)                            */
#define ETH_MAC_INTR_STAT_MMCIS_Msk \
  (0x10UL) /*!< ETH MAC_INTR_STAT: MMCIS (Bitfield-Mask: 0x01)              */
#define ETH_MAC_INTR_STAT_MMCRXIS_Pos \
  (5UL) /*!< ETH MAC_INTR_STAT: MMCRXIS (Bit 5)                          */
#define ETH_MAC_INTR_STAT_MMCRXIS_Msk \
  (0x20UL) /*!< ETH MAC_INTR_STAT: MMCRXIS (Bitfield-Mask: 0x01)            */
#define ETH_MAC_INTR_STAT_MMCTXIS_Pos \
  (6UL) /*!< ETH MAC_INTR_STAT: MMCTXIS (Bit 6)                          */
#define ETH_MAC_INTR_STAT_MMCTXIS_Msk \
  (0x40UL) /*!< ETH MAC_INTR_STAT: MMCTXIS (Bitfield-Mask: 0x01)            */
#define ETH_MAC_INTR_STAT_MMCRXIPIS_Pos \
  (7UL) /*!< ETH MAC_INTR_STAT: MMCRXIPIS (Bit 7)                        */
#define ETH_MAC_INTR_STAT_MMCRXIPIS_Msk \
  (0x80UL) /*!< ETH MAC_INTR_STAT: MMCRXIPIS (Bitfield-Mask: 0x01)          */
#define ETH_MAC_INTR_STAT_TSIS_Pos \
  (9UL) /*!< ETH MAC_INTR_STAT: TSIS (Bit 9)                             */
#define ETH_MAC_INTR_STAT_TSIS_Msk \
  (0x200UL) /*!< ETH MAC_INTR_STAT: TSIS (Bitfield-Mask: 0x01)               */

/* ------------------------------  ETH_MAC_INTR_MASK  ----------------------------- */
#define ETH_MAC_INTR_MASK_TSIM_Pos \
  (9UL) /*!< ETH MAC_INTR_MASK: TSIM (Bit 9)                             */
#define ETH_MAC_INTR_MASK_TSIM_Msk \
  (0x200UL) /*!< ETH MAC_INTR_MASK: TSIM (Bitfield-Mask: 0x01)               */

/* -------------------------------  ETH_MAC_ADDR_H  ------------------------------- */
#define ETH_MAC_ADDR_H_ADDRHI_Pos \
  (0UL) /*!< ETH MAC_ADDR_H: ADDRHI (Bit 0)                              */
#define ETH_MAC_ADDR_H_ADDRHI_Msk \
  (0xffffUL) /*!< ETH MAC_ADDR_H: ADDRHI (Bitfield-Mask: 0xffff)              */
#define ETH_MAC_ADDR_H_AE_Pos \
  (31UL) /*!< ETH MAC_ADDR_H: AE (Bit 31)                                 */
#define ETH_MAC_ADDR_H_AE_Msk \
  (0x80000000UL) /*!< ETH MAC_ADDR_H: AE (Bitfield-Mask: 0x01)                    */

/* -------------------------------  ETH_MAC_ADDR_L  ------------------------------- */
#define ETH_MAC_ADDR_L_ADDRLO_Pos \
  (0UL) /*!< ETH MAC_ADDR_L: ADDRLO (Bit 0)                              */
#define ETH_MAC_ADDR_L_ADDRLO_Msk \
  (0xffffffffUL) /*!< ETH MAC_ADDR_L: ADDRLO (Bitfield-Mask: 0xffffffff)          */

/* -------------------------------  ETH_MAC_WDOG_TO  ------------------------------ */
#define ETH_MAC_WDOG_TO_WTO_Pos \
  (0UL) /*!< ETH MAC_WDOG_TO: WTO (Bit 0)                                */
#define ETH_MAC_WDOG_TO_WTO_Msk \
  (0x3fffUL) /*!< ETH MAC_WDOG_TO: WTO (Bitfield-Mask: 0x3fff)                */
#define ETH_MAC_WDOG_TO_PWE_Pos \
  (16UL) /*!< ETH MAC_WDOG_TO: PWE (Bit 16)                               */
#define ETH_MAC_WDOG_TO_PWE_Msk \
  (0x10000UL) /*!< ETH MAC_WDOG_TO: PWE (Bitfield-Mask: 0x01)                  */

/* --------------------------------  ETH_MMC_CNTRL  ------------------------------- */
#define ETH_MMC_CNTRL_CNTRST_Pos \
  (0UL) /*!< ETH MMC_CNTRL: CNTRST (Bit 0)                               */
#define ETH_MMC_CNTRL_CNTRST_Msk \
  (0x1UL) /*!< ETH MMC_CNTRL: CNTRST (Bitfield-Mask: 0x01)                 */
#define ETH_MMC_CNTRL_CNTSTOPRO_Pos \
  (1UL) /*!< ETH MMC_CNTRL: CNTSTOPRO (Bit 1)                            */
#define ETH_MMC_CNTRL_CNTSTOPRO_Msk \
  (0x2UL) /*!< ETH MMC_CNTRL: CNTSTOPRO (Bitfield-Mask: 0x01)              */
#define ETH_MMC_CNTRL_RSTONRD_Pos \
  (2UL) /*!< ETH MMC_CNTRL: RSTONRD (Bit 2)                              */
#define ETH_MMC_CNTRL_RSTONRD_Msk \
  (0x4UL) /*!< ETH MMC_CNTRL: RSTONRD (Bitfield-Mask: 0x01)                */
#define ETH_MMC_CNTRL_CNTFREEZ_Pos \
  (3UL) /*!< ETH MMC_CNTRL: CNTFREEZ (Bit 3)                             */
#define ETH_MMC_CNTRL_CNTFREEZ_Msk \
  (0x8UL) /*!< ETH MMC_CNTRL: CNTFREEZ (Bitfield-Mask: 0x01)               */
#define ETH_MMC_CNTRL_CNTPRST_Pos \
  (4UL) /*!< ETH MMC_CNTRL: CNTPRST (Bit 4)                              */
#define ETH_MMC_CNTRL_CNTPRST_Msk \
  (0x10UL) /*!< ETH MMC_CNTRL: CNTPRST (Bitfield-Mask: 0x01)                */
#define ETH_MMC_CNTRL_CNTPRSTLVL_Pos \
  (5UL) /*!< ETH MMC_CNTRL: CNTPRSTLVL (Bit 5)                           */
#define ETH_MMC_CNTRL_CNTPRSTLVL_Msk \
  (0x20UL) /*!< ETH MMC_CNTRL: CNTPRSTLVL (Bitfield-Mask: 0x01)             */
#define ETH_MMC_CNTRL_UCDBC_Pos \
  (8UL) /*!< ETH MMC_CNTRL: UCDBC (Bit 8)                                */
#define ETH_MMC_CNTRL_UCDBC_Msk \
  (0x100UL) /*!< ETH MMC_CNTRL: UCDBC (Bitfield-Mask: 0x01)                  */

/* -------------------------------  ETH_MMC_INTR_RX  ------------------------------ */
#define ETH_MMC_INTR_RX_RXGBFRMIS_Pos \
  (0UL) /*!< ETH MMC_INTR_RX: RXGBFRMIS (Bit 0)                          */
#define ETH_MMC_INTR_RX_RXGBFRMIS_Msk \
  (0x1UL) /*!< ETH MMC_INTR_RX: RXGBFRMIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXGBOCTIS_Pos \
  (1UL) /*!< ETH MMC_INTR_RX: RXGBOCTIS (Bit 1)                          */
#define ETH_MMC_INTR_RX_RXGBOCTIS_Msk \
  (0x2UL) /*!< ETH MMC_INTR_RX: RXGBOCTIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXGOCTIS_Pos \
  (2UL) /*!< ETH MMC_INTR_RX: RXGOCTIS (Bit 2)                           */
#define ETH_MMC_INTR_RX_RXGOCTIS_Msk \
  (0x4UL) /*!< ETH MMC_INTR_RX: RXGOCTIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXBCGFIS_Pos \
  (3UL) /*!< ETH MMC_INTR_RX: RXBCGFIS (Bit 3)                           */
#define ETH_MMC_INTR_RX_RXBCGFIS_Msk \
  (0x8UL) /*!< ETH MMC_INTR_RX: RXBCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXMCGFIS_Pos \
  (4UL) /*!< ETH MMC_INTR_RX: RXMCGFIS (Bit 4)                           */
#define ETH_MMC_INTR_RX_RXMCGFIS_Msk \
  (0x10UL) /*!< ETH MMC_INTR_RX: RXMCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXCRCERFIS_Pos \
  (5UL) /*!< ETH MMC_INTR_RX: RXCRCERFIS (Bit 5)                         */
#define ETH_MMC_INTR_RX_RXCRCERFIS_Msk \
  (0x20UL) /*!< ETH MMC_INTR_RX: RXCRCERFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_RX_RXALGNERFIS_Pos \
  (6UL) /*!< ETH MMC_INTR_RX: RXALGNERFIS (Bit 6)                        */
#define ETH_MMC_INTR_RX_RXALGNERFIS_Msk \
  (0x40UL) /*!< ETH MMC_INTR_RX: RXALGNERFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXRUNTFIS_Pos \
  (7UL) /*!< ETH MMC_INTR_RX: RXRUNTFIS (Bit 7)                          */
#define ETH_MMC_INTR_RX_RXRUNTFIS_Msk \
  (0x80UL) /*!< ETH MMC_INTR_RX: RXRUNTFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXJABERFIS_Pos \
  (8UL) /*!< ETH MMC_INTR_RX: RXJABERFIS (Bit 8)                         */
#define ETH_MMC_INTR_RX_RXJABERFIS_Msk \
  (0x100UL) /*!< ETH MMC_INTR_RX: RXJABERFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_RX_RXUSIZEGFIS_Pos \
  (9UL) /*!< ETH MMC_INTR_RX: RXUSIZEGFIS (Bit 9)                        */
#define ETH_MMC_INTR_RX_RXUSIZEGFIS_Msk \
  (0x200UL) /*!< ETH MMC_INTR_RX: RXUSIZEGFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXOSIZEGFIS_Pos \
  (10UL) /*!< ETH MMC_INTR_RX: RXOSIZEGFIS (Bit 10)                       */
#define ETH_MMC_INTR_RX_RXOSIZEGFIS_Msk \
  (0x400UL) /*!< ETH MMC_INTR_RX: RXOSIZEGFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RX64OCTGBFIS_Pos \
  (11UL) /*!< ETH MMC_INTR_RX: RX64OCTGBFIS (Bit 11)                      */
#define ETH_MMC_INTR_RX_RX64OCTGBFIS_Msk \
  (0x800UL) /*!< ETH MMC_INTR_RX: RX64OCTGBFIS (Bitfield-Mask: 0x01)         */
#define ETH_MMC_INTR_RX_RX65T127OCTGBFIS_Pos \
  (12UL) /*!< ETH MMC_INTR_RX: RX65T127OCTGBFIS (Bit 12)                  */
#define ETH_MMC_INTR_RX_RX65T127OCTGBFIS_Msk \
  (0x1000UL) /*!< ETH MMC_INTR_RX: RX65T127OCTGBFIS (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_RX_RX128T255OCTGBFIS_Pos \
  (13UL) /*!< ETH MMC_INTR_RX: RX128T255OCTGBFIS (Bit 13)                 */
#define ETH_MMC_INTR_RX_RX128T255OCTGBFIS_Msk \
  (0x2000UL) /*!< ETH MMC_INTR_RX: RX128T255OCTGBFIS (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_RX_RX256T511OCTGBFIS_Pos \
  (14UL) /*!< ETH MMC_INTR_RX: RX256T511OCTGBFIS (Bit 14)                 */
#define ETH_MMC_INTR_RX_RX256T511OCTGBFIS_Msk \
  (0x4000UL) /*!< ETH MMC_INTR_RX: RX256T511OCTGBFIS (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_RX_RX512T1023OCTGBFIS_Pos \
  (15UL) /*!< ETH MMC_INTR_RX: RX512T1023OCTGBFIS (Bit 15)                */
#define ETH_MMC_INTR_RX_RX512T1023OCTGBFIS_Msk \
  (0x8000UL) /*!< ETH MMC_INTR_RX: RX512T1023OCTGBFIS (Bitfield-Mask: 0x01)   */
#define ETH_MMC_INTR_RX_RX1024TMAXOCTGBFIS_Pos \
  (16UL) /*!< ETH MMC_INTR_RX: RX1024TMAXOCTGBFIS (Bit 16)                */
#define ETH_MMC_INTR_RX_RX1024TMAXOCTGBFIS_Msk \
  (0x10000UL) /*!< ETH MMC_INTR_RX: RX1024TMAXOCTGBFIS (Bitfield-Mask: 0x01)   */
#define ETH_MMC_INTR_RX_RXUCGFIS_Pos \
  (17UL) /*!< ETH MMC_INTR_RX: RXUCGFIS (Bit 17)                          */
#define ETH_MMC_INTR_RX_RXUCGFIS_Msk \
  (0x20000UL) /*!< ETH MMC_INTR_RX: RXUCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXLENERFIS_Pos \
  (18UL) /*!< ETH MMC_INTR_RX: RXLENERFIS (Bit 18)                        */
#define ETH_MMC_INTR_RX_RXLENERFIS_Msk \
  (0x40000UL) /*!< ETH MMC_INTR_RX: RXLENERFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_RX_RXORANGEFIS_Pos \
  (19UL) /*!< ETH MMC_INTR_RX: RXORANGEFIS (Bit 19)                       */
#define ETH_MMC_INTR_RX_RXORANGEFIS_Msk \
  (0x80000UL) /*!< ETH MMC_INTR_RX: RXORANGEFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXPAUSFIS_Pos \
  (20UL) /*!< ETH MMC_INTR_RX: RXPAUSFIS (Bit 20)                         */
#define ETH_MMC_INTR_RX_RXPAUSFIS_Msk \
  (0x100000UL) /*!< ETH MMC_INTR_RX: RXPAUSFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXFOVFIS_Pos \
  (21UL) /*!< ETH MMC_INTR_RX: RXFOVFIS (Bit 21)                          */
#define ETH_MMC_INTR_RX_RXFOVFIS_Msk \
  (0x200000UL) /*!< ETH MMC_INTR_RX: RXFOVFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXVLANGBFIS_Pos \
  (22UL) /*!< ETH MMC_INTR_RX: RXVLANGBFIS (Bit 22)                       */
#define ETH_MMC_INTR_RX_RXVLANGBFIS_Msk \
  (0x400000UL) /*!< ETH MMC_INTR_RX: RXVLANGBFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXWDOGFIS_Pos \
  (23UL) /*!< ETH MMC_INTR_RX: RXWDOGFIS (Bit 23)                         */
#define ETH_MMC_INTR_RX_RXWDOGFIS_Msk \
  (0x800000UL) /*!< ETH MMC_INTR_RX: RXWDOGFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXRCVERRFIS_Pos \
  (24UL) /*!< ETH MMC_INTR_RX: RXRCVERRFIS (Bit 24)                       */
#define ETH_MMC_INTR_RX_RXRCVERRFIS_Msk \
  (0x1000000UL) /*!< ETH MMC_INTR_RX: RXRCVERRFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXCTRLFIS_Pos \
  (25UL) /*!< ETH MMC_INTR_RX: RXCTRLFIS (Bit 25)                         */
#define ETH_MMC_INTR_RX_RXCTRLFIS_Msk \
  (0x2000000UL) /*!< ETH MMC_INTR_RX: RXCTRLFIS (Bitfield-Mask: 0x01)            */

/* -------------------------------  ETH_MMC_INTR_TX  ------------------------------ */
#define ETH_MMC_INTR_TX_TXGBOCTIS_Pos \
  (0UL) /*!< ETH MMC_INTR_TX: TXGBOCTIS (Bit 0)                          */
#define ETH_MMC_INTR_TX_TXGBOCTIS_Msk \
  (0x1UL) /*!< ETH MMC_INTR_TX: TXGBOCTIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXGBFRMIS_Pos \
  (1UL) /*!< ETH MMC_INTR_TX: TXGBFRMIS (Bit 1)                          */
#define ETH_MMC_INTR_TX_TXGBFRMIS_Msk \
  (0x2UL) /*!< ETH MMC_INTR_TX: TXGBFRMIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXBCGFIS_Pos \
  (2UL) /*!< ETH MMC_INTR_TX: TXBCGFIS (Bit 2)                           */
#define ETH_MMC_INTR_TX_TXBCGFIS_Msk \
  (0x4UL) /*!< ETH MMC_INTR_TX: TXBCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TXMCGFIS_Pos \
  (3UL) /*!< ETH MMC_INTR_TX: TXMCGFIS (Bit 3)                           */
#define ETH_MMC_INTR_TX_TXMCGFIS_Msk \
  (0x8UL) /*!< ETH MMC_INTR_TX: TXMCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TX64OCTGBFIS_Pos \
  (4UL) /*!< ETH MMC_INTR_TX: TX64OCTGBFIS (Bit 4)                       */
#define ETH_MMC_INTR_TX_TX64OCTGBFIS_Msk \
  (0x10UL) /*!< ETH MMC_INTR_TX: TX64OCTGBFIS (Bitfield-Mask: 0x01)         */
#define ETH_MMC_INTR_TX_TX65T127OCTGBFIS_Pos \
  (5UL) /*!< ETH MMC_INTR_TX: TX65T127OCTGBFIS (Bit 5)                   */
#define ETH_MMC_INTR_TX_TX65T127OCTGBFIS_Msk \
  (0x20UL) /*!< ETH MMC_INTR_TX: TX65T127OCTGBFIS (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_TX_TX128T255OCTGBFIS_Pos \
  (6UL) /*!< ETH MMC_INTR_TX: TX128T255OCTGBFIS (Bit 6)                  */
#define ETH_MMC_INTR_TX_TX128T255OCTGBFIS_Msk \
  (0x40UL) /*!< ETH MMC_INTR_TX: TX128T255OCTGBFIS (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_TX_TX256T511OCTGBFIS_Pos \
  (7UL) /*!< ETH MMC_INTR_TX: TX256T511OCTGBFIS (Bit 7)                  */
#define ETH_MMC_INTR_TX_TX256T511OCTGBFIS_Msk \
  (0x80UL) /*!< ETH MMC_INTR_TX: TX256T511OCTGBFIS (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_TX_TX512T1023OCTGBFIS_Pos \
  (8UL) /*!< ETH MMC_INTR_TX: TX512T1023OCTGBFIS (Bit 8)                 */
#define ETH_MMC_INTR_TX_TX512T1023OCTGBFIS_Msk \
  (0x100UL) /*!< ETH MMC_INTR_TX: TX512T1023OCTGBFIS (Bitfield-Mask: 0x01)   */
#define ETH_MMC_INTR_TX_TX1024TMAXOCTGBFIS_Pos \
  (9UL) /*!< ETH MMC_INTR_TX: TX1024TMAXOCTGBFIS (Bit 9)                 */
#define ETH_MMC_INTR_TX_TX1024TMAXOCTGBFIS_Msk \
  (0x200UL) /*!< ETH MMC_INTR_TX: TX1024TMAXOCTGBFIS (Bitfield-Mask: 0x01)   */
#define ETH_MMC_INTR_TX_TXUCGBFIS_Pos \
  (10UL) /*!< ETH MMC_INTR_TX: TXUCGBFIS (Bit 10)                         */
#define ETH_MMC_INTR_TX_TXUCGBFIS_Msk \
  (0x400UL) /*!< ETH MMC_INTR_TX: TXUCGBFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXMCGBFIS_Pos \
  (11UL) /*!< ETH MMC_INTR_TX: TXMCGBFIS (Bit 11)                         */
#define ETH_MMC_INTR_TX_TXMCGBFIS_Msk \
  (0x800UL) /*!< ETH MMC_INTR_TX: TXMCGBFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXBCGBFIS_Pos \
  (12UL) /*!< ETH MMC_INTR_TX: TXBCGBFIS (Bit 12)                         */
#define ETH_MMC_INTR_TX_TXBCGBFIS_Msk \
  (0x1000UL) /*!< ETH MMC_INTR_TX: TXBCGBFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXUFLOWERFIS_Pos \
  (13UL) /*!< ETH MMC_INTR_TX: TXUFLOWERFIS (Bit 13)                      */
#define ETH_MMC_INTR_TX_TXUFLOWERFIS_Msk \
  (0x2000UL) /*!< ETH MMC_INTR_TX: TXUFLOWERFIS (Bitfield-Mask: 0x01)         */
#define ETH_MMC_INTR_TX_TXSCOLGFIS_Pos \
  (14UL) /*!< ETH MMC_INTR_TX: TXSCOLGFIS (Bit 14)                        */
#define ETH_MMC_INTR_TX_TXSCOLGFIS_Msk \
  (0x4000UL) /*!< ETH MMC_INTR_TX: TXSCOLGFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXMCOLGFIS_Pos \
  (15UL) /*!< ETH MMC_INTR_TX: TXMCOLGFIS (Bit 15)                        */
#define ETH_MMC_INTR_TX_TXMCOLGFIS_Msk \
  (0x8000UL) /*!< ETH MMC_INTR_TX: TXMCOLGFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXDEFFIS_Pos \
  (16UL) /*!< ETH MMC_INTR_TX: TXDEFFIS (Bit 16)                          */
#define ETH_MMC_INTR_TX_TXDEFFIS_Msk \
  (0x10000UL) /*!< ETH MMC_INTR_TX: TXDEFFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TXLATCOLFIS_Pos \
  (17UL) /*!< ETH MMC_INTR_TX: TXLATCOLFIS (Bit 17)                       */
#define ETH_MMC_INTR_TX_TXLATCOLFIS_Msk \
  (0x20000UL) /*!< ETH MMC_INTR_TX: TXLATCOLFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_TX_TXEXCOLFIS_Pos \
  (18UL) /*!< ETH MMC_INTR_TX: TXEXCOLFIS (Bit 18)                        */
#define ETH_MMC_INTR_TX_TXEXCOLFIS_Msk \
  (0x40000UL) /*!< ETH MMC_INTR_TX: TXEXCOLFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXCARERFIS_Pos \
  (19UL) /*!< ETH MMC_INTR_TX: TXCARERFIS (Bit 19)                        */
#define ETH_MMC_INTR_TX_TXCARERFIS_Msk \
  (0x80000UL) /*!< ETH MMC_INTR_TX: TXCARERFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXGOCTIS_Pos \
  (20UL) /*!< ETH MMC_INTR_TX: TXGOCTIS (Bit 20)                          */
#define ETH_MMC_INTR_TX_TXGOCTIS_Msk \
  (0x100000UL) /*!< ETH MMC_INTR_TX: TXGOCTIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TXGFRMIS_Pos \
  (21UL) /*!< ETH MMC_INTR_TX: TXGFRMIS (Bit 21)                          */
#define ETH_MMC_INTR_TX_TXGFRMIS_Msk \
  (0x200000UL) /*!< ETH MMC_INTR_TX: TXGFRMIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TXEXDEFFIS_Pos \
  (22UL) /*!< ETH MMC_INTR_TX: TXEXDEFFIS (Bit 22)                        */
#define ETH_MMC_INTR_TX_TXEXDEFFIS_Msk \
  (0x400000UL) /*!< ETH MMC_INTR_TX: TXEXDEFFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXPAUSFIS_Pos \
  (23UL) /*!< ETH MMC_INTR_TX: TXPAUSFIS (Bit 23)                         */
#define ETH_MMC_INTR_TX_TXPAUSFIS_Msk \
  (0x800000UL) /*!< ETH MMC_INTR_TX: TXPAUSFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXVLANGFIS_Pos \
  (24UL) /*!< ETH MMC_INTR_TX: TXVLANGFIS (Bit 24)                        */
#define ETH_MMC_INTR_TX_TXVLANGFIS_Msk \
  (0x1000000UL) /*!< ETH MMC_INTR_TX: TXVLANGFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXOSIZEGFIS_Pos \
  (25UL) /*!< ETH MMC_INTR_TX: TXOSIZEGFIS (Bit 25)                       */
#define ETH_MMC_INTR_TX_TXOSIZEGFIS_Msk \
  (0x2000000UL) /*!< ETH MMC_INTR_TX: TXOSIZEGFIS (Bitfield-Mask: 0x01)          */

/* ----------------------------  ETH_MMC_INTR_MASK_RX  ---------------------------- */
#define ETH_MMC_INTR_MASK_RX_RXGBFRMIM_Pos \
  (0UL) /*!< ETH MMC_INTR_MASK_RX: RXGBFRMIM (Bit 0)                     */
#define ETH_MMC_INTR_MASK_RX_RXGBFRMIM_Msk \
  (0x1UL) /*!< ETH MMC_INTR_MASK_RX: RXGBFRMIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXGBOCTIM_Pos \
  (1UL) /*!< ETH MMC_INTR_MASK_RX: RXGBOCTIM (Bit 1)                     */
#define ETH_MMC_INTR_MASK_RX_RXGBOCTIM_Msk \
  (0x2UL) /*!< ETH MMC_INTR_MASK_RX: RXGBOCTIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXGOCTIM_Pos \
  (2UL) /*!< ETH MMC_INTR_MASK_RX: RXGOCTIM (Bit 2)                      */
#define ETH_MMC_INTR_MASK_RX_RXGOCTIM_Msk \
  (0x4UL) /*!< ETH MMC_INTR_MASK_RX: RXGOCTIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXBCGFIM_Pos \
  (3UL) /*!< ETH MMC_INTR_MASK_RX: RXBCGFIM (Bit 3)                      */
#define ETH_MMC_INTR_MASK_RX_RXBCGFIM_Msk \
  (0x8UL) /*!< ETH MMC_INTR_MASK_RX: RXBCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXMCGFIM_Pos \
  (4UL) /*!< ETH MMC_INTR_MASK_RX: RXMCGFIM (Bit 4)                      */
#define ETH_MMC_INTR_MASK_RX_RXMCGFIM_Msk \
  (0x10UL) /*!< ETH MMC_INTR_MASK_RX: RXMCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXCRCERFIM_Pos \
  (5UL) /*!< ETH MMC_INTR_MASK_RX: RXCRCERFIM (Bit 5)                    */
#define ETH_MMC_INTR_MASK_RX_RXCRCERFIM_Msk \
  (0x20UL) /*!< ETH MMC_INTR_MASK_RX: RXCRCERFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_RX_RXALGNERFIM_Pos \
  (6UL) /*!< ETH MMC_INTR_MASK_RX: RXALGNERFIM (Bit 6)                   */
#define ETH_MMC_INTR_MASK_RX_RXALGNERFIM_Msk \
  (0x40UL) /*!< ETH MMC_INTR_MASK_RX: RXALGNERFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXRUNTFIM_Pos \
  (7UL) /*!< ETH MMC_INTR_MASK_RX: RXRUNTFIM (Bit 7)                     */
#define ETH_MMC_INTR_MASK_RX_RXRUNTFIM_Msk \
  (0x80UL) /*!< ETH MMC_INTR_MASK_RX: RXRUNTFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXJABERFIM_Pos \
  (8UL) /*!< ETH MMC_INTR_MASK_RX: RXJABERFIM (Bit 8)                    */
#define ETH_MMC_INTR_MASK_RX_RXJABERFIM_Msk \
  (0x100UL) /*!< ETH MMC_INTR_MASK_RX: RXJABERFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_RX_RXUSIZEGFIM_Pos \
  (9UL) /*!< ETH MMC_INTR_MASK_RX: RXUSIZEGFIM (Bit 9)                   */
#define ETH_MMC_INTR_MASK_RX_RXUSIZEGFIM_Msk \
  (0x200UL) /*!< ETH MMC_INTR_MASK_RX: RXUSIZEGFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXOSIZEGFIM_Pos \
  (10UL) /*!< ETH MMC_INTR_MASK_RX: RXOSIZEGFIM (Bit 10)                  */
#define ETH_MMC_INTR_MASK_RX_RXOSIZEGFIM_Msk \
  (0x400UL) /*!< ETH MMC_INTR_MASK_RX: RXOSIZEGFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RX64OCTGBFIM_Pos \
  (11UL) /*!< ETH MMC_INTR_MASK_RX: RX64OCTGBFIM (Bit 11)                 */
#define ETH_MMC_INTR_MASK_RX_RX64OCTGBFIM_Msk \
  (0x800UL) /*!< ETH MMC_INTR_MASK_RX: RX64OCTGBFIM (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_Pos \
  (12UL) /*!< ETH MMC_INTR_MASK_RX: RX65T127OCTGBFIM (Bit 12)             */
#define ETH_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_Msk \
  (0x1000UL) /*!< ETH MMC_INTR_MASK_RX: RX65T127OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_Pos \
  (13UL) /*!< ETH MMC_INTR_MASK_RX: RX128T255OCTGBFIM (Bit 13)            */
#define ETH_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_Msk \
  (0x2000UL) /*!< ETH MMC_INTR_MASK_RX: RX128T255OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_Pos \
  (14UL) /*!< ETH MMC_INTR_MASK_RX: RX256T511OCTGBFIM (Bit 14)            */
#define ETH_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_Msk \
  (0x4000UL) /*!< ETH MMC_INTR_MASK_RX: RX256T511OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_Pos \
  (15UL) /*!< ETH MMC_INTR_MASK_RX: RX512T1023OCTGBFIM (Bit 15)           */
#define ETH_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_Msk \
  (0x8000UL) /*!< ETH MMC_INTR_MASK_RX: RX512T1023OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_Pos \
  (16UL) /*!< ETH MMC_INTR_MASK_RX: RX1024TMAXOCTGBFIM (Bit 16)           */
#define ETH_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_Msk \
  (0x10000UL) /*!< ETH MMC_INTR_MASK_RX: RX1024TMAXOCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RXUCGFIM_Pos \
  (17UL) /*!< ETH MMC_INTR_MASK_RX: RXUCGFIM (Bit 17)                     */
#define ETH_MMC_INTR_MASK_RX_RXUCGFIM_Msk \
  (0x20000UL) /*!< ETH MMC_INTR_MASK_RX: RXUCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXLENERFIM_Pos \
  (18UL) /*!< ETH MMC_INTR_MASK_RX: RXLENERFIM (Bit 18)                   */
#define ETH_MMC_INTR_MASK_RX_RXLENERFIM_Msk \
  (0x40000UL) /*!< ETH MMC_INTR_MASK_RX: RXLENERFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_RX_RXORANGEFIM_Pos \
  (19UL) /*!< ETH MMC_INTR_MASK_RX: RXORANGEFIM (Bit 19)                  */
#define ETH_MMC_INTR_MASK_RX_RXORANGEFIM_Msk \
  (0x80000UL) /*!< ETH MMC_INTR_MASK_RX: RXORANGEFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXPAUSFIM_Pos \
  (20UL) /*!< ETH MMC_INTR_MASK_RX: RXPAUSFIM (Bit 20)                    */
#define ETH_MMC_INTR_MASK_RX_RXPAUSFIM_Msk \
  (0x100000UL) /*!< ETH MMC_INTR_MASK_RX: RXPAUSFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXFOVFIM_Pos \
  (21UL) /*!< ETH MMC_INTR_MASK_RX: RXFOVFIM (Bit 21)                     */
#define ETH_MMC_INTR_MASK_RX_RXFOVFIM_Msk \
  (0x200000UL) /*!< ETH MMC_INTR_MASK_RX: RXFOVFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXVLANGBFIM_Pos \
  (22UL) /*!< ETH MMC_INTR_MASK_RX: RXVLANGBFIM (Bit 22)                  */
#define ETH_MMC_INTR_MASK_RX_RXVLANGBFIM_Msk \
  (0x400000UL) /*!< ETH MMC_INTR_MASK_RX: RXVLANGBFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXWDOGFIM_Pos \
  (23UL) /*!< ETH MMC_INTR_MASK_RX: RXWDOGFIM (Bit 23)                    */
#define ETH_MMC_INTR_MASK_RX_RXWDOGFIM_Msk \
  (0x800000UL) /*!< ETH MMC_INTR_MASK_RX: RXWDOGFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXRCVERRFIM_Pos \
  (24UL) /*!< ETH MMC_INTR_MASK_RX: RXRCVERRFIM (Bit 24)                  */
#define ETH_MMC_INTR_MASK_RX_RXRCVERRFIM_Msk \
  (0x1000000UL) /*!< ETH MMC_INTR_MASK_RX: RXRCVERRFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXCTRLFIM_Pos \
  (25UL) /*!< ETH MMC_INTR_MASK_RX: RXCTRLFIM (Bit 25)                    */
#define ETH_MMC_INTR_MASK_RX_RXCTRLFIM_Msk \
  (0x2000000UL) /*!< ETH MMC_INTR_MASK_RX: RXCTRLFIM (Bitfield-Mask: 0x01)       */

/* ----------------------------  ETH_MMC_INTR_MASK_TX  ---------------------------- */
#define ETH_MMC_INTR_MASK_TX_TXGBOCTIM_Pos \
  (0UL) /*!< ETH MMC_INTR_MASK_TX: TXGBOCTIM (Bit 0)                     */
#define ETH_MMC_INTR_MASK_TX_TXGBOCTIM_Msk \
  (0x1UL) /*!< ETH MMC_INTR_MASK_TX: TXGBOCTIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXGBFRMIM_Pos \
  (1UL) /*!< ETH MMC_INTR_MASK_TX: TXGBFRMIM (Bit 1)                     */
#define ETH_MMC_INTR_MASK_TX_TXGBFRMIM_Msk \
  (0x2UL) /*!< ETH MMC_INTR_MASK_TX: TXGBFRMIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXBCGFIM_Pos \
  (2UL) /*!< ETH MMC_INTR_MASK_TX: TXBCGFIM (Bit 2)                      */
#define ETH_MMC_INTR_MASK_TX_TXBCGFIM_Msk \
  (0x4UL) /*!< ETH MMC_INTR_MASK_TX: TXBCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TXMCGFIM_Pos \
  (3UL) /*!< ETH MMC_INTR_MASK_TX: TXMCGFIM (Bit 3)                      */
#define ETH_MMC_INTR_MASK_TX_TXMCGFIM_Msk \
  (0x8UL) /*!< ETH MMC_INTR_MASK_TX: TXMCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TX64OCTGBFIM_Pos \
  (4UL) /*!< ETH MMC_INTR_MASK_TX: TX64OCTGBFIM (Bit 4)                  */
#define ETH_MMC_INTR_MASK_TX_TX64OCTGBFIM_Msk \
  (0x10UL) /*!< ETH MMC_INTR_MASK_TX: TX64OCTGBFIM (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_Pos \
  (5UL) /*!< ETH MMC_INTR_MASK_TX: TX65T127OCTGBFIM (Bit 5)              */
#define ETH_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_Msk \
  (0x20UL) /*!< ETH MMC_INTR_MASK_TX: TX65T127OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_Pos \
  (6UL) /*!< ETH MMC_INTR_MASK_TX: TX128T255OCTGBFIM (Bit 6)             */
#define ETH_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_Msk \
  (0x40UL) /*!< ETH MMC_INTR_MASK_TX: TX128T255OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_Pos \
  (7UL) /*!< ETH MMC_INTR_MASK_TX: TX256T511OCTGBFIM (Bit 7)             */
#define ETH_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_Msk \
  (0x80UL) /*!< ETH MMC_INTR_MASK_TX: TX256T511OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_Pos \
  (8UL) /*!< ETH MMC_INTR_MASK_TX: TX512T1023OCTGBFIM (Bit 8)            */
#define ETH_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_Msk \
  (0x100UL) /*!< ETH MMC_INTR_MASK_TX: TX512T1023OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_Pos \
  (9UL) /*!< ETH MMC_INTR_MASK_TX: TX1024TMAXOCTGBFIM (Bit 9)            */
#define ETH_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_Msk \
  (0x200UL) /*!< ETH MMC_INTR_MASK_TX: TX1024TMAXOCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TXUCGBFIM_Pos \
  (10UL) /*!< ETH MMC_INTR_MASK_TX: TXUCGBFIM (Bit 10)                    */
#define ETH_MMC_INTR_MASK_TX_TXUCGBFIM_Msk \
  (0x400UL) /*!< ETH MMC_INTR_MASK_TX: TXUCGBFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXMCGBFIM_Pos \
  (11UL) /*!< ETH MMC_INTR_MASK_TX: TXMCGBFIM (Bit 11)                    */
#define ETH_MMC_INTR_MASK_TX_TXMCGBFIM_Msk \
  (0x800UL) /*!< ETH MMC_INTR_MASK_TX: TXMCGBFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXBCGBFIM_Pos \
  (12UL) /*!< ETH MMC_INTR_MASK_TX: TXBCGBFIM (Bit 12)                    */
#define ETH_MMC_INTR_MASK_TX_TXBCGBFIM_Msk \
  (0x1000UL) /*!< ETH MMC_INTR_MASK_TX: TXBCGBFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXUFLOWERFIM_Pos \
  (13UL) /*!< ETH MMC_INTR_MASK_TX: TXUFLOWERFIM (Bit 13)                 */
#define ETH_MMC_INTR_MASK_TX_TXUFLOWERFIM_Msk \
  (0x2000UL) /*!< ETH MMC_INTR_MASK_TX: TXUFLOWERFIM (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_MASK_TX_TXSCOLGFIM_Pos \
  (14UL) /*!< ETH MMC_INTR_MASK_TX: TXSCOLGFIM (Bit 14)                   */
#define ETH_MMC_INTR_MASK_TX_TXSCOLGFIM_Msk \
  (0x4000UL) /*!< ETH MMC_INTR_MASK_TX: TXSCOLGFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXMCOLGFIM_Pos \
  (15UL) /*!< ETH MMC_INTR_MASK_TX: TXMCOLGFIM (Bit 15)                   */
#define ETH_MMC_INTR_MASK_TX_TXMCOLGFIM_Msk \
  (0x8000UL) /*!< ETH MMC_INTR_MASK_TX: TXMCOLGFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXDEFFIM_Pos \
  (16UL) /*!< ETH MMC_INTR_MASK_TX: TXDEFFIM (Bit 16)                     */
#define ETH_MMC_INTR_MASK_TX_TXDEFFIM_Msk \
  (0x10000UL) /*!< ETH MMC_INTR_MASK_TX: TXDEFFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TXLATCOLFIM_Pos \
  (17UL) /*!< ETH MMC_INTR_MASK_TX: TXLATCOLFIM (Bit 17)                  */
#define ETH_MMC_INTR_MASK_TX_TXLATCOLFIM_Msk \
  (0x20000UL) /*!< ETH MMC_INTR_MASK_TX: TXLATCOLFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_TX_TXEXCOLFIM_Pos \
  (18UL) /*!< ETH MMC_INTR_MASK_TX: TXEXCOLFIM (Bit 18)                   */
#define ETH_MMC_INTR_MASK_TX_TXEXCOLFIM_Msk \
  (0x40000UL) /*!< ETH MMC_INTR_MASK_TX: TXEXCOLFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXCARERFIM_Pos \
  (19UL) /*!< ETH MMC_INTR_MASK_TX: TXCARERFIM (Bit 19)                   */
#define ETH_MMC_INTR_MASK_TX_TXCARERFIM_Msk \
  (0x80000UL) /*!< ETH MMC_INTR_MASK_TX: TXCARERFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXGOCTIM_Pos \
  (20UL) /*!< ETH MMC_INTR_MASK_TX: TXGOCTIM (Bit 20)                     */
#define ETH_MMC_INTR_MASK_TX_TXGOCTIM_Msk \
  (0x100000UL) /*!< ETH MMC_INTR_MASK_TX: TXGOCTIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TXGFRMIM_Pos \
  (21UL) /*!< ETH MMC_INTR_MASK_TX: TXGFRMIM (Bit 21)                     */
#define ETH_MMC_INTR_MASK_TX_TXGFRMIM_Msk \
  (0x200000UL) /*!< ETH MMC_INTR_MASK_TX: TXGFRMIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TXEXDEFFIM_Pos \
  (22UL) /*!< ETH MMC_INTR_MASK_TX: TXEXDEFFIM (Bit 22)                   */
#define ETH_MMC_INTR_MASK_TX_TXEXDEFFIM_Msk \
  (0x400000UL) /*!< ETH MMC_INTR_MASK_TX: TXEXDEFFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXPAUSFIM_Pos \
  (23UL) /*!< ETH MMC_INTR_MASK_TX: TXPAUSFIM (Bit 23)                    */
#define ETH_MMC_INTR_MASK_TX_TXPAUSFIM_Msk \
  (0x800000UL) /*!< ETH MMC_INTR_MASK_TX: TXPAUSFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXVLANGFIM_Pos \
  (24UL) /*!< ETH MMC_INTR_MASK_TX: TXVLANGFIM (Bit 24)                   */
#define ETH_MMC_INTR_MASK_TX_TXVLANGFIM_Msk \
  (0x1000000UL) /*!< ETH MMC_INTR_MASK_TX: TXVLANGFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXOSIZEGFIM_Pos \
  (25UL) /*!< ETH MMC_INTR_MASK_TX: TXOSIZEGFIM (Bit 25)                  */
#define ETH_MMC_INTR_MASK_TX_TXOSIZEGFIM_Msk \
  (0x2000000UL) /*!< ETH MMC_INTR_MASK_TX: TXOSIZEGFIM (Bitfield-Mask: 0x01)     */

/* -----------------------------  ETH_TXOCTETCOUNT_GB  ---------------------------- */
#define ETH_TXOCTETCOUNT_GB_COUNT_Pos \
  (0UL) /*!< ETH TXOCTETCOUNT_GB: COUNT (Bit 0)                          */
#define ETH_TXOCTETCOUNT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXOCTETCOUNT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXFRAMECOUNT_GB  ---------------------------- */
#define ETH_TXFRAMECOUNT_GB_COUNT_Pos \
  (0UL) /*!< ETH TXFRAMECOUNT_GB: COUNT (Bit 0)                          */
#define ETH_TXFRAMECOUNT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXFRAMECOUNT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXBCASTFRAMES_G  ---------------------------- */
#define ETH_TXBCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH TXBCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_TXBCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXBCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXMCASTFRAMES_G  ---------------------------- */
#define ETH_TXMCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH TXMCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_TXMCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXMCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -------------------------------  ETH_TX64OCT_GB  ------------------------------- */
#define ETH_TX64OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX64OCT_GB: COUNT (Bit 0)                               */
#define ETH_TX64OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX64OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)           */

/* -----------------------------  ETH_TX65TO127OCT_GB  ---------------------------- */
#define ETH_TX65TO127OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX65TO127OCT_GB: COUNT (Bit 0)                          */
#define ETH_TX65TO127OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX65TO127OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* ----------------------------  ETH_TX128TO255OCT_GB  ---------------------------- */
#define ETH_TX128TO255OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX128TO255OCT_GB: COUNT (Bit 0)                         */
#define ETH_TX128TO255OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX128TO255OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)     */

/* ----------------------------  ETH_TX256TO511OCT_GB  ---------------------------- */
#define ETH_TX256TO511OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX256TO511OCT_GB: COUNT (Bit 0)                         */
#define ETH_TX256TO511OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX256TO511OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)     */

/* ----------------------------  ETH_TX512TO1023OCT_GB  --------------------------- */
#define ETH_TX512TO1023OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX512TO1023OCT_GB: COUNT (Bit 0)                        */
#define ETH_TX512TO1023OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX512TO1023OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)    */

/* -----------------------------  ETH_TX1024MAXOCT_GB  ---------------------------- */
#define ETH_TX1024MAXOCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX1024MAXOCT_GB: COUNT (Bit 0)                          */
#define ETH_TX1024MAXOCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX1024MAXOCT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXUCASTFRAME_GB  ---------------------------- */
#define ETH_TXUCASTFRAME_GB_COUNT_Pos \
  (0UL) /*!< ETH TXUCASTFRAME_GB: COUNT (Bit 0)                          */
#define ETH_TXUCASTFRAME_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXUCASTFRAME_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXMCASTFRAME_GB  ---------------------------- */
#define ETH_TXMCASTFRAME_GB_COUNT_Pos \
  (0UL) /*!< ETH TXMCASTFRAME_GB: COUNT (Bit 0)                          */
#define ETH_TXMCASTFRAME_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXMCASTFRAME_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXBCASTFRAME_GB  ---------------------------- */
#define ETH_TXBCASTFRAME_GB_COUNT_Pos \
  (0UL) /*!< ETH TXBCASTFRAME_GB: COUNT (Bit 0)                          */
#define ETH_TXBCASTFRAME_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXBCASTFRAME_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -------------------------------  ETH_TXUNDERERR  ------------------------------- */
#define ETH_TXUNDERERR_COUNT_Pos \
  (0UL) /*!< ETH TXUNDERERR: COUNT (Bit 0)                               */
#define ETH_TXUNDERERR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXUNDERERR: COUNT (Bitfield-Mask: 0xffffffff)           */

/* ------------------------------  ETH_TXSINGLECOL_G  ----------------------------- */
#define ETH_TXSINGLECOL_G_COUNT_Pos \
  (0UL) /*!< ETH TXSINGLECOL_G: COUNT (Bit 0)                            */
#define ETH_TXSINGLECOL_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXSINGLECOL_G: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_TXMULTICOL_G  ------------------------------ */
#define ETH_TXMULTICOL_G_COUNT_Pos \
  (0UL) /*!< ETH TXMULTICOL_G: COUNT (Bit 0)                             */
#define ETH_TXMULTICOL_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXMULTICOL_G: COUNT (Bitfield-Mask: 0xffffffff)         */

/* -------------------------------  ETH_TXDEFERRED  ------------------------------- */
#define ETH_TXDEFERRED_COUNT_Pos \
  (0UL) /*!< ETH TXDEFERRED: COUNT (Bit 0)                               */
#define ETH_TXDEFERRED_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXDEFERRED: COUNT (Bitfield-Mask: 0xffffffff)           */

/* --------------------------------  ETH_TXLATECOL  ------------------------------- */
#define ETH_TXLATECOL_COUNT_Pos \
  (0UL) /*!< ETH TXLATECOL: COUNT (Bit 0)                                */
#define ETH_TXLATECOL_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXLATECOL: COUNT (Bitfield-Mask: 0xffffffff)            */

/* -------------------------------  ETH_TXEXESSCOL  ------------------------------- */
#define ETH_TXEXESSCOL_COUNT_Pos \
  (0UL) /*!< ETH TXEXESSCOL: COUNT (Bit 0)                               */
#define ETH_TXEXESSCOL_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXEXESSCOL: COUNT (Bitfield-Mask: 0xffffffff)           */

/* -----------------------------  ETH_TXCARRIERERROR  ----------------------------- */
#define ETH_TXCARRIERERROR_COUNT_Pos \
  (0UL) /*!< ETH TXCARRIERERROR: COUNT (Bit 0)                           */
#define ETH_TXCARRIERERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXCARRIERERROR: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_TXOCTETCOUNT_G  ----------------------------- */
#define ETH_TXOCTETCOUNT_G_COUNT_Pos \
  (0UL) /*!< ETH TXOCTETCOUNT_G: COUNT (Bit 0)                           */
#define ETH_TXOCTETCOUNT_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXOCTETCOUNT_G: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_TXFRAMECOUNT_G  ----------------------------- */
#define ETH_TXFRAMECOUNT_G_COUNT_Pos \
  (0UL) /*!< ETH TXFRAMECOUNT_G: COUNT (Bit 0)                           */
#define ETH_TXFRAMECOUNT_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXFRAMECOUNT_G: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -------------------------------  ETH_TXEXCESSDEF  ------------------------------ */
#define ETH_TXEXCESSDEF_COUNT_Pos \
  (0UL) /*!< ETH TXEXCESSDEF: COUNT (Bit 0)                              */
#define ETH_TXEXCESSDEF_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXEXCESSDEF: COUNT (Bitfield-Mask: 0xffffffff)          */

/* ------------------------------  ETH_TXPAUSEFRAMES  ----------------------------- */
#define ETH_TXPAUSEFRAMES_COUNT_Pos \
  (0UL) /*!< ETH TXPAUSEFRAMES: COUNT (Bit 0)                            */
#define ETH_TXPAUSEFRAMES_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXPAUSEFRAMES: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_TXLANFRAMES_G  ----------------------------- */
#define ETH_TXLANFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH TXLANFRAMES_G: COUNT (Bit 0)                            */
#define ETH_TXLANFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXLANFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_TXOVERSIZE_G  ------------------------------ */
#define ETH_TXOVERSIZE_G_COUNT_Pos \
  (0UL) /*!< ETH TXOVERSIZE_G: COUNT (Bit 0)                             */
#define ETH_TXOVERSIZE_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXOVERSIZE_G: COUNT (Bitfield-Mask: 0xffffffff)         */

/* -----------------------------  ETH_RXFRAMECOUNT_GB  ---------------------------- */
#define ETH_RXFRAMECOUNT_GB_COUNT_Pos \
  (0UL) /*!< ETH RXFRAMECOUNT_GB: COUNT (Bit 0)                          */
#define ETH_RXFRAMECOUNT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXFRAMECOUNT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_RXOCTETCOUNT_GB  ---------------------------- */
#define ETH_RXOCTETCOUNT_GB_COUNT_Pos \
  (0UL) /*!< ETH RXOCTETCOUNT_GB: COUNT (Bit 0)                          */
#define ETH_RXOCTETCOUNT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXOCTETCOUNT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_RXOCTETCOUNT_G  ----------------------------- */
#define ETH_RXOCTETCOUNT_G_COUNT_Pos \
  (0UL) /*!< ETH RXOCTETCOUNT_G: COUNT (Bit 0)                           */
#define ETH_RXOCTETCOUNT_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXOCTETCOUNT_G: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_RXBCASTFRAMES_G  ---------------------------- */
#define ETH_RXBCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH RXBCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_RXBCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXBCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_RXMCASTFRAMES_G  ---------------------------- */
#define ETH_RXMCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH RXMCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_RXMCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXMCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -------------------------------  ETH_RXCRCERROR  ------------------------------- */
#define ETH_RXCRCERROR_COUNT_Pos \
  (0UL) /*!< ETH RXCRCERROR: COUNT (Bit 0)                               */
#define ETH_RXCRCERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXCRCERROR: COUNT (Bitfield-Mask: 0xffffffff)           */

/* ------------------------------  ETH_RXALIGNERROR  ------------------------------ */
#define ETH_RXALIGNERROR_COUNT_Pos \
  (0UL) /*!< ETH RXALIGNERROR: COUNT (Bit 0)                             */
#define ETH_RXALIGNERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXALIGNERROR: COUNT (Bitfield-Mask: 0xffffffff)         */

/* -------------------------------  ETH_RXRUNTERROR  ------------------------------ */
#define ETH_RXRUNTERROR_COUNT_Pos \
  (0UL) /*!< ETH RXRUNTERROR: COUNT (Bit 0)                              */
#define ETH_RXRUNTERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXRUNTERROR: COUNT (Bitfield-Mask: 0xffffffff)          */

/* ------------------------------  ETH_RXJABBERERROR  ----------------------------- */
#define ETH_RXJABBERERROR_COUNT_Pos \
  (0UL) /*!< ETH RXJABBERERROR: COUNT (Bit 0)                            */
#define ETH_RXJABBERERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXJABBERERROR: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_RXUNDERSIZE_G  ----------------------------- */
#define ETH_RXUNDERSIZE_G_COUNT_Pos \
  (0UL) /*!< ETH RXUNDERSIZE_G: COUNT (Bit 0)                            */
#define ETH_RXUNDERSIZE_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXUNDERSIZE_G: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_RXOVERSIZE_G  ------------------------------ */
#define ETH_RXOVERSIZE_G_COUNT_Pos \
  (0UL) /*!< ETH RXOVERSIZE_G: COUNT (Bit 0)                             */
#define ETH_RXOVERSIZE_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXOVERSIZE_G: COUNT (Bitfield-Mask: 0xffffffff)         */

/* ------------------------------  ETH_RX64OCTETS_GB  ----------------------------- */
#define ETH_RX64OCTETS_GB_COUNT_Pos \
  (0UL) /*!< ETH RX64OCTETS_GB: COUNT (Bit 0)                            */
#define ETH_RX64OCTETS_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX64OCTETS_GB: COUNT (Bitfield-Mask: 0xffffffff)        */

/* -----------------------------  ETH_RX65TO127OCT_GB  ---------------------------- */
#define ETH_RX65TO127OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX65TO127OCT_GB: COUNT (Bit 0)                          */
#define ETH_RX65TO127OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX65TO127OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* ----------------------------  ETH_RX128TO255OCT_GB  ---------------------------- */
#define ETH_RX128TO255OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX128TO255OCT_GB: COUNT (Bit 0)                         */
#define ETH_RX128TO255OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX128TO255OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)     */

/* ----------------------------  ETH_RX256TO511OCT_GB  ---------------------------- */
#define ETH_RX256TO511OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX256TO511OCT_GB: COUNT (Bit 0)                         */
#define ETH_RX256TO511OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX256TO511OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)     */

/* ----------------------------  ETH_RX512TO1023OCT_GB  --------------------------- */
#define ETH_RX512TO1023OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX512TO1023OCT_GB: COUNT (Bit 0)                        */
#define ETH_RX512TO1023OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX512TO1023OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)    */

/* -----------------------------  ETH_RX1024MAXOCT_GB  ---------------------------- */
#define ETH_RX1024MAXOCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX1024MAXOCT_GB: COUNT (Bit 0)                          */
#define ETH_RX1024MAXOCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX1024MAXOCT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_RXUCASTFRAMES_G  ---------------------------- */
#define ETH_RXUCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH RXUCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_RXUCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXUCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* ------------------------------  ETH_RXLENGTHERROR  ----------------------------- */
#define ETH_RXLENGTHERROR_COUNT_Pos \
  (0UL) /*!< ETH RXLENGTHERROR: COUNT (Bit 0)                            */
#define ETH_RXLENGTHERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXLENGTHERROR: COUNT (Bitfield-Mask: 0xffffffff)        */

/* -----------------------------  ETH_RXOUTRANGETYPE  ----------------------------- */
#define ETH_RXOUTRANGETYPE_COUNT_Pos \
  (0UL) /*!< ETH RXOUTRANGETYPE: COUNT (Bit 0)                           */
#define ETH_RXOUTRANGETYPE_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXOUTRANGETYPE: COUNT (Bitfield-Mask: 0xffffffff)       */

/* ------------------------------  ETH_RXPAUSEFRAMES  ----------------------------- */
#define ETH_RXPAUSEFRAMES_COUNT_Pos \
  (0UL) /*!< ETH RXPAUSEFRAMES: COUNT (Bit 0)                            */
#define ETH_RXPAUSEFRAMES_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXPAUSEFRAMES: COUNT (Bitfield-Mask: 0xffffffff)        */

/* -----------------------------  ETH_RXFIFOOVERFLOW  ----------------------------- */
#define ETH_RXFIFOOVERFLOW_COUNT_Pos \
  (0UL) /*!< ETH RXFIFOOVERFLOW: COUNT (Bit 0)                           */
#define ETH_RXFIFOOVERFLOW_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXFIFOOVERFLOW: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_RXVLANFRAMES_GB  ---------------------------- */
#define ETH_RXVLANFRAMES_GB_COUNT_Pos \
  (0UL) /*!< ETH RXVLANFRAMES_GB: COUNT (Bit 0)                          */
#define ETH_RXVLANFRAMES_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXVLANFRAMES_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -------------------------------  ETH_RXWDOGERROR  ------------------------------ */
#define ETH_RXWDOGERROR_COUNT_Pos \
  (0UL) /*!< ETH RXWDOGERROR: COUNT (Bit 0)                              */
#define ETH_RXWDOGERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXWDOGERROR: COUNT (Bitfield-Mask: 0xffffffff)          */

/* -------------------------------  ETH_RXRCVERROR  ------------------------------- */
#define ETH_RXRCVERROR_COUNT_Pos \
  (0UL) /*!< ETH RXRCVERROR: COUNT (Bit 0)                               */
#define ETH_RXRCVERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXRCVERROR: COUNT (Bitfield-Mask: 0xffffffff)           */

/* -----------------------------  ETH_RXCTRLFRAMES_G  ----------------------------- */
#define ETH_RXCTRLFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH RXCTRLFRAMES_G: COUNT (Bit 0)                           */
#define ETH_RXCTRLFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXCTRLFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_VLAN_INCREPLACE  ---------------------------- */
#define ETH_VLAN_INCREPLACE_VLT_Pos \
  (0UL) /*!< ETH VLAN_INCREPLACE: VLT (Bit 0)                            */
#define ETH_VLAN_INCREPLACE_VLT_Msk \
  (0xffffUL) /*!< ETH VLAN_INCREPLACE: VLT (Bitfield-Mask: 0xffff)            */
#define ETH_VLAN_INCREPLACE_VLC_Pos \
  (16UL) /*!< ETH VLAN_INCREPLACE: VLC (Bit 16)                           */
#define ETH_VLAN_INCREPLACE_VLC_Msk \
  (0x30000UL) /*!< ETH VLAN_INCREPLACE: VLC (Bitfield-Mask: 0x03)              */
#define ETH_VLAN_INCREPLACE_VLP_Pos \
  (18UL) /*!< ETH VLAN_INCREPLACE: VLP (Bit 18)                           */
#define ETH_VLAN_INCREPLACE_VLP_Msk \
  (0x40000UL) /*!< ETH VLAN_INCREPLACE: VLP (Bitfield-Mask: 0x01)              */
#define ETH_VLAN_INCREPLACE_CSVL_Pos \
  (19UL) /*!< ETH VLAN_INCREPLACE: CSVL (Bit 19)                          */
#define ETH_VLAN_INCREPLACE_CSVL_Msk \
  (0x80000UL) /*!< ETH VLAN_INCREPLACE: CSVL (Bitfield-Mask: 0x01)             */

/* -----------------------------  ETH_VLAN_HASHTABLE  ----------------------------- */
#define ETH_VLAN_HASHTABLE_VLHT_Pos \
  (0UL) /*!< ETH VLAN_HASHTABLE: VLHT (Bit 0)                            */
#define ETH_VLAN_HASHTABLE_VLHT_Msk \
  (0xffffUL) /*!< ETH VLAN_HASHTABLE: VLHT (Bitfield-Mask: 0xffff)            */

/* -----------------------------  ETH_TIMESTAMP_CTRL  ----------------------------- */
#define ETH_TIMESTAMP_CTRL_TSENA_Pos \
  (0UL) /*!< ETH TIMESTAMP_CTRL: TSENA (Bit 0)                           */
#define ETH_TIMESTAMP_CTRL_TSENA_Msk \
  (0x1UL) /*!< ETH TIMESTAMP_CTRL: TSENA (Bitfield-Mask: 0x01)             */
#define ETH_TIMESTAMP_CTRL_TSCFUPDT_Pos \
  (1UL) /*!< ETH TIMESTAMP_CTRL: TSCFUPDT (Bit 1)                        */
#define ETH_TIMESTAMP_CTRL_TSCFUPDT_Msk \
  (0x2UL) /*!< ETH TIMESTAMP_CTRL: TSCFUPDT (Bitfield-Mask: 0x01)          */
#define ETH_TIMESTAMP_CTRL_TSINIT_Pos \
  (2UL) /*!< ETH TIMESTAMP_CTRL: TSINIT (Bit 2)                          */
#define ETH_TIMESTAMP_CTRL_TSINIT_Msk \
  (0x4UL) /*!< ETH TIMESTAMP_CTRL: TSINIT (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_TSUPDT_Pos \
  (3UL) /*!< ETH TIMESTAMP_CTRL: TSUPDT (Bit 3)                          */
#define ETH_TIMESTAMP_CTRL_TSUPDT_Msk \
  (0x8UL) /*!< ETH TIMESTAMP_CTRL: TSUPDT (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_TSTRIG_Pos \
  (4UL) /*!< ETH TIMESTAMP_CTRL: TSTRIG (Bit 4)                          */
#define ETH_TIMESTAMP_CTRL_TSTRIG_Msk \
  (0x10UL) /*!< ETH TIMESTAMP_CTRL: TSTRIG (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_TSADDRREG_Pos \
  (5UL) /*!< ETH TIMESTAMP_CTRL: TSADDRREG (Bit 5)                       */
#define ETH_TIMESTAMP_CTRL_TSADDRREG_Msk \
  (0x20UL) /*!< ETH TIMESTAMP_CTRL: TSADDRREG (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSENALL_Pos \
  (8UL) /*!< ETH TIMESTAMP_CTRL: TSENALL (Bit 8)                         */
#define ETH_TIMESTAMP_CTRL_TSENALL_Msk \
  (0x100UL) /*!< ETH TIMESTAMP_CTRL: TSENALL (Bitfield-Mask: 0x01)           */
#define ETH_TIMESTAMP_CTRL_TSCTRLSSR_Pos \
  (9UL) /*!< ETH TIMESTAMP_CTRL: TSCTRLSSR (Bit 9)                       */
#define ETH_TIMESTAMP_CTRL_TSCTRLSSR_Msk \
  (0x200UL) /*!< ETH TIMESTAMP_CTRL: TSCTRLSSR (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSVER2ENA_Pos \
  (10UL) /*!< ETH TIMESTAMP_CTRL: TSVER2ENA (Bit 10)                      */
#define ETH_TIMESTAMP_CTRL_TSVER2ENA_Msk \
  (0x400UL) /*!< ETH TIMESTAMP_CTRL: TSVER2ENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSIPENA_Pos \
  (11UL) /*!< ETH TIMESTAMP_CTRL: TSIPENA (Bit 11)                        */
#define ETH_TIMESTAMP_CTRL_TSIPENA_Msk \
  (0x800UL) /*!< ETH TIMESTAMP_CTRL: TSIPENA (Bitfield-Mask: 0x01)           */
#define ETH_TIMESTAMP_CTRL_TSIPV6ENA_Pos \
  (12UL) /*!< ETH TIMESTAMP_CTRL: TSIPV6ENA (Bit 12)                      */
#define ETH_TIMESTAMP_CTRL_TSIPV6ENA_Msk \
  (0x1000UL) /*!< ETH TIMESTAMP_CTRL: TSIPV6ENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSIPV4ENA_Pos \
  (13UL) /*!< ETH TIMESTAMP_CTRL: TSIPV4ENA (Bit 13)                      */
#define ETH_TIMESTAMP_CTRL_TSIPV4ENA_Msk \
  (0x2000UL) /*!< ETH TIMESTAMP_CTRL: TSIPV4ENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSEVNTENA_Pos \
  (14UL) /*!< ETH TIMESTAMP_CTRL: TSEVNTENA (Bit 14)                      */
#define ETH_TIMESTAMP_CTRL_TSEVNTENA_Msk \
  (0x4000UL) /*!< ETH TIMESTAMP_CTRL: TSEVNTENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSMSTRENA_Pos \
  (15UL) /*!< ETH TIMESTAMP_CTRL: TSMSTRENA (Bit 15)                      */
#define ETH_TIMESTAMP_CTRL_TSMSTRENA_Msk \
  (0x8000UL) /*!< ETH TIMESTAMP_CTRL: TSMSTRENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_SNAPTYPSEL_Pos \
  (16UL) /*!< ETH TIMESTAMP_CTRL: SNAPTYPSEL (Bit 16)                     */
#define ETH_TIMESTAMP_CTRL_SNAPTYPSEL_Msk \
  (0x30000UL) /*!< ETH TIMESTAMP_CTRL: SNAPTYPSEL (Bitfield-Mask: 0x03)        */
#define ETH_TIMESTAMP_CTRL_TSENMACADDR_Pos \
  (18UL) /*!< ETH TIMESTAMP_CTRL: TSENMACADDR (Bit 18)                    */
#define ETH_TIMESTAMP_CTRL_TSENMACADDR_Msk \
  (0x40000UL) /*!< ETH TIMESTAMP_CTRL: TSENMACADDR (Bitfield-Mask: 0x01)       */
#define ETH_TIMESTAMP_CTRL_ATSFC_Pos \
  (24UL) /*!< ETH TIMESTAMP_CTRL: ATSFC (Bit 24)                          */
#define ETH_TIMESTAMP_CTRL_ATSFC_Msk \
  (0x1000000UL) /*!< ETH TIMESTAMP_CTRL: ATSFC (Bitfield-Mask: 0x01)             */
#define ETH_TIMESTAMP_CTRL_ATSEN0_Pos \
  (25UL) /*!< ETH TIMESTAMP_CTRL: ATSEN0 (Bit 25)                         */
#define ETH_TIMESTAMP_CTRL_ATSEN0_Msk \
  (0x2000000UL) /*!< ETH TIMESTAMP_CTRL: ATSEN0 (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_ATSEN1_Pos \
  (26UL) /*!< ETH TIMESTAMP_CTRL: ATSEN1 (Bit 26)                         */
#define ETH_TIMESTAMP_CTRL_ATSEN1_Msk \
  (0x4000000UL) /*!< ETH TIMESTAMP_CTRL: ATSEN1 (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_ATSEN2_Pos \
  (27UL) /*!< ETH TIMESTAMP_CTRL: ATSEN2 (Bit 27)                         */
#define ETH_TIMESTAMP_CTRL_ATSEN2_Msk \
  (0x8000000UL) /*!< ETH TIMESTAMP_CTRL: ATSEN2 (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_ATSEN3_Pos \
  (28UL) /*!< ETH TIMESTAMP_CTRL: ATSEN3 (Bit 28)                         */
#define ETH_TIMESTAMP_CTRL_ATSEN3_Msk \
  (0x10000000UL) /*!< ETH TIMESTAMP_CTRL: ATSEN3 (Bitfield-Mask: 0x01)            */

/* -------------------------------  ETH_SUBSEC_INC  ------------------------------- */
#define ETH_SUBSEC_INC_SSINC_Pos \
  (0UL) /*!< ETH SUBSEC_INC: SSINC (Bit 0)                               */
#define ETH_SUBSEC_INC_SSINC_Msk \
  (0xffUL) /*!< ETH SUBSEC_INC: SSINC (Bitfield-Mask: 0xff)                 */

/* -----------------------------  ETH_SYSTIME_SECONDS  ---------------------------- */
#define ETH_SYSTIME_SECONDS_TSS_Pos \
  (0UL) /*!< ETH SYSTIME_SECONDS: TSS (Bit 0)                            */
#define ETH_SYSTIME_SECONDS_TSS_Msk \
  (0xffffffffUL) /*!< ETH SYSTIME_SECONDS: TSS (Bitfield-Mask: 0xffffffff)        */

/* -----------------------------  ETH_SYSTIME_NANOSEC  ---------------------------- */
#define ETH_SYSTIME_NANOSEC_TSSS_Pos \
  (0UL) /*!< ETH SYSTIME_NANOSEC: TSSS (Bit 0)                           */
#define ETH_SYSTIME_NANOSEC_TSSS_Msk \
  (0x7fffffffUL) /*!< ETH SYSTIME_NANOSEC: TSSS (Bitfield-Mask: 0x7fffffff)       */

/* ----------------------------  ETH_SYSTIME_SECSUPDAT  --------------------------- */
#define ETH_SYSTIME_SECSUPDAT_TSS_Pos \
  (0UL) /*!< ETH SYSTIME_SECSUPDAT: TSS (Bit 0)                          */
#define ETH_SYSTIME_SECSUPDAT_TSS_Msk \
  (0xffffffffUL) /*!< ETH SYSTIME_SECSUPDAT: TSS (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_SYSTIME_NSECUP  ----------------------------- */
#define ETH_SYSTIME_NSECUP_TSSS_Pos \
  (0UL) /*!< ETH SYSTIME_NSECUP: TSSS (Bit 0)                            */
#define ETH_SYSTIME_NSECUP_TSSS_Msk \
  (0x7fffffffUL) /*!< ETH SYSTIME_NSECUP: TSSS (Bitfield-Mask: 0x7fffffff)        */
#define ETH_SYSTIME_NSECUP_ADDSUB_Pos \
  (31UL) /*!< ETH SYSTIME_NSECUP: ADDSUB (Bit 31)                         */
#define ETH_SYSTIME_NSECUP_ADDSUB_Msk \
  (0x80000000UL) /*!< ETH SYSTIME_NSECUP: ADDSUB (Bitfield-Mask: 0x01)            */

/* -----------------------------  ETH_TIMESTAMPADDEND  ---------------------------- */
#define ETH_TIMESTAMPADDEND_TSAR_Pos \
  (0UL) /*!< ETH TIMESTAMPADDEND: TSAR (Bit 0)                           */
#define ETH_TIMESTAMPADDEND_TSAR_Msk \
  (0xffffffffUL) /*!< ETH TIMESTAMPADDEND: TSAR (Bitfield-Mask: 0xffffffff)       */

/* ----------------------------  ETH_TARGET_TIME_SECS  ---------------------------- */
#define ETH_TARGET_TIME_SECS_TSTR_Pos \
  (0UL) /*!< ETH TARGET_TIME_SECS: TSTR (Bit 0)                          */
#define ETH_TARGET_TIME_SECS_TSTR_Msk \
  (0xffffffffUL) /*!< ETH TARGET_TIME_SECS: TSTR (Bitfield-Mask: 0xffffffff)      */

/* ----------------------------  ETH_TARGET_TIME_NSEC  ---------------------------- */
#define ETH_TARGET_TIME_NSEC_TTSLO_Pos \
  (0UL) /*!< ETH TARGET_TIME_NSEC: TTSLO (Bit 0)                         */
#define ETH_TARGET_TIME_NSEC_TTSLO_Msk \
  (0x7fffffffUL) /*!< ETH TARGET_TIME_NSEC: TTSLO (Bitfield-Mask: 0x7fffffff)     */
#define ETH_TARGET_TIME_NSEC_TRGTBUSY_Pos \
  (31UL) /*!< ETH TARGET_TIME_NSEC: TRGTBUSY (Bit 31)                     */
#define ETH_TARGET_TIME_NSEC_TRGTBUSY_Msk \
  (0x80000000UL) /*!< ETH TARGET_TIME_NSEC: TRGTBUSY (Bitfield-Mask: 0x01)        */

/* ------------------------------  ETH_DMA_BUS_MODE  ------------------------------ */
#define ETH_DMA_BUS_MODE_SWR_Pos \
  (0UL) /*!< ETH DMA_BUS_MODE: SWR (Bit 0)                               */
#define ETH_DMA_BUS_MODE_SWR_Msk \
  (0x1UL) /*!< ETH DMA_BUS_MODE: SWR (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_BUS_MODE_DA_Pos \
  (1UL) /*!< ETH DMA_BUS_MODE: DA (Bit 1)                                */
#define ETH_DMA_BUS_MODE_DA_Msk \
  (0x2UL) /*!< ETH DMA_BUS_MODE: DA (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_BUS_MODE_DSL_Pos \
  (2UL) /*!< ETH DMA_BUS_MODE: DSL (Bit 2)                               */
#define ETH_DMA_BUS_MODE_DSL_Msk \
  (0x7cUL) /*!< ETH DMA_BUS_MODE: DSL (Bitfield-Mask: 0x1f)                 */
#define ETH_DMA_BUS_MODE_PBL_Pos \
  (8UL) /*!< ETH DMA_BUS_MODE: PBL (Bit 8)                               */
#define ETH_DMA_BUS_MODE_PBL_Msk \
  (0x3f00UL) /*!< ETH DMA_BUS_MODE: PBL (Bitfield-Mask: 0x3f)                 */
#define ETH_DMA_BUS_MODE_PR_Pos \
  (14UL) /*!< ETH DMA_BUS_MODE: PR (Bit 14)                               */
#define ETH_DMA_BUS_MODE_PR_Msk \
  (0xc000UL) /*!< ETH DMA_BUS_MODE: PR (Bitfield-Mask: 0x03)                  */
#define ETH_DMA_BUS_MODE_FB_Pos \
  (16UL) /*!< ETH DMA_BUS_MODE: FB (Bit 16)                               */
#define ETH_DMA_BUS_MODE_FB_Msk \
  (0x10000UL) /*!< ETH DMA_BUS_MODE: FB (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_BUS_MODE_RPBL_Pos \
  (17UL) /*!< ETH DMA_BUS_MODE: RPBL (Bit 17)                             */
#define ETH_DMA_BUS_MODE_RPBL_Msk \
  (0x7e0000UL) /*!< ETH DMA_BUS_MODE: RPBL (Bitfield-Mask: 0x3f)                */
#define ETH_DMA_BUS_MODE_USP_Pos \
  (23UL) /*!< ETH DMA_BUS_MODE: USP (Bit 23)                              */
#define ETH_DMA_BUS_MODE_USP_Msk \
  (0x800000UL) /*!< ETH DMA_BUS_MODE: USP (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_BUS_MODE_PBLx8_Pos \
  (24UL) /*!< ETH DMA_BUS_MODE: PBLx8 (Bit 24)                            */
#define ETH_DMA_BUS_MODE_PBLx8_Msk \
  (0x1000000UL) /*!< ETH DMA_BUS_MODE: PBLx8 (Bitfield-Mask: 0x01)               */
#define ETH_DMA_BUS_MODE_AAL_Pos \
  (25UL) /*!< ETH DMA_BUS_MODE: AAL (Bit 25)                              */
#define ETH_DMA_BUS_MODE_AAL_Msk \
  (0x2000000UL) /*!< ETH DMA_BUS_MODE: AAL (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_BUS_MODE_MB_Pos \
  (26UL) /*!< ETH DMA_BUS_MODE: MB (Bit 26)                               */
#define ETH_DMA_BUS_MODE_MB_Msk \
  (0x4000000UL) /*!< ETH DMA_BUS_MODE: MB (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_BUS_MODE_TXPR_Pos \
  (27UL) /*!< ETH DMA_BUS_MODE: TXPR (Bit 27)                             */
#define ETH_DMA_BUS_MODE_TXPR_Msk \
  (0x8000000UL) /*!< ETH DMA_BUS_MODE: TXPR (Bitfield-Mask: 0x01)                */
#define ETH_DMA_BUS_MODE_PRWG_Pos \
  (28UL) /*!< ETH DMA_BUS_MODE: PRWG (Bit 28)                             */
#define ETH_DMA_BUS_MODE_PRWG_Msk \
  (0x30000000UL) /*!< ETH DMA_BUS_MODE: PRWG (Bitfield-Mask: 0x03)                */
#define ETH_DMA_BUS_MODE_RIB_Pos \
  (31UL) /*!< ETH DMA_BUS_MODE: RIB (Bit 31)                              */
#define ETH_DMA_BUS_MODE_RIB_Msk \
  (0x80000000UL) /*!< ETH DMA_BUS_MODE: RIB (Bitfield-Mask: 0x01)                 */

/* ---------------------------  ETH_DMA_TX_POLL_DEMAND  --------------------------- */
#define ETH_DMA_TX_POLL_DEMAND_TPD_Pos \
  (0UL) /*!< ETH DMA_TX_POLL_DEMAND: TPD (Bit 0)                         */
#define ETH_DMA_TX_POLL_DEMAND_TPD_Msk \
  (0xffffffffUL) /*!< ETH DMA_TX_POLL_DEMAND: TPD (Bitfield-Mask: 0xffffffff)     */

/* ---------------------------  ETH_DMA_RX_POLL_DEMAND  --------------------------- */
#define ETH_DMA_RX_POLL_DEMAND_RPD_Pos \
  (0UL) /*!< ETH DMA_RX_POLL_DEMAND: RPD (Bit 0)                         */
#define ETH_DMA_RX_POLL_DEMAND_RPD_Msk \
  (0xffffffffUL) /*!< ETH DMA_RX_POLL_DEMAND: RPD (Bitfield-Mask: 0xffffffff)     */

/* --------------------------  ETH_DMA_RX_DESC_LIST_ADDR  ------------------------- */
#define ETH_DMA_RX_DESC_LIST_ADDR_RDESLA_Pos \
  (0UL) /*!< ETH DMA_RX_DESC_LIST_ADDR: RDESLA (Bit 0)                   */
#define ETH_DMA_RX_DESC_LIST_ADDR_RDESLA_Msk \
  (0xffffffffUL) /*!< ETH DMA_RX_DESC_LIST_ADDR: RDESLA (Bitfield-Mask: 0xffffffff) */

/* --------------------------  ETH_DMA_TX_DESC_LIST_ADDR  ------------------------- */
#define ETH_DMA_TX_DESC_LIST_ADDR_TDESLA_Pos \
  (0UL) /*!< ETH DMA_TX_DESC_LIST_ADDR: TDESLA (Bit 0)                   */
#define ETH_DMA_TX_DESC_LIST_ADDR_TDESLA_Msk \
  (0xffffffffUL) /*!< ETH DMA_TX_DESC_LIST_ADDR: TDESLA (Bitfield-Mask: 0xffffffff) */

/* -------------------------------  ETH_DMA_STATUS  ------------------------------- */
#define ETH_DMA_STATUS_TI_Pos \
  (0UL) /*!< ETH DMA_STATUS: TI (Bit 0)                                  */
#define ETH_DMA_STATUS_TI_Msk \
  (0x1UL) /*!< ETH DMA_STATUS: TI (Bitfield-Mask: 0x01)                    */
#define ETH_DMA_STATUS_TPS_Pos \
  (1UL) /*!< ETH DMA_STATUS: TPS (Bit 1)                                 */
#define ETH_DMA_STATUS_TPS_Msk \
  (0x2UL) /*!< ETH DMA_STATUS: TPS (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_TU_Pos \
  (2UL) /*!< ETH DMA_STATUS: TU (Bit 2)                                  */
#define ETH_DMA_STATUS_TU_Msk \
  (0x4UL) /*!< ETH DMA_STATUS: TU (Bitfield-Mask: 0x01)                    */
#define ETH_DMA_STATUS_TJT_Pos \
  (3UL) /*!< ETH DMA_STATUS: TJT (Bit 3)                                 */
#define ETH_DMA_STATUS_TJT_Msk \
  (0x8UL) /*!< ETH DMA_STATUS: TJT (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_OVF_Pos \
  (4UL) /*!< ETH DMA_STATUS: OVF (Bit 4)                                 */
#define ETH_DMA_STATUS_OVF_Msk \
  (0x10UL) /*!< ETH DMA_STATUS: OVF (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_UNF_Pos \
  (5UL) /*!< ETH DMA_STATUS: UNF (Bit 5)                                 */
#define ETH_DMA_STATUS_UNF_Msk \
  (0x20UL) /*!< ETH DMA_STATUS: UNF (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_RI_Pos \
  (6UL) /*!< ETH DMA_STATUS: RI (Bit 6)                                  */
#define ETH_DMA_STATUS_RI_Msk \
  (0x40UL) /*!< ETH DMA_STATUS: RI (Bitfield-Mask: 0x01)                    */
#define ETH_DMA_STATUS_RU_Pos \
  (7UL) /*!< ETH DMA_STATUS: RU (Bit 7)                                  */
#define ETH_DMA_STATUS_RU_Msk \
  (0x80UL) /*!< ETH DMA_STATUS: RU (Bitfield-Mask: 0x01)                    */
#define ETH_DMA_STATUS_RPS_Pos \
  (8UL) /*!< ETH DMA_STATUS: RPS (Bit 8)                                 */
#define ETH_DMA_STATUS_RPS_Msk \
  (0x100UL) /*!< ETH DMA_STATUS: RPS (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_RWT_Pos \
  (9UL) /*!< ETH DMA_STATUS: RWT (Bit 9)                                 */
#define ETH_DMA_STATUS_RWT_Msk \
  (0x200UL) /*!< ETH DMA_STATUS: RWT (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_ETI_Pos \
  (10UL) /*!< ETH DMA_STATUS: ETI (Bit 10)                                */
#define ETH_DMA_STATUS_ETI_Msk \
  (0x400UL) /*!< ETH DMA_STATUS: ETI (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_FBI_Pos \
  (13UL) /*!< ETH DMA_STATUS: FBI (Bit 13)                                */
#define ETH_DMA_STATUS_FBI_Msk \
  (0x2000UL) /*!< ETH DMA_STATUS: FBI (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_ERI_Pos \
  (14UL) /*!< ETH DMA_STATUS: ERI (Bit 14)                                */
#define ETH_DMA_STATUS_ERI_Msk \
  (0x4000UL) /*!< ETH DMA_STATUS: ERI (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_AIS_Pos \
  (15UL) /*!< ETH DMA_STATUS: AIS (Bit 15)                                */
#define ETH_DMA_STATUS_AIS_Msk \
  (0x8000UL) /*!< ETH DMA_STATUS: AIS (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_NIS_Pos \
  (16UL) /*!< ETH DMA_STATUS: NIS (Bit 16)                                */
#define ETH_DMA_STATUS_NIS_Msk \
  (0x10000UL) /*!< ETH DMA_STATUS: NIS (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_RS_Pos \
  (17UL) /*!< ETH DMA_STATUS: RS (Bit 17)                                 */
#define ETH_DMA_STATUS_RS_Msk \
  (0xe0000UL) /*!< ETH DMA_STATUS: RS (Bitfield-Mask: 0x07)                    */
#define ETH_DMA_STATUS_TS_Pos \
  (20UL) /*!< ETH DMA_STATUS: TS (Bit 20)                                 */
#define ETH_DMA_STATUS_TS_Msk \
  (0x700000UL) /*!< ETH DMA_STATUS: TS (Bitfield-Mask: 0x07)                    */
#define ETH_DMA_STATUS_EB_Pos \
  (23UL) /*!< ETH DMA_STATUS: EB (Bit 23)                                 */
#define ETH_DMA_STATUS_EB_Msk \
  (0x3800000UL) /*!< ETH DMA_STATUS: EB (Bitfield-Mask: 0x07)                    */
#define ETH_DMA_STATUS_GMI_Pos \
  (27UL) /*!< ETH DMA_STATUS: GMI (Bit 27)                                */
#define ETH_DMA_STATUS_GMI_Msk \
  (0x8000000UL) /*!< ETH DMA_STATUS: GMI (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_TTI_Pos \
  (29UL) /*!< ETH DMA_STATUS: TTI (Bit 29)                                */
#define ETH_DMA_STATUS_TTI_Msk \
  (0x20000000UL) /*!< ETH DMA_STATUS: TTI (Bitfield-Mask: 0x01)                   */

/* ------------------------------  ETH_DMA_OPER_MODE  ----------------------------- */
#define ETH_DMA_OPER_MODE_SR_Pos \
  (1UL) /*!< ETH DMA_OPER_MODE: SR (Bit 1)                               */
#define ETH_DMA_OPER_MODE_SR_Msk \
  (0x2UL) /*!< ETH DMA_OPER_MODE: SR (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_OPER_MODE_OSF_Pos \
  (2UL) /*!< ETH DMA_OPER_MODE: OSF (Bit 2)                              */
#define ETH_DMA_OPER_MODE_OSF_Msk \
  (0x4UL) /*!< ETH DMA_OPER_MODE: OSF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_RTC_Pos \
  (3UL) /*!< ETH DMA_OPER_MODE: RTC (Bit 3)                              */
#define ETH_DMA_OPER_MODE_RTC_Msk \
  (0x18UL) /*!< ETH DMA_OPER_MODE: RTC (Bitfield-Mask: 0x03)                */
#define ETH_DMA_OPER_MODE_DGF_Pos \
  (5UL) /*!< ETH DMA_OPER_MODE: DGF (Bit 5)                              */
#define ETH_DMA_OPER_MODE_DGF_Msk \
  (0x20UL) /*!< ETH DMA_OPER_MODE: DGF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_FUF_Pos \
  (6UL) /*!< ETH DMA_OPER_MODE: FUF (Bit 6)                              */
#define ETH_DMA_OPER_MODE_FUF_Msk \
  (0x40UL) /*!< ETH DMA_OPER_MODE: FUF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_FEF_Pos \
  (7UL) /*!< ETH DMA_OPER_MODE: FEF (Bit 7)                              */
#define ETH_DMA_OPER_MODE_FEF_Msk \
  (0x80UL) /*!< ETH DMA_OPER_MODE: FEF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_RFA_Pos \
  (9UL) /*!< ETH DMA_OPER_MODE: RFA (Bit 9)                              */
#define ETH_DMA_OPER_MODE_RFA_Msk \
  (0x600UL) /*!< ETH DMA_OPER_MODE: RFA (Bitfield-Mask: 0x03)                */
#define ETH_DMA_OPER_MODE_RFD_Pos \
  (11UL) /*!< ETH DMA_OPER_MODE: RFD (Bit 11)                             */
#define ETH_DMA_OPER_MODE_RFD_Msk \
  (0x1800UL) /*!< ETH DMA_OPER_MODE: RFD (Bitfield-Mask: 0x03)                */
#define ETH_DMA_OPER_MODE_ST_Pos \
  (13UL) /*!< ETH DMA_OPER_MODE: ST (Bit 13)                              */
#define ETH_DMA_OPER_MODE_ST_Msk \
  (0x2000UL) /*!< ETH DMA_OPER_MODE: ST (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_OPER_MODE_TTC_Pos \
  (14UL) /*!< ETH DMA_OPER_MODE: TTC (Bit 14)                             */
#define ETH_DMA_OPER_MODE_TTC_Msk \
  (0x1c000UL) /*!< ETH DMA_OPER_MODE: TTC (Bitfield-Mask: 0x07)                */
#define ETH_DMA_OPER_MODE_FTF_Pos \
  (20UL) /*!< ETH DMA_OPER_MODE: FTF (Bit 20)                             */
#define ETH_DMA_OPER_MODE_FTF_Msk \
  (0x100000UL) /*!< ETH DMA_OPER_MODE: FTF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_TSF_Pos \
  (21UL) /*!< ETH DMA_OPER_MODE: TSF (Bit 21)                             */
#define ETH_DMA_OPER_MODE_TSF_Msk \
  (0x200000UL) /*!< ETH DMA_OPER_MODE: TSF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_DFF_Pos \
  (24UL) /*!< ETH DMA_OPER_MODE: DFF (Bit 24)                             */
#define ETH_DMA_OPER_MODE_DFF_Msk \
  (0x1000000UL) /*!< ETH DMA_OPER_MODE: DFF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_RSF_Pos \
  (25UL) /*!< ETH DMA_OPER_MODE: RSF (Bit 25)                             */
#define ETH_DMA_OPER_MODE_RSF_Msk \
  (0x2000000UL) /*!< ETH DMA_OPER_MODE: RSF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_DT_Pos \
  (26UL) /*!< ETH DMA_OPER_MODE: DT (Bit 26)                              */
#define ETH_DMA_OPER_MODE_DT_Msk \
  (0x4000000UL) /*!< ETH DMA_OPER_MODE: DT (Bitfield-Mask: 0x01)                 */

/* -------------------------------  ETH_DMA_INTR_EN  ------------------------------ */
#define ETH_DMA_INTR_EN_TIE_Pos \
  (0UL) /*!< ETH DMA_INTR_EN: TIE (Bit 0)                                */
#define ETH_DMA_INTR_EN_TIE_Msk \
  (0x1UL) /*!< ETH DMA_INTR_EN: TIE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_TSE_Pos \
  (1UL) /*!< ETH DMA_INTR_EN: TSE (Bit 1)                                */
#define ETH_DMA_INTR_EN_TSE_Msk \
  (0x2UL) /*!< ETH DMA_INTR_EN: TSE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_TUE_Pos \
  (2UL) /*!< ETH DMA_INTR_EN: TUE (Bit 2)                                */
#define ETH_DMA_INTR_EN_TUE_Msk \
  (0x4UL) /*!< ETH DMA_INTR_EN: TUE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_THE_Pos \
  (3UL) /*!< ETH DMA_INTR_EN: THE (Bit 3)                                */
#define ETH_DMA_INTR_EN_THE_Msk \
  (0x8UL) /*!< ETH DMA_INTR_EN: THE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_OVE_Pos \
  (4UL) /*!< ETH DMA_INTR_EN: OVE (Bit 4)                                */
#define ETH_DMA_INTR_EN_OVE_Msk \
  (0x10UL) /*!< ETH DMA_INTR_EN: OVE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_UNE_Pos \
  (5UL) /*!< ETH DMA_INTR_EN: UNE (Bit 5)                                */
#define ETH_DMA_INTR_EN_UNE_Msk \
  (0x20UL) /*!< ETH DMA_INTR_EN: UNE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_RIE_Pos \
  (6UL) /*!< ETH DMA_INTR_EN: RIE (Bit 6)                                */
#define ETH_DMA_INTR_EN_RIE_Msk \
  (0x40UL) /*!< ETH DMA_INTR_EN: RIE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_RUE_Pos \
  (7UL) /*!< ETH DMA_INTR_EN: RUE (Bit 7)                                */
#define ETH_DMA_INTR_EN_RUE_Msk \
  (0x80UL) /*!< ETH DMA_INTR_EN: RUE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_RSE_Pos \
  (8UL) /*!< ETH DMA_INTR_EN: RSE (Bit 8)                                */
#define ETH_DMA_INTR_EN_RSE_Msk \
  (0x100UL) /*!< ETH DMA_INTR_EN: RSE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_RWE_Pos \
  (9UL) /*!< ETH DMA_INTR_EN: RWE (Bit 9)                                */
#define ETH_DMA_INTR_EN_RWE_Msk \
  (0x200UL) /*!< ETH DMA_INTR_EN: RWE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_ETE_Pos \
  (10UL) /*!< ETH DMA_INTR_EN: ETE (Bit 10)                               */
#define ETH_DMA_INTR_EN_ETE_Msk \
  (0x400UL) /*!< ETH DMA_INTR_EN: ETE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_FBE_Pos \
  (13UL) /*!< ETH DMA_INTR_EN: FBE (Bit 13)                               */
#define ETH_DMA_INTR_EN_FBE_Msk \
  (0x2000UL) /*!< ETH DMA_INTR_EN: FBE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_ERE_Pos \
  (14UL) /*!< ETH DMA_INTR_EN: ERE (Bit 14)                               */
#define ETH_DMA_INTR_EN_ERE_Msk \
  (0x4000UL) /*!< ETH DMA_INTR_EN: ERE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_AIE_Pos \
  (15UL) /*!< ETH DMA_INTR_EN: AIE (Bit 15)                               */
#define ETH_DMA_INTR_EN_AIE_Msk \
  (0x8000UL) /*!< ETH DMA_INTR_EN: AIE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_NIE_Pos \
  (16UL) /*!< ETH DMA_INTR_EN: NIE (Bit 16)                               */
#define ETH_DMA_INTR_EN_NIE_Msk \
  (0x10000UL) /*!< ETH DMA_INTR_EN: NIE (Bitfield-Mask: 0x01)                  */

/* --------------------------  ETH_DMA_MISS_OVER_COUNTER  ------------------------- */
#define ETH_DMA_MISS_OVER_COUNTER_MISFRMCNT_Pos \
  (0UL) /*!< ETH DMA_MISS_OVER_COUNTER: MISFRMCNT (Bit 0)                */
#define ETH_DMA_MISS_OVER_COUNTER_MISFRMCNT_Msk \
  (0xffffUL) /*!< ETH DMA_MISS_OVER_COUNTER: MISFRMCNT (Bitfield-Mask: 0xffff) */
#define ETH_DMA_MISS_OVER_COUNTER_MISCNTOVF_Pos \
  (16UL) /*!< ETH DMA_MISS_OVER_COUNTER: MISCNTOVF (Bit 16)               */
#define ETH_DMA_MISS_OVER_COUNTER_MISCNTOVF_Msk \
  (0x10000UL) /*!< ETH DMA_MISS_OVER_COUNTER: MISCNTOVF (Bitfield-Mask: 0x01)  */
#define ETH_DMA_MISS_OVER_COUNTER_OVFFRMCNT_Pos \
  (17UL) /*!< ETH DMA_MISS_OVER_COUNTER: OVFFRMCNT (Bit 17)               */
#define ETH_DMA_MISS_OVER_COUNTER_OVFFRMCNT_Msk \
  (0xffe0000UL) /*!< ETH DMA_MISS_OVER_COUNTER: OVFFRMCNT (Bitfield-Mask: 0x7ff) */
#define ETH_DMA_MISS_OVER_COUNTER_OVFCNTOVF_Pos \
  (28UL) /*!< ETH DMA_MISS_OVER_COUNTER: OVFCNTOVF (Bit 28)               */
#define ETH_DMA_MISS_OVER_COUNTER_OVFCNTOVF_Msk \
  (0x10000000UL) /*!< ETH DMA_MISS_OVER_COUNTER: OVFCNTOVF (Bitfield-Mask: 0x01)  */

/* -------------------------  ETH_DMA_RX_INTR_WDOG_TIMER  ------------------------- */
#define ETH_DMA_RX_INTR_WDOG_TIMER_RIWT_Pos \
  (0UL) /*!< ETH DMA_RX_INTR_WDOG_TIMER: RIWT (Bit 0)                    */
#define ETH_DMA_RX_INTR_WDOG_TIMER_RIWT_Msk \
  (0xffUL) /*!< ETH DMA_RX_INTR_WDOG_TIMER: RIWT (Bitfield-Mask: 0xff)      */

/* -----------------------------  ETH_DMA_AHB_STATUS  ----------------------------- */
#define ETH_DMA_AHB_STATUS_AHBMASTRSTS_Pos \
  (0UL) /*!< ETH DMA_AHB_STATUS: AHBMASTRSTS (Bit 0)                     */
#define ETH_DMA_AHB_STATUS_AHBMASTRSTS_Msk \
  (0x1UL) /*!< ETH DMA_AHB_STATUS: AHBMASTRSTS (Bitfield-Mask: 0x01)       */

/* ----------------------------  ETH_DMA_CURR_TX_DESC  ---------------------------- */
#define ETH_DMA_CURR_TX_DESC_CURTDESAPTR_Pos \
  (0UL) /*!< ETH DMA_CURR_TX_DESC: CURTDESAPTR (Bit 0)                   */
#define ETH_DMA_CURR_TX_DESC_CURTDESAPTR_Msk \
  (0xffffffffUL) /*!< ETH DMA_CURR_TX_DESC: CURTDESAPTR (Bitfield-Mask: 0xffffffff) */

/* ----------------------------  ETH_DMA_CURR_RX_DESC  ---------------------------- */
#define ETH_DMA_CURR_RX_DESC_CURRDESAPTR_Pos \
  (0UL) /*!< ETH DMA_CURR_RX_DESC: CURRDESAPTR (Bit 0)                   */
#define ETH_DMA_CURR_RX_DESC_CURRDESAPTR_Msk \
  (0xffffffffUL) /*!< ETH DMA_CURR_RX_DESC: CURRDESAPTR (Bitfield-Mask: 0xffffffff) */

/* --------------------------  ETH_DMA_CURR_TX_BUFR_ADDR  ------------------------- */
#define ETH_DMA_CURR_TX_BUFR_ADDR_CURTBUFAPTR_Pos \
  (0UL) /*!< ETH DMA_CURR_TX_BUFR_ADDR: CURTBUFAPTR (Bit 0)              */
#define ETH_DMA_CURR_TX_BUFR_ADDR_CURTBUFAPTR_Msk \
  (0xffffffffUL) /*!< ETH DMA_CURR_TX_BUFR_ADDR: CURTBUFAPTR (Bitfield-Mask: 0xffffffff) */

/* --------------------------  ETH_DMA_CURR_RX_BUFR_ADDR  ------------------------- */
#define ETH_DMA_CURR_RX_BUFR_ADDR_CURTBUFAPTR_Pos \
  (0UL) /*!< ETH DMA_CURR_RX_BUFR_ADDR: CURTBUFAPTR (Bit 0)              */
#define ETH_DMA_CURR_RX_BUFR_ADDR_CURTBUFAPTR_Msk \
  (0xffffffffUL) /*!< ETH DMA_CURR_RX_BUFR_ADDR: CURTBUFAPTR (Bitfield-Mask: 0xffffffff) */

/* ================================================================================ */
/* ================          struct 'ETH' Position & Mask          ================ */
/* ================================================================================ */

/* -------------------------------  ETH_MAC_CONFIG  ------------------------------- */
#define ETH_MAC_CONFIG_PRELEN_Pos \
  (0UL) /*!< ETH MAC_CONFIG: PRELEN (Bit 0)                              */
#define ETH_MAC_CONFIG_PRELEN_Msk \
  (0x3UL) /*!< ETH MAC_CONFIG: PRELEN (Bitfield-Mask: 0x03)                */
#define ETH_MAC_CONFIG_RE_Pos \
  (2UL) /*!< ETH MAC_CONFIG: RE (Bit 2)                                  */
#define ETH_MAC_CONFIG_RE_Msk \
  (0x4UL) /*!< ETH MAC_CONFIG: RE (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_TE_Pos \
  (3UL) /*!< ETH MAC_CONFIG: TE (Bit 3)                                  */
#define ETH_MAC_CONFIG_TE_Msk \
  (0x8UL) /*!< ETH MAC_CONFIG: TE (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_DC_Pos \
  (4UL) /*!< ETH MAC_CONFIG: DC (Bit 4)                                  */
#define ETH_MAC_CONFIG_DC_Msk \
  (0x10UL) /*!< ETH MAC_CONFIG: DC (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_BL_Pos \
  (5UL) /*!< ETH MAC_CONFIG: BL (Bit 5)                                  */
#define ETH_MAC_CONFIG_BL_Msk \
  (0x60UL) /*!< ETH MAC_CONFIG: BL (Bitfield-Mask: 0x03)                    */
#define ETH_MAC_CONFIG_ACS_Pos \
  (7UL) /*!< ETH MAC_CONFIG: ACS (Bit 7)                                 */
#define ETH_MAC_CONFIG_ACS_Msk \
  (0x80UL) /*!< ETH MAC_CONFIG: ACS (Bitfield-Mask: 0x01)                   */
#define ETH_MAC_CONFIG_DR_Pos \
  (9UL) /*!< ETH MAC_CONFIG: DR (Bit 9)                                  */
#define ETH_MAC_CONFIG_DR_Msk \
  (0x200UL) /*!< ETH MAC_CONFIG: DR (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_IPC_Pos \
  (10UL) /*!< ETH MAC_CONFIG: IPC (Bit 10)                                */
#define ETH_MAC_CONFIG_IPC_Msk \
  (0x400UL) /*!< ETH MAC_CONFIG: IPC (Bitfield-Mask: 0x01)                   */
#define ETH_MAC_CONFIG_DM_Pos \
  (11UL) /*!< ETH MAC_CONFIG: DM (Bit 11)                                 */
#define ETH_MAC_CONFIG_DM_Msk \
  (0x800UL) /*!< ETH MAC_CONFIG: DM (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_LM_Pos \
  (12UL) /*!< ETH MAC_CONFIG: LM (Bit 12)                                 */
#define ETH_MAC_CONFIG_LM_Msk \
  (0x1000UL) /*!< ETH MAC_CONFIG: LM (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_DRO_Pos \
  (13UL) /*!< ETH MAC_CONFIG: DRO (Bit 13)                                */
#define ETH_MAC_CONFIG_DRO_Msk \
  (0x2000UL) /*!< ETH MAC_CONFIG: DRO (Bitfield-Mask: 0x01)                   */
#define ETH_MAC_CONFIG_FES_Pos \
  (14UL) /*!< ETH MAC_CONFIG: FES (Bit 14)                                */
#define ETH_MAC_CONFIG_FES_Msk \
  (0x4000UL) /*!< ETH MAC_CONFIG: FES (Bitfield-Mask: 0x01)                   */
#define ETH_MAC_CONFIG_PS_Pos \
  (15UL) /*!< ETH MAC_CONFIG: PS (Bit 15)                                 */
#define ETH_MAC_CONFIG_PS_Msk \
  (0x8000UL) /*!< ETH MAC_CONFIG: PS (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_DCRS_Pos \
  (16UL) /*!< ETH MAC_CONFIG: DCRS (Bit 16)                               */
#define ETH_MAC_CONFIG_DCRS_Msk \
  (0x10000UL) /*!< ETH MAC_CONFIG: DCRS (Bitfield-Mask: 0x01)                  */
#define ETH_MAC_CONFIG_IFG_Pos \
  (17UL) /*!< ETH MAC_CONFIG: IFG (Bit 17)                                */
#define ETH_MAC_CONFIG_IFG_Msk \
  (0xe0000UL) /*!< ETH MAC_CONFIG: IFG (Bitfield-Mask: 0x07)                   */
#define ETH_MAC_CONFIG_JE_Pos \
  (20UL) /*!< ETH MAC_CONFIG: JE (Bit 20)                                 */
#define ETH_MAC_CONFIG_JE_Msk \
  (0x100000UL) /*!< ETH MAC_CONFIG: JE (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_BE_Pos \
  (21UL) /*!< ETH MAC_CONFIG: BE (Bit 21)                                 */
#define ETH_MAC_CONFIG_BE_Msk \
  (0x200000UL) /*!< ETH MAC_CONFIG: BE (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_JD_Pos \
  (22UL) /*!< ETH MAC_CONFIG: JD (Bit 22)                                 */
#define ETH_MAC_CONFIG_JD_Msk \
  (0x400000UL) /*!< ETH MAC_CONFIG: JD (Bitfield-Mask: 0x01)                    */
#define ETH_MAC_CONFIG_WD_Pos \
  (23UL) /*!< ETH MAC_CONFIG: WD (Bit 23)                                 */
#define ETH_MAC_CONFIG_WD_Msk \
  (0x800000UL) /*!< ETH MAC_CONFIG: WD (Bitfield-Mask: 0x01)                    */

/* -----------------------------  ETH_MAC_FRAME_FLTR  ----------------------------- */
#define ETH_MAC_FRAME_FLTR_PR_Pos \
  (0UL) /*!< ETH MAC_FRAME_FLTR: PR (Bit 0)                              */
#define ETH_MAC_FRAME_FLTR_PR_Msk \
  (0x1UL) /*!< ETH MAC_FRAME_FLTR: PR (Bitfield-Mask: 0x01)                */
#define ETH_MAC_FRAME_FLTR_HUC_Pos \
  (1UL) /*!< ETH MAC_FRAME_FLTR: HUC (Bit 1)                             */
#define ETH_MAC_FRAME_FLTR_HUC_Msk \
  (0x2UL) /*!< ETH MAC_FRAME_FLTR: HUC (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_HMC_Pos \
  (2UL) /*!< ETH MAC_FRAME_FLTR: HMC (Bit 2)                             */
#define ETH_MAC_FRAME_FLTR_HMC_Msk \
  (0x4UL) /*!< ETH MAC_FRAME_FLTR: HMC (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_DAIF_Pos \
  (3UL) /*!< ETH MAC_FRAME_FLTR: DAIF (Bit 3)                            */
#define ETH_MAC_FRAME_FLTR_DAIF_Msk \
  (0x8UL) /*!< ETH MAC_FRAME_FLTR: DAIF (Bitfield-Mask: 0x01)              */
#define ETH_MAC_FRAME_FLTR_PM_Pos \
  (4UL) /*!< ETH MAC_FRAME_FLTR: PM (Bit 4)                              */
#define ETH_MAC_FRAME_FLTR_PM_Msk \
  (0x10UL) /*!< ETH MAC_FRAME_FLTR: PM (Bitfield-Mask: 0x01)                */
#define ETH_MAC_FRAME_FLTR_DBF_Pos \
  (5UL) /*!< ETH MAC_FRAME_FLTR: DBF (Bit 5)                             */
#define ETH_MAC_FRAME_FLTR_DBF_Msk \
  (0x20UL) /*!< ETH MAC_FRAME_FLTR: DBF (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_PCF_Pos \
  (6UL) /*!< ETH MAC_FRAME_FLTR: PCF (Bit 6)                             */
#define ETH_MAC_FRAME_FLTR_PCF_Msk \
  (0xc0UL) /*!< ETH MAC_FRAME_FLTR: PCF (Bitfield-Mask: 0x03)               */
#define ETH_MAC_FRAME_FLTR_SAIF_Pos \
  (8UL) /*!< ETH MAC_FRAME_FLTR: SAIF (Bit 8)                            */
#define ETH_MAC_FRAME_FLTR_SAIF_Msk \
  (0x100UL) /*!< ETH MAC_FRAME_FLTR: SAIF (Bitfield-Mask: 0x01)              */
#define ETH_MAC_FRAME_FLTR_SAF_Pos \
  (9UL) /*!< ETH MAC_FRAME_FLTR: SAF (Bit 9)                             */
#define ETH_MAC_FRAME_FLTR_SAF_Msk \
  (0x200UL) /*!< ETH MAC_FRAME_FLTR: SAF (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_HDF_Pos \
  (10UL) /*!< ETH MAC_FRAME_FLTR: HDF (Bit 10)                            */
#define ETH_MAC_FRAME_FLTR_HDF_Msk \
  (0x400UL) /*!< ETH MAC_FRAME_FLTR: HDF (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FRAME_FLTR_VFTE_Pos \
  (16UL) /*!< ETH MAC_FRAME_FLTR: VFTE (Bit 16)                           */
#define ETH_MAC_FRAME_FLTR_VFTE_Msk \
  (0x10000UL) /*!< ETH MAC_FRAME_FLTR: VFTE (Bitfield-Mask: 0x01)              */
#define ETH_MAC_FRAME_FLTR_DNTU_Pos \
  (21UL) /*!< ETH MAC_FRAME_FLTR: DNTU (Bit 21)                           */
#define ETH_MAC_FRAME_FLTR_DNTU_Msk \
  (0x200000UL) /*!< ETH MAC_FRAME_FLTR: DNTU (Bitfield-Mask: 0x01)              */
#define ETH_MAC_FRAME_FLTR_RA_Pos \
  (31UL) /*!< ETH MAC_FRAME_FLTR: RA (Bit 31)                             */
#define ETH_MAC_FRAME_FLTR_RA_Msk \
  (0x80000000UL) /*!< ETH MAC_FRAME_FLTR: RA (Bitfield-Mask: 0x01)                */

/* ------------------------------  ETH_MAC_GMII_ADDR  ----------------------------- */
#define ETH_MAC_GMII_ADDR_GB_Pos \
  (0UL) /*!< ETH MAC_GMII_ADDR: GB (Bit 0)                               */
#define ETH_MAC_GMII_ADDR_GB_Msk \
  (0x1UL) /*!< ETH MAC_GMII_ADDR: GB (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_GMII_ADDR_GW_Pos \
  (1UL) /*!< ETH MAC_GMII_ADDR: GW (Bit 1)                               */
#define ETH_MAC_GMII_ADDR_GW_Msk \
  (0x2UL) /*!< ETH MAC_GMII_ADDR: GW (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_GMII_ADDR_CR_Pos \
  (2UL) /*!< ETH MAC_GMII_ADDR: CR (Bit 2)                               */
#define ETH_MAC_GMII_ADDR_CR_Msk \
  (0x3cUL) /*!< ETH MAC_GMII_ADDR: CR (Bitfield-Mask: 0x0f)                 */
#define ETH_MAC_GMII_ADDR_GR_Pos \
  (6UL) /*!< ETH MAC_GMII_ADDR: GR (Bit 6)                               */
#define ETH_MAC_GMII_ADDR_GR_Msk \
  (0x7c0UL) /*!< ETH MAC_GMII_ADDR: GR (Bitfield-Mask: 0x1f)                 */
#define ETH_MAC_GMII_ADDR_PA_Pos \
  (11UL) /*!< ETH MAC_GMII_ADDR: PA (Bit 11)                              */
#define ETH_MAC_GMII_ADDR_PA_Msk \
  (0xf800UL) /*!< ETH MAC_GMII_ADDR: PA (Bitfield-Mask: 0x1f)                 */

/* ------------------------------  ETH_MAC_GMII_DATA  ----------------------------- */
#define ETH_MAC_GMII_DATA_GD_Pos \
  (0UL) /*!< ETH MAC_GMII_DATA: GD (Bit 0)                               */
#define ETH_MAC_GMII_DATA_GD_Msk \
  (0xffffUL) /*!< ETH MAC_GMII_DATA: GD (Bitfield-Mask: 0xffff)               */

/* ------------------------------  ETH_MAC_FLOW_CTRL  ----------------------------- */
#define ETH_MAC_FLOW_CTRL_FCB_BPA_Pos \
  (0UL) /*!< ETH MAC_FLOW_CTRL: FCB_BPA (Bit 0)                          */
#define ETH_MAC_FLOW_CTRL_FCB_BPA_Msk \
  (0x1UL) /*!< ETH MAC_FLOW_CTRL: FCB_BPA (Bitfield-Mask: 0x01)            */
#define ETH_MAC_FLOW_CTRL_TFE_Pos \
  (1UL) /*!< ETH MAC_FLOW_CTRL: TFE (Bit 1)                              */
#define ETH_MAC_FLOW_CTRL_TFE_Msk \
  (0x2UL) /*!< ETH MAC_FLOW_CTRL: TFE (Bitfield-Mask: 0x01)                */
#define ETH_MAC_FLOW_CTRL_RFE_Pos \
  (2UL) /*!< ETH MAC_FLOW_CTRL: RFE (Bit 2)                              */
#define ETH_MAC_FLOW_CTRL_RFE_Msk \
  (0x4UL) /*!< ETH MAC_FLOW_CTRL: RFE (Bitfield-Mask: 0x01)                */
#define ETH_MAC_FLOW_CTRL_UP_Pos \
  (3UL) /*!< ETH MAC_FLOW_CTRL: UP (Bit 3)                               */
#define ETH_MAC_FLOW_CTRL_UP_Msk \
  (0x8UL) /*!< ETH MAC_FLOW_CTRL: UP (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_FLOW_CTRL_PLT_Pos \
  (4UL) /*!< ETH MAC_FLOW_CTRL: PLT (Bit 4)                              */
#define ETH_MAC_FLOW_CTRL_PLT_Msk \
  (0x30UL) /*!< ETH MAC_FLOW_CTRL: PLT (Bitfield-Mask: 0x03)                */
#define ETH_MAC_FLOW_CTRL_DZPQ_Pos \
  (7UL) /*!< ETH MAC_FLOW_CTRL: DZPQ (Bit 7)                             */
#define ETH_MAC_FLOW_CTRL_DZPQ_Msk \
  (0x80UL) /*!< ETH MAC_FLOW_CTRL: DZPQ (Bitfield-Mask: 0x01)               */
#define ETH_MAC_FLOW_CTRL_PT_Pos \
  (16UL) /*!< ETH MAC_FLOW_CTRL: PT (Bit 16)                              */
#define ETH_MAC_FLOW_CTRL_PT_Msk \
  (0xffff0000UL) /*!< ETH MAC_FLOW_CTRL: PT (Bitfield-Mask: 0xffff)               */

/* ------------------------------  ETH_MAC_VLAN_TAG  ------------------------------ */
#define ETH_MAC_VLAN_TAG_VL_Pos \
  (0UL) /*!< ETH MAC_VLAN_TAG: VL (Bit 0)                                */
#define ETH_MAC_VLAN_TAG_VL_Msk \
  (0xffffUL) /*!< ETH MAC_VLAN_TAG: VL (Bitfield-Mask: 0xffff)                */
#define ETH_MAC_VLAN_TAG_ETV_Pos \
  (16UL) /*!< ETH MAC_VLAN_TAG: ETV (Bit 16)                              */
#define ETH_MAC_VLAN_TAG_ETV_Msk \
  (0x10000UL) /*!< ETH MAC_VLAN_TAG: ETV (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_VLAN_TAG_VTIM_Pos \
  (17UL) /*!< ETH MAC_VLAN_TAG: VTIM (Bit 17)                             */
#define ETH_MAC_VLAN_TAG_VTIM_Msk \
  (0x20000UL) /*!< ETH MAC_VLAN_TAG: VTIM (Bitfield-Mask: 0x01)                */
#define ETH_MAC_VLAN_TAG_ESVL_Pos \
  (18UL) /*!< ETH MAC_VLAN_TAG: ESVL (Bit 18)                             */
#define ETH_MAC_VLAN_TAG_ESVL_Msk \
  (0x40000UL) /*!< ETH MAC_VLAN_TAG: ESVL (Bitfield-Mask: 0x01)                */

/* --------------------------------  ETH_MAC_DEBUG  ------------------------------- */
#define ETH_MAC_DEBUG_RPESTS_Pos \
  (0UL) /*!< ETH MAC_DEBUG: RPESTS (Bit 0)                               */
#define ETH_MAC_DEBUG_RPESTS_Msk \
  (0x1UL) /*!< ETH MAC_DEBUG: RPESTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_RFCFCSTS_Pos \
  (1UL) /*!< ETH MAC_DEBUG: RFCFCSTS (Bit 1)                             */
#define ETH_MAC_DEBUG_RFCFCSTS_Msk \
  (0x6UL) /*!< ETH MAC_DEBUG: RFCFCSTS (Bitfield-Mask: 0x03)               */
#define ETH_MAC_DEBUG_RWCSTS_Pos \
  (4UL) /*!< ETH MAC_DEBUG: RWCSTS (Bit 4)                               */
#define ETH_MAC_DEBUG_RWCSTS_Msk \
  (0x10UL) /*!< ETH MAC_DEBUG: RWCSTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_RRCSTS_Pos \
  (5UL) /*!< ETH MAC_DEBUG: RRCSTS (Bit 5)                               */
#define ETH_MAC_DEBUG_RRCSTS_Msk \
  (0x60UL) /*!< ETH MAC_DEBUG: RRCSTS (Bitfield-Mask: 0x03)                 */
#define ETH_MAC_DEBUG_RXFSTS_Pos \
  (8UL) /*!< ETH MAC_DEBUG: RXFSTS (Bit 8)                               */
#define ETH_MAC_DEBUG_RXFSTS_Msk \
  (0x300UL) /*!< ETH MAC_DEBUG: RXFSTS (Bitfield-Mask: 0x03)                 */
#define ETH_MAC_DEBUG_TPESTS_Pos \
  (16UL) /*!< ETH MAC_DEBUG: TPESTS (Bit 16)                              */
#define ETH_MAC_DEBUG_TPESTS_Msk \
  (0x10000UL) /*!< ETH MAC_DEBUG: TPESTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_TFCSTS_Pos \
  (17UL) /*!< ETH MAC_DEBUG: TFCSTS (Bit 17)                              */
#define ETH_MAC_DEBUG_TFCSTS_Msk \
  (0x60000UL) /*!< ETH MAC_DEBUG: TFCSTS (Bitfield-Mask: 0x03)                 */
#define ETH_MAC_DEBUG_TXPAUSED_Pos \
  (19UL) /*!< ETH MAC_DEBUG: TXPAUSED (Bit 19)                            */
#define ETH_MAC_DEBUG_TXPAUSED_Msk \
  (0x80000UL) /*!< ETH MAC_DEBUG: TXPAUSED (Bitfield-Mask: 0x01)               */
#define ETH_MAC_DEBUG_TRCSTS_Pos \
  (20UL) /*!< ETH MAC_DEBUG: TRCSTS (Bit 20)                              */
#define ETH_MAC_DEBUG_TRCSTS_Msk \
  (0x300000UL) /*!< ETH MAC_DEBUG: TRCSTS (Bitfield-Mask: 0x03)                 */
#define ETH_MAC_DEBUG_TWCSTS_Pos \
  (22UL) /*!< ETH MAC_DEBUG: TWCSTS (Bit 22)                              */
#define ETH_MAC_DEBUG_TWCSTS_Msk \
  (0x400000UL) /*!< ETH MAC_DEBUG: TWCSTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_TXFSTS_Pos \
  (24UL) /*!< ETH MAC_DEBUG: TXFSTS (Bit 24)                              */
#define ETH_MAC_DEBUG_TXFSTS_Msk \
  (0x1000000UL) /*!< ETH MAC_DEBUG: TXFSTS (Bitfield-Mask: 0x01)                 */
#define ETH_MAC_DEBUG_TXSTSFSTS_Pos \
  (25UL) /*!< ETH MAC_DEBUG: TXSTSFSTS (Bit 25)                           */
#define ETH_MAC_DEBUG_TXSTSFSTS_Msk \
  (0x2000000UL) /*!< ETH MAC_DEBUG: TXSTSFSTS (Bitfield-Mask: 0x01)              */

/* ------------------------------  ETH_MAC_INTR_STAT  ----------------------------- */
#define ETH_MAC_INTR_STAT_MMCIS_Pos \
  (4UL) /*!< ETH MAC_INTR_STAT: MMCIS (Bit 4)                            */
#define ETH_MAC_INTR_STAT_MMCIS_Msk \
  (0x10UL) /*!< ETH MAC_INTR_STAT: MMCIS (Bitfield-Mask: 0x01)              */
#define ETH_MAC_INTR_STAT_MMCRXIS_Pos \
  (5UL) /*!< ETH MAC_INTR_STAT: MMCRXIS (Bit 5)                          */
#define ETH_MAC_INTR_STAT_MMCRXIS_Msk \
  (0x20UL) /*!< ETH MAC_INTR_STAT: MMCRXIS (Bitfield-Mask: 0x01)            */
#define ETH_MAC_INTR_STAT_MMCTXIS_Pos \
  (6UL) /*!< ETH MAC_INTR_STAT: MMCTXIS (Bit 6)                          */
#define ETH_MAC_INTR_STAT_MMCTXIS_Msk \
  (0x40UL) /*!< ETH MAC_INTR_STAT: MMCTXIS (Bitfield-Mask: 0x01)            */
#define ETH_MAC_INTR_STAT_MMCRXIPIS_Pos \
  (7UL) /*!< ETH MAC_INTR_STAT: MMCRXIPIS (Bit 7)                        */
#define ETH_MAC_INTR_STAT_MMCRXIPIS_Msk \
  (0x80UL) /*!< ETH MAC_INTR_STAT: MMCRXIPIS (Bitfield-Mask: 0x01)          */
#define ETH_MAC_INTR_STAT_TSIS_Pos \
  (9UL) /*!< ETH MAC_INTR_STAT: TSIS (Bit 9)                             */
#define ETH_MAC_INTR_STAT_TSIS_Msk \
  (0x200UL) /*!< ETH MAC_INTR_STAT: TSIS (Bitfield-Mask: 0x01)               */

/* ------------------------------  ETH_MAC_INTR_MASK  ----------------------------- */
#define ETH_MAC_INTR_MASK_TSIM_Pos \
  (9UL) /*!< ETH MAC_INTR_MASK: TSIM (Bit 9)                             */
#define ETH_MAC_INTR_MASK_TSIM_Msk \
  (0x200UL) /*!< ETH MAC_INTR_MASK: TSIM (Bitfield-Mask: 0x01)               */

/* -------------------------------  ETH_MAC_ADDR_H  ------------------------------- */
#define ETH_MAC_ADDR_H_ADDRHI_Pos \
  (0UL) /*!< ETH MAC_ADDR_H: ADDRHI (Bit 0)                              */
#define ETH_MAC_ADDR_H_ADDRHI_Msk \
  (0xffffUL) /*!< ETH MAC_ADDR_H: ADDRHI (Bitfield-Mask: 0xffff)              */
#define ETH_MAC_ADDR_H_AE_Pos \
  (31UL) /*!< ETH MAC_ADDR_H: AE (Bit 31)                                 */
#define ETH_MAC_ADDR_H_AE_Msk \
  (0x80000000UL) /*!< ETH MAC_ADDR_H: AE (Bitfield-Mask: 0x01)                    */

/* -------------------------------  ETH_MAC_ADDR_L  ------------------------------- */
#define ETH_MAC_ADDR_L_ADDRLO_Pos \
  (0UL) /*!< ETH MAC_ADDR_L: ADDRLO (Bit 0)                              */
#define ETH_MAC_ADDR_L_ADDRLO_Msk \
  (0xffffffffUL) /*!< ETH MAC_ADDR_L: ADDRLO (Bitfield-Mask: 0xffffffff)          */

/* -------------------------------  ETH_MAC_WDOG_TO  ------------------------------ */
#define ETH_MAC_WDOG_TO_WTO_Pos \
  (0UL) /*!< ETH MAC_WDOG_TO: WTO (Bit 0)                                */
#define ETH_MAC_WDOG_TO_WTO_Msk \
  (0x3fffUL) /*!< ETH MAC_WDOG_TO: WTO (Bitfield-Mask: 0x3fff)                */
#define ETH_MAC_WDOG_TO_PWE_Pos \
  (16UL) /*!< ETH MAC_WDOG_TO: PWE (Bit 16)                               */
#define ETH_MAC_WDOG_TO_PWE_Msk \
  (0x10000UL) /*!< ETH MAC_WDOG_TO: PWE (Bitfield-Mask: 0x01)                  */

/* --------------------------------  ETH_MMC_CNTRL  ------------------------------- */
#define ETH_MMC_CNTRL_CNTRST_Pos \
  (0UL) /*!< ETH MMC_CNTRL: CNTRST (Bit 0)                               */
#define ETH_MMC_CNTRL_CNTRST_Msk \
  (0x1UL) /*!< ETH MMC_CNTRL: CNTRST (Bitfield-Mask: 0x01)                 */
#define ETH_MMC_CNTRL_CNTSTOPRO_Pos \
  (1UL) /*!< ETH MMC_CNTRL: CNTSTOPRO (Bit 1)                            */
#define ETH_MMC_CNTRL_CNTSTOPRO_Msk \
  (0x2UL) /*!< ETH MMC_CNTRL: CNTSTOPRO (Bitfield-Mask: 0x01)              */
#define ETH_MMC_CNTRL_RSTONRD_Pos \
  (2UL) /*!< ETH MMC_CNTRL: RSTONRD (Bit 2)                              */
#define ETH_MMC_CNTRL_RSTONRD_Msk \
  (0x4UL) /*!< ETH MMC_CNTRL: RSTONRD (Bitfield-Mask: 0x01)                */
#define ETH_MMC_CNTRL_CNTFREEZ_Pos \
  (3UL) /*!< ETH MMC_CNTRL: CNTFREEZ (Bit 3)                             */
#define ETH_MMC_CNTRL_CNTFREEZ_Msk \
  (0x8UL) /*!< ETH MMC_CNTRL: CNTFREEZ (Bitfield-Mask: 0x01)               */
#define ETH_MMC_CNTRL_CNTPRST_Pos \
  (4UL) /*!< ETH MMC_CNTRL: CNTPRST (Bit 4)                              */
#define ETH_MMC_CNTRL_CNTPRST_Msk \
  (0x10UL) /*!< ETH MMC_CNTRL: CNTPRST (Bitfield-Mask: 0x01)                */
#define ETH_MMC_CNTRL_CNTPRSTLVL_Pos \
  (5UL) /*!< ETH MMC_CNTRL: CNTPRSTLVL (Bit 5)                           */
#define ETH_MMC_CNTRL_CNTPRSTLVL_Msk \
  (0x20UL) /*!< ETH MMC_CNTRL: CNTPRSTLVL (Bitfield-Mask: 0x01)             */
#define ETH_MMC_CNTRL_UCDBC_Pos \
  (8UL) /*!< ETH MMC_CNTRL: UCDBC (Bit 8)                                */
#define ETH_MMC_CNTRL_UCDBC_Msk \
  (0x100UL) /*!< ETH MMC_CNTRL: UCDBC (Bitfield-Mask: 0x01)                  */

/* -------------------------------  ETH_MMC_INTR_RX  ------------------------------ */
#define ETH_MMC_INTR_RX_RXGBFRMIS_Pos \
  (0UL) /*!< ETH MMC_INTR_RX: RXGBFRMIS (Bit 0)                          */
#define ETH_MMC_INTR_RX_RXGBFRMIS_Msk \
  (0x1UL) /*!< ETH MMC_INTR_RX: RXGBFRMIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXGBOCTIS_Pos \
  (1UL) /*!< ETH MMC_INTR_RX: RXGBOCTIS (Bit 1)                          */
#define ETH_MMC_INTR_RX_RXGBOCTIS_Msk \
  (0x2UL) /*!< ETH MMC_INTR_RX: RXGBOCTIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXGOCTIS_Pos \
  (2UL) /*!< ETH MMC_INTR_RX: RXGOCTIS (Bit 2)                           */
#define ETH_MMC_INTR_RX_RXGOCTIS_Msk \
  (0x4UL) /*!< ETH MMC_INTR_RX: RXGOCTIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXBCGFIS_Pos \
  (3UL) /*!< ETH MMC_INTR_RX: RXBCGFIS (Bit 3)                           */
#define ETH_MMC_INTR_RX_RXBCGFIS_Msk \
  (0x8UL) /*!< ETH MMC_INTR_RX: RXBCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXMCGFIS_Pos \
  (4UL) /*!< ETH MMC_INTR_RX: RXMCGFIS (Bit 4)                           */
#define ETH_MMC_INTR_RX_RXMCGFIS_Msk \
  (0x10UL) /*!< ETH MMC_INTR_RX: RXMCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXCRCERFIS_Pos \
  (5UL) /*!< ETH MMC_INTR_RX: RXCRCERFIS (Bit 5)                         */
#define ETH_MMC_INTR_RX_RXCRCERFIS_Msk \
  (0x20UL) /*!< ETH MMC_INTR_RX: RXCRCERFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_RX_RXALGNERFIS_Pos \
  (6UL) /*!< ETH MMC_INTR_RX: RXALGNERFIS (Bit 6)                        */
#define ETH_MMC_INTR_RX_RXALGNERFIS_Msk \
  (0x40UL) /*!< ETH MMC_INTR_RX: RXALGNERFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXRUNTFIS_Pos \
  (7UL) /*!< ETH MMC_INTR_RX: RXRUNTFIS (Bit 7)                          */
#define ETH_MMC_INTR_RX_RXRUNTFIS_Msk \
  (0x80UL) /*!< ETH MMC_INTR_RX: RXRUNTFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXJABERFIS_Pos \
  (8UL) /*!< ETH MMC_INTR_RX: RXJABERFIS (Bit 8)                         */
#define ETH_MMC_INTR_RX_RXJABERFIS_Msk \
  (0x100UL) /*!< ETH MMC_INTR_RX: RXJABERFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_RX_RXUSIZEGFIS_Pos \
  (9UL) /*!< ETH MMC_INTR_RX: RXUSIZEGFIS (Bit 9)                        */
#define ETH_MMC_INTR_RX_RXUSIZEGFIS_Msk \
  (0x200UL) /*!< ETH MMC_INTR_RX: RXUSIZEGFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXOSIZEGFIS_Pos \
  (10UL) /*!< ETH MMC_INTR_RX: RXOSIZEGFIS (Bit 10)                       */
#define ETH_MMC_INTR_RX_RXOSIZEGFIS_Msk \
  (0x400UL) /*!< ETH MMC_INTR_RX: RXOSIZEGFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RX64OCTGBFIS_Pos \
  (11UL) /*!< ETH MMC_INTR_RX: RX64OCTGBFIS (Bit 11)                      */
#define ETH_MMC_INTR_RX_RX64OCTGBFIS_Msk \
  (0x800UL) /*!< ETH MMC_INTR_RX: RX64OCTGBFIS (Bitfield-Mask: 0x01)         */
#define ETH_MMC_INTR_RX_RX65T127OCTGBFIS_Pos \
  (12UL) /*!< ETH MMC_INTR_RX: RX65T127OCTGBFIS (Bit 12)                  */
#define ETH_MMC_INTR_RX_RX65T127OCTGBFIS_Msk \
  (0x1000UL) /*!< ETH MMC_INTR_RX: RX65T127OCTGBFIS (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_RX_RX128T255OCTGBFIS_Pos \
  (13UL) /*!< ETH MMC_INTR_RX: RX128T255OCTGBFIS (Bit 13)                 */
#define ETH_MMC_INTR_RX_RX128T255OCTGBFIS_Msk \
  (0x2000UL) /*!< ETH MMC_INTR_RX: RX128T255OCTGBFIS (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_RX_RX256T511OCTGBFIS_Pos \
  (14UL) /*!< ETH MMC_INTR_RX: RX256T511OCTGBFIS (Bit 14)                 */
#define ETH_MMC_INTR_RX_RX256T511OCTGBFIS_Msk \
  (0x4000UL) /*!< ETH MMC_INTR_RX: RX256T511OCTGBFIS (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_RX_RX512T1023OCTGBFIS_Pos \
  (15UL) /*!< ETH MMC_INTR_RX: RX512T1023OCTGBFIS (Bit 15)                */
#define ETH_MMC_INTR_RX_RX512T1023OCTGBFIS_Msk \
  (0x8000UL) /*!< ETH MMC_INTR_RX: RX512T1023OCTGBFIS (Bitfield-Mask: 0x01)   */
#define ETH_MMC_INTR_RX_RX1024TMAXOCTGBFIS_Pos \
  (16UL) /*!< ETH MMC_INTR_RX: RX1024TMAXOCTGBFIS (Bit 16)                */
#define ETH_MMC_INTR_RX_RX1024TMAXOCTGBFIS_Msk \
  (0x10000UL) /*!< ETH MMC_INTR_RX: RX1024TMAXOCTGBFIS (Bitfield-Mask: 0x01)   */
#define ETH_MMC_INTR_RX_RXUCGFIS_Pos \
  (17UL) /*!< ETH MMC_INTR_RX: RXUCGFIS (Bit 17)                          */
#define ETH_MMC_INTR_RX_RXUCGFIS_Msk \
  (0x20000UL) /*!< ETH MMC_INTR_RX: RXUCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXLENERFIS_Pos \
  (18UL) /*!< ETH MMC_INTR_RX: RXLENERFIS (Bit 18)                        */
#define ETH_MMC_INTR_RX_RXLENERFIS_Msk \
  (0x40000UL) /*!< ETH MMC_INTR_RX: RXLENERFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_RX_RXORANGEFIS_Pos \
  (19UL) /*!< ETH MMC_INTR_RX: RXORANGEFIS (Bit 19)                       */
#define ETH_MMC_INTR_RX_RXORANGEFIS_Msk \
  (0x80000UL) /*!< ETH MMC_INTR_RX: RXORANGEFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXPAUSFIS_Pos \
  (20UL) /*!< ETH MMC_INTR_RX: RXPAUSFIS (Bit 20)                         */
#define ETH_MMC_INTR_RX_RXPAUSFIS_Msk \
  (0x100000UL) /*!< ETH MMC_INTR_RX: RXPAUSFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXFOVFIS_Pos \
  (21UL) /*!< ETH MMC_INTR_RX: RXFOVFIS (Bit 21)                          */
#define ETH_MMC_INTR_RX_RXFOVFIS_Msk \
  (0x200000UL) /*!< ETH MMC_INTR_RX: RXFOVFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_RX_RXVLANGBFIS_Pos \
  (22UL) /*!< ETH MMC_INTR_RX: RXVLANGBFIS (Bit 22)                       */
#define ETH_MMC_INTR_RX_RXVLANGBFIS_Msk \
  (0x400000UL) /*!< ETH MMC_INTR_RX: RXVLANGBFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXWDOGFIS_Pos \
  (23UL) /*!< ETH MMC_INTR_RX: RXWDOGFIS (Bit 23)                         */
#define ETH_MMC_INTR_RX_RXWDOGFIS_Msk \
  (0x800000UL) /*!< ETH MMC_INTR_RX: RXWDOGFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_RX_RXRCVERRFIS_Pos \
  (24UL) /*!< ETH MMC_INTR_RX: RXRCVERRFIS (Bit 24)                       */
#define ETH_MMC_INTR_RX_RXRCVERRFIS_Msk \
  (0x1000000UL) /*!< ETH MMC_INTR_RX: RXRCVERRFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_RX_RXCTRLFIS_Pos \
  (25UL) /*!< ETH MMC_INTR_RX: RXCTRLFIS (Bit 25)                         */
#define ETH_MMC_INTR_RX_RXCTRLFIS_Msk \
  (0x2000000UL) /*!< ETH MMC_INTR_RX: RXCTRLFIS (Bitfield-Mask: 0x01)            */

/* -------------------------------  ETH_MMC_INTR_TX  ------------------------------ */
#define ETH_MMC_INTR_TX_TXGBOCTIS_Pos \
  (0UL) /*!< ETH MMC_INTR_TX: TXGBOCTIS (Bit 0)                          */
#define ETH_MMC_INTR_TX_TXGBOCTIS_Msk \
  (0x1UL) /*!< ETH MMC_INTR_TX: TXGBOCTIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXGBFRMIS_Pos \
  (1UL) /*!< ETH MMC_INTR_TX: TXGBFRMIS (Bit 1)                          */
#define ETH_MMC_INTR_TX_TXGBFRMIS_Msk \
  (0x2UL) /*!< ETH MMC_INTR_TX: TXGBFRMIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXBCGFIS_Pos \
  (2UL) /*!< ETH MMC_INTR_TX: TXBCGFIS (Bit 2)                           */
#define ETH_MMC_INTR_TX_TXBCGFIS_Msk \
  (0x4UL) /*!< ETH MMC_INTR_TX: TXBCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TXMCGFIS_Pos \
  (3UL) /*!< ETH MMC_INTR_TX: TXMCGFIS (Bit 3)                           */
#define ETH_MMC_INTR_TX_TXMCGFIS_Msk \
  (0x8UL) /*!< ETH MMC_INTR_TX: TXMCGFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TX64OCTGBFIS_Pos \
  (4UL) /*!< ETH MMC_INTR_TX: TX64OCTGBFIS (Bit 4)                       */
#define ETH_MMC_INTR_TX_TX64OCTGBFIS_Msk \
  (0x10UL) /*!< ETH MMC_INTR_TX: TX64OCTGBFIS (Bitfield-Mask: 0x01)         */
#define ETH_MMC_INTR_TX_TX65T127OCTGBFIS_Pos \
  (5UL) /*!< ETH MMC_INTR_TX: TX65T127OCTGBFIS (Bit 5)                   */
#define ETH_MMC_INTR_TX_TX65T127OCTGBFIS_Msk \
  (0x20UL) /*!< ETH MMC_INTR_TX: TX65T127OCTGBFIS (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_TX_TX128T255OCTGBFIS_Pos \
  (6UL) /*!< ETH MMC_INTR_TX: TX128T255OCTGBFIS (Bit 6)                  */
#define ETH_MMC_INTR_TX_TX128T255OCTGBFIS_Msk \
  (0x40UL) /*!< ETH MMC_INTR_TX: TX128T255OCTGBFIS (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_TX_TX256T511OCTGBFIS_Pos \
  (7UL) /*!< ETH MMC_INTR_TX: TX256T511OCTGBFIS (Bit 7)                  */
#define ETH_MMC_INTR_TX_TX256T511OCTGBFIS_Msk \
  (0x80UL) /*!< ETH MMC_INTR_TX: TX256T511OCTGBFIS (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_TX_TX512T1023OCTGBFIS_Pos \
  (8UL) /*!< ETH MMC_INTR_TX: TX512T1023OCTGBFIS (Bit 8)                 */
#define ETH_MMC_INTR_TX_TX512T1023OCTGBFIS_Msk \
  (0x100UL) /*!< ETH MMC_INTR_TX: TX512T1023OCTGBFIS (Bitfield-Mask: 0x01)   */
#define ETH_MMC_INTR_TX_TX1024TMAXOCTGBFIS_Pos \
  (9UL) /*!< ETH MMC_INTR_TX: TX1024TMAXOCTGBFIS (Bit 9)                 */
#define ETH_MMC_INTR_TX_TX1024TMAXOCTGBFIS_Msk \
  (0x200UL) /*!< ETH MMC_INTR_TX: TX1024TMAXOCTGBFIS (Bitfield-Mask: 0x01)   */
#define ETH_MMC_INTR_TX_TXUCGBFIS_Pos \
  (10UL) /*!< ETH MMC_INTR_TX: TXUCGBFIS (Bit 10)                         */
#define ETH_MMC_INTR_TX_TXUCGBFIS_Msk \
  (0x400UL) /*!< ETH MMC_INTR_TX: TXUCGBFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXMCGBFIS_Pos \
  (11UL) /*!< ETH MMC_INTR_TX: TXMCGBFIS (Bit 11)                         */
#define ETH_MMC_INTR_TX_TXMCGBFIS_Msk \
  (0x800UL) /*!< ETH MMC_INTR_TX: TXMCGBFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXBCGBFIS_Pos \
  (12UL) /*!< ETH MMC_INTR_TX: TXBCGBFIS (Bit 12)                         */
#define ETH_MMC_INTR_TX_TXBCGBFIS_Msk \
  (0x1000UL) /*!< ETH MMC_INTR_TX: TXBCGBFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXUFLOWERFIS_Pos \
  (13UL) /*!< ETH MMC_INTR_TX: TXUFLOWERFIS (Bit 13)                      */
#define ETH_MMC_INTR_TX_TXUFLOWERFIS_Msk \
  (0x2000UL) /*!< ETH MMC_INTR_TX: TXUFLOWERFIS (Bitfield-Mask: 0x01)         */
#define ETH_MMC_INTR_TX_TXSCOLGFIS_Pos \
  (14UL) /*!< ETH MMC_INTR_TX: TXSCOLGFIS (Bit 14)                        */
#define ETH_MMC_INTR_TX_TXSCOLGFIS_Msk \
  (0x4000UL) /*!< ETH MMC_INTR_TX: TXSCOLGFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXMCOLGFIS_Pos \
  (15UL) /*!< ETH MMC_INTR_TX: TXMCOLGFIS (Bit 15)                        */
#define ETH_MMC_INTR_TX_TXMCOLGFIS_Msk \
  (0x8000UL) /*!< ETH MMC_INTR_TX: TXMCOLGFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXDEFFIS_Pos \
  (16UL) /*!< ETH MMC_INTR_TX: TXDEFFIS (Bit 16)                          */
#define ETH_MMC_INTR_TX_TXDEFFIS_Msk \
  (0x10000UL) /*!< ETH MMC_INTR_TX: TXDEFFIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TXLATCOLFIS_Pos \
  (17UL) /*!< ETH MMC_INTR_TX: TXLATCOLFIS (Bit 17)                       */
#define ETH_MMC_INTR_TX_TXLATCOLFIS_Msk \
  (0x20000UL) /*!< ETH MMC_INTR_TX: TXLATCOLFIS (Bitfield-Mask: 0x01)          */
#define ETH_MMC_INTR_TX_TXEXCOLFIS_Pos \
  (18UL) /*!< ETH MMC_INTR_TX: TXEXCOLFIS (Bit 18)                        */
#define ETH_MMC_INTR_TX_TXEXCOLFIS_Msk \
  (0x40000UL) /*!< ETH MMC_INTR_TX: TXEXCOLFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXCARERFIS_Pos \
  (19UL) /*!< ETH MMC_INTR_TX: TXCARERFIS (Bit 19)                        */
#define ETH_MMC_INTR_TX_TXCARERFIS_Msk \
  (0x80000UL) /*!< ETH MMC_INTR_TX: TXCARERFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXGOCTIS_Pos \
  (20UL) /*!< ETH MMC_INTR_TX: TXGOCTIS (Bit 20)                          */
#define ETH_MMC_INTR_TX_TXGOCTIS_Msk \
  (0x100000UL) /*!< ETH MMC_INTR_TX: TXGOCTIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TXGFRMIS_Pos \
  (21UL) /*!< ETH MMC_INTR_TX: TXGFRMIS (Bit 21)                          */
#define ETH_MMC_INTR_TX_TXGFRMIS_Msk \
  (0x200000UL) /*!< ETH MMC_INTR_TX: TXGFRMIS (Bitfield-Mask: 0x01)             */
#define ETH_MMC_INTR_TX_TXEXDEFFIS_Pos \
  (22UL) /*!< ETH MMC_INTR_TX: TXEXDEFFIS (Bit 22)                        */
#define ETH_MMC_INTR_TX_TXEXDEFFIS_Msk \
  (0x400000UL) /*!< ETH MMC_INTR_TX: TXEXDEFFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXPAUSFIS_Pos \
  (23UL) /*!< ETH MMC_INTR_TX: TXPAUSFIS (Bit 23)                         */
#define ETH_MMC_INTR_TX_TXPAUSFIS_Msk \
  (0x800000UL) /*!< ETH MMC_INTR_TX: TXPAUSFIS (Bitfield-Mask: 0x01)            */
#define ETH_MMC_INTR_TX_TXVLANGFIS_Pos \
  (24UL) /*!< ETH MMC_INTR_TX: TXVLANGFIS (Bit 24)                        */
#define ETH_MMC_INTR_TX_TXVLANGFIS_Msk \
  (0x1000000UL) /*!< ETH MMC_INTR_TX: TXVLANGFIS (Bitfield-Mask: 0x01)           */
#define ETH_MMC_INTR_TX_TXOSIZEGFIS_Pos \
  (25UL) /*!< ETH MMC_INTR_TX: TXOSIZEGFIS (Bit 25)                       */
#define ETH_MMC_INTR_TX_TXOSIZEGFIS_Msk \
  (0x2000000UL) /*!< ETH MMC_INTR_TX: TXOSIZEGFIS (Bitfield-Mask: 0x01)          */

/* ----------------------------  ETH_MMC_INTR_MASK_RX  ---------------------------- */
#define ETH_MMC_INTR_MASK_RX_RXGBFRMIM_Pos \
  (0UL) /*!< ETH MMC_INTR_MASK_RX: RXGBFRMIM (Bit 0)                     */
#define ETH_MMC_INTR_MASK_RX_RXGBFRMIM_Msk \
  (0x1UL) /*!< ETH MMC_INTR_MASK_RX: RXGBFRMIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXGBOCTIM_Pos \
  (1UL) /*!< ETH MMC_INTR_MASK_RX: RXGBOCTIM (Bit 1)                     */
#define ETH_MMC_INTR_MASK_RX_RXGBOCTIM_Msk \
  (0x2UL) /*!< ETH MMC_INTR_MASK_RX: RXGBOCTIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXGOCTIM_Pos \
  (2UL) /*!< ETH MMC_INTR_MASK_RX: RXGOCTIM (Bit 2)                      */
#define ETH_MMC_INTR_MASK_RX_RXGOCTIM_Msk \
  (0x4UL) /*!< ETH MMC_INTR_MASK_RX: RXGOCTIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXBCGFIM_Pos \
  (3UL) /*!< ETH MMC_INTR_MASK_RX: RXBCGFIM (Bit 3)                      */
#define ETH_MMC_INTR_MASK_RX_RXBCGFIM_Msk \
  (0x8UL) /*!< ETH MMC_INTR_MASK_RX: RXBCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXMCGFIM_Pos \
  (4UL) /*!< ETH MMC_INTR_MASK_RX: RXMCGFIM (Bit 4)                      */
#define ETH_MMC_INTR_MASK_RX_RXMCGFIM_Msk \
  (0x10UL) /*!< ETH MMC_INTR_MASK_RX: RXMCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXCRCERFIM_Pos \
  (5UL) /*!< ETH MMC_INTR_MASK_RX: RXCRCERFIM (Bit 5)                    */
#define ETH_MMC_INTR_MASK_RX_RXCRCERFIM_Msk \
  (0x20UL) /*!< ETH MMC_INTR_MASK_RX: RXCRCERFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_RX_RXALGNERFIM_Pos \
  (6UL) /*!< ETH MMC_INTR_MASK_RX: RXALGNERFIM (Bit 6)                   */
#define ETH_MMC_INTR_MASK_RX_RXALGNERFIM_Msk \
  (0x40UL) /*!< ETH MMC_INTR_MASK_RX: RXALGNERFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXRUNTFIM_Pos \
  (7UL) /*!< ETH MMC_INTR_MASK_RX: RXRUNTFIM (Bit 7)                     */
#define ETH_MMC_INTR_MASK_RX_RXRUNTFIM_Msk \
  (0x80UL) /*!< ETH MMC_INTR_MASK_RX: RXRUNTFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXJABERFIM_Pos \
  (8UL) /*!< ETH MMC_INTR_MASK_RX: RXJABERFIM (Bit 8)                    */
#define ETH_MMC_INTR_MASK_RX_RXJABERFIM_Msk \
  (0x100UL) /*!< ETH MMC_INTR_MASK_RX: RXJABERFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_RX_RXUSIZEGFIM_Pos \
  (9UL) /*!< ETH MMC_INTR_MASK_RX: RXUSIZEGFIM (Bit 9)                   */
#define ETH_MMC_INTR_MASK_RX_RXUSIZEGFIM_Msk \
  (0x200UL) /*!< ETH MMC_INTR_MASK_RX: RXUSIZEGFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXOSIZEGFIM_Pos \
  (10UL) /*!< ETH MMC_INTR_MASK_RX: RXOSIZEGFIM (Bit 10)                  */
#define ETH_MMC_INTR_MASK_RX_RXOSIZEGFIM_Msk \
  (0x400UL) /*!< ETH MMC_INTR_MASK_RX: RXOSIZEGFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RX64OCTGBFIM_Pos \
  (11UL) /*!< ETH MMC_INTR_MASK_RX: RX64OCTGBFIM (Bit 11)                 */
#define ETH_MMC_INTR_MASK_RX_RX64OCTGBFIM_Msk \
  (0x800UL) /*!< ETH MMC_INTR_MASK_RX: RX64OCTGBFIM (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_Pos \
  (12UL) /*!< ETH MMC_INTR_MASK_RX: RX65T127OCTGBFIM (Bit 12)             */
#define ETH_MMC_INTR_MASK_RX_RX65T127OCTGBFIM_Msk \
  (0x1000UL) /*!< ETH MMC_INTR_MASK_RX: RX65T127OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_Pos \
  (13UL) /*!< ETH MMC_INTR_MASK_RX: RX128T255OCTGBFIM (Bit 13)            */
#define ETH_MMC_INTR_MASK_RX_RX128T255OCTGBFIM_Msk \
  (0x2000UL) /*!< ETH MMC_INTR_MASK_RX: RX128T255OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_Pos \
  (14UL) /*!< ETH MMC_INTR_MASK_RX: RX256T511OCTGBFIM (Bit 14)            */
#define ETH_MMC_INTR_MASK_RX_RX256T511OCTGBFIM_Msk \
  (0x4000UL) /*!< ETH MMC_INTR_MASK_RX: RX256T511OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_Pos \
  (15UL) /*!< ETH MMC_INTR_MASK_RX: RX512T1023OCTGBFIM (Bit 15)           */
#define ETH_MMC_INTR_MASK_RX_RX512T1023OCTGBFIM_Msk \
  (0x8000UL) /*!< ETH MMC_INTR_MASK_RX: RX512T1023OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_Pos \
  (16UL) /*!< ETH MMC_INTR_MASK_RX: RX1024TMAXOCTGBFIM (Bit 16)           */
#define ETH_MMC_INTR_MASK_RX_RX1024TMAXOCTGBFIM_Msk \
  (0x10000UL) /*!< ETH MMC_INTR_MASK_RX: RX1024TMAXOCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_RX_RXUCGFIM_Pos \
  (17UL) /*!< ETH MMC_INTR_MASK_RX: RXUCGFIM (Bit 17)                     */
#define ETH_MMC_INTR_MASK_RX_RXUCGFIM_Msk \
  (0x20000UL) /*!< ETH MMC_INTR_MASK_RX: RXUCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXLENERFIM_Pos \
  (18UL) /*!< ETH MMC_INTR_MASK_RX: RXLENERFIM (Bit 18)                   */
#define ETH_MMC_INTR_MASK_RX_RXLENERFIM_Msk \
  (0x40000UL) /*!< ETH MMC_INTR_MASK_RX: RXLENERFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_RX_RXORANGEFIM_Pos \
  (19UL) /*!< ETH MMC_INTR_MASK_RX: RXORANGEFIM (Bit 19)                  */
#define ETH_MMC_INTR_MASK_RX_RXORANGEFIM_Msk \
  (0x80000UL) /*!< ETH MMC_INTR_MASK_RX: RXORANGEFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXPAUSFIM_Pos \
  (20UL) /*!< ETH MMC_INTR_MASK_RX: RXPAUSFIM (Bit 20)                    */
#define ETH_MMC_INTR_MASK_RX_RXPAUSFIM_Msk \
  (0x100000UL) /*!< ETH MMC_INTR_MASK_RX: RXPAUSFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXFOVFIM_Pos \
  (21UL) /*!< ETH MMC_INTR_MASK_RX: RXFOVFIM (Bit 21)                     */
#define ETH_MMC_INTR_MASK_RX_RXFOVFIM_Msk \
  (0x200000UL) /*!< ETH MMC_INTR_MASK_RX: RXFOVFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_RX_RXVLANGBFIM_Pos \
  (22UL) /*!< ETH MMC_INTR_MASK_RX: RXVLANGBFIM (Bit 22)                  */
#define ETH_MMC_INTR_MASK_RX_RXVLANGBFIM_Msk \
  (0x400000UL) /*!< ETH MMC_INTR_MASK_RX: RXVLANGBFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXWDOGFIM_Pos \
  (23UL) /*!< ETH MMC_INTR_MASK_RX: RXWDOGFIM (Bit 23)                    */
#define ETH_MMC_INTR_MASK_RX_RXWDOGFIM_Msk \
  (0x800000UL) /*!< ETH MMC_INTR_MASK_RX: RXWDOGFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_RX_RXRCVERRFIM_Pos \
  (24UL) /*!< ETH MMC_INTR_MASK_RX: RXRCVERRFIM (Bit 24)                  */
#define ETH_MMC_INTR_MASK_RX_RXRCVERRFIM_Msk \
  (0x1000000UL) /*!< ETH MMC_INTR_MASK_RX: RXRCVERRFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_RX_RXCTRLFIM_Pos \
  (25UL) /*!< ETH MMC_INTR_MASK_RX: RXCTRLFIM (Bit 25)                    */
#define ETH_MMC_INTR_MASK_RX_RXCTRLFIM_Msk \
  (0x2000000UL) /*!< ETH MMC_INTR_MASK_RX: RXCTRLFIM (Bitfield-Mask: 0x01)       */

/* ----------------------------  ETH_MMC_INTR_MASK_TX  ---------------------------- */
#define ETH_MMC_INTR_MASK_TX_TXGBOCTIM_Pos \
  (0UL) /*!< ETH MMC_INTR_MASK_TX: TXGBOCTIM (Bit 0)                     */
#define ETH_MMC_INTR_MASK_TX_TXGBOCTIM_Msk \
  (0x1UL) /*!< ETH MMC_INTR_MASK_TX: TXGBOCTIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXGBFRMIM_Pos \
  (1UL) /*!< ETH MMC_INTR_MASK_TX: TXGBFRMIM (Bit 1)                     */
#define ETH_MMC_INTR_MASK_TX_TXGBFRMIM_Msk \
  (0x2UL) /*!< ETH MMC_INTR_MASK_TX: TXGBFRMIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXBCGFIM_Pos \
  (2UL) /*!< ETH MMC_INTR_MASK_TX: TXBCGFIM (Bit 2)                      */
#define ETH_MMC_INTR_MASK_TX_TXBCGFIM_Msk \
  (0x4UL) /*!< ETH MMC_INTR_MASK_TX: TXBCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TXMCGFIM_Pos \
  (3UL) /*!< ETH MMC_INTR_MASK_TX: TXMCGFIM (Bit 3)                      */
#define ETH_MMC_INTR_MASK_TX_TXMCGFIM_Msk \
  (0x8UL) /*!< ETH MMC_INTR_MASK_TX: TXMCGFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TX64OCTGBFIM_Pos \
  (4UL) /*!< ETH MMC_INTR_MASK_TX: TX64OCTGBFIM (Bit 4)                  */
#define ETH_MMC_INTR_MASK_TX_TX64OCTGBFIM_Msk \
  (0x10UL) /*!< ETH MMC_INTR_MASK_TX: TX64OCTGBFIM (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_Pos \
  (5UL) /*!< ETH MMC_INTR_MASK_TX: TX65T127OCTGBFIM (Bit 5)              */
#define ETH_MMC_INTR_MASK_TX_TX65T127OCTGBFIM_Msk \
  (0x20UL) /*!< ETH MMC_INTR_MASK_TX: TX65T127OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_Pos \
  (6UL) /*!< ETH MMC_INTR_MASK_TX: TX128T255OCTGBFIM (Bit 6)             */
#define ETH_MMC_INTR_MASK_TX_TX128T255OCTGBFIM_Msk \
  (0x40UL) /*!< ETH MMC_INTR_MASK_TX: TX128T255OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_Pos \
  (7UL) /*!< ETH MMC_INTR_MASK_TX: TX256T511OCTGBFIM (Bit 7)             */
#define ETH_MMC_INTR_MASK_TX_TX256T511OCTGBFIM_Msk \
  (0x80UL) /*!< ETH MMC_INTR_MASK_TX: TX256T511OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_Pos \
  (8UL) /*!< ETH MMC_INTR_MASK_TX: TX512T1023OCTGBFIM (Bit 8)            */
#define ETH_MMC_INTR_MASK_TX_TX512T1023OCTGBFIM_Msk \
  (0x100UL) /*!< ETH MMC_INTR_MASK_TX: TX512T1023OCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_Pos \
  (9UL) /*!< ETH MMC_INTR_MASK_TX: TX1024TMAXOCTGBFIM (Bit 9)            */
#define ETH_MMC_INTR_MASK_TX_TX1024TMAXOCTGBFIM_Msk \
  (0x200UL) /*!< ETH MMC_INTR_MASK_TX: TX1024TMAXOCTGBFIM (Bitfield-Mask: 0x01) */
#define ETH_MMC_INTR_MASK_TX_TXUCGBFIM_Pos \
  (10UL) /*!< ETH MMC_INTR_MASK_TX: TXUCGBFIM (Bit 10)                    */
#define ETH_MMC_INTR_MASK_TX_TXUCGBFIM_Msk \
  (0x400UL) /*!< ETH MMC_INTR_MASK_TX: TXUCGBFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXMCGBFIM_Pos \
  (11UL) /*!< ETH MMC_INTR_MASK_TX: TXMCGBFIM (Bit 11)                    */
#define ETH_MMC_INTR_MASK_TX_TXMCGBFIM_Msk \
  (0x800UL) /*!< ETH MMC_INTR_MASK_TX: TXMCGBFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXBCGBFIM_Pos \
  (12UL) /*!< ETH MMC_INTR_MASK_TX: TXBCGBFIM (Bit 12)                    */
#define ETH_MMC_INTR_MASK_TX_TXBCGBFIM_Msk \
  (0x1000UL) /*!< ETH MMC_INTR_MASK_TX: TXBCGBFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXUFLOWERFIM_Pos \
  (13UL) /*!< ETH MMC_INTR_MASK_TX: TXUFLOWERFIM (Bit 13)                 */
#define ETH_MMC_INTR_MASK_TX_TXUFLOWERFIM_Msk \
  (0x2000UL) /*!< ETH MMC_INTR_MASK_TX: TXUFLOWERFIM (Bitfield-Mask: 0x01)    */
#define ETH_MMC_INTR_MASK_TX_TXSCOLGFIM_Pos \
  (14UL) /*!< ETH MMC_INTR_MASK_TX: TXSCOLGFIM (Bit 14)                   */
#define ETH_MMC_INTR_MASK_TX_TXSCOLGFIM_Msk \
  (0x4000UL) /*!< ETH MMC_INTR_MASK_TX: TXSCOLGFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXMCOLGFIM_Pos \
  (15UL) /*!< ETH MMC_INTR_MASK_TX: TXMCOLGFIM (Bit 15)                   */
#define ETH_MMC_INTR_MASK_TX_TXMCOLGFIM_Msk \
  (0x8000UL) /*!< ETH MMC_INTR_MASK_TX: TXMCOLGFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXDEFFIM_Pos \
  (16UL) /*!< ETH MMC_INTR_MASK_TX: TXDEFFIM (Bit 16)                     */
#define ETH_MMC_INTR_MASK_TX_TXDEFFIM_Msk \
  (0x10000UL) /*!< ETH MMC_INTR_MASK_TX: TXDEFFIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TXLATCOLFIM_Pos \
  (17UL) /*!< ETH MMC_INTR_MASK_TX: TXLATCOLFIM (Bit 17)                  */
#define ETH_MMC_INTR_MASK_TX_TXLATCOLFIM_Msk \
  (0x20000UL) /*!< ETH MMC_INTR_MASK_TX: TXLATCOLFIM (Bitfield-Mask: 0x01)     */
#define ETH_MMC_INTR_MASK_TX_TXEXCOLFIM_Pos \
  (18UL) /*!< ETH MMC_INTR_MASK_TX: TXEXCOLFIM (Bit 18)                   */
#define ETH_MMC_INTR_MASK_TX_TXEXCOLFIM_Msk \
  (0x40000UL) /*!< ETH MMC_INTR_MASK_TX: TXEXCOLFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXCARERFIM_Pos \
  (19UL) /*!< ETH MMC_INTR_MASK_TX: TXCARERFIM (Bit 19)                   */
#define ETH_MMC_INTR_MASK_TX_TXCARERFIM_Msk \
  (0x80000UL) /*!< ETH MMC_INTR_MASK_TX: TXCARERFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXGOCTIM_Pos \
  (20UL) /*!< ETH MMC_INTR_MASK_TX: TXGOCTIM (Bit 20)                     */
#define ETH_MMC_INTR_MASK_TX_TXGOCTIM_Msk \
  (0x100000UL) /*!< ETH MMC_INTR_MASK_TX: TXGOCTIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TXGFRMIM_Pos \
  (21UL) /*!< ETH MMC_INTR_MASK_TX: TXGFRMIM (Bit 21)                     */
#define ETH_MMC_INTR_MASK_TX_TXGFRMIM_Msk \
  (0x200000UL) /*!< ETH MMC_INTR_MASK_TX: TXGFRMIM (Bitfield-Mask: 0x01)        */
#define ETH_MMC_INTR_MASK_TX_TXEXDEFFIM_Pos \
  (22UL) /*!< ETH MMC_INTR_MASK_TX: TXEXDEFFIM (Bit 22)                   */
#define ETH_MMC_INTR_MASK_TX_TXEXDEFFIM_Msk \
  (0x400000UL) /*!< ETH MMC_INTR_MASK_TX: TXEXDEFFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXPAUSFIM_Pos \
  (23UL) /*!< ETH MMC_INTR_MASK_TX: TXPAUSFIM (Bit 23)                    */
#define ETH_MMC_INTR_MASK_TX_TXPAUSFIM_Msk \
  (0x800000UL) /*!< ETH MMC_INTR_MASK_TX: TXPAUSFIM (Bitfield-Mask: 0x01)       */
#define ETH_MMC_INTR_MASK_TX_TXVLANGFIM_Pos \
  (24UL) /*!< ETH MMC_INTR_MASK_TX: TXVLANGFIM (Bit 24)                   */
#define ETH_MMC_INTR_MASK_TX_TXVLANGFIM_Msk \
  (0x1000000UL) /*!< ETH MMC_INTR_MASK_TX: TXVLANGFIM (Bitfield-Mask: 0x01)      */
#define ETH_MMC_INTR_MASK_TX_TXOSIZEGFIM_Pos \
  (25UL) /*!< ETH MMC_INTR_MASK_TX: TXOSIZEGFIM (Bit 25)                  */
#define ETH_MMC_INTR_MASK_TX_TXOSIZEGFIM_Msk \
  (0x2000000UL) /*!< ETH MMC_INTR_MASK_TX: TXOSIZEGFIM (Bitfield-Mask: 0x01)     */

/* -----------------------------  ETH_TXOCTETCOUNT_GB  ---------------------------- */
#define ETH_TXOCTETCOUNT_GB_COUNT_Pos \
  (0UL) /*!< ETH TXOCTETCOUNT_GB: COUNT (Bit 0)                          */
#define ETH_TXOCTETCOUNT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXOCTETCOUNT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXFRAMECOUNT_GB  ---------------------------- */
#define ETH_TXFRAMECOUNT_GB_COUNT_Pos \
  (0UL) /*!< ETH TXFRAMECOUNT_GB: COUNT (Bit 0)                          */
#define ETH_TXFRAMECOUNT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXFRAMECOUNT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXBCASTFRAMES_G  ---------------------------- */
#define ETH_TXBCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH TXBCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_TXBCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXBCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXMCASTFRAMES_G  ---------------------------- */
#define ETH_TXMCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH TXMCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_TXMCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXMCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -------------------------------  ETH_TX64OCT_GB  ------------------------------- */
#define ETH_TX64OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX64OCT_GB: COUNT (Bit 0)                               */
#define ETH_TX64OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX64OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)           */

/* -----------------------------  ETH_TX65TO127OCT_GB  ---------------------------- */
#define ETH_TX65TO127OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX65TO127OCT_GB: COUNT (Bit 0)                          */
#define ETH_TX65TO127OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX65TO127OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* ----------------------------  ETH_TX128TO255OCT_GB  ---------------------------- */
#define ETH_TX128TO255OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX128TO255OCT_GB: COUNT (Bit 0)                         */
#define ETH_TX128TO255OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX128TO255OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)     */

/* ----------------------------  ETH_TX256TO511OCT_GB  ---------------------------- */
#define ETH_TX256TO511OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX256TO511OCT_GB: COUNT (Bit 0)                         */
#define ETH_TX256TO511OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX256TO511OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)     */

/* ----------------------------  ETH_TX512TO1023OCT_GB  --------------------------- */
#define ETH_TX512TO1023OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX512TO1023OCT_GB: COUNT (Bit 0)                        */
#define ETH_TX512TO1023OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX512TO1023OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)    */

/* -----------------------------  ETH_TX1024MAXOCT_GB  ---------------------------- */
#define ETH_TX1024MAXOCT_GB_COUNT_Pos \
  (0UL) /*!< ETH TX1024MAXOCT_GB: COUNT (Bit 0)                          */
#define ETH_TX1024MAXOCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TX1024MAXOCT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXUCASTFRAME_GB  ---------------------------- */
#define ETH_TXUCASTFRAME_GB_COUNT_Pos \
  (0UL) /*!< ETH TXUCASTFRAME_GB: COUNT (Bit 0)                          */
#define ETH_TXUCASTFRAME_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXUCASTFRAME_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXMCASTFRAME_GB  ---------------------------- */
#define ETH_TXMCASTFRAME_GB_COUNT_Pos \
  (0UL) /*!< ETH TXMCASTFRAME_GB: COUNT (Bit 0)                          */
#define ETH_TXMCASTFRAME_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXMCASTFRAME_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_TXBCASTFRAME_GB  ---------------------------- */
#define ETH_TXBCASTFRAME_GB_COUNT_Pos \
  (0UL) /*!< ETH TXBCASTFRAME_GB: COUNT (Bit 0)                          */
#define ETH_TXBCASTFRAME_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXBCASTFRAME_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -------------------------------  ETH_TXUNDERERR  ------------------------------- */
#define ETH_TXUNDERERR_COUNT_Pos \
  (0UL) /*!< ETH TXUNDERERR: COUNT (Bit 0)                               */
#define ETH_TXUNDERERR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXUNDERERR: COUNT (Bitfield-Mask: 0xffffffff)           */

/* ------------------------------  ETH_TXSINGLECOL_G  ----------------------------- */
#define ETH_TXSINGLECOL_G_COUNT_Pos \
  (0UL) /*!< ETH TXSINGLECOL_G: COUNT (Bit 0)                            */
#define ETH_TXSINGLECOL_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXSINGLECOL_G: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_TXMULTICOL_G  ------------------------------ */
#define ETH_TXMULTICOL_G_COUNT_Pos \
  (0UL) /*!< ETH TXMULTICOL_G: COUNT (Bit 0)                             */
#define ETH_TXMULTICOL_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXMULTICOL_G: COUNT (Bitfield-Mask: 0xffffffff)         */

/* -------------------------------  ETH_TXDEFERRED  ------------------------------- */
#define ETH_TXDEFERRED_COUNT_Pos \
  (0UL) /*!< ETH TXDEFERRED: COUNT (Bit 0)                               */
#define ETH_TXDEFERRED_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXDEFERRED: COUNT (Bitfield-Mask: 0xffffffff)           */

/* --------------------------------  ETH_TXLATECOL  ------------------------------- */
#define ETH_TXLATECOL_COUNT_Pos \
  (0UL) /*!< ETH TXLATECOL: COUNT (Bit 0)                                */
#define ETH_TXLATECOL_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXLATECOL: COUNT (Bitfield-Mask: 0xffffffff)            */

/* -------------------------------  ETH_TXEXESSCOL  ------------------------------- */
#define ETH_TXEXESSCOL_COUNT_Pos \
  (0UL) /*!< ETH TXEXESSCOL: COUNT (Bit 0)                               */
#define ETH_TXEXESSCOL_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXEXESSCOL: COUNT (Bitfield-Mask: 0xffffffff)           */

/* -----------------------------  ETH_TXCARRIERERROR  ----------------------------- */
#define ETH_TXCARRIERERROR_COUNT_Pos \
  (0UL) /*!< ETH TXCARRIERERROR: COUNT (Bit 0)                           */
#define ETH_TXCARRIERERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXCARRIERERROR: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_TXOCTETCOUNT_G  ----------------------------- */
#define ETH_TXOCTETCOUNT_G_COUNT_Pos \
  (0UL) /*!< ETH TXOCTETCOUNT_G: COUNT (Bit 0)                           */
#define ETH_TXOCTETCOUNT_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXOCTETCOUNT_G: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_TXFRAMECOUNT_G  ----------------------------- */
#define ETH_TXFRAMECOUNT_G_COUNT_Pos \
  (0UL) /*!< ETH TXFRAMECOUNT_G: COUNT (Bit 0)                           */
#define ETH_TXFRAMECOUNT_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXFRAMECOUNT_G: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -------------------------------  ETH_TXEXCESSDEF  ------------------------------ */
#define ETH_TXEXCESSDEF_COUNT_Pos \
  (0UL) /*!< ETH TXEXCESSDEF: COUNT (Bit 0)                              */
#define ETH_TXEXCESSDEF_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXEXCESSDEF: COUNT (Bitfield-Mask: 0xffffffff)          */

/* ------------------------------  ETH_TXPAUSEFRAMES  ----------------------------- */
#define ETH_TXPAUSEFRAMES_COUNT_Pos \
  (0UL) /*!< ETH TXPAUSEFRAMES: COUNT (Bit 0)                            */
#define ETH_TXPAUSEFRAMES_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXPAUSEFRAMES: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_TXLANFRAMES_G  ----------------------------- */
#define ETH_TXLANFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH TXLANFRAMES_G: COUNT (Bit 0)                            */
#define ETH_TXLANFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXLANFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_TXOVERSIZE_G  ------------------------------ */
#define ETH_TXOVERSIZE_G_COUNT_Pos \
  (0UL) /*!< ETH TXOVERSIZE_G: COUNT (Bit 0)                             */
#define ETH_TXOVERSIZE_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH TXOVERSIZE_G: COUNT (Bitfield-Mask: 0xffffffff)         */

/* -----------------------------  ETH_RXFRAMECOUNT_GB  ---------------------------- */
#define ETH_RXFRAMECOUNT_GB_COUNT_Pos \
  (0UL) /*!< ETH RXFRAMECOUNT_GB: COUNT (Bit 0)                          */
#define ETH_RXFRAMECOUNT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXFRAMECOUNT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_RXOCTETCOUNT_GB  ---------------------------- */
#define ETH_RXOCTETCOUNT_GB_COUNT_Pos \
  (0UL) /*!< ETH RXOCTETCOUNT_GB: COUNT (Bit 0)                          */
#define ETH_RXOCTETCOUNT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXOCTETCOUNT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_RXOCTETCOUNT_G  ----------------------------- */
#define ETH_RXOCTETCOUNT_G_COUNT_Pos \
  (0UL) /*!< ETH RXOCTETCOUNT_G: COUNT (Bit 0)                           */
#define ETH_RXOCTETCOUNT_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXOCTETCOUNT_G: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_RXBCASTFRAMES_G  ---------------------------- */
#define ETH_RXBCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH RXBCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_RXBCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXBCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_RXMCASTFRAMES_G  ---------------------------- */
#define ETH_RXMCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH RXMCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_RXMCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXMCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -------------------------------  ETH_RXCRCERROR  ------------------------------- */
#define ETH_RXCRCERROR_COUNT_Pos \
  (0UL) /*!< ETH RXCRCERROR: COUNT (Bit 0)                               */
#define ETH_RXCRCERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXCRCERROR: COUNT (Bitfield-Mask: 0xffffffff)           */

/* ------------------------------  ETH_RXALIGNERROR  ------------------------------ */
#define ETH_RXALIGNERROR_COUNT_Pos \
  (0UL) /*!< ETH RXALIGNERROR: COUNT (Bit 0)                             */
#define ETH_RXALIGNERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXALIGNERROR: COUNT (Bitfield-Mask: 0xffffffff)         */

/* -------------------------------  ETH_RXRUNTERROR  ------------------------------ */
#define ETH_RXRUNTERROR_COUNT_Pos \
  (0UL) /*!< ETH RXRUNTERROR: COUNT (Bit 0)                              */
#define ETH_RXRUNTERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXRUNTERROR: COUNT (Bitfield-Mask: 0xffffffff)          */

/* ------------------------------  ETH_RXJABBERERROR  ----------------------------- */
#define ETH_RXJABBERERROR_COUNT_Pos \
  (0UL) /*!< ETH RXJABBERERROR: COUNT (Bit 0)                            */
#define ETH_RXJABBERERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXJABBERERROR: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_RXUNDERSIZE_G  ----------------------------- */
#define ETH_RXUNDERSIZE_G_COUNT_Pos \
  (0UL) /*!< ETH RXUNDERSIZE_G: COUNT (Bit 0)                            */
#define ETH_RXUNDERSIZE_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXUNDERSIZE_G: COUNT (Bitfield-Mask: 0xffffffff)        */

/* ------------------------------  ETH_RXOVERSIZE_G  ------------------------------ */
#define ETH_RXOVERSIZE_G_COUNT_Pos \
  (0UL) /*!< ETH RXOVERSIZE_G: COUNT (Bit 0)                             */
#define ETH_RXOVERSIZE_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXOVERSIZE_G: COUNT (Bitfield-Mask: 0xffffffff)         */

/* ------------------------------  ETH_RX64OCTETS_GB  ----------------------------- */
#define ETH_RX64OCTETS_GB_COUNT_Pos \
  (0UL) /*!< ETH RX64OCTETS_GB: COUNT (Bit 0)                            */
#define ETH_RX64OCTETS_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX64OCTETS_GB: COUNT (Bitfield-Mask: 0xffffffff)        */

/* -----------------------------  ETH_RX65TO127OCT_GB  ---------------------------- */
#define ETH_RX65TO127OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX65TO127OCT_GB: COUNT (Bit 0)                          */
#define ETH_RX65TO127OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX65TO127OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* ----------------------------  ETH_RX128TO255OCT_GB  ---------------------------- */
#define ETH_RX128TO255OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX128TO255OCT_GB: COUNT (Bit 0)                         */
#define ETH_RX128TO255OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX128TO255OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)     */

/* ----------------------------  ETH_RX256TO511OCT_GB  ---------------------------- */
#define ETH_RX256TO511OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX256TO511OCT_GB: COUNT (Bit 0)                         */
#define ETH_RX256TO511OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX256TO511OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)     */

/* ----------------------------  ETH_RX512TO1023OCT_GB  --------------------------- */
#define ETH_RX512TO1023OCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX512TO1023OCT_GB: COUNT (Bit 0)                        */
#define ETH_RX512TO1023OCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX512TO1023OCT_GB: COUNT (Bitfield-Mask: 0xffffffff)    */

/* -----------------------------  ETH_RX1024MAXOCT_GB  ---------------------------- */
#define ETH_RX1024MAXOCT_GB_COUNT_Pos \
  (0UL) /*!< ETH RX1024MAXOCT_GB: COUNT (Bit 0)                          */
#define ETH_RX1024MAXOCT_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RX1024MAXOCT_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_RXUCASTFRAMES_G  ---------------------------- */
#define ETH_RXUCASTFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH RXUCASTFRAMES_G: COUNT (Bit 0)                          */
#define ETH_RXUCASTFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXUCASTFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)      */

/* ------------------------------  ETH_RXLENGTHERROR  ----------------------------- */
#define ETH_RXLENGTHERROR_COUNT_Pos \
  (0UL) /*!< ETH RXLENGTHERROR: COUNT (Bit 0)                            */
#define ETH_RXLENGTHERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXLENGTHERROR: COUNT (Bitfield-Mask: 0xffffffff)        */

/* -----------------------------  ETH_RXOUTRANGETYPE  ----------------------------- */
#define ETH_RXOUTRANGETYPE_COUNT_Pos \
  (0UL) /*!< ETH RXOUTRANGETYPE: COUNT (Bit 0)                           */
#define ETH_RXOUTRANGETYPE_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXOUTRANGETYPE: COUNT (Bitfield-Mask: 0xffffffff)       */

/* ------------------------------  ETH_RXPAUSEFRAMES  ----------------------------- */
#define ETH_RXPAUSEFRAMES_COUNT_Pos \
  (0UL) /*!< ETH RXPAUSEFRAMES: COUNT (Bit 0)                            */
#define ETH_RXPAUSEFRAMES_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXPAUSEFRAMES: COUNT (Bitfield-Mask: 0xffffffff)        */

/* -----------------------------  ETH_RXFIFOOVERFLOW  ----------------------------- */
#define ETH_RXFIFOOVERFLOW_COUNT_Pos \
  (0UL) /*!< ETH RXFIFOOVERFLOW: COUNT (Bit 0)                           */
#define ETH_RXFIFOOVERFLOW_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXFIFOOVERFLOW: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_RXVLANFRAMES_GB  ---------------------------- */
#define ETH_RXVLANFRAMES_GB_COUNT_Pos \
  (0UL) /*!< ETH RXVLANFRAMES_GB: COUNT (Bit 0)                          */
#define ETH_RXVLANFRAMES_GB_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXVLANFRAMES_GB: COUNT (Bitfield-Mask: 0xffffffff)      */

/* -------------------------------  ETH_RXWDOGERROR  ------------------------------ */
#define ETH_RXWDOGERROR_COUNT_Pos \
  (0UL) /*!< ETH RXWDOGERROR: COUNT (Bit 0)                              */
#define ETH_RXWDOGERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXWDOGERROR: COUNT (Bitfield-Mask: 0xffffffff)          */

/* -------------------------------  ETH_RXRCVERROR  ------------------------------- */
#define ETH_RXRCVERROR_COUNT_Pos \
  (0UL) /*!< ETH RXRCVERROR: COUNT (Bit 0)                               */
#define ETH_RXRCVERROR_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXRCVERROR: COUNT (Bitfield-Mask: 0xffffffff)           */

/* -----------------------------  ETH_RXCTRLFRAMES_G  ----------------------------- */
#define ETH_RXCTRLFRAMES_G_COUNT_Pos \
  (0UL) /*!< ETH RXCTRLFRAMES_G: COUNT (Bit 0)                           */
#define ETH_RXCTRLFRAMES_G_COUNT_Msk \
  (0xffffffffUL) /*!< ETH RXCTRLFRAMES_G: COUNT (Bitfield-Mask: 0xffffffff)       */

/* -----------------------------  ETH_VLAN_INCREPLACE  ---------------------------- */
#define ETH_VLAN_INCREPLACE_VLT_Pos \
  (0UL) /*!< ETH VLAN_INCREPLACE: VLT (Bit 0)                            */
#define ETH_VLAN_INCREPLACE_VLT_Msk \
  (0xffffUL) /*!< ETH VLAN_INCREPLACE: VLT (Bitfield-Mask: 0xffff)            */
#define ETH_VLAN_INCREPLACE_VLC_Pos \
  (16UL) /*!< ETH VLAN_INCREPLACE: VLC (Bit 16)                           */
#define ETH_VLAN_INCREPLACE_VLC_Msk \
  (0x30000UL) /*!< ETH VLAN_INCREPLACE: VLC (Bitfield-Mask: 0x03)              */
#define ETH_VLAN_INCREPLACE_VLP_Pos \
  (18UL) /*!< ETH VLAN_INCREPLACE: VLP (Bit 18)                           */
#define ETH_VLAN_INCREPLACE_VLP_Msk \
  (0x40000UL) /*!< ETH VLAN_INCREPLACE: VLP (Bitfield-Mask: 0x01)              */
#define ETH_VLAN_INCREPLACE_CSVL_Pos \
  (19UL) /*!< ETH VLAN_INCREPLACE: CSVL (Bit 19)                          */
#define ETH_VLAN_INCREPLACE_CSVL_Msk \
  (0x80000UL) /*!< ETH VLAN_INCREPLACE: CSVL (Bitfield-Mask: 0x01)             */

/* -----------------------------  ETH_VLAN_HASHTABLE  ----------------------------- */
#define ETH_VLAN_HASHTABLE_VLHT_Pos \
  (0UL) /*!< ETH VLAN_HASHTABLE: VLHT (Bit 0)                            */
#define ETH_VLAN_HASHTABLE_VLHT_Msk \
  (0xffffUL) /*!< ETH VLAN_HASHTABLE: VLHT (Bitfield-Mask: 0xffff)            */

/* -----------------------------  ETH_TIMESTAMP_CTRL  ----------------------------- */
#define ETH_TIMESTAMP_CTRL_TSENA_Pos \
  (0UL) /*!< ETH TIMESTAMP_CTRL: TSENA (Bit 0)                           */
#define ETH_TIMESTAMP_CTRL_TSENA_Msk \
  (0x1UL) /*!< ETH TIMESTAMP_CTRL: TSENA (Bitfield-Mask: 0x01)             */
#define ETH_TIMESTAMP_CTRL_TSCFUPDT_Pos \
  (1UL) /*!< ETH TIMESTAMP_CTRL: TSCFUPDT (Bit 1)                        */
#define ETH_TIMESTAMP_CTRL_TSCFUPDT_Msk \
  (0x2UL) /*!< ETH TIMESTAMP_CTRL: TSCFUPDT (Bitfield-Mask: 0x01)          */
#define ETH_TIMESTAMP_CTRL_TSINIT_Pos \
  (2UL) /*!< ETH TIMESTAMP_CTRL: TSINIT (Bit 2)                          */
#define ETH_TIMESTAMP_CTRL_TSINIT_Msk \
  (0x4UL) /*!< ETH TIMESTAMP_CTRL: TSINIT (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_TSUPDT_Pos \
  (3UL) /*!< ETH TIMESTAMP_CTRL: TSUPDT (Bit 3)                          */
#define ETH_TIMESTAMP_CTRL_TSUPDT_Msk \
  (0x8UL) /*!< ETH TIMESTAMP_CTRL: TSUPDT (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_TSTRIG_Pos \
  (4UL) /*!< ETH TIMESTAMP_CTRL: TSTRIG (Bit 4)                          */
#define ETH_TIMESTAMP_CTRL_TSTRIG_Msk \
  (0x10UL) /*!< ETH TIMESTAMP_CTRL: TSTRIG (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_TSADDRREG_Pos \
  (5UL) /*!< ETH TIMESTAMP_CTRL: TSADDRREG (Bit 5)                       */
#define ETH_TIMESTAMP_CTRL_TSADDRREG_Msk \
  (0x20UL) /*!< ETH TIMESTAMP_CTRL: TSADDRREG (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSENALL_Pos \
  (8UL) /*!< ETH TIMESTAMP_CTRL: TSENALL (Bit 8)                         */
#define ETH_TIMESTAMP_CTRL_TSENALL_Msk \
  (0x100UL) /*!< ETH TIMESTAMP_CTRL: TSENALL (Bitfield-Mask: 0x01)           */
#define ETH_TIMESTAMP_CTRL_TSCTRLSSR_Pos \
  (9UL) /*!< ETH TIMESTAMP_CTRL: TSCTRLSSR (Bit 9)                       */
#define ETH_TIMESTAMP_CTRL_TSCTRLSSR_Msk \
  (0x200UL) /*!< ETH TIMESTAMP_CTRL: TSCTRLSSR (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSVER2ENA_Pos \
  (10UL) /*!< ETH TIMESTAMP_CTRL: TSVER2ENA (Bit 10)                      */
#define ETH_TIMESTAMP_CTRL_TSVER2ENA_Msk \
  (0x400UL) /*!< ETH TIMESTAMP_CTRL: TSVER2ENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSIPENA_Pos \
  (11UL) /*!< ETH TIMESTAMP_CTRL: TSIPENA (Bit 11)                        */
#define ETH_TIMESTAMP_CTRL_TSIPENA_Msk \
  (0x800UL) /*!< ETH TIMESTAMP_CTRL: TSIPENA (Bitfield-Mask: 0x01)           */
#define ETH_TIMESTAMP_CTRL_TSIPV6ENA_Pos \
  (12UL) /*!< ETH TIMESTAMP_CTRL: TSIPV6ENA (Bit 12)                      */
#define ETH_TIMESTAMP_CTRL_TSIPV6ENA_Msk \
  (0x1000UL) /*!< ETH TIMESTAMP_CTRL: TSIPV6ENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSIPV4ENA_Pos \
  (13UL) /*!< ETH TIMESTAMP_CTRL: TSIPV4ENA (Bit 13)                      */
#define ETH_TIMESTAMP_CTRL_TSIPV4ENA_Msk \
  (0x2000UL) /*!< ETH TIMESTAMP_CTRL: TSIPV4ENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSEVNTENA_Pos \
  (14UL) /*!< ETH TIMESTAMP_CTRL: TSEVNTENA (Bit 14)                      */
#define ETH_TIMESTAMP_CTRL_TSEVNTENA_Msk \
  (0x4000UL) /*!< ETH TIMESTAMP_CTRL: TSEVNTENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_TSMSTRENA_Pos \
  (15UL) /*!< ETH TIMESTAMP_CTRL: TSMSTRENA (Bit 15)                      */
#define ETH_TIMESTAMP_CTRL_TSMSTRENA_Msk \
  (0x8000UL) /*!< ETH TIMESTAMP_CTRL: TSMSTRENA (Bitfield-Mask: 0x01)         */
#define ETH_TIMESTAMP_CTRL_SNAPTYPSEL_Pos \
  (16UL) /*!< ETH TIMESTAMP_CTRL: SNAPTYPSEL (Bit 16)                     */
#define ETH_TIMESTAMP_CTRL_SNAPTYPSEL_Msk \
  (0x30000UL) /*!< ETH TIMESTAMP_CTRL: SNAPTYPSEL (Bitfield-Mask: 0x03)        */
#define ETH_TIMESTAMP_CTRL_TSENMACADDR_Pos \
  (18UL) /*!< ETH TIMESTAMP_CTRL: TSENMACADDR (Bit 18)                    */
#define ETH_TIMESTAMP_CTRL_TSENMACADDR_Msk \
  (0x40000UL) /*!< ETH TIMESTAMP_CTRL: TSENMACADDR (Bitfield-Mask: 0x01)       */
#define ETH_TIMESTAMP_CTRL_ATSFC_Pos \
  (24UL) /*!< ETH TIMESTAMP_CTRL: ATSFC (Bit 24)                          */
#define ETH_TIMESTAMP_CTRL_ATSFC_Msk \
  (0x1000000UL) /*!< ETH TIMESTAMP_CTRL: ATSFC (Bitfield-Mask: 0x01)             */
#define ETH_TIMESTAMP_CTRL_ATSEN0_Pos \
  (25UL) /*!< ETH TIMESTAMP_CTRL: ATSEN0 (Bit 25)                         */
#define ETH_TIMESTAMP_CTRL_ATSEN0_Msk \
  (0x2000000UL) /*!< ETH TIMESTAMP_CTRL: ATSEN0 (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_ATSEN1_Pos \
  (26UL) /*!< ETH TIMESTAMP_CTRL: ATSEN1 (Bit 26)                         */
#define ETH_TIMESTAMP_CTRL_ATSEN1_Msk \
  (0x4000000UL) /*!< ETH TIMESTAMP_CTRL: ATSEN1 (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_ATSEN2_Pos \
  (27UL) /*!< ETH TIMESTAMP_CTRL: ATSEN2 (Bit 27)                         */
#define ETH_TIMESTAMP_CTRL_ATSEN2_Msk \
  (0x8000000UL) /*!< ETH TIMESTAMP_CTRL: ATSEN2 (Bitfield-Mask: 0x01)            */
#define ETH_TIMESTAMP_CTRL_ATSEN3_Pos \
  (28UL) /*!< ETH TIMESTAMP_CTRL: ATSEN3 (Bit 28)                         */
#define ETH_TIMESTAMP_CTRL_ATSEN3_Msk \
  (0x10000000UL) /*!< ETH TIMESTAMP_CTRL: ATSEN3 (Bitfield-Mask: 0x01)            */

/* -------------------------------  ETH_SUBSEC_INC  ------------------------------- */
#define ETH_SUBSEC_INC_SSINC_Pos \
  (0UL) /*!< ETH SUBSEC_INC: SSINC (Bit 0)                               */
#define ETH_SUBSEC_INC_SSINC_Msk \
  (0xffUL) /*!< ETH SUBSEC_INC: SSINC (Bitfield-Mask: 0xff)                 */

/* -----------------------------  ETH_SYSTIME_SECONDS  ---------------------------- */
#define ETH_SYSTIME_SECONDS_TSS_Pos \
  (0UL) /*!< ETH SYSTIME_SECONDS: TSS (Bit 0)                            */
#define ETH_SYSTIME_SECONDS_TSS_Msk \
  (0xffffffffUL) /*!< ETH SYSTIME_SECONDS: TSS (Bitfield-Mask: 0xffffffff)        */

/* -----------------------------  ETH_SYSTIME_NANOSEC  ---------------------------- */
#define ETH_SYSTIME_NANOSEC_TSSS_Pos \
  (0UL) /*!< ETH SYSTIME_NANOSEC: TSSS (Bit 0)                           */
#define ETH_SYSTIME_NANOSEC_TSSS_Msk \
  (0x7fffffffUL) /*!< ETH SYSTIME_NANOSEC: TSSS (Bitfield-Mask: 0x7fffffff)       */

/* ----------------------------  ETH_SYSTIME_SECSUPDAT  --------------------------- */
#define ETH_SYSTIME_SECSUPDAT_TSS_Pos \
  (0UL) /*!< ETH SYSTIME_SECSUPDAT: TSS (Bit 0)                          */
#define ETH_SYSTIME_SECSUPDAT_TSS_Msk \
  (0xffffffffUL) /*!< ETH SYSTIME_SECSUPDAT: TSS (Bitfield-Mask: 0xffffffff)      */

/* -----------------------------  ETH_SYSTIME_NSECUP  ----------------------------- */
#define ETH_SYSTIME_NSECUP_TSSS_Pos \
  (0UL) /*!< ETH SYSTIME_NSECUP: TSSS (Bit 0)                            */
#define ETH_SYSTIME_NSECUP_TSSS_Msk \
  (0x7fffffffUL) /*!< ETH SYSTIME_NSECUP: TSSS (Bitfield-Mask: 0x7fffffff)        */
#define ETH_SYSTIME_NSECUP_ADDSUB_Pos \
  (31UL) /*!< ETH SYSTIME_NSECUP: ADDSUB (Bit 31)                         */
#define ETH_SYSTIME_NSECUP_ADDSUB_Msk \
  (0x80000000UL) /*!< ETH SYSTIME_NSECUP: ADDSUB (Bitfield-Mask: 0x01)            */

/* -----------------------------  ETH_TIMESTAMPADDEND  ---------------------------- */
#define ETH_TIMESTAMPADDEND_TSAR_Pos \
  (0UL) /*!< ETH TIMESTAMPADDEND: TSAR (Bit 0)                           */
#define ETH_TIMESTAMPADDEND_TSAR_Msk \
  (0xffffffffUL) /*!< ETH TIMESTAMPADDEND: TSAR (Bitfield-Mask: 0xffffffff)       */

/* ----------------------------  ETH_TARGET_TIME_SECS  ---------------------------- */
#define ETH_TARGET_TIME_SECS_TSTR_Pos \
  (0UL) /*!< ETH TARGET_TIME_SECS: TSTR (Bit 0)                          */
#define ETH_TARGET_TIME_SECS_TSTR_Msk \
  (0xffffffffUL) /*!< ETH TARGET_TIME_SECS: TSTR (Bitfield-Mask: 0xffffffff)      */

/* ----------------------------  ETH_TARGET_TIME_NSEC  ---------------------------- */
#define ETH_TARGET_TIME_NSEC_TTSLO_Pos \
  (0UL) /*!< ETH TARGET_TIME_NSEC: TTSLO (Bit 0)                         */
#define ETH_TARGET_TIME_NSEC_TTSLO_Msk \
  (0x7fffffffUL) /*!< ETH TARGET_TIME_NSEC: TTSLO (Bitfield-Mask: 0x7fffffff)     */
#define ETH_TARGET_TIME_NSEC_TRGTBUSY_Pos \
  (31UL) /*!< ETH TARGET_TIME_NSEC: TRGTBUSY (Bit 31)                     */
#define ETH_TARGET_TIME_NSEC_TRGTBUSY_Msk \
  (0x80000000UL) /*!< ETH TARGET_TIME_NSEC: TRGTBUSY (Bitfield-Mask: 0x01)        */

/* ------------------------------  ETH_DMA_BUS_MODE  ------------------------------ */
#define ETH_DMA_BUS_MODE_SWR_Pos \
  (0UL) /*!< ETH DMA_BUS_MODE: SWR (Bit 0)                               */
#define ETH_DMA_BUS_MODE_SWR_Msk \
  (0x1UL) /*!< ETH DMA_BUS_MODE: SWR (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_BUS_MODE_DA_Pos \
  (1UL) /*!< ETH DMA_BUS_MODE: DA (Bit 1)                                */
#define ETH_DMA_BUS_MODE_DA_Msk \
  (0x2UL) /*!< ETH DMA_BUS_MODE: DA (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_BUS_MODE_DSL_Pos \
  (2UL) /*!< ETH DMA_BUS_MODE: DSL (Bit 2)                               */
#define ETH_DMA_BUS_MODE_DSL_Msk \
  (0x7cUL) /*!< ETH DMA_BUS_MODE: DSL (Bitfield-Mask: 0x1f)                 */
#define ETH_DMA_BUS_MODE_PBL_Pos \
  (8UL) /*!< ETH DMA_BUS_MODE: PBL (Bit 8)                               */
#define ETH_DMA_BUS_MODE_PBL_Msk \
  (0x3f00UL) /*!< ETH DMA_BUS_MODE: PBL (Bitfield-Mask: 0x3f)                 */
#define ETH_DMA_BUS_MODE_PR_Pos \
  (14UL) /*!< ETH DMA_BUS_MODE: PR (Bit 14)                               */
#define ETH_DMA_BUS_MODE_PR_Msk \
  (0xc000UL) /*!< ETH DMA_BUS_MODE: PR (Bitfield-Mask: 0x03)                  */
#define ETH_DMA_BUS_MODE_FB_Pos \
  (16UL) /*!< ETH DMA_BUS_MODE: FB (Bit 16)                               */
#define ETH_DMA_BUS_MODE_FB_Msk \
  (0x10000UL) /*!< ETH DMA_BUS_MODE: FB (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_BUS_MODE_RPBL_Pos \
  (17UL) /*!< ETH DMA_BUS_MODE: RPBL (Bit 17)                             */
#define ETH_DMA_BUS_MODE_RPBL_Msk \
  (0x7e0000UL) /*!< ETH DMA_BUS_MODE: RPBL (Bitfield-Mask: 0x3f)                */
#define ETH_DMA_BUS_MODE_USP_Pos \
  (23UL) /*!< ETH DMA_BUS_MODE: USP (Bit 23)                              */
#define ETH_DMA_BUS_MODE_USP_Msk \
  (0x800000UL) /*!< ETH DMA_BUS_MODE: USP (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_BUS_MODE_PBLx8_Pos \
  (24UL) /*!< ETH DMA_BUS_MODE: PBLx8 (Bit 24)                            */
#define ETH_DMA_BUS_MODE_PBLx8_Msk \
  (0x1000000UL) /*!< ETH DMA_BUS_MODE: PBLx8 (Bitfield-Mask: 0x01)               */
#define ETH_DMA_BUS_MODE_AAL_Pos \
  (25UL) /*!< ETH DMA_BUS_MODE: AAL (Bit 25)                              */
#define ETH_DMA_BUS_MODE_AAL_Msk \
  (0x2000000UL) /*!< ETH DMA_BUS_MODE: AAL (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_BUS_MODE_MB_Pos \
  (26UL) /*!< ETH DMA_BUS_MODE: MB (Bit 26)                               */
#define ETH_DMA_BUS_MODE_MB_Msk \
  (0x4000000UL) /*!< ETH DMA_BUS_MODE: MB (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_BUS_MODE_TXPR_Pos \
  (27UL) /*!< ETH DMA_BUS_MODE: TXPR (Bit 27)                             */
#define ETH_DMA_BUS_MODE_TXPR_Msk \
  (0x8000000UL) /*!< ETH DMA_BUS_MODE: TXPR (Bitfield-Mask: 0x01)                */
#define ETH_DMA_BUS_MODE_PRWG_Pos \
  (28UL) /*!< ETH DMA_BUS_MODE: PRWG (Bit 28)                             */
#define ETH_DMA_BUS_MODE_PRWG_Msk \
  (0x30000000UL) /*!< ETH DMA_BUS_MODE: PRWG (Bitfield-Mask: 0x03)                */
#define ETH_DMA_BUS_MODE_RIB_Pos \
  (31UL) /*!< ETH DMA_BUS_MODE: RIB (Bit 31)                              */
#define ETH_DMA_BUS_MODE_RIB_Msk \
  (0x80000000UL) /*!< ETH DMA_BUS_MODE: RIB (Bitfield-Mask: 0x01)                 */

/* ---------------------------  ETH_DMA_TX_POLL_DEMAND  --------------------------- */
#define ETH_DMA_TX_POLL_DEMAND_TPD_Pos \
  (0UL) /*!< ETH DMA_TX_POLL_DEMAND: TPD (Bit 0)                         */
#define ETH_DMA_TX_POLL_DEMAND_TPD_Msk \
  (0xffffffffUL) /*!< ETH DMA_TX_POLL_DEMAND: TPD (Bitfield-Mask: 0xffffffff)     */

/* ---------------------------  ETH_DMA_RX_POLL_DEMAND  --------------------------- */
#define ETH_DMA_RX_POLL_DEMAND_RPD_Pos \
  (0UL) /*!< ETH DMA_RX_POLL_DEMAND: RPD (Bit 0)                         */
#define ETH_DMA_RX_POLL_DEMAND_RPD_Msk \
  (0xffffffffUL) /*!< ETH DMA_RX_POLL_DEMAND: RPD (Bitfield-Mask: 0xffffffff)     */

/* --------------------------  ETH_DMA_RX_DESC_LIST_ADDR  ------------------------- */
#define ETH_DMA_RX_DESC_LIST_ADDR_RDESLA_Pos \
  (0UL) /*!< ETH DMA_RX_DESC_LIST_ADDR: RDESLA (Bit 0)                   */
#define ETH_DMA_RX_DESC_LIST_ADDR_RDESLA_Msk \
  (0xffffffffUL) /*!< ETH DMA_RX_DESC_LIST_ADDR: RDESLA (Bitfield-Mask: 0xffffffff) */

/* --------------------------  ETH_DMA_TX_DESC_LIST_ADDR  ------------------------- */
#define ETH_DMA_TX_DESC_LIST_ADDR_TDESLA_Pos \
  (0UL) /*!< ETH DMA_TX_DESC_LIST_ADDR: TDESLA (Bit 0)                   */
#define ETH_DMA_TX_DESC_LIST_ADDR_TDESLA_Msk \
  (0xffffffffUL) /*!< ETH DMA_TX_DESC_LIST_ADDR: TDESLA (Bitfield-Mask: 0xffffffff) */

/* -------------------------------  ETH_DMA_STATUS  ------------------------------- */
#define ETH_DMA_STATUS_TI_Pos \
  (0UL) /*!< ETH DMA_STATUS: TI (Bit 0)                                  */
#define ETH_DMA_STATUS_TI_Msk \
  (0x1UL) /*!< ETH DMA_STATUS: TI (Bitfield-Mask: 0x01)                    */
#define ETH_DMA_STATUS_TPS_Pos \
  (1UL) /*!< ETH DMA_STATUS: TPS (Bit 1)                                 */
#define ETH_DMA_STATUS_TPS_Msk \
  (0x2UL) /*!< ETH DMA_STATUS: TPS (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_TU_Pos \
  (2UL) /*!< ETH DMA_STATUS: TU (Bit 2)                                  */
#define ETH_DMA_STATUS_TU_Msk \
  (0x4UL) /*!< ETH DMA_STATUS: TU (Bitfield-Mask: 0x01)                    */
#define ETH_DMA_STATUS_TJT_Pos \
  (3UL) /*!< ETH DMA_STATUS: TJT (Bit 3)                                 */
#define ETH_DMA_STATUS_TJT_Msk \
  (0x8UL) /*!< ETH DMA_STATUS: TJT (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_OVF_Pos \
  (4UL) /*!< ETH DMA_STATUS: OVF (Bit 4)                                 */
#define ETH_DMA_STATUS_OVF_Msk \
  (0x10UL) /*!< ETH DMA_STATUS: OVF (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_UNF_Pos \
  (5UL) /*!< ETH DMA_STATUS: UNF (Bit 5)                                 */
#define ETH_DMA_STATUS_UNF_Msk \
  (0x20UL) /*!< ETH DMA_STATUS: UNF (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_RI_Pos \
  (6UL) /*!< ETH DMA_STATUS: RI (Bit 6)                                  */
#define ETH_DMA_STATUS_RI_Msk \
  (0x40UL) /*!< ETH DMA_STATUS: RI (Bitfield-Mask: 0x01)                    */
#define ETH_DMA_STATUS_RU_Pos \
  (7UL) /*!< ETH DMA_STATUS: RU (Bit 7)                                  */
#define ETH_DMA_STATUS_RU_Msk \
  (0x80UL) /*!< ETH DMA_STATUS: RU (Bitfield-Mask: 0x01)                    */
#define ETH_DMA_STATUS_RPS_Pos \
  (8UL) /*!< ETH DMA_STATUS: RPS (Bit 8)                                 */
#define ETH_DMA_STATUS_RPS_Msk \
  (0x100UL) /*!< ETH DMA_STATUS: RPS (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_RWT_Pos \
  (9UL) /*!< ETH DMA_STATUS: RWT (Bit 9)                                 */
#define ETH_DMA_STATUS_RWT_Msk \
  (0x200UL) /*!< ETH DMA_STATUS: RWT (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_ETI_Pos \
  (10UL) /*!< ETH DMA_STATUS: ETI (Bit 10)                                */
#define ETH_DMA_STATUS_ETI_Msk \
  (0x400UL) /*!< ETH DMA_STATUS: ETI (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_FBI_Pos \
  (13UL) /*!< ETH DMA_STATUS: FBI (Bit 13)                                */
#define ETH_DMA_STATUS_FBI_Msk \
  (0x2000UL) /*!< ETH DMA_STATUS: FBI (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_ERI_Pos \
  (14UL) /*!< ETH DMA_STATUS: ERI (Bit 14)                                */
#define ETH_DMA_STATUS_ERI_Msk \
  (0x4000UL) /*!< ETH DMA_STATUS: ERI (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_AIS_Pos \
  (15UL) /*!< ETH DMA_STATUS: AIS (Bit 15)                                */
#define ETH_DMA_STATUS_AIS_Msk \
  (0x8000UL) /*!< ETH DMA_STATUS: AIS (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_NIS_Pos \
  (16UL) /*!< ETH DMA_STATUS: NIS (Bit 16)                                */
#define ETH_DMA_STATUS_NIS_Msk \
  (0x10000UL) /*!< ETH DMA_STATUS: NIS (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_RS_Pos \
  (17UL) /*!< ETH DMA_STATUS: RS (Bit 17)                                 */
#define ETH_DMA_STATUS_RS_Msk \
  (0xe0000UL) /*!< ETH DMA_STATUS: RS (Bitfield-Mask: 0x07)                    */
#define ETH_DMA_STATUS_TS_Pos \
  (20UL) /*!< ETH DMA_STATUS: TS (Bit 20)                                 */
#define ETH_DMA_STATUS_TS_Msk \
  (0x700000UL) /*!< ETH DMA_STATUS: TS (Bitfield-Mask: 0x07)                    */
#define ETH_DMA_STATUS_EB_Pos \
  (23UL) /*!< ETH DMA_STATUS: EB (Bit 23)                                 */
#define ETH_DMA_STATUS_EB_Msk \
  (0x3800000UL) /*!< ETH DMA_STATUS: EB (Bitfield-Mask: 0x07)                    */
#define ETH_DMA_STATUS_GMI_Pos \
  (27UL) /*!< ETH DMA_STATUS: GMI (Bit 27)                                */
#define ETH_DMA_STATUS_GMI_Msk \
  (0x8000000UL) /*!< ETH DMA_STATUS: GMI (Bitfield-Mask: 0x01)                   */
#define ETH_DMA_STATUS_TTI_Pos \
  (29UL) /*!< ETH DMA_STATUS: TTI (Bit 29)                                */
#define ETH_DMA_STATUS_TTI_Msk \
  (0x20000000UL) /*!< ETH DMA_STATUS: TTI (Bitfield-Mask: 0x01)                   */

/* ------------------------------  ETH_DMA_OPER_MODE  ----------------------------- */
#define ETH_DMA_OPER_MODE_SR_Pos \
  (1UL) /*!< ETH DMA_OPER_MODE: SR (Bit 1)                               */
#define ETH_DMA_OPER_MODE_SR_Msk \
  (0x2UL) /*!< ETH DMA_OPER_MODE: SR (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_OPER_MODE_OSF_Pos \
  (2UL) /*!< ETH DMA_OPER_MODE: OSF (Bit 2)                              */
#define ETH_DMA_OPER_MODE_OSF_Msk \
  (0x4UL) /*!< ETH DMA_OPER_MODE: OSF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_RTC_Pos \
  (3UL) /*!< ETH DMA_OPER_MODE: RTC (Bit 3)                              */
#define ETH_DMA_OPER_MODE_RTC_Msk \
  (0x18UL) /*!< ETH DMA_OPER_MODE: RTC (Bitfield-Mask: 0x03)                */
#define ETH_DMA_OPER_MODE_DGF_Pos \
  (5UL) /*!< ETH DMA_OPER_MODE: DGF (Bit 5)                              */
#define ETH_DMA_OPER_MODE_DGF_Msk \
  (0x20UL) /*!< ETH DMA_OPER_MODE: DGF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_FUF_Pos \
  (6UL) /*!< ETH DMA_OPER_MODE: FUF (Bit 6)                              */
#define ETH_DMA_OPER_MODE_FUF_Msk \
  (0x40UL) /*!< ETH DMA_OPER_MODE: FUF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_FEF_Pos \
  (7UL) /*!< ETH DMA_OPER_MODE: FEF (Bit 7)                              */
#define ETH_DMA_OPER_MODE_FEF_Msk \
  (0x80UL) /*!< ETH DMA_OPER_MODE: FEF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_RFA_Pos \
  (9UL) /*!< ETH DMA_OPER_MODE: RFA (Bit 9)                              */
#define ETH_DMA_OPER_MODE_RFA_Msk \
  (0x600UL) /*!< ETH DMA_OPER_MODE: RFA (Bitfield-Mask: 0x03)                */
#define ETH_DMA_OPER_MODE_RFD_Pos \
  (11UL) /*!< ETH DMA_OPER_MODE: RFD (Bit 11)                             */
#define ETH_DMA_OPER_MODE_RFD_Msk \
  (0x1800UL) /*!< ETH DMA_OPER_MODE: RFD (Bitfield-Mask: 0x03)                */
#define ETH_DMA_OPER_MODE_ST_Pos \
  (13UL) /*!< ETH DMA_OPER_MODE: ST (Bit 13)                              */
#define ETH_DMA_OPER_MODE_ST_Msk \
  (0x2000UL) /*!< ETH DMA_OPER_MODE: ST (Bitfield-Mask: 0x01)                 */
#define ETH_DMA_OPER_MODE_TTC_Pos \
  (14UL) /*!< ETH DMA_OPER_MODE: TTC (Bit 14)                             */
#define ETH_DMA_OPER_MODE_TTC_Msk \
  (0x1c000UL) /*!< ETH DMA_OPER_MODE: TTC (Bitfield-Mask: 0x07)                */
#define ETH_DMA_OPER_MODE_FTF_Pos \
  (20UL) /*!< ETH DMA_OPER_MODE: FTF (Bit 20)                             */
#define ETH_DMA_OPER_MODE_FTF_Msk \
  (0x100000UL) /*!< ETH DMA_OPER_MODE: FTF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_TSF_Pos \
  (21UL) /*!< ETH DMA_OPER_MODE: TSF (Bit 21)                             */
#define ETH_DMA_OPER_MODE_TSF_Msk \
  (0x200000UL) /*!< ETH DMA_OPER_MODE: TSF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_DFF_Pos \
  (24UL) /*!< ETH DMA_OPER_MODE: DFF (Bit 24)                             */
#define ETH_DMA_OPER_MODE_DFF_Msk \
  (0x1000000UL) /*!< ETH DMA_OPER_MODE: DFF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_RSF_Pos \
  (25UL) /*!< ETH DMA_OPER_MODE: RSF (Bit 25)                             */
#define ETH_DMA_OPER_MODE_RSF_Msk \
  (0x2000000UL) /*!< ETH DMA_OPER_MODE: RSF (Bitfield-Mask: 0x01)                */
#define ETH_DMA_OPER_MODE_DT_Pos \
  (26UL) /*!< ETH DMA_OPER_MODE: DT (Bit 26)                              */
#define ETH_DMA_OPER_MODE_DT_Msk \
  (0x4000000UL) /*!< ETH DMA_OPER_MODE: DT (Bitfield-Mask: 0x01)                 */

/* -------------------------------  ETH_DMA_INTR_EN  ------------------------------ */
#define ETH_DMA_INTR_EN_TIE_Pos \
  (0UL) /*!< ETH DMA_INTR_EN: TIE (Bit 0)                                */
#define ETH_DMA_INTR_EN_TIE_Msk \
  (0x1UL) /*!< ETH DMA_INTR_EN: TIE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_TSE_Pos \
  (1UL) /*!< ETH DMA_INTR_EN: TSE (Bit 1)                                */
#define ETH_DMA_INTR_EN_TSE_Msk \
  (0x2UL) /*!< ETH DMA_INTR_EN: TSE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_TUE_Pos \
  (2UL) /*!< ETH DMA_INTR_EN: TUE (Bit 2)                                */
#define ETH_DMA_INTR_EN_TUE_Msk \
  (0x4UL) /*!< ETH DMA_INTR_EN: TUE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_THE_Pos \
  (3UL) /*!< ETH DMA_INTR_EN: THE (Bit 3)                                */
#define ETH_DMA_INTR_EN_THE_Msk \
  (0x8UL) /*!< ETH DMA_INTR_EN: THE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_OVE_Pos \
  (4UL) /*!< ETH DMA_INTR_EN: OVE (Bit 4)                                */
#define ETH_DMA_INTR_EN_OVE_Msk \
  (0x10UL) /*!< ETH DMA_INTR_EN: OVE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_UNE_Pos \
  (5UL) /*!< ETH DMA_INTR_EN: UNE (Bit 5)                                */
#define ETH_DMA_INTR_EN_UNE_Msk \
  (0x20UL) /*!< ETH DMA_INTR_EN: UNE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_RIE_Pos \
  (6UL) /*!< ETH DMA_INTR_EN: RIE (Bit 6)                                */
#define ETH_DMA_INTR_EN_RIE_Msk \
  (0x40UL) /*!< ETH DMA_INTR_EN: RIE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_RUE_Pos \
  (7UL) /*!< ETH DMA_INTR_EN: RUE (Bit 7)                                */
#define ETH_DMA_INTR_EN_RUE_Msk \
  (0x80UL) /*!< ETH DMA_INTR_EN: RUE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_RSE_Pos \
  (8UL) /*!< ETH DMA_INTR_EN: RSE (Bit 8)                                */
#define ETH_DMA_INTR_EN_RSE_Msk \
  (0x100UL) /*!< ETH DMA_INTR_EN: RSE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_RWE_Pos \
  (9UL) /*!< ETH DMA_INTR_EN: RWE (Bit 9)                                */
#define ETH_DMA_INTR_EN_RWE_Msk \
  (0x200UL) /*!< ETH DMA_INTR_EN: RWE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_ETE_Pos \
  (10UL) /*!< ETH DMA_INTR_EN: ETE (Bit 10)                               */
#define ETH_DMA_INTR_EN_ETE_Msk \
  (0x400UL) /*!< ETH DMA_INTR_EN: ETE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_FBE_Pos \
  (13UL) /*!< ETH DMA_INTR_EN: FBE (Bit 13)                               */
#define ETH_DMA_INTR_EN_FBE_Msk \
  (0x2000UL) /*!< ETH DMA_INTR_EN: FBE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_ERE_Pos \
  (14UL) /*!< ETH DMA_INTR_EN: ERE (Bit 14)                               */
#define ETH_DMA_INTR_EN_ERE_Msk \
  (0x4000UL) /*!< ETH DMA_INTR_EN: ERE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_AIE_Pos \
  (15UL) /*!< ETH DMA_INTR_EN: AIE (Bit 15)                               */
#define ETH_DMA_INTR_EN_AIE_Msk \
  (0x8000UL) /*!< ETH DMA_INTR_EN: AIE (Bitfield-Mask: 0x01)                  */
#define ETH_DMA_INTR_EN_NIE_Pos \
  (16UL) /*!< ETH DMA_INTR_EN: NIE (Bit 16)                               */
#define ETH_DMA_INTR_EN_NIE_Msk \
  (0x10000UL) /*!< ETH DMA_INTR_EN: NIE (Bitfield-Mask: 0x01)                  */

/* --------------------------  ETH_DMA_MISS_OVER_COUNTER  ------------------------- */
#define ETH_DMA_MISS_OVER_COUNTER_MISFRMCNT_Pos \
  (0UL) /*!< ETH DMA_MISS_OVER_COUNTER: MISFRMCNT (Bit 0)                */
#define ETH_DMA_MISS_OVER_COUNTER_MISFRMCNT_Msk \
  (0xffffUL) /*!< ETH DMA_MISS_OVER_COUNTER: MISFRMCNT (Bitfield-Mask: 0xffff) */
#define ETH_DMA_MISS_OVER_COUNTER_MISCNTOVF_Pos \
  (16UL) /*!< ETH DMA_MISS_OVER_COUNTER: MISCNTOVF (Bit 16)               */
#define ETH_DMA_MISS_OVER_COUNTER_MISCNTOVF_Msk \
  (0x10000UL) /*!< ETH DMA_MISS_OVER_COUNTER: MISCNTOVF (Bitfield-Mask: 0x01)  */
#define ETH_DMA_MISS_OVER_COUNTER_OVFFRMCNT_Pos \
  (17UL) /*!< ETH DMA_MISS_OVER_COUNTER: OVFFRMCNT (Bit 17)               */
#define ETH_DMA_MISS_OVER_COUNTER_OVFFRMCNT_Msk \
  (0xffe0000UL) /*!< ETH DMA_MISS_OVER_COUNTER: OVFFRMCNT (Bitfield-Mask: 0x7ff) */
#define ETH_DMA_MISS_OVER_COUNTER_OVFCNTOVF_Pos \
  (28UL) /*!< ETH DMA_MISS_OVER_COUNTER: OVFCNTOVF (Bit 28)               */
#define ETH_DMA_MISS_OVER_COUNTER_OVFCNTOVF_Msk \
  (0x10000000UL) /*!< ETH DMA_MISS_OVER_COUNTER: OVFCNTOVF (Bitfield-Mask: 0x01)  */

/* -------------------------  ETH_DMA_RX_INTR_WDOG_TIMER  ------------------------- */
#define ETH_DMA_RX_INTR_WDOG_TIMER_RIWT_Pos \
  (0UL) /*!< ETH DMA_RX_INTR_WDOG_TIMER: RIWT (Bit 0)                    */
#define ETH_DMA_RX_INTR_WDOG_TIMER_RIWT_Msk \
  (0xffUL) /*!< ETH DMA_RX_INTR_WDOG_TIMER: RIWT (Bitfield-Mask: 0xff)      */

/* -----------------------------  ETH_DMA_AHB_STATUS  ----------------------------- */
#define ETH_DMA_AHB_STATUS_AHBMASTRSTS_Pos \
  (0UL) /*!< ETH DMA_AHB_STATUS: AHBMASTRSTS (Bit 0)                     */
#define ETH_DMA_AHB_STATUS_AHBMASTRSTS_Msk \
  (0x1UL) /*!< ETH DMA_AHB_STATUS: AHBMASTRSTS (Bitfield-Mask: 0x01)       */

/* ----------------------------  ETH_DMA_CURR_TX_DESC  ---------------------------- */
#define ETH_DMA_CURR_TX_DESC_CURTDESAPTR_Pos \
  (0UL) /*!< ETH DMA_CURR_TX_DESC: CURTDESAPTR (Bit 0)                   */
#define ETH_DMA_CURR_TX_DESC_CURTDESAPTR_Msk \
  (0xffffffffUL) /*!< ETH DMA_CURR_TX_DESC: CURTDESAPTR (Bitfield-Mask: 0xffffffff) */

/* ----------------------------  ETH_DMA_CURR_RX_DESC  ---------------------------- */
#define ETH_DMA_CURR_RX_DESC_CURRDESAPTR_Pos \
  (0UL) /*!< ETH DMA_CURR_RX_DESC: CURRDESAPTR (Bit 0)                   */
#define ETH_DMA_CURR_RX_DESC_CURRDESAPTR_Msk \
  (0xffffffffUL) /*!< ETH DMA_CURR_RX_DESC: CURRDESAPTR (Bitfield-Mask: 0xffffffff) */

/* --------------------------  ETH_DMA_CURR_TX_BUFR_ADDR  ------------------------- */
#define ETH_DMA_CURR_TX_BUFR_ADDR_CURTBUFAPTR_Pos \
  (0UL) /*!< ETH DMA_CURR_TX_BUFR_ADDR: CURTBUFAPTR (Bit 0)              */
#define ETH_DMA_CURR_TX_BUFR_ADDR_CURTBUFAPTR_Msk \
  (0xffffffffUL) /*!< ETH DMA_CURR_TX_BUFR_ADDR: CURTBUFAPTR (Bitfield-Mask: 0xffffffff) */

/* --------------------------  ETH_DMA_CURR_RX_BUFR_ADDR  ------------------------- */
#define ETH_DMA_CURR_RX_BUFR_ADDR_CURTBUFAPTR_Pos \
  (0UL) /*!< ETH DMA_CURR_RX_BUFR_ADDR: CURTBUFAPTR (Bit 0)              */
#define ETH_DMA_CURR_RX_BUFR_ADDR_CURTBUFAPTR_Msk \
  (0xffffffffUL) /*!< ETH DMA_CURR_RX_BUFR_ADDR: CURTBUFAPTR (Bitfield-Mask: 0xffffffff) */

/* ================================================================================ */
/* ================              Peripheral memory map             ================ */
/* ================================================================================ */

#define VOR_CLKGEN_BASE 0x40006000UL
#define VOR_SYSCONFIG_BASE 0x40010000UL
#define VOR_DMA_BASE 0x40001000UL
#define VOR_IOCONFIG_BASE 0x40011000UL
#define VOR_UTILITY_BASE 0x40020000UL
#define VOR_PORTA_BASE 0x40012000UL
#define VOR_PORTB_BASE 0x40012400UL
#define VOR_PORTC_BASE 0x40012800UL
#define VOR_PORTD_BASE 0x40012C00UL
#define VOR_PORTE_BASE 0x40013000UL
#define VOR_PORTF_BASE 0x40013400UL
#define VOR_PORTG_BASE 0x40013800UL
#define VOR_TIM0_BASE 0x40018000UL
#define VOR_TIM1_BASE 0x40018400UL
#define VOR_TIM2_BASE 0x40018800UL
#define VOR_TIM3_BASE 0x40018C00UL
#define VOR_TIM4_BASE 0x40019000UL
#define VOR_TIM5_BASE 0x40019400UL
#define VOR_TIM6_BASE 0x40019800UL
#define VOR_TIM7_BASE 0x40019C00UL
#define VOR_TIM8_BASE 0x4001A000UL
#define VOR_TIM9_BASE 0x4001A400UL
#define VOR_TIM10_BASE 0x4001A800UL
#define VOR_TIM11_BASE 0x4001AC00UL
#define VOR_TIM12_BASE 0x4001B000UL
#define VOR_TIM13_BASE 0x4001B400UL
#define VOR_TIM14_BASE 0x4001B800UL
#define VOR_TIM15_BASE 0x4001BC00UL
#define VOR_TIM16_BASE 0x40028000UL
#define VOR_TIM17_BASE 0x40028400UL
#define VOR_TIM18_BASE 0x40028800UL
#define VOR_TIM19_BASE 0x40028C00UL
#define VOR_TIM20_BASE 0x40029000UL
#define VOR_TIM21_BASE 0x40029400UL
#define VOR_TIM22_BASE 0x40029800UL
#define VOR_TIM23_BASE 0x40029C00UL
#define VOR_UART0_BASE 0x40024000UL
#define VOR_UART1_BASE 0x40025000UL
#define VOR_UART2_BASE 0x40017000UL
#define VOR_SPI0_BASE 0x40015000UL
#define VOR_SPI1_BASE 0x40015400UL
#define VOR_SPI2_BASE 0x40015800UL
#define VOR_SPI3_BASE 0x40015C00UL
#define VOR_I2C0_BASE 0x40016000UL
#define VOR_I2C1_BASE 0x40016400UL
#define VOR_I2C2_BASE 0x40016800UL
#define VOR_CAN0_BASE 0x40014000UL
#define VOR_CAN1_BASE 0x40014400UL
#define VOR_ADC_BASE 0x40022000UL
#define VOR_DAC0_BASE 0x40023000UL
#define VOR_DAC1_BASE 0x40023800UL
#define VOR_SPW_BASE 0x40003000UL
#define VOR_IRQ_ROUTER_BASE 0x40002000UL
#define VOR_WATCH_DOG_BASE 0x40021000UL
#define VOR_TRNG_BASE 0x40027000UL
#define VOR_ETH_BASE 0x40004000UL

/* ================================================================================ */
/* ================             Peripheral declaration             ================ */
/* ================================================================================ */

#define VOR_CLKGEN ((VOR_CLKGEN_Type *)VOR_CLKGEN_BASE)
#define VOR_SYSCONFIG ((VOR_SYSCONFIG_Type *)VOR_SYSCONFIG_BASE)
#define VOR_DMA ((VOR_DMA_Type *)VOR_DMA_BASE)
#define VOR_IOCONFIG ((VOR_IOCONFIG_Type *)VOR_IOCONFIG_BASE)
#define VOR_UTILITY ((VOR_UTILITY_Type *)VOR_UTILITY_BASE)
#define VOR_PORTA ((VOR_GPIO_Type *)VOR_PORTA_BASE)
#define VOR_PORTB ((VOR_GPIO_Type *)VOR_PORTB_BASE)
#define VOR_PORTC ((VOR_GPIO_Type *)VOR_PORTC_BASE)
#define VOR_PORTD ((VOR_GPIO_Type *)VOR_PORTD_BASE)
#define VOR_PORTE ((VOR_GPIO_Type *)VOR_PORTE_BASE)
#define VOR_PORTF ((VOR_GPIO_Type *)VOR_PORTF_BASE)
#define VOR_PORTG ((VOR_GPIO_Type *)VOR_PORTG_BASE)
#define VOR_TIM0 ((VOR_TIM_Type *)VOR_TIM0_BASE)
#define VOR_TIM1 ((VOR_TIM_Type *)VOR_TIM1_BASE)
#define VOR_TIM2 ((VOR_TIM_Type *)VOR_TIM2_BASE)
#define VOR_TIM3 ((VOR_TIM_Type *)VOR_TIM3_BASE)
#define VOR_TIM4 ((VOR_TIM_Type *)VOR_TIM4_BASE)
#define VOR_TIM5 ((VOR_TIM_Type *)VOR_TIM5_BASE)
#define VOR_TIM6 ((VOR_TIM_Type *)VOR_TIM6_BASE)
#define VOR_TIM7 ((VOR_TIM_Type *)VOR_TIM7_BASE)
#define VOR_TIM8 ((VOR_TIM_Type *)VOR_TIM8_BASE)
#define VOR_TIM9 ((VOR_TIM_Type *)VOR_TIM9_BASE)
#define VOR_TIM10 ((VOR_TIM_Type *)VOR_TIM10_BASE)
#define VOR_TIM11 ((VOR_TIM_Type *)VOR_TIM11_BASE)
#define VOR_TIM12 ((VOR_TIM_Type *)VOR_TIM12_BASE)
#define VOR_TIM13 ((VOR_TIM_Type *)VOR_TIM13_BASE)
#define VOR_TIM14 ((VOR_TIM_Type *)VOR_TIM14_BASE)
#define VOR_TIM15 ((VOR_TIM_Type *)VOR_TIM15_BASE)
#define VOR_TIM16 ((VOR_TIM_Type *)VOR_TIM16_BASE)
#define VOR_TIM17 ((VOR_TIM_Type *)VOR_TIM17_BASE)
#define VOR_TIM18 ((VOR_TIM_Type *)VOR_TIM18_BASE)
#define VOR_TIM19 ((VOR_TIM_Type *)VOR_TIM19_BASE)
#define VOR_TIM20 ((VOR_TIM_Type *)VOR_TIM20_BASE)
#define VOR_TIM21 ((VOR_TIM_Type *)VOR_TIM21_BASE)
#define VOR_TIM22 ((VOR_TIM_Type *)VOR_TIM22_BASE)
#define VOR_TIM23 ((VOR_TIM_Type *)VOR_TIM23_BASE)
#define VOR_UART0 ((VOR_UART_Type *)VOR_UART0_BASE)
#define VOR_UART1 ((VOR_UART_Type *)VOR_UART1_BASE)
#define VOR_UART2 ((VOR_UART_Type *)VOR_UART2_BASE)
#define VOR_SPI0 ((VOR_SPI_Type *)VOR_SPI0_BASE)
#define VOR_SPI1 ((VOR_SPI_Type *)VOR_SPI1_BASE)
#define VOR_SPI2 ((VOR_SPI_Type *)VOR_SPI2_BASE)
#define VOR_SPI3 ((VOR_SPI_Type *)VOR_SPI3_BASE)
#define VOR_I2C0 ((VOR_I2C_Type *)VOR_I2C0_BASE)
#define VOR_I2C1 ((VOR_I2C_Type *)VOR_I2C1_BASE)
#define VOR_I2C2 ((VOR_I2C_Type *)VOR_I2C2_BASE)
#define VOR_CAN0 ((VOR_CAN_Type *)VOR_CAN0_BASE)
#define VOR_CAN1 ((VOR_CAN_Type *)VOR_CAN1_BASE)
#define VOR_ADC ((VOR_ADC_Type *)VOR_ADC_BASE)
#define VOR_DAC0 ((VOR_DAC_Type *)VOR_DAC0_BASE)
#define VOR_DAC1 ((VOR_DAC_Type *)VOR_DAC1_BASE)
#define VOR_SPW ((VOR_SPW_Type *)VOR_SPW_BASE)
#define VOR_IRQ_ROUTER ((VOR_IRQ_Type *)VOR_IRQ_ROUTER_BASE)
#define VOR_WATCH_DOG ((VOR_WDOG_Type *)VOR_WATCH_DOG_BASE)
#define VOR_TRNG ((VOR_TRNG_Type *)VOR_TRNG_BASE)
#define VOR_ETH ((VOR_ETH_Type *)VOR_ETH_BASE)

// *************************************************************************************
// begin hand edit
// SYSCONFIG_PERIPHERAL_CLK_ENABLE_ (Reset value is 0 (clock disabled) for all except CLKGEN & WDT)
#define CLK_ENABLE_SPI0 (1UL << 0)  /*!< Clock Enable for SPI0 */
#define CLK_ENABLE_SPI1 (1UL << 1)  /*!< Clock Enable for SPI1 */
#define CLK_ENABLE_SPI2 (1UL << 2)  /*!< Clock Enable for SPI2 */
#define CLK_ENABLE_SPI3 (1UL << 3)  /*!< Clock Enable for SPI3 */
#define CLK_ENABLE_UART0 (1UL << 4) /*!< Clock Enable for UART0 */
#define CLK_ENABLE_UART1 (1UL << 5) /*!< Clock Enable for UART1 */
#define CLK_ENABLE_UART2 (1UL << 6) /*!< Clock Enable for UART2 */

#define CLK_ENABLE_I2C0 (1UL << 7) /*!< Clock Enable for I2C0 */
#define CLK_ENABLE_I2C1 (1UL << 8) /*!< Clock Enable for I2C1 */
#define CLK_ENABLE_I2C2 (1UL << 9) /*!< Clock Enable for I2C2 */

#define CLK_ENABLE_CAN0 (1UL << 10)   /*!< Clock Enable for CAN0 */
#define CLK_ENABLE_CAN1 (1UL << 11)   /*!< Clock Enable for CAN1 */
#define CLK_ENABLE_RNG (1UL << 12)    /*!< Clock Enable for TRNG */
#define CLK_ENABLE_ADC (1UL << 13)    /*!< Clock Enable for ADC */
#define CLK_ENABLE_DAC (1UL << 14)    /*!< Clock Enable for DAC */
#define CLK_ENABLE_DMA (1UL << 15)    /*!< Clock Enable for DMA */
#define CLK_ENABLE_EBI (1UL << 16)    /*!< Clock Enable for EBI */
#define CLK_ENABLE_ETH (1UL << 17)    /*!< Clock Enable for ETH */
#define CLK_ENABLE_SPW (1UL << 18)    /*!< Clock Enable for SPW */
#define CLK_ENABLE_SYSTEM (1UL << 19) /*!< Clock Enable for System */
// On Polaris it is called CLKGEN, duplicating definition
#define CLK_ENABLE_CLKGEN (1UL << 19) /*!< Clock Enable for System - resets to 1, clock enabled */
#define CLK_ENABLE_IRQSEL (1UL << 20) /*!< Clock Enable for IRQSEL */
// duplicating definition
#define CLK_ENABLE_IRQ (1UL << 20) /*!< Clock Enable for IRQ ROUTER */

#define CLK_ENABLE_IOCONFIG (1UL << 21) /*!< Clock Enable for IOCONFIG */
#define CLK_ENABLE_UTILITY (1UL << 22)  /*!< Clock Enable for Utility */
#define CLK_ENABLE_WDOG (1UL << 23) /*!< Clock Enable for Watchdog - resets to 1, clock enabled*/

#define CLK_ENABLE_PORTA (1UL << 24) /*!< Clock Enable for PORTA */
#define CLK_ENABLE_PORTB (1UL << 25) /*!< Clock Enable for PORTB */
#define CLK_ENABLE_PORTC (1UL << 26) /*!< Clock Enable for PORTC */
#define CLK_ENABLE_PORTD (1UL << 27) /*!< Clock Enable for PORTD */
#define CLK_ENABLE_PORTE (1UL << 28) /*!< Clock Enable for PORTE */
#define CLK_ENABLE_PORTF (1UL << 29) /*!< Clock Enable for PORTF */
#define CLK_ENABLE_PORTG (1UL << 30) /*!< Clock Enable for PORTG */

// SYSCONFIG_PERIPHERAL_RESET_ (Reset value is 1 (out of Reset) for all except RNG, SPW, & WDT)
#define RESET_SPI0 (1UL << 0)  /*!< Peripheral Reset for SPI0 */
#define RESET_SPI1 (1UL << 1)  /*!< Peripheral Reset for SPI1 */
#define RESET_SPI2 (1UL << 2)  /*!< Peripheral Reset for SPI2 */
#define RESET_SPI3 (1UL << 3)  /*!< Peripheral Reset for SPI3 */
#define RESET_UART0 (1UL << 4) /*!< Peripheral Reset for UART0 */
#define RESET_UART1 (1UL << 5) /*!< Peripheral Reset for UART1 */
#define RESET_UART2 (1UL << 6) /*!< Peripheral Reset for UART2 */

#define RESET_I2C0 (1UL << 7) /*!< Peripheral Reset for I2C0 */
#define RESET_I2C1 (1UL << 8) /*!< Peripheral Reset for I2C1 */
#define RESET_I2C2 (1UL << 9) /*!< Peripheral Reset for I2C2 */

#define RESET_CAN0 (1UL << 10)   /*!< Peripheral Reset for CAN0 */
#define RESET_CAN1 (1UL << 11)   /*!< Peripheral Reset for CAN1 */
#define RESET_RNG (1UL << 12)    /*!< Peripheral Reset for TRNG - resets to 0, in Reset */
#define RESET_ADC (1UL << 13)    /*!< Peripheral Reset for ADC */
#define RESET_DAC (1UL << 14)    /*!< Peripheral Reset for DAC */
#define RESET_DMA (1UL << 15)    /*!< Peripheral Reset for DMA */
#define RESET_EBI (1UL << 16)    /*!< Peripheral Reset for EBI */
#define RESET_ETH (1UL << 17)    /*!< Peripheral Reset for ETH */
#define RESET_SPW (1UL << 18)    /*!< Peripheral Reset for SPW - resets to 0, in Reset */
#define RESET_SYSTEM (1UL << 19) /*!< Peripheral Reset for System */
// On Polaris it is called CLKGEN, duplicating definition
#define RESET_CLKGEN (1UL << 19) /*!< Peripheral Reset for System */
#define RESET_IRQSEL (1UL << 20) /*!< Peripheral Reset for IRQSEL */
// duplicating definition
#define RESET_IRQ (1UL << 20) /*!< Peripheral Reset for IRQ ROUTER */

#define RESET_IOCONFIG (1UL << 21) /*!< Peripheral Reset for IOCONFIG */
#define RESET_UTILITY (1UL << 22)  /*!< Peripheral Reset for Utility */
#define RESET_WDOG (1UL << 23)     /*!< Peripheral Reset for Watchdog - resets to 0, in Reset */

#define RESET_PORTA (1UL << 24) /*!< Peripheral Reset for PORTA */
#define RESET_PORTB (1UL << 25) /*!< Peripheral Reset for PORTB */
#define RESET_PORTC (1UL << 26) /*!< Peripheral Reset for PORTC */
#define RESET_PORTD (1UL << 27) /*!< Peripheral Reset for PORTD */
#define RESET_PORTE (1UL << 28) /*!< Peripheral Reset for PORTE */
#define RESET_PORTF (1UL << 29) /*!< Peripheral Reset for PORTF */
#define RESET_PORTG (1UL << 30) /*!< Peripheral Reset for PORTG */

#define SPI_PERIPHERAL_DATA_BMSTART_BMSTOP_Pos \
  31 /*!< SPI_PERIPHERAL DATA: BMSTART/BMSTOP Position */
#define SPI_PERIPHERAL_DATA_BMSTART_BMSTOP_Msk \
  (0x01UL                                      \
   << SPI_PERIPHERAL_DATA_BMSTART_BMSTOP_Pos) /*!< SPI_PERIPHERAL DATA: BMSTART/BMSTOP Mask   	*/

#define VOR_GPIO ((VOR_GPIO_BANK_Type *)VOR_PORTA_BASE)
//#define VOR_TIM     ((VOR_TIM_BANK_Type   *) VOR_TIM0_BASE)
#define VOR_TIM_APB1 ((VOR_TIM_APB1_BANK_Type *)VOR_TIM0_BASE)
#define VOR_TIM_APB2 ((VOR_TIM_APB2_BANK_Type *)VOR_TIM16_BASE)
//#define VOR_UART    ((VOR_UART_BANK_Type  *) VOR_UART0_BASE)
#define VOR_UART_APB1 ((VOR_UART_APB1_BANK_Type *)VOR_UART2_BASE)
#define VOR_UART_APB2 ((VOR_UART_APB2_BANK_Type *)VOR_UART0_BASE)
#define VOR_SPI ((VOR_SPI_BANK_Type *)VOR_SPI0_BASE)
#define VOR_I2C ((VOR_I2C_BANK_Type *)VOR_I2C0_BASE)
#define VOR_DAC ((VOR_DAC_BANK_Type *)VOR_DAC0_BASE)
#define VOR_CAN ((VOR_CAN_BANK_Type *)VOR_CAN0_BASE)

/**
 * @brief Alternate Peripheral Access in BANK mode
 */
typedef struct {
  VOR_GPIO_Type BANK[7];
} VOR_GPIO_BANK_Type;

// typedef struct {
//  VOR_TIM_Type BANK[24];
// } VOR_TIM_BANK_Type;

typedef struct {
  VOR_TIM_Type BANK[16];
} VOR_TIM_APB1_BANK_Type;

typedef struct {
  VOR_TIM_Type BANK[8];
} VOR_TIM_APB2_BANK_Type;

// typedef struct {
//   VOR_UART_Type BANK[3];
// } VOR_UART_BANK_Type;

typedef struct {
  VOR_UART_Type BANK[1];
} VOR_UART_APB1_BANK_Type;

typedef struct {
  VOR_UART_Type BANK[2];
} VOR_UART_APB2_BANK_Type;

typedef struct {
  VOR_SPI_Type BANK[4];
} VOR_SPI_BANK_Type;

typedef struct {
  VOR_I2C_Type BANK[3];
} VOR_I2C_BANK_Type;

typedef struct {
  VOR_DAC_Type BANK[2];
} VOR_DAC_BANK_Type;

typedef struct {
  VOR_CAN_Type BANK[2];
} VOR_CAN_BANK_Type;

// Additional defines for TIM, SPI, UART, etc. rather than TIM0, SPI0, UART0, etc.
/* ================================================================================ */
/* ================          struct 'TIM' Position & Mask         ================ */
/* ================================================================================ */
/* ----------------------------------  TIM_CTRL  --------------------------------- */
#define TIM_CTRL_ENABLE_Pos (0UL) /*!< TIM CTRL: ENABLE (Bit 0) */
#define TIM_CTRL_ENABLE_Msk \
  (0x1UL)                         /*!< TIM CTRL: ENABLE (Bitfield-Mask: 0x01)                     */
#define TIM_CTRL_ACTIVE_Pos (1UL) /*!< TIM CTRL: ACTIVE (Bit 1) */
#define TIM_CTRL_ACTIVE_Msk \
  (0x2UL) /*!< TIM CTRL: ACTIVE (Bitfield-Mask: 0x01)                     */
#define TIM_CTRL_AUTO_DISABLE_Pos \
  (2UL) /*!< TIM CTRL: AUTO_DISABLE (Bit 2)                             */
#define TIM_CTRL_AUTO_DISABLE_Msk \
  (0x4UL) /*!< TIM CTRL: AUTO_DISABLE (Bitfield-Mask: 0x01)               */
#define TIM_CTRL_AUTO_DEACTIVATE_Pos \
  (3UL) /*!< TIM CTRL: AUTO_DEACTIVATE (Bit 3)                          */
#define TIM_CTRL_AUTO_DEACTIVATE_Msk \
  (0x8UL) /*!< TIM CTRL: AUTO_DEACTIVATE (Bitfield-Mask: 0x01)            */
#define TIM_CTRL_IRQ_ENB_Pos \
  (4UL) /*!< TIM CTRL: IRQ_ENB (Bit 4)                                  */
#define TIM_CTRL_IRQ_ENB_Msk \
  (0x10UL) /*!< TIM CTRL: IRQ_ENB (Bitfield-Mask: 0x01)                    */
#define TIM_CTRL_STATUS_SEL_Pos \
  (5UL) /*!< TIM CTRL: STATUS_SEL (Bit 5)                               */
#define TIM_CTRL_STATUS_SEL_Msk \
  (0xe0UL) /*!< TIM CTRL: STATUS_SEL (Bitfield-Mask: 0x07)                 */
#define TIM_CTRL_STATUS_INV_Pos \
  (8UL) /*!< TIM CTRL: STATUS_INV (Bit 8)                               */
#define TIM_CTRL_STATUS_INV_Msk \
  (0x100UL) /*!< TIM CTRL: STATUS_INV (Bitfield-Mask: 0x01)                 */
#define TIM_CTRL_REQ_STOP_Pos \
  (9UL) /*!< TIM CTRL: REQ_STOP (Bit 9)                                 */
#define TIM_CTRL_REQ_STOP_Msk \
  (0x200UL) /*!< TIM CTRL: REQ_STOP (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  TIM_ENABLE  -------------------------------- */
#define TIM_ENABLE_ENABLE_Pos \
  (0UL) /*!< TIM ENABLE: ENABLE (Bit 0)                                 */
#define TIM_ENABLE_ENABLE_Msk \
  (0x1UL) /*!< TIM0 ENABLE: ENABLE (Bitfield-Mask: 0x01)                   */

/* --------------------------------  TIM_CSD_CTRL  ------------------------------- */
#define TIM_CSD_CTRL_CSDEN0_Pos \
  (0UL) /*!< TIM CSD_CTRL: CSDEN0 (Bit 0)                               */
#define TIM_CSD_CTRL_CSDEN0_Msk \
  (0x1UL) /*!< TIM CSD_CTRL: CSDEN0 (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_CSDINV0_Pos \
  (1UL) /*!< TIM CSD_CTRL: CSDINV0 (Bit 1)                              */
#define TIM_CSD_CTRL_CSDINV0_Msk \
  (0x2UL) /*!< TIM CSD_CTRL: CSDINV0 (Bitfield-Mask: 0x01)                */
#define TIM_CSD_CTRL_CSDEN1_Pos \
  (2UL) /*!< TIM CSD_CTRL: CSDEN1 (Bit 2)                               */
#define TIM_CSD_CTRL_CSDEN1_Msk \
  (0x4UL) /*!< TIM CSD_CTRL: CSDEN1 (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_CSDINV1_Pos \
  (3UL) /*!< TIM CSD_CTRL: CSDINV1 (Bit 3)                              */
#define TIM_CSD_CTRL_CSDINV1_Msk \
  (0x8UL) /*!< TIM CSD_CTRL: CSDINV1 (Bitfield-Mask: 0x01)                */
#define TIM_CSD_CTRL_DCASOP_Pos \
  (4UL) /*!< TIM CSD_CTRL: DCASOP (Bit 4)                               */
#define TIM_CSD_CTRL_DCASOP_Msk \
  (0x10UL) /*!< TIM CSD_CTRL: DCASOP (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_CSDTRG0_Pos \
  (6UL) /*!< TIM CSD_CTRL: CSDTRG0 (Bit 6)                              */
#define TIM_CSD_CTRL_CSDTRG0_Msk \
  (0x40UL) /*!< TIM CSD_CTRL: CSDTRG0 (Bitfield-Mask: 0x01)                */
#define TIM_CSD_CTRL_CSDTRG1_Pos \
  (7UL) /*!< TIM CSD_CTRL: CSDTRG1 (Bit 7)                              */
#define TIM_CSD_CTRL_CSDTRG1_Msk \
  (0x80UL) /*!< TIM CSD_CTRL: CSDTRG1 (Bitfield-Mask: 0x01)                */
#define TIM_CSD_CTRL_CSDEN2_Pos \
  (8UL) /*!< TIM CSD_CTRL: CSDEN2 (Bit 8)                               */
#define TIM_CSD_CTRL_CSDEN2_Msk \
  (0x100UL) /*!< TIM CSD_CTRL: CSDEN2 (Bitfield-Mask: 0x01)                 */
#define TIM_CSD_CTRL_CSDINV2_Pos \
  (9UL) /*!< TIM CSD_CTRL: CSDINV2 (Bit 9)                              */
#define TIM_CSD_CTRL_CSDINV2_Msk \
  (0x200UL) /*!< TIM CSD_CTRL: CSDINV2 (Bitfield-Mask: 0x01)                */
#define TIM_CSD_CTRL_CSDTRG2_Pos \
  (10UL) /*!< TIM CSD_CTRL: CSDTRG2 (Bit 10)                             */
#define TIM_CSD_CTRL_CSDTRG2_Msk \
  (0x400UL) /*!< TIM CSD_CTRL: CSDTRG2 (Bitfield-Mask: 0x01)                */

/* --------------------------------  TIM_CASCADE0  ------------------------------- */
#define TIM_CASCADE0_CASSEL_Pos \
  (0UL) /*!< TIM CASCADE0: CASSEL (Bit 0)                               */
#define TIM_CASCADE0_CASSEL_Msk \
  (0xffUL) /*!< TIM CASCADE0: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM_CASCADE1  ------------------------------- */
#define TIM_CASCADE1_CASSEL_Pos \
  (0UL) /*!< TIM CASCADE1: CASSEL (Bit 0)                               */
#define TIM_CASCADE1_CASSEL_Msk \
  (0xffUL) /*!< TIM CASCADE1: CASSEL (Bitfield-Mask: 0xff)                 */

/* --------------------------------  TIM_CASCADE2  ------------------------------- */
#define TIM_CASCADE2_CASSEL_Pos \
  (0UL) /*!< TIM CASCADE2: CASSEL (Bit 0)                               */
#define TIM_CASCADE2_CASSEL_Msk \
  (0xffUL) /*!< TIM CASCADE2: CASSEL (Bitfield-Mask: 0xff)                 */

/* ================================================================================ */
/* ================          struct 'UART' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  UART_ENABLE  -------------------------------- */
#define UART_ENABLE_RXENABLE_Pos \
  (0UL) /*!< UART ENABLE: RXENABLE (Bit 0)                               */
#define UART_ENABLE_RXENABLE_Msk \
  (0x1UL) /*!< UART ENABLE: RXENABLE (Bitfield-Mask: 0x01)                 */
#define UART_ENABLE_TXENABLE_Pos \
  (1UL) /*!< UART ENABLE: TXENABLE (Bit 1)                               */
#define UART_ENABLE_TXENABLE_Msk \
  (0x2UL) /*!< UART ENABLE: TXENABLE (Bitfield-Mask: 0x01)                 */

/* ----------------------------------  UART_CTRL  --------------------------------- */
#define UART_CTRL_PAREN_Pos \
  (0UL) /*!< UART CTRL: PAREN (Bit 0)                                    */
#define UART_CTRL_PAREN_Msk \
  (0x1UL) /*!< UART CTRL: PAREN (Bitfield-Mask: 0x01)                      */
#define UART_CTRL_PAREVEN_Pos \
  (1UL) /*!< UART CTRL: PAREVEN (Bit 1)                                  */
#define UART_CTRL_PAREVEN_Msk \
  (0x2UL) /*!< UART CTRL: PAREVEN (Bitfield-Mask: 0x01)                    */
#define UART_CTRL_PARSTK_Pos \
  (2UL) /*!< UART CTRL: PARSTK (Bit 2)                                   */
#define UART_CTRL_PARSTK_Msk \
  (0x4UL) /*!< UART CTRL: PARSTK (Bitfield-Mask: 0x01)                     */
#define UART_CTRL_STOPBITS_Pos \
  (3UL) /*!< UART CTRL: STOPBITS (Bit 3)                                 */
#define UART_CTRL_STOPBITS_Msk \
  (0x8UL) /*!< UART CTRL: STOPBITS (Bitfield-Mask: 0x01)                   */
#define UART_CTRL_WORDSIZE_Pos \
  (4UL) /*!< UART CTRL: WORDSIZE (Bit 4)                                 */
#define UART_CTRL_WORDSIZE_Msk \
  (0x30UL) /*!< UART CTRL: WORDSIZE (Bitfield-Mask: 0x03)                   */
#define UART_CTRL_LOOPBACK_Pos \
  (6UL) /*!< UART CTRL: LOOPBACK (Bit 6)                                 */
#define UART_CTRL_LOOPBACK_Msk \
  (0x40UL) /*!< UART CTRL: LOOPBACK (Bitfield-Mask: 0x01)                   */
#define UART_CTRL_LOOPBACKBLK_Pos \
  (7UL) /*!< UART CTRL: LOOPBACKBLK (Bit 7)                              */
#define UART_CTRL_LOOPBACKBLK_Msk \
  (0x80UL) /*!< UART CTRL: LOOPBACKBLK (Bitfield-Mask: 0x01)                */
#define UART_CTRL_AUTOCTS_Pos \
  (8UL) /*!< UART CTRL: AUTOCTS (Bit 8)                                  */
#define UART_CTRL_AUTOCTS_Msk \
  (0x100UL) /*!< UART CTRL: AUTOCTS (Bitfield-Mask: 0x01)                    */
#define UART_CTRL_DEFRTS_Pos \
  (9UL) /*!< UART CTRL: DEFRTS (Bit 9)                                   */
#define UART_CTRL_DEFRTS_Msk \
  (0x200UL) /*!< UART CTRL: DEFRTS (Bitfield-Mask: 0x01)                     */
#define UART_CTRL_AUTORTS_Pos \
  (10UL) /*!< UART CTRL: AUTORTS (Bit 10)                                 */
#define UART_CTRL_AUTORTS_Msk \
  (0x400UL) /*!< UART CTRL: AUTORTS (Bitfield-Mask: 0x01)                    */
#define UART_CTRL_BAUD8_Pos \
  (11UL) /*!< UART CTRL: BAUD8 (Bit 11)                                   */
#define UART_CTRL_BAUD8_Msk \
  (0x800UL) /*!< UART CTRL: BAUD8 (Bitfield-Mask: 0x01)                      */

/* --------------------------------  UART_CLKSCALE  ------------------------------- */
#define UART_CLKSCALE_FRAC_Pos \
  (0UL) /*!< UART CLKSCALE: FRAC (Bit 0)                                 */
#define UART_CLKSCALE_FRAC_Msk \
  (0x3fUL) /*!< UART CLKSCALE: FRAC (Bitfield-Mask: 0x3f)                   */
#define UART_CLKSCALE_INT_Pos \
  (6UL) /*!< UART CLKSCALE: INT (Bit 6)                                  */
#define UART_CLKSCALE_INT_Msk \
  (0xffffc0UL) /*!< UART CLKSCALE: INT (Bitfield-Mask: 0x3ffff)                 */
#define UART_CLKSCALE_RESET_Pos \
  (31UL) /*!< UART CLKSCALE: RESET (Bit 31)                               */
#define UART_CLKSCALE_RESET_Msk \
  (0x80000000UL) /*!< UART CLKSCALE: RESET (Bitfield-Mask: 0x01)                  */

/* --------------------------------  UART_RXSTATUS  ------------------------------- */
#define UART_RXSTATUS_RDAVL_Pos \
  (0UL) /*!< UART RXSTATUS: RDAVL (Bit 0)                                */
#define UART_RXSTATUS_RDAVL_Msk \
  (0x1UL) /*!< UART RXSTATUS: RDAVL (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RDNFULL_Pos \
  (1UL) /*!< UART RXSTATUS: RDNFULL (Bit 1)                              */
#define UART_RXSTATUS_RDNFULL_Msk \
  (0x2UL) /*!< UART RXSTATUS: RDNFULL (Bitfield-Mask: 0x01)                */
#define UART_RXSTATUS_RXBUSY_Pos \
  (2UL) /*!< UART RXSTATUS: RXBUSY (Bit 2)                               */
#define UART_RXSTATUS_RXBUSY_Msk \
  (0x4UL) /*!< UART RXSTATUS: RXBUSY (Bitfield-Mask: 0x01)                 */
#define UART_RXSTATUS_RXTO_Pos \
  (3UL) /*!< UART RXSTATUS: RXTO (Bit 3)                                 */
#define UART_RXSTATUS_RXTO_Msk \
  (0x8UL) /*!< UART RXSTATUS: RXTO (Bitfield-Mask: 0x01)                   */
#define UART_RXSTATUS_RXOVR_Pos \
  (4UL) /*!< UART RXSTATUS: RXOVR (Bit 4)                                */
#define UART_RXSTATUS_RXOVR_Msk \
  (0x10UL) /*!< UART RXSTATUS: RXOVR (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RXFRM_Pos \
  (5UL) /*!< UART RXSTATUS: RXFRM (Bit 5)                                */
#define UART_RXSTATUS_RXFRM_Msk \
  (0x20UL) /*!< UART RXSTATUS: RXFRM (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RXPAR_Pos \
  (6UL) /*!< UART RXSTATUS: RXPAR (Bit 6)                                */
#define UART_RXSTATUS_RXPAR_Msk \
  (0x40UL) /*!< UART RXSTATUS: RXPAR (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RXBRK_Pos \
  (7UL) /*!< UART RXSTATUS: RXBRK (Bit 7)                                */
#define UART_RXSTATUS_RXBRK_Msk \
  (0x80UL) /*!< UART RXSTATUS: RXBRK (Bitfield-Mask: 0x01)                  */
#define UART_RXSTATUS_RXBUSYBRK_Pos \
  (8UL) /*!< UART RXSTATUS: RXBUSYBRK (Bit 8)                            */
#define UART_RXSTATUS_RXBUSYBRK_Msk \
  (0x100UL) /*!< UART RXSTATUS: RXBUSYBRK (Bitfield-Mask: 0x01)              */
#define UART_RXSTATUS_RXADDR9_Pos \
  (9UL) /*!< UART RXSTATUS: RXADDR9 (Bit 9)                              */
#define UART_RXSTATUS_RXADDR9_Msk \
  (0x200UL) /*!< UART RXSTATUS: RXADDR9 (Bitfield-Mask: 0x01)                */
#define UART_RXSTATUS_RXRTSN_Pos \
  (15UL) /*!< UART RXSTATUS: RXRTSN (Bit 15)                              */
#define UART_RXSTATUS_RXRTSN_Msk \
  (0x8000UL) /*!< UART RXSTATUS: RXRTSN (Bitfield-Mask: 0x01)                 */

/* --------------------------------  UART_TXSTATUS  ------------------------------- */
#define UART_TXSTATUS_WRRDY_Pos \
  (0UL) /*!< UART TXSTATUS: WRRDY (Bit 0)                                */
#define UART_TXSTATUS_WRRDY_Msk \
  (0x1UL) /*!< UART TXSTATUS: WRRDY (Bitfield-Mask: 0x01)                  */
#define UART_TXSTATUS_WRBUSY_Pos \
  (1UL) /*!< UART TXSTATUS: WRBUSY (Bit 1)                               */
#define UART_TXSTATUS_WRBUSY_Msk \
  (0x2UL) /*!< UART TXSTATUS: WRBUSY (Bitfield-Mask: 0x01)                 */
#define UART_TXSTATUS_TXBUSY_Pos \
  (2UL) /*!< UART TXSTATUS: TXBUSY (Bit 2)                               */
#define UART_TXSTATUS_TXBUSY_Msk \
  (0x4UL) /*!< UART TXSTATUS: TXBUSY (Bitfield-Mask: 0x01)                 */
#define UART_TXSTATUS_WRLOST_Pos \
  (3UL) /*!< UART TXSTATUS: WRLOST (Bit 3)                               */
#define UART_TXSTATUS_WRLOST_Msk \
  (0x8UL) /*!< UART TXSTATUS: WRLOST (Bitfield-Mask: 0x01)                 */
#define UART_TXSTATUS_TXCTSN_Pos \
  (15UL) /*!< UART TXSTATUS: TXCTSN (Bit 15)                              */
#define UART_TXSTATUS_TXCTSN_Msk \
  (0x8000UL) /*!< UART TXSTATUS: TXCTSN (Bitfield-Mask: 0x01)                 */

/* --------------------------------  UART_IRQ_ENB  -------------------------------- */
#define UART_IRQ_ENB_IRQ_RX_Pos \
  (0UL) /*!< UART IRQ_ENB: IRQ_RX (Bit 0)                                */
#define UART_IRQ_ENB_IRQ_RX_Msk \
  (0x1UL) /*!< UART IRQ_ENB: IRQ_RX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_ENB_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART IRQ_ENB: IRQ_RX_STATUS (Bit 1)                         */
#define UART_IRQ_ENB_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART IRQ_ENB: IRQ_RX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_ENB_IRQ_RX_TO_Pos \
  (2UL) /*!< UART IRQ_ENB: IRQ_RX_TO (Bit 2)                             */
#define UART_IRQ_ENB_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART IRQ_ENB: IRQ_RX_TO (Bitfield-Mask: 0x01)               */
#define UART_IRQ_ENB_IRQ_TX_Pos \
  (4UL) /*!< UART IRQ_ENB: IRQ_TX (Bit 4)                                */
#define UART_IRQ_ENB_IRQ_TX_Msk \
  (0x10UL) /*!< UART IRQ_ENB: IRQ_TX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_ENB_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART IRQ_ENB: IRQ_TX_STATUS (Bit 5)                         */
#define UART_IRQ_ENB_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART IRQ_ENB: IRQ_TX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_ENB_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART IRQ_ENB: IRQ_TX_EMPTY (Bit 6)                          */
#define UART_IRQ_ENB_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART IRQ_ENB: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)            */
#define UART_IRQ_ENB_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART IRQ_ENB: IRQ_TX_CTS (Bit 7)                            */
#define UART_IRQ_ENB_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART IRQ_ENB: IRQ_TX_CTS (Bitfield-Mask: 0x01)              */

/* --------------------------------  UART_IRQ_RAW  -------------------------------- */
#define UART_IRQ_RAW_IRQ_RX_Pos \
  (0UL) /*!< UART IRQ_RAW: IRQ_RX (Bit 0)                                */
#define UART_IRQ_RAW_IRQ_RX_Msk \
  (0x1UL) /*!< UART IRQ_RAW: IRQ_RX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_RAW_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART IRQ_RAW: IRQ_RX_STATUS (Bit 1)                         */
#define UART_IRQ_RAW_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART IRQ_RAW: IRQ_RX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_RAW_IRQ_RX_TO_Pos \
  (2UL) /*!< UART IRQ_RAW: IRQ_RX_TO (Bit 2)                             */
#define UART_IRQ_RAW_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART IRQ_RAW: IRQ_RX_TO (Bitfield-Mask: 0x01)               */
#define UART_IRQ_RAW_IRQ_TX_Pos \
  (4UL) /*!< UART IRQ_RAW: IRQ_TX (Bit 4)                                */
#define UART_IRQ_RAW_IRQ_TX_Msk \
  (0x10UL) /*!< UART IRQ_RAW: IRQ_TX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_RAW_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART IRQ_RAW: IRQ_TX_STATUS (Bit 5)                         */
#define UART_IRQ_RAW_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART IRQ_RAW: IRQ_TX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_RAW_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART IRQ_RAW: IRQ_TX_EMPTY (Bit 6)                          */
#define UART_IRQ_RAW_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART IRQ_RAW: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)            */
#define UART_IRQ_RAW_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART IRQ_RAW: IRQ_TX_CTS (Bit 7)                            */
#define UART_IRQ_RAW_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART IRQ_RAW: IRQ_TX_CTS (Bitfield-Mask: 0x01)              */

/* --------------------------------  UART_IRQ_END  -------------------------------- */
#define UART_IRQ_END_IRQ_RX_Pos \
  (0UL) /*!< UART IRQ_END: IRQ_RX (Bit 0)                                */
#define UART_IRQ_END_IRQ_RX_Msk \
  (0x1UL) /*!< UART IRQ_END: IRQ_RX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_END_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART IRQ_END: IRQ_RX_STATUS (Bit 1)                         */
#define UART_IRQ_END_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART IRQ_END: IRQ_RX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_END_IRQ_RX_TO_Pos \
  (2UL) /*!< UART IRQ_END: IRQ_RX_TO (Bit 2)                             */
#define UART_IRQ_END_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART IRQ_END: IRQ_RX_TO (Bitfield-Mask: 0x01)               */
#define UART_IRQ_END_IRQ_TX_Pos \
  (4UL) /*!< UART IRQ_END: IRQ_TX (Bit 4)                                */
#define UART_IRQ_END_IRQ_TX_Msk \
  (0x10UL) /*!< UART IRQ_END: IRQ_TX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_END_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART IRQ_END: IRQ_TX_STATUS (Bit 5)                         */
#define UART_IRQ_END_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART IRQ_END: IRQ_TX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_END_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART IRQ_END: IRQ_TX_EMPTY (Bit 6)                          */
#define UART_IRQ_END_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART IRQ_END: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)            */
#define UART_IRQ_END_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART IRQ_END: IRQ_TX_CTS (Bit 7)                            */
#define UART_IRQ_END_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART IRQ_END: IRQ_TX_CTS (Bitfield-Mask: 0x01)              */

/* --------------------------------  UART_IRQ_CLR  -------------------------------- */
#define UART_IRQ_CLR_IRQ_RX_Pos \
  (0UL) /*!< UART IRQ_CLR: IRQ_RX (Bit 0)                                */
#define UART_IRQ_CLR_IRQ_RX_Msk \
  (0x1UL) /*!< UART IRQ_CLR: IRQ_RX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_CLR_IRQ_RX_STATUS_Pos \
  (1UL) /*!< UART IRQ_CLR: IRQ_RX_STATUS (Bit 1)                         */
#define UART_IRQ_CLR_IRQ_RX_STATUS_Msk \
  (0x2UL) /*!< UART IRQ_CLR: IRQ_RX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_CLR_IRQ_RX_TO_Pos \
  (2UL) /*!< UART IRQ_CLR: IRQ_RX_TO (Bit 2)                             */
#define UART_IRQ_CLR_IRQ_RX_TO_Msk \
  (0x4UL) /*!< UART IRQ_CLR: IRQ_RX_TO (Bitfield-Mask: 0x01)               */
#define UART_IRQ_CLR_IRQ_TX_Pos \
  (4UL) /*!< UART IRQ_CLR: IRQ_TX (Bit 4)                                */
#define UART_IRQ_CLR_IRQ_TX_Msk \
  (0x10UL) /*!< UART IRQ_CLR: IRQ_TX (Bitfield-Mask: 0x01)                  */
#define UART_IRQ_CLR_IRQ_TX_STATUS_Pos \
  (5UL) /*!< UART IRQ_CLR: IRQ_TX_STATUS (Bit 5)                         */
#define UART_IRQ_CLR_IRQ_TX_STATUS_Msk \
  (0x20UL) /*!< UART IRQ_CLR: IRQ_TX_STATUS (Bitfield-Mask: 0x01)           */
#define UART_IRQ_CLR_IRQ_TX_EMPTY_Pos \
  (6UL) /*!< UART IRQ_CLR: IRQ_TX_EMPTY (Bit 6)                          */
#define UART_IRQ_CLR_IRQ_TX_EMPTY_Msk \
  (0x40UL) /*!< UART IRQ_CLR: IRQ_TX_EMPTY (Bitfield-Mask: 0x01)            */
#define UART_IRQ_CLR_IRQ_TX_CTS_Pos \
  (7UL) /*!< UART IRQ_CLR: IRQ_TX_CTS (Bit 7)                            */
#define UART_IRQ_CLR_IRQ_TX_CTS_Msk \
  (0x80UL) /*!< UART IRQ_CLR: IRQ_TX_CTS (Bitfield-Mask: 0x01)              */

/* ================================================================================ */
/* ================          struct 'SPI' Position & Mask         ================ */
/* ================================================================================ */

/* ---------------------------------  SPI_CTRL0  --------------------------------- */
#define SPI_CTRL0_SIZE_Pos (0UL) /*!< SPI CTRL0: SIZE (Bit 0) */
#define SPI_CTRL0_SIZE_Msk \
  (0xfUL)                       /*!< SPI CTRL0: SIZE (Bitfield-Mask: 0x0f)                      */
#define SPI_CTRL0_SPO_Pos (6UL) /*!< SPI CTRL0: SPO (Bit 6)                                     */
#define SPI_CTRL0_SPO_Msk \
  (0x40UL)                      /*!< SPI CTRL0: SPO (Bitfield-Mask: 0x01)                       */
#define SPI_CTRL0_SPH_Pos (7UL) /*!< SPI CTRL0: SPH (Bit 7)                                     */
#define SPI_CTRL0_SPH_Msk \
  (0x80UL)                        /*!< SPI CTRL0: SPH (Bitfield-Mask: 0x01)                       */
#define SPI_CTRL0_SCRDV_Pos (8UL) /*!< SPI CTRL0: SCRDV (Bit 8) */
#define SPI_CTRL0_SCRDV_Msk \
  (0xff00UL) /*!< SPI CTRL0: SCRDV (Bitfield-Mask: 0xff)                     */

/* ---------------------------------  SPI_CTRL1  --------------------------------- */
#define SPI_CTRL1_LBM_Pos (0UL)   /*!< SPI CTRL1: LBM (Bit 0)                                     */
#define SPI_CTRL1_LBM_Msk (0x1UL) /*!< SPI CTRL1: LBM (Bitfield-Mask: 0x01) */
#define SPI_CTRL1_ENABLE_Pos \
  (1UL) /*!< SPI CTRL1: ENABLE (Bit 1)                                  */
#define SPI_CTRL1_ENABLE_Msk \
  (0x2UL)                         /*!< SPI CTRL1: ENABLE (Bitfield-Mask: 0x01)                    */
#define SPI_CTRL1_MS_Pos (2UL)    /*!< SPI CTRL1: MS (Bit 2)                                      */
#define SPI_CTRL1_MS_Msk (0x4UL)  /*!< SPI CTRL1: MS (Bitfield-Mask: 0x01)  */
#define SPI_CTRL1_SOD_Pos (3UL)   /*!< SPI CTRL1: SOD (Bit 3)                                     */
#define SPI_CTRL1_SOD_Msk (0x8UL) /*!< SPI CTRL1: SOD (Bitfield-Mask: 0x01) */
#define SPI_CTRL1_SS_Pos (4UL)    /*!< SPI CTRL1: SS (Bit 4)                                      */
#define SPI_CTRL1_SS_Msk (0x70UL) /*!< SPI CTRL1: SS (Bitfield-Mask: 0x07) */
#define SPI_CTRL1_BLOCKMODE_Pos \
  (7UL) /*!< SPI CTRL1: BLOCKMODE (Bit 7)                               */
#define SPI_CTRL1_BLOCKMODE_Msk \
  (0x80UL) /*!< SPI CTRL1: BLOCKMODE (Bitfield-Mask: 0x01)                 */
#define SPI_CTRL1_BMSTART_Pos \
  (8UL) /*!< SPI CTRL1: BMSTART (Bit 8)                                 */
#define SPI_CTRL1_BMSTART_Msk \
  (0x100UL) /*!< SPI CTRL1: BMSTART (Bitfield-Mask: 0x01)                   */
#define SPI_CTRL1_BMSTALL_Pos \
  (9UL) /*!< SPI CTRL1: BMSTALL (Bit 9)                                 */
#define SPI_CTRL1_BMSTALL_Msk \
  (0x200UL) /*!< SPI CTRL1: BMSTALL (Bitfield-Mask: 0x01)                   */
#define SPI_CTRL1_MDLYCAP_Pos \
  (10UL) /*!< SPI CTRL1: MDLYCAP (Bit 10)                                */
#define SPI_CTRL1_MDLYCAP_Msk \
  (0x400UL) /*!< SPI CTRL1: MDLYCAP (Bitfield-Mask: 0x01)                   */
#define SPI_CTRL1_MTXPAUSE_Pos \
  (11UL) /*!< SPI CTRL1: MTXPAUSE (Bit 11)                               */
#define SPI_CTRL1_MTXPAUSE_Msk \
  (0x800UL) /*!< SPI CTRL1: MTXPAUSE (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  SPI_STATUS  -------------------------------- */
#define SPI_STATUS_TFE_Pos (0UL) /*!< SPI STATUS: TFE (Bit 0) */
#define SPI_STATUS_TFE_Msk \
  (0x1UL)                        /*!< SPI STATUS: TFE (Bitfield-Mask: 0x01)                      */
#define SPI_STATUS_TNF_Pos (1UL) /*!< SPI STATUS: TNF (Bit 1) */
#define SPI_STATUS_TNF_Msk \
  (0x2UL)                        /*!< SPI STATUS: TNF (Bitfield-Mask: 0x01)                      */
#define SPI_STATUS_RNE_Pos (2UL) /*!< SPI STATUS: RNE (Bit 2) */
#define SPI_STATUS_RNE_Msk \
  (0x4UL)                        /*!< SPI STATUS: RNE (Bitfield-Mask: 0x01)                      */
#define SPI_STATUS_RFF_Pos (3UL) /*!< SPI STATUS: RFF (Bit 3) */
#define SPI_STATUS_RFF_Msk \
  (0x8UL)                         /*!< SPI STATUS: RFF (Bitfield-Mask: 0x01)                      */
#define SPI_STATUS_BUSY_Pos (4UL) /*!< SPI STATUS: BUSY (Bit 4) */
#define SPI_STATUS_BUSY_Msk \
  (0x10UL) /*!< SPI STATUS: BUSY (Bitfield-Mask: 0x01)                     */
#define SPI_STATUS_RXDATAFIRST_Pos \
  (5UL) /*!< SPI STATUS: RXDATAFIRST (Bit 5)                            */
#define SPI_STATUS_RXDATAFIRST_Msk \
  (0x20UL) /*!< SPI STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)              */
#define SPI_STATUS_RXTRIGGER_Pos \
  (6UL) /*!< SPI STATUS: RXTRIGGER (Bit 6)                              */
#define SPI_STATUS_RXTRIGGER_Msk \
  (0x40UL) /*!< SPI STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                */
#define SPI_STATUS_TXTRIGGER_Pos \
  (7UL) /*!< SPI STATUS: TXTRIGGER (Bit 7)                              */
#define SPI_STATUS_TXTRIGGER_Msk \
  (0x80UL) /*!< SPI STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                */

/* --------------------------------  SPI_IRQ_ENB  -------------------------------- */
#define SPI_IRQ_ENB_RORIM_Pos \
  (0UL) /*!< SPI IRQ_ENB: RORIM (Bit 0)                                 */
#define SPI_IRQ_ENB_RORIM_Msk \
  (0x1UL) /*!< SPI IRQ_ENB: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI_IRQ_ENB_RTIM_Pos \
  (1UL) /*!< SPI IRQ_ENB: RTIM (Bit 1)                                  */
#define SPI_IRQ_ENB_RTIM_Msk \
  (0x2UL) /*!< SPI IRQ_ENB: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_ENB_RXIM_Pos \
  (2UL) /*!< SPI IRQ_ENB: RXIM (Bit 2)                                  */
#define SPI_IRQ_ENB_RXIM_Msk \
  (0x4UL) /*!< SPI IRQ_ENB: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_ENB_TXIM_Pos \
  (3UL) /*!< SPI IRQ_ENB: TXIM (Bit 3)                                  */
#define SPI_IRQ_ENB_TXIM_Msk \
  (0x8UL) /*!< SPI IRQ_ENB: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI_IRQ_RAW  -------------------------------- */
#define SPI_IRQ_RAW_RORIM_Pos \
  (0UL) /*!< SPI IRQ_RAW: RORIM (Bit 0)                                 */
#define SPI_IRQ_RAW_RORIM_Msk \
  (0x1UL) /*!< SPI IRQ_RAW: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI_IRQ_RAW_RTIM_Pos \
  (1UL) /*!< SPI IRQ_RAW: RTIM (Bit 1)                                  */
#define SPI_IRQ_RAW_RTIM_Msk \
  (0x2UL) /*!< SPI IRQ_RAW: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_RAW_RXIM_Pos \
  (2UL) /*!< SPI IRQ_RAW: RXIM (Bit 2)                                  */
#define SPI_IRQ_RAW_RXIM_Msk \
  (0x4UL) /*!< SPI IRQ_RAW: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_RAW_TXIM_Pos \
  (3UL) /*!< SPI IRQ_RAW: TXIM (Bit 3)                                  */
#define SPI_IRQ_RAW_TXIM_Msk \
  (0x8UL) /*!< SPI IRQ_RAW: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI_IRQ_END  -------------------------------- */
#define SPI_IRQ_END_RORIM_Pos \
  (0UL) /*!< SPI IRQ_END: RORIM (Bit 0)                                 */
#define SPI_IRQ_END_RORIM_Msk \
  (0x1UL) /*!< SPI IRQ_END: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI_IRQ_END_RTIM_Pos \
  (1UL) /*!< SPI IRQ_END: RTIM (Bit 1)                                  */
#define SPI_IRQ_END_RTIM_Msk \
  (0x2UL) /*!< SPI IRQ_END: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_END_RXIM_Pos \
  (2UL) /*!< SPI IRQ_END: RXIM (Bit 2)                                  */
#define SPI_IRQ_END_RXIM_Msk \
  (0x4UL) /*!< SPI IRQ_END: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_END_TXIM_Pos \
  (3UL) /*!< SPI IRQ_END: TXIM (Bit 3)                                  */
#define SPI_IRQ_END_TXIM_Msk \
  (0x8UL) /*!< SPI IRQ_END: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI_IRQ_CLR  -------------------------------- */
#define SPI_IRQ_CLR_RORIM_Pos \
  (0UL) /*!< SPI IRQ_CLR: RORIM (Bit 0)                                 */
#define SPI_IRQ_CLR_RORIM_Msk \
  (0x1UL) /*!< SPI IRQ_CLR: RORIM (Bitfield-Mask: 0x01)                   */
#define SPI_IRQ_CLR_RTIM_Pos \
  (1UL) /*!< SPI IRQ_CLR: RTIM (Bit 1)                                  */
#define SPI_IRQ_CLR_RTIM_Msk \
  (0x2UL) /*!< SPI IRQ_CLR: RTIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_CLR_RXIM_Pos \
  (2UL) /*!< SPI IRQ_CLR: RXIM (Bit 2)                                  */
#define SPI_IRQ_CLR_RXIM_Msk \
  (0x4UL) /*!< SPI IRQ_CLR: RXIM (Bitfield-Mask: 0x01)                    */
#define SPI_IRQ_CLR_TXIM_Pos \
  (3UL) /*!< SPI IRQ_CLR: TXIM (Bit 3)                                  */
#define SPI_IRQ_CLR_TXIM_Msk \
  (0x8UL) /*!< SPI IRQ_CLR: TXIM (Bitfield-Mask: 0x01)                    */

/* --------------------------------  SPI_FIFO_CLR  ------------------------------- */
#define SPI_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< SPI FIFO_CLR: RXFIFO (Bit 0)                               */
#define SPI_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< SPI FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                 */
#define SPI_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< SPI FIFO_CLR: TXFIFO (Bit 1)                               */
#define SPI_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< SPI FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                 */

/* ================================================================================ */
/* ================          struct 'I2C' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  I2C_CTRL  ---------------------------------- */
#define I2C_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C CTRL: CLKENABLED (Bit 0)                                */
#define I2C_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C CTRL: CLKENABLED (Bitfield-Mask: 0x01)                  */
#define I2C_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C CTRL: ENABLED (Bit 1)                                   */
#define I2C_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C CTRL: ENABLED (Bitfield-Mask: 0x01)                     */
#define I2C_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C CTRL: ENABLE (Bit 2)                                    */
#define I2C_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C CTRL: ENABLE (Bitfield-Mask: 0x01)                      */
#define I2C_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C CTRL: TXFEMD (Bit 3)                                    */
#define I2C_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C CTRL: TXFEMD (Bitfield-Mask: 0x01)                      */
#define I2C_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C CTRL: RXFFMD (Bit 4)                                    */
#define I2C_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C CTRL: RXFFMD (Bitfield-Mask: 0x01)                      */
#define I2C_CTRL_ALGFILTER_Pos \
  (5UL) /*!< I2C CTRL: ALGFILTER (Bit 5)                                 */
#define I2C_CTRL_ALGFILTER_Msk \
  (0x20UL) /*!< I2C CTRL: ALGFILTER (Bitfield-Mask: 0x01)                   */
#define I2C_CTRL_DLGFILTER_Pos \
  (6UL) /*!< I2C CTRL: DLGFILTER (Bit 6)                                 */
#define I2C_CTRL_DLGFILTER_Msk \
  (0x40UL) /*!< I2C CTRL: DLGFILTER (Bitfield-Mask: 0x01)                   */
#define I2C_CTRL_LOOPBACK_Pos \
  (8UL) /*!< I2C CTRL: LOOPBACK (Bit 8)                                  */
#define I2C_CTRL_LOOPBACK_Msk \
  (0x100UL) /*!< I2C CTRL: LOOPBACK (Bitfield-Mask: 0x01)                    */
#define I2C_CTRL_TMCONFIGENB_Pos \
  (9UL) /*!< I2C CTRL: TMCONFIGENB (Bit 9)                               */
#define I2C_CTRL_TMCONFIGENB_Msk \
  (0x200UL) /*!< I2C CTRL: TMCONFIGENB (Bitfield-Mask: 0x01)                 */

/* --------------------------------  I2C_CLKSCALE  -------------------------------- */
#define I2C_CLKSCALE_VALUE_Pos \
  (0UL) /*!< I2C CLKSCALE: VALUE (Bit 0)                                 */
#define I2C_CLKSCALE_VALUE_Msk \
  (0x7fffffffUL) /*!< I2C CLKSCALE: VALUE (Bitfield-Mask: 0x7fffffff)             */
#define I2C_CLKSCALE_FASTMODE_Pos \
  (31UL) /*!< I2C CLKSCALE: FASTMODE (Bit 31)                             */
#define I2C_CLKSCALE_FASTMODE_Msk \
  (0x80000000UL) /*!< I2C CLKSCALE: FASTMODE (Bitfield-Mask: 0x01)                */

/* ---------------------------------  I2C_STATUS  --------------------------------- */
#define I2C_STATUS_WAITING_Pos \
  (2UL) /*!< I2C STATUS: WAITING (Bit 2)                                 */
#define I2C_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C STATUS: WAITING (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_STALLED_Pos \
  (3UL) /*!< I2C STATUS: STALLED (Bit 3)                                 */
#define I2C_STATUS_STALLED_Msk \
  (0x8UL) /*!< I2C STATUS: STALLED (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_ARBLOST_Pos \
  (4UL) /*!< I2C STATUS: ARBLOST (Bit 4)                                 */
#define I2C_STATUS_ARBLOST_Msk \
  (0x10UL) /*!< I2C STATUS: ARBLOST (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_NACKADDR_Pos \
  (5UL) /*!< I2C STATUS: NACKADDR (Bit 5)                                */
#define I2C_STATUS_NACKADDR_Msk \
  (0x20UL) /*!< I2C STATUS: NACKADDR (Bitfield-Mask: 0x01)                  */
#define I2C_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C STATUS: NACKDATA (Bit 6)                                */
#define I2C_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C STATUS: NACKDATA (Bitfield-Mask: 0x01)                  */
#define I2C_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C STATUS: RXNEMPTY (Bit 8)                                */
#define I2C_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C STATUS: RXNEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C STATUS: RXFULL (Bit 9)                                  */
#define I2C_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C STATUS: RXFULL (Bitfield-Mask: 0x01)                    */
#define I2C_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C STATUS: RXTRIGGER (Bit 11)                              */
#define I2C_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C STATUS: RXTRIGGER (Bitfield-Mask: 0x01)                 */
#define I2C_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C STATUS: TXEMPTY (Bit 12)                                */
#define I2C_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C STATUS: TXEMPTY (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C STATUS: TXNFULL (Bit 13)                                */
#define I2C_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C STATUS: TXNFULL (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C STATUS: TXTRIGGER (Bit 15)                              */
#define I2C_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C STATUS: TXTRIGGER (Bitfield-Mask: 0x01)                 */
#define I2C_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C STATUS: RAW_SDA (Bit 30)                                */
#define I2C_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C STATUS: RAW_SDA (Bitfield-Mask: 0x01)                   */
#define I2C_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C STATUS: RAW_SCL (Bit 31)                                */
#define I2C_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C STATUS: RAW_SCL (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  I2C_IRQ_ENB  -------------------------------- */
#define I2C_IRQ_ENB_I2CIDLE_Pos \
  (0UL) /*!< I2C IRQ_ENB: I2CIDLE (Bit 0)                                */
#define I2C_IRQ_ENB_I2CIDLE_Msk \
  (0x1UL) /*!< I2C IRQ_ENB: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C IRQ_ENB: IDLE (Bit 1)                                   */
#define I2C_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C IRQ_ENB: WAITING (Bit 2)                                */
#define I2C_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C IRQ_ENB: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_STALLED_Pos \
  (3UL) /*!< I2C IRQ_ENB: STALLED (Bit 3)                                */
#define I2C_IRQ_ENB_STALLED_Msk \
  (0x8UL) /*!< I2C IRQ_ENB: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_ARBLOST_Pos \
  (4UL) /*!< I2C IRQ_ENB: ARBLOST (Bit 4)                                */
#define I2C_IRQ_ENB_ARBLOST_Msk \
  (0x10UL) /*!< I2C IRQ_ENB: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_NACKADDR_Pos \
  (5UL) /*!< I2C IRQ_ENB: NACKADDR (Bit 5)                               */
#define I2C_IRQ_ENB_NACKADDR_Msk \
  (0x20UL) /*!< I2C IRQ_ENB: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C IRQ_ENB: NACKDATA (Bit 6)                               */
#define I2C_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_ENB_CLKLOTO_Pos \
  (7UL) /*!< I2C IRQ_ENB: CLKLOTO (Bit 7)                                */
#define I2C_IRQ_ENB_CLKLOTO_Msk \
  (0x80UL) /*!< I2C IRQ_ENB: CLKLOTO (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_TXOVERFLOW_Pos \
  (10UL) /*!< I2C IRQ_ENB: TXOVERFLOW (Bit 10)                            */
#define I2C_IRQ_ENB_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C IRQ_ENB: TXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C IRQ_ENB: RXOVERFLOW (Bit 11)                            */
#define I2C_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C IRQ_ENB: TXREADY (Bit 12)                               */
#define I2C_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C IRQ_ENB: RXREADY (Bit 13)                               */
#define I2C_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C IRQ_ENB: TXEMPTY (Bit 14)                               */
#define I2C_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C IRQ_ENB: RXFULL (Bit 15)                                */
#define I2C_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  I2C_IRQ_RAW  -------------------------------- */
#define I2C_IRQ_RAW_I2CIDLE_Pos \
  (0UL) /*!< I2C IRQ_RAW: I2CIDLE (Bit 0)                                */
#define I2C_IRQ_RAW_I2CIDLE_Msk \
  (0x1UL) /*!< I2C IRQ_RAW: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C IRQ_RAW: IDLE (Bit 1)                                   */
#define I2C_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C IRQ_RAW: WAITING (Bit 2)                                */
#define I2C_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C IRQ_RAW: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_STALLED_Pos \
  (3UL) /*!< I2C IRQ_RAW: STALLED (Bit 3)                                */
#define I2C_IRQ_RAW_STALLED_Msk \
  (0x8UL) /*!< I2C IRQ_RAW: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_ARBLOST_Pos \
  (4UL) /*!< I2C IRQ_RAW: ARBLOST (Bit 4)                                */
#define I2C_IRQ_RAW_ARBLOST_Msk \
  (0x10UL) /*!< I2C IRQ_RAW: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_NACKADDR_Pos \
  (5UL) /*!< I2C IRQ_RAW: NACKADDR (Bit 5)                               */
#define I2C_IRQ_RAW_NACKADDR_Msk \
  (0x20UL) /*!< I2C IRQ_RAW: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C IRQ_RAW: NACKDATA (Bit 6)                               */
#define I2C_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_RAW_CLKLOTO_Pos \
  (7UL) /*!< I2C IRQ_RAW: CLKLOTO (Bit 7)                                */
#define I2C_IRQ_RAW_CLKLOTO_Msk \
  (0x80UL) /*!< I2C IRQ_RAW: CLKLOTO (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_TXOVERFLOW_Pos \
  (10UL) /*!< I2C IRQ_RAW: TXOVERFLOW (Bit 10)                            */
#define I2C_IRQ_RAW_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C IRQ_RAW: TXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C IRQ_RAW: RXOVERFLOW (Bit 11)                            */
#define I2C_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C IRQ_RAW: TXREADY (Bit 12)                               */
#define I2C_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C IRQ_RAW: RXREADY (Bit 13)                               */
#define I2C_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C IRQ_RAW: TXEMPTY (Bit 14)                               */
#define I2C_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C IRQ_RAW: RXFULL (Bit 15)                                */
#define I2C_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  I2C_IRQ_END  -------------------------------- */
#define I2C_IRQ_END_I2CIDLE_Pos \
  (0UL) /*!< I2C IRQ_END: I2CIDLE (Bit 0)                                */
#define I2C_IRQ_END_I2CIDLE_Msk \
  (0x1UL) /*!< I2C IRQ_END: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C IRQ_END: IDLE (Bit 1)                                   */
#define I2C_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C IRQ_END: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C IRQ_END: WAITING (Bit 2)                                */
#define I2C_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C IRQ_END: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_STALLED_Pos \
  (3UL) /*!< I2C IRQ_END: STALLED (Bit 3)                                */
#define I2C_IRQ_END_STALLED_Msk \
  (0x8UL) /*!< I2C IRQ_END: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_ARBLOST_Pos \
  (4UL) /*!< I2C IRQ_END: ARBLOST (Bit 4)                                */
#define I2C_IRQ_END_ARBLOST_Msk \
  (0x10UL) /*!< I2C IRQ_END: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_NACKADDR_Pos \
  (5UL) /*!< I2C IRQ_END: NACKADDR (Bit 5)                               */
#define I2C_IRQ_END_NACKADDR_Msk \
  (0x20UL) /*!< I2C IRQ_END: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C IRQ_END: NACKDATA (Bit 6)                               */
#define I2C_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C IRQ_END: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_END_CLKLOTO_Pos \
  (7UL) /*!< I2C IRQ_END: CLKLOTO (Bit 7)                                */
#define I2C_IRQ_END_CLKLOTO_Msk \
  (0x80UL) /*!< I2C IRQ_END: CLKLOTO (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_TXOVERFLOW_Pos \
  (10UL) /*!< I2C IRQ_END: TXOVERFLOW (Bit 10)                            */
#define I2C_IRQ_END_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C IRQ_END: TXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C IRQ_END: RXOVERFLOW (Bit 11)                            */
#define I2C_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C IRQ_END: TXREADY (Bit 12)                               */
#define I2C_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C IRQ_END: TXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C IRQ_END: RXREADY (Bit 13)                               */
#define I2C_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C IRQ_END: RXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C IRQ_END: TXEMPTY (Bit 14)                               */
#define I2C_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C IRQ_END: RXFULL (Bit 15)                                */
#define I2C_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C IRQ_END: RXFULL (Bitfield-Mask: 0x01)                   */

/* ---------------------------------  I2C_IRQ_CLR  -------------------------------- */
#define I2C_IRQ_CLR_I2CIDLE_Pos \
  (0UL) /*!< I2C IRQ_CLR: I2CIDLE (Bit 0)                                */
#define I2C_IRQ_CLR_I2CIDLE_Msk \
  (0x1UL) /*!< I2C IRQ_CLR: I2CIDLE (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C IRQ_CLR: IDLE (Bit 1)                                   */
#define I2C_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                     */
#define I2C_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C IRQ_CLR: WAITING (Bit 2)                                */
#define I2C_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C IRQ_CLR: WAITING (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_STALLED_Pos \
  (3UL) /*!< I2C IRQ_CLR: STALLED (Bit 3)                                */
#define I2C_IRQ_CLR_STALLED_Msk \
  (0x8UL) /*!< I2C IRQ_CLR: STALLED (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_ARBLOST_Pos \
  (4UL) /*!< I2C IRQ_CLR: ARBLOST (Bit 4)                                */
#define I2C_IRQ_CLR_ARBLOST_Msk \
  (0x10UL) /*!< I2C IRQ_CLR: ARBLOST (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_NACKADDR_Pos \
  (5UL) /*!< I2C IRQ_CLR: NACKADDR (Bit 5)                               */
#define I2C_IRQ_CLR_NACKADDR_Msk \
  (0x20UL) /*!< I2C IRQ_CLR: NACKADDR (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C IRQ_CLR: NACKDATA (Bit 6)                               */
#define I2C_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)                 */
#define I2C_IRQ_CLR_CLKLOTO_Pos \
  (7UL) /*!< I2C IRQ_CLR: CLKLOTO (Bit 7)                                */
#define I2C_IRQ_CLR_CLKLOTO_Msk \
  (0x80UL) /*!< I2C IRQ_CLR: CLKLOTO (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_TXOVERFLOW_Pos \
  (10UL) /*!< I2C IRQ_CLR: TXOVERFLOW (Bit 10)                            */
#define I2C_IRQ_CLR_TXOVERFLOW_Msk \
  (0x400UL) /*!< I2C IRQ_CLR: TXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C IRQ_CLR: RXOVERFLOW (Bit 11)                            */
#define I2C_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)               */
#define I2C_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C IRQ_CLR: TXREADY (Bit 12)                               */
#define I2C_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C IRQ_CLR: RXREADY (Bit 13)                               */
#define I2C_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C IRQ_CLR: TXEMPTY (Bit 14)                               */
#define I2C_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)                  */
#define I2C_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C IRQ_CLR: RXFULL (Bit 15)                                */
#define I2C_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)                   */

/* --------------------------------  I2C_FIFO_CLR  -------------------------------- */
#define I2C_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C FIFO_CLR: RXFIFO (Bit 0)                                */
#define I2C_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)                  */
#define I2C_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C FIFO_CLR: TXFIFO (Bit 1)                                */
#define I2C_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  I2C_S0_CTRL  -------------------------------- */
#define I2C_S0_CTRL_CLKENABLED_Pos \
  (0UL) /*!< I2C S0_CTRL: CLKENABLED (Bit 0)                             */
#define I2C_S0_CTRL_CLKENABLED_Msk \
  (0x1UL) /*!< I2C S0_CTRL: CLKENABLED (Bitfield-Mask: 0x01)               */
#define I2C_S0_CTRL_ENABLED_Pos \
  (1UL) /*!< I2C S0_CTRL: ENABLED (Bit 1)                                */
#define I2C_S0_CTRL_ENABLED_Msk \
  (0x2UL) /*!< I2C S0_CTRL: ENABLED (Bitfield-Mask: 0x01)                  */
#define I2C_S0_CTRL_ENABLE_Pos \
  (2UL) /*!< I2C S0_CTRL: ENABLE (Bit 2)                                 */
#define I2C_S0_CTRL_ENABLE_Msk \
  (0x4UL) /*!< I2C S0_CTRL: ENABLE (Bitfield-Mask: 0x01)                   */
#define I2C_S0_CTRL_TXFEMD_Pos \
  (3UL) /*!< I2C S0_CTRL: TXFEMD (Bit 3)                                 */
#define I2C_S0_CTRL_TXFEMD_Msk \
  (0x8UL) /*!< I2C S0_CTRL: TXFEMD (Bitfield-Mask: 0x01)                   */
#define I2C_S0_CTRL_RXFFMD_Pos \
  (4UL) /*!< I2C S0_CTRL: RXFFMD (Bit 4)                                 */
#define I2C_S0_CTRL_RXFFMD_Msk \
  (0x10UL) /*!< I2C S0_CTRL: RXFFMD (Bitfield-Mask: 0x01)                   */

/* -------------------------------  I2C_S0_MAXWORDS  ------------------------------ */
#define I2C_S0_MAXWORDS_MAXWORD_Pos \
  (0UL) /*!< I2C S0_MAXWORDS: MAXWORD (Bit 0)                            */
#define I2C_S0_MAXWORDS_MAXWORD_Msk \
  (0x7ffUL) /*!< I2C S0_MAXWORDS: MAXWORD (Bitfield-Mask: 0x7ff)             */
#define I2C_S0_MAXWORDS_ENABLE_Pos \
  (31UL) /*!< I2C S0_MAXWORDS: ENABLE (Bit 31)                            */
#define I2C_S0_MAXWORDS_ENABLE_Msk \
  (0x80000000UL) /*!< I2C S0_MAXWORDS: ENABLE (Bitfield-Mask: 0x01)               */

/* -------------------------------  I2C_S0_ADDRESS  ------------------------------- */
#define I2C_S0_ADDRESS_RW_Pos \
  (0UL) /*!< I2C S0_ADDRESS: RW (Bit 0)                                  */
#define I2C_S0_ADDRESS_RW_Msk \
  (0x1UL) /*!< I2C S0_ADDRESS: RW (Bitfield-Mask: 0x01)                    */
#define I2C_S0_ADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C S0_ADDRESS: ADDRESS (Bit 1)                             */
#define I2C_S0_ADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C S0_ADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)              */
#define I2C_S0_ADDRESS_A10MODE_Pos \
  (15UL) /*!< I2C S0_ADDRESS: A10MODE (Bit 15)                            */
#define I2C_S0_ADDRESS_A10MODE_Msk \
  (0x8000UL) /*!< I2C S0_ADDRESS: A10MODE (Bitfield-Mask: 0x01)               */

/* -----------------------------  I2C_S0_ADDRESSMASK  ----------------------------- */
#define I2C_S0_ADDRESSMASK_RWMASK_Pos \
  (0UL) /*!< I2C S0_ADDRESSMASK: RWMASK (Bit 0)                          */
#define I2C_S0_ADDRESSMASK_RWMASK_Msk \
  (0x1UL) /*!< I2C S0_ADDRESSMASK: RWMASK (Bitfield-Mask: 0x01)            */
#define I2C_S0_ADDRESSMASK_MASK_Pos \
  (1UL) /*!< I2C S0_ADDRESSMASK: MASK (Bit 1)                            */
#define I2C_S0_ADDRESSMASK_MASK_Msk \
  (0x7feUL) /*!< I2C S0_ADDRESSMASK: MASK (Bitfield-Mask: 0x3ff)             */

/* ---------------------------------  I2C_S0_DATA  -------------------------------- */
#define I2C_S0_DATA_VALUE_Pos \
  (0UL) /*!< I2C S0_DATA: VALUE (Bit 0)                                  */
#define I2C_S0_DATA_VALUE_Msk \
  (0xffUL) /*!< I2C S0_DATA: VALUE (Bitfield-Mask: 0xff)                    */

/* -----------------------------  I2C_S0_LASTADDRESS  ----------------------------- */
#define I2C_S0_LASTADDRESS_DIRECTION_Pos \
  (0UL) /*!< I2C S0_LASTADDRESS: DIRECTION (Bit 0)                       */
#define I2C_S0_LASTADDRESS_DIRECTION_Msk \
  (0x1UL) /*!< I2C S0_LASTADDRESS: DIRECTION (Bitfield-Mask: 0x01)         */
#define I2C_S0_LASTADDRESS_ADDRESS_Pos \
  (1UL) /*!< I2C S0_LASTADDRESS: ADDRESS (Bit 1)                         */
#define I2C_S0_LASTADDRESS_ADDRESS_Msk \
  (0x7feUL) /*!< I2C S0_LASTADDRESS: ADDRESS (Bitfield-Mask: 0x3ff)          */

/* --------------------------------  I2C_S0_STATUS  ------------------------------- */
#define I2C_S0_STATUS_COMPLETED_Pos \
  (0UL) /*!< I2C S0_STATUS: COMPLETED (Bit 0)                            */
#define I2C_S0_STATUS_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_STATUS: COMPLETED (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_IDLE_Pos \
  (1UL) /*!< I2C S0_STATUS: IDLE (Bit 1)                                 */
#define I2C_S0_STATUS_IDLE_Msk \
  (0x2UL) /*!< I2C S0_STATUS: IDLE (Bitfield-Mask: 0x01)                   */
#define I2C_S0_STATUS_WAITING_Pos \
  (2UL) /*!< I2C S0_STATUS: WAITING (Bit 2)                              */
#define I2C_S0_STATUS_WAITING_Msk \
  (0x4UL) /*!< I2C S0_STATUS: WAITING (Bitfield-Mask: 0x01)                */
#define I2C_S0_STATUS_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_STATUS: TXSTALLED (Bit 3)                            */
#define I2C_S0_STATUS_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_STATUS: TXSTALLED (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_STATUS: RXSTALLED (Bit 4)                            */
#define I2C_S0_STATUS_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_STATUS: RXSTALLED (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_STATUS: ADDRESSMATCH (Bit 5)                         */
#define I2C_S0_STATUS_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_STATUS: ADDRESSMATCH (Bitfield-Mask: 0x01)           */
#define I2C_S0_STATUS_NACKDATA_Pos \
  (6UL) /*!< I2C S0_STATUS: NACKDATA (Bit 6)                             */
#define I2C_S0_STATUS_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_STATUS: NACKDATA (Bitfield-Mask: 0x01)               */
#define I2C_S0_STATUS_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_STATUS: RXDATAFIRST (Bit 7)                          */
#define I2C_S0_STATUS_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_STATUS: RXDATAFIRST (Bitfield-Mask: 0x01)            */
#define I2C_S0_STATUS_RXNEMPTY_Pos \
  (8UL) /*!< I2C S0_STATUS: RXNEMPTY (Bit 8)                             */
#define I2C_S0_STATUS_RXNEMPTY_Msk \
  (0x100UL) /*!< I2C S0_STATUS: RXNEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_STATUS_RXFULL_Pos \
  (9UL) /*!< I2C S0_STATUS: RXFULL (Bit 9)                               */
#define I2C_S0_STATUS_RXFULL_Msk \
  (0x200UL) /*!< I2C S0_STATUS: RXFULL (Bitfield-Mask: 0x01)                 */
#define I2C_S0_STATUS_RXTRIGGER_Pos \
  (11UL) /*!< I2C S0_STATUS: RXTRIGGER (Bit 11)                           */
#define I2C_S0_STATUS_RXTRIGGER_Msk \
  (0x800UL) /*!< I2C S0_STATUS: RXTRIGGER (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_TXEMPTY_Pos \
  (12UL) /*!< I2C S0_STATUS: TXEMPTY (Bit 12)                             */
#define I2C_S0_STATUS_TXEMPTY_Msk \
  (0x1000UL) /*!< I2C S0_STATUS: TXEMPTY (Bitfield-Mask: 0x01)                */
#define I2C_S0_STATUS_TXNFULL_Pos \
  (13UL) /*!< I2C S0_STATUS: TXNFULL (Bit 13)                             */
#define I2C_S0_STATUS_TXNFULL_Msk \
  (0x2000UL) /*!< I2C S0_STATUS: TXNFULL (Bitfield-Mask: 0x01)                */
#define I2C_S0_STATUS_TXTRIGGER_Pos \
  (15UL) /*!< I2C S0_STATUS: TXTRIGGER (Bit 15)                           */
#define I2C_S0_STATUS_TXTRIGGER_Msk \
  (0x8000UL) /*!< I2C S0_STATUS: TXTRIGGER (Bitfield-Mask: 0x01)              */
#define I2C_S0_STATUS_RAW_BUSY_Pos \
  (29UL) /*!< I2C S0_STATUS: RAW_BUSY (Bit 29)                            */
#define I2C_S0_STATUS_RAW_BUSY_Msk \
  (0x20000000UL) /*!< I2C S0_STATUS: RAW_BUSY (Bitfield-Mask: 0x01)               */
#define I2C_S0_STATUS_RAW_SDA_Pos \
  (30UL) /*!< I2C S0_STATUS: RAW_SDA (Bit 30)                             */
#define I2C_S0_STATUS_RAW_SDA_Msk \
  (0x40000000UL) /*!< I2C S0_STATUS: RAW_SDA (Bitfield-Mask: 0x01)                */
#define I2C_S0_STATUS_RAW_SCL_Pos \
  (31UL) /*!< I2C S0_STATUS: RAW_SCL (Bit 31)                             */
#define I2C_S0_STATUS_RAW_SCL_Msk \
  (0x80000000UL) /*!< I2C S0_STATUS: RAW_SCL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_TXCOUNT  ------------------------------- */
#define I2C_S0_TXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C S0_TXCOUNT: VALUE (Bit 0)                               */
#define I2C_S0_TXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C S0_TXCOUNT: VALUE (Bitfield-Mask: 0x7ff)                */

/* -------------------------------  I2C_S0_RXCOUNT  ------------------------------- */
#define I2C_S0_RXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C S0_RXCOUNT: VALUE (Bit 0)                               */
#define I2C_S0_RXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C S0_RXCOUNT: VALUE (Bitfield-Mask: 0x7ff)                */

/* -------------------------------  I2C_S0_IRQ_ENB  ------------------------------- */
#define I2C_S0_IRQ_ENB_COMPLETED_Pos \
  (0UL) /*!< I2C S0_IRQ_ENB: COMPLETED (Bit 0)                           */
#define I2C_S0_IRQ_ENB_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_IRQ_ENB: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_ENB_IDLE_Pos \
  (1UL) /*!< I2C S0_IRQ_ENB: IDLE (Bit 1)                                */
#define I2C_S0_IRQ_ENB_IDLE_Msk \
  (0x2UL) /*!< I2C S0_IRQ_ENB: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C_S0_IRQ_ENB_WAITING_Pos \
  (2UL) /*!< I2C S0_IRQ_ENB: WAITING (Bit 2)                             */
#define I2C_S0_IRQ_ENB_WAITING_Msk \
  (0x4UL) /*!< I2C S0_IRQ_ENB: WAITING (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_ENB_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_IRQ_ENB: TXSTALLED (Bit 3)                           */
#define I2C_S0_IRQ_ENB_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_IRQ_ENB: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_ENB_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_IRQ_ENB: RXSTALLED (Bit 4)                           */
#define I2C_S0_IRQ_ENB_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_IRQ_ENB: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_ENB_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_IRQ_ENB: ADDRESSMATCH (Bit 5)                        */
#define I2C_S0_IRQ_ENB_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_IRQ_ENB: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C_S0_IRQ_ENB_NACKDATA_Pos \
  (6UL) /*!< I2C S0_IRQ_ENB: NACKDATA (Bit 6)                            */
#define I2C_S0_IRQ_ENB_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_IRQ_ENB: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_ENB_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_IRQ_ENB: RXDATAFIRST (Bit 7)                         */
#define I2C_S0_IRQ_ENB_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_IRQ_ENB: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_ENB_I2C_START_Pos \
  (8UL) /*!< I2C S0_IRQ_ENB: I2C_START (Bit 8)                           */
#define I2C_S0_IRQ_ENB_I2C_START_Msk \
  (0x100UL) /*!< I2C S0_IRQ_ENB: I2C_START (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_ENB_I2C_STOP_Pos \
  (9UL) /*!< I2C S0_IRQ_ENB: I2C_STOP (Bit 9)                            */
#define I2C_S0_IRQ_ENB_I2C_STOP_Msk \
  (0x200UL) /*!< I2C S0_IRQ_ENB: I2C_STOP (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_ENB_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C S0_IRQ_ENB: TXUNDERFLOW (Bit 10)                        */
#define I2C_S0_IRQ_ENB_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C S0_IRQ_ENB: TXUNDERFLOW (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_ENB_RXOVERFLOW_Pos \
  (11UL) /*!< I2C S0_IRQ_ENB: RXOVERFLOW (Bit 11)                         */
#define I2C_S0_IRQ_ENB_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C S0_IRQ_ENB: RXOVERFLOW (Bitfield-Mask: 0x01)            */
#define I2C_S0_IRQ_ENB_TXREADY_Pos \
  (12UL) /*!< I2C S0_IRQ_ENB: TXREADY (Bit 12)                            */
#define I2C_S0_IRQ_ENB_TXREADY_Msk \
  (0x1000UL) /*!< I2C S0_IRQ_ENB: TXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_ENB_RXREADY_Pos \
  (13UL) /*!< I2C S0_IRQ_ENB: RXREADY (Bit 13)                            */
#define I2C_S0_IRQ_ENB_RXREADY_Msk \
  (0x2000UL) /*!< I2C S0_IRQ_ENB: RXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_ENB_TXEMPTY_Pos \
  (14UL) /*!< I2C S0_IRQ_ENB: TXEMPTY (Bit 14)                            */
#define I2C_S0_IRQ_ENB_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C S0_IRQ_ENB: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_ENB_RXFULL_Pos \
  (15UL) /*!< I2C S0_IRQ_ENB: RXFULL (Bit 15)                             */
#define I2C_S0_IRQ_ENB_RXFULL_Msk \
  (0x8000UL) /*!< I2C S0_IRQ_ENB: RXFULL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_IRQ_RAW  ------------------------------- */
#define I2C_S0_IRQ_RAW_COMPLETED_Pos \
  (0UL) /*!< I2C S0_IRQ_RAW: COMPLETED (Bit 0)                           */
#define I2C_S0_IRQ_RAW_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_IRQ_RAW: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_RAW_IDLE_Pos \
  (1UL) /*!< I2C S0_IRQ_RAW: IDLE (Bit 1)                                */
#define I2C_S0_IRQ_RAW_IDLE_Msk \
  (0x2UL) /*!< I2C S0_IRQ_RAW: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C_S0_IRQ_RAW_WAITING_Pos \
  (2UL) /*!< I2C S0_IRQ_RAW: WAITING (Bit 2)                             */
#define I2C_S0_IRQ_RAW_WAITING_Msk \
  (0x4UL) /*!< I2C S0_IRQ_RAW: WAITING (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_RAW_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_IRQ_RAW: TXSTALLED (Bit 3)                           */
#define I2C_S0_IRQ_RAW_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_IRQ_RAW: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_RAW_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_IRQ_RAW: RXSTALLED (Bit 4)                           */
#define I2C_S0_IRQ_RAW_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_IRQ_RAW: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_RAW_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_IRQ_RAW: ADDRESSMATCH (Bit 5)                        */
#define I2C_S0_IRQ_RAW_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_IRQ_RAW: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C_S0_IRQ_RAW_NACKDATA_Pos \
  (6UL) /*!< I2C S0_IRQ_RAW: NACKDATA (Bit 6)                            */
#define I2C_S0_IRQ_RAW_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_IRQ_RAW: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_RAW_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_IRQ_RAW: RXDATAFIRST (Bit 7)                         */
#define I2C_S0_IRQ_RAW_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_IRQ_RAW: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_RAW_I2C_START_Pos \
  (8UL) /*!< I2C S0_IRQ_RAW: I2C_START (Bit 8)                           */
#define I2C_S0_IRQ_RAW_I2C_START_Msk \
  (0x100UL) /*!< I2C S0_IRQ_RAW: I2C_START (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_RAW_I2C_STOP_Pos \
  (9UL) /*!< I2C S0_IRQ_RAW: I2C_STOP (Bit 9)                            */
#define I2C_S0_IRQ_RAW_I2C_STOP_Msk \
  (0x200UL) /*!< I2C S0_IRQ_RAW: I2C_STOP (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_RAW_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C S0_IRQ_RAW: TXUNDERFLOW (Bit 10)                        */
#define I2C_S0_IRQ_RAW_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C S0_IRQ_RAW: TXUNDERFLOW (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_RAW_RXOVERFLOW_Pos \
  (11UL) /*!< I2C S0_IRQ_RAW: RXOVERFLOW (Bit 11)                         */
#define I2C_S0_IRQ_RAW_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C S0_IRQ_RAW: RXOVERFLOW (Bitfield-Mask: 0x01)            */
#define I2C_S0_IRQ_RAW_TXREADY_Pos \
  (12UL) /*!< I2C S0_IRQ_RAW: TXREADY (Bit 12)                            */
#define I2C_S0_IRQ_RAW_TXREADY_Msk \
  (0x1000UL) /*!< I2C S0_IRQ_RAW: TXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_RAW_RXREADY_Pos \
  (13UL) /*!< I2C S0_IRQ_RAW: RXREADY (Bit 13)                            */
#define I2C_S0_IRQ_RAW_RXREADY_Msk \
  (0x2000UL) /*!< I2C S0_IRQ_RAW: RXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_RAW_TXEMPTY_Pos \
  (14UL) /*!< I2C S0_IRQ_RAW: TXEMPTY (Bit 14)                            */
#define I2C_S0_IRQ_RAW_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C S0_IRQ_RAW: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_RAW_RXFULL_Pos \
  (15UL) /*!< I2C S0_IRQ_RAW: RXFULL (Bit 15)                             */
#define I2C_S0_IRQ_RAW_RXFULL_Msk \
  (0x8000UL) /*!< I2C S0_IRQ_RAW: RXFULL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_IRQ_END  ------------------------------- */
#define I2C_S0_IRQ_END_COMPLETED_Pos \
  (0UL) /*!< I2C S0_IRQ_END: COMPLETED (Bit 0)                           */
#define I2C_S0_IRQ_END_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_IRQ_END: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_END_IDLE_Pos \
  (1UL) /*!< I2C S0_IRQ_END: IDLE (Bit 1)                                */
#define I2C_S0_IRQ_END_IDLE_Msk \
  (0x2UL) /*!< I2C S0_IRQ_END: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C_S0_IRQ_END_WAITING_Pos \
  (2UL) /*!< I2C S0_IRQ_END: WAITING (Bit 2)                             */
#define I2C_S0_IRQ_END_WAITING_Msk \
  (0x4UL) /*!< I2C S0_IRQ_END: WAITING (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_END_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_IRQ_END: TXSTALLED (Bit 3)                           */
#define I2C_S0_IRQ_END_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_IRQ_END: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_END_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_IRQ_END: RXSTALLED (Bit 4)                           */
#define I2C_S0_IRQ_END_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_IRQ_END: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_END_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_IRQ_END: ADDRESSMATCH (Bit 5)                        */
#define I2C_S0_IRQ_END_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_IRQ_END: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C_S0_IRQ_END_NACKDATA_Pos \
  (6UL) /*!< I2C S0_IRQ_END: NACKDATA (Bit 6)                            */
#define I2C_S0_IRQ_END_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_IRQ_END: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_END_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_IRQ_END: RXDATAFIRST (Bit 7)                         */
#define I2C_S0_IRQ_END_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_IRQ_END: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_END_I2C_START_Pos \
  (8UL) /*!< I2C S0_IRQ_END: I2C_START (Bit 8)                           */
#define I2C_S0_IRQ_END_I2C_START_Msk \
  (0x100UL) /*!< I2C S0_IRQ_END: I2C_START (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_END_I2C_STOP_Pos \
  (9UL) /*!< I2C S0_IRQ_END: I2C_STOP (Bit 9)                            */
#define I2C_S0_IRQ_END_I2C_STOP_Msk \
  (0x200UL) /*!< I2C S0_IRQ_END: I2C_STOP (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_END_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C S0_IRQ_END: TXUNDERFLOW (Bit 10)                        */
#define I2C_S0_IRQ_END_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C S0_IRQ_END: TXUNDERFLOW (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_END_RXOVERFLOW_Pos \
  (11UL) /*!< I2C S0_IRQ_END: RXOVERFLOW (Bit 11)                         */
#define I2C_S0_IRQ_END_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C S0_IRQ_END: RXOVERFLOW (Bitfield-Mask: 0x01)            */
#define I2C_S0_IRQ_END_TXREADY_Pos \
  (12UL) /*!< I2C S0_IRQ_END: TXREADY (Bit 12)                            */
#define I2C_S0_IRQ_END_TXREADY_Msk \
  (0x1000UL) /*!< I2C S0_IRQ_END: TXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_END_RXREADY_Pos \
  (13UL) /*!< I2C S0_IRQ_END: RXREADY (Bit 13)                            */
#define I2C_S0_IRQ_END_RXREADY_Msk \
  (0x2000UL) /*!< I2C S0_IRQ_END: RXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_END_TXEMPTY_Pos \
  (14UL) /*!< I2C S0_IRQ_END: TXEMPTY (Bit 14)                            */
#define I2C_S0_IRQ_END_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C S0_IRQ_END: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_END_RXFULL_Pos \
  (15UL) /*!< I2C S0_IRQ_END: RXFULL (Bit 15)                             */
#define I2C_S0_IRQ_END_RXFULL_Msk \
  (0x8000UL) /*!< I2C S0_IRQ_END: RXFULL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_IRQ_CLR  ------------------------------- */
#define I2C_S0_IRQ_CLR_COMPLETED_Pos \
  (0UL) /*!< I2C S0_IRQ_CLR: COMPLETED (Bit 0)                           */
#define I2C_S0_IRQ_CLR_COMPLETED_Msk \
  (0x1UL) /*!< I2C S0_IRQ_CLR: COMPLETED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_CLR_IDLE_Pos \
  (1UL) /*!< I2C S0_IRQ_CLR: IDLE (Bit 1)                                */
#define I2C_S0_IRQ_CLR_IDLE_Msk \
  (0x2UL) /*!< I2C S0_IRQ_CLR: IDLE (Bitfield-Mask: 0x01)                  */
#define I2C_S0_IRQ_CLR_WAITING_Pos \
  (2UL) /*!< I2C S0_IRQ_CLR: WAITING (Bit 2)                             */
#define I2C_S0_IRQ_CLR_WAITING_Msk \
  (0x4UL) /*!< I2C S0_IRQ_CLR: WAITING (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_CLR_TXSTALLED_Pos \
  (3UL) /*!< I2C S0_IRQ_CLR: TXSTALLED (Bit 3)                           */
#define I2C_S0_IRQ_CLR_TXSTALLED_Msk \
  (0x8UL) /*!< I2C S0_IRQ_CLR: TXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_CLR_RXSTALLED_Pos \
  (4UL) /*!< I2C S0_IRQ_CLR: RXSTALLED (Bit 4)                           */
#define I2C_S0_IRQ_CLR_RXSTALLED_Msk \
  (0x10UL) /*!< I2C S0_IRQ_CLR: RXSTALLED (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_CLR_ADDRESSMATCH_Pos \
  (5UL) /*!< I2C S0_IRQ_CLR: ADDRESSMATCH (Bit 5)                        */
#define I2C_S0_IRQ_CLR_ADDRESSMATCH_Msk \
  (0x20UL) /*!< I2C S0_IRQ_CLR: ADDRESSMATCH (Bitfield-Mask: 0x01)          */
#define I2C_S0_IRQ_CLR_NACKDATA_Pos \
  (6UL) /*!< I2C S0_IRQ_CLR: NACKDATA (Bit 6)                            */
#define I2C_S0_IRQ_CLR_NACKDATA_Msk \
  (0x40UL) /*!< I2C S0_IRQ_CLR: NACKDATA (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_CLR_RXDATAFIRST_Pos \
  (7UL) /*!< I2C S0_IRQ_CLR: RXDATAFIRST (Bit 7)                         */
#define I2C_S0_IRQ_CLR_RXDATAFIRST_Msk \
  (0x80UL) /*!< I2C S0_IRQ_CLR: RXDATAFIRST (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_CLR_I2C_START_Pos \
  (8UL) /*!< I2C S0_IRQ_CLR: I2C_START (Bit 8)                           */
#define I2C_S0_IRQ_CLR_I2C_START_Msk \
  (0x100UL) /*!< I2C S0_IRQ_CLR: I2C_START (Bitfield-Mask: 0x01)             */
#define I2C_S0_IRQ_CLR_I2C_STOP_Pos \
  (9UL) /*!< I2C S0_IRQ_CLR: I2C_STOP (Bit 9)                            */
#define I2C_S0_IRQ_CLR_I2C_STOP_Msk \
  (0x200UL) /*!< I2C S0_IRQ_CLR: I2C_STOP (Bitfield-Mask: 0x01)              */
#define I2C_S0_IRQ_CLR_TXUNDERFLOW_Pos \
  (10UL) /*!< I2C S0_IRQ_CLR: TXUNDERFLOW (Bit 10)                        */
#define I2C_S0_IRQ_CLR_TXUNDERFLOW_Msk \
  (0x400UL) /*!< I2C S0_IRQ_CLR: TXUNDERFLOW (Bitfield-Mask: 0x01)           */
#define I2C_S0_IRQ_CLR_RXOVERFLOW_Pos \
  (11UL) /*!< I2C S0_IRQ_CLR: RXOVERFLOW (Bit 11)                         */
#define I2C_S0_IRQ_CLR_RXOVERFLOW_Msk \
  (0x800UL) /*!< I2C S0_IRQ_CLR: RXOVERFLOW (Bitfield-Mask: 0x01)            */
#define I2C_S0_IRQ_CLR_TXREADY_Pos \
  (12UL) /*!< I2C S0_IRQ_CLR: TXREADY (Bit 12)                            */
#define I2C_S0_IRQ_CLR_TXREADY_Msk \
  (0x1000UL) /*!< I2C S0_IRQ_CLR: TXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_CLR_RXREADY_Pos \
  (13UL) /*!< I2C S0_IRQ_CLR: RXREADY (Bit 13)                            */
#define I2C_S0_IRQ_CLR_RXREADY_Msk \
  (0x2000UL) /*!< I2C S0_IRQ_CLR: RXREADY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_CLR_TXEMPTY_Pos \
  (14UL) /*!< I2C S0_IRQ_CLR: TXEMPTY (Bit 14)                            */
#define I2C_S0_IRQ_CLR_TXEMPTY_Msk \
  (0x4000UL) /*!< I2C S0_IRQ_CLR: TXEMPTY (Bitfield-Mask: 0x01)               */
#define I2C_S0_IRQ_CLR_RXFULL_Pos \
  (15UL) /*!< I2C S0_IRQ_CLR: RXFULL (Bit 15)                             */
#define I2C_S0_IRQ_CLR_RXFULL_Msk \
  (0x8000UL) /*!< I2C S0_IRQ_CLR: RXFULL (Bitfield-Mask: 0x01)                */

/* -------------------------------  I2C_S0_TXCOUNT  ------------------------------- */
#define I2C_S0_TXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C S0_TXCOUNT: VALUE (Bit 0)                               */
#define I2C_S0_TXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C S0_TXCOUNT: VALUE (Bitfield-Mask: 0x7ff)                */

/* -------------------------------  I2C_S0_RXCOUNT  ------------------------------- */
#define I2C_S0_RXCOUNT_VALUE_Pos \
  (0UL) /*!< I2C S0_RXCOUNT: VALUE (Bit 0)                               */
#define I2C_S0_RXCOUNT_VALUE_Msk \
  (0x7ffUL) /*!< I2C S0_RXCOUNT: VALUE (Bitfield-Mask: 0x7ff)                */

/* -------------------------------  I2C_S0_FIFO_CLR  ------------------------------ */
#define I2C_S0_FIFO_CLR_RXFIFO_Pos \
  (0UL) /*!< I2C S0_FIFO_CLR: RXFIFO (Bit 0)                             */
#define I2C_S0_FIFO_CLR_RXFIFO_Msk \
  (0x1UL) /*!< I2C S0_FIFO_CLR: RXFIFO (Bitfield-Mask: 0x01)               */
#define I2C_S0_FIFO_CLR_TXFIFO_Pos \
  (1UL) /*!< I2C S0_FIFO_CLR: TXFIFO (Bit 1)                             */
#define I2C_S0_FIFO_CLR_TXFIFO_Msk \
  (0x2UL) /*!< I2C S0_FIFO_CLR: TXFIFO (Bitfield-Mask: 0x01)               */

/* ------------------------------  I2C_S0_ADDRESSB  ------------------------------ */
#define I2C_S0_ADDRESSB_RW_Pos \
  (0UL) /*!< I2C S0_ADDRESSB: RW (Bit 0)                                */
#define I2C_S0_ADDRESSB_RW_Msk \
  (0x1UL) /*!< I2C S0_ADDRESSB: RW (Bitfield-Mask: 0x01)                  */
#define I2C_S0_ADDRESSB_ADDRESS_Pos \
  (1UL) /*!< I2C S0_ADDRESSB: ADDRESS (Bit 1)                           */
#define I2C_S0_ADDRESSB_ADDRESS_Msk \
  (0x7feUL) /*!< I2C S0_ADDRESSB: ADDRESS (Bitfield-Mask: 0x3ff)            */
#define I2C_S0_ADDRESSB_ADDRESSBEN_Pos \
  (15UL) /*!< I2C S0_ADDRESSB: ADDRESSBEN (Bit 15)                       */
#define I2C_S0_ADDRESSB_ADDRESSBEN_Msk \
  (0x8000UL) /*!< I2C S0_ADDRESSB: ADDRESSBEN (Bitfield-Mask: 0x01)          */

/* ----------------------------  I2C_S0_ADDRESSMASKB  ---------------------------- */
#define I2C_S0_ADDRESSMASKB_RWMASK_Pos \
  (0UL) /*!< I2C S0_ADDRESSMASKB: RWMASK (Bit 0)                        */
#define I2C_S0_ADDRESSMASKB_RWMASK_Msk \
  (0x1UL) /*!< I2C S0_ADDRESSMASKB: RWMASK (Bitfield-Mask: 0x01)          */
#define I2C_S0_ADDRESSMASKB_MASK_Pos \
  (1UL) /*!< I2C S0_ADDRESSMASKB: MASK (Bit 1)                          */
#define I2C_S0_ADDRESSMASKB_MASK_Msk \
  (0x7feUL) /*!< I2C S0_ADDRESSMASKB: MASK (Bitfield-Mask: 0x3ff)           */

/* ================================================================================ */
/* ================          struct 'CAN' Position & Mask          ================ */
/* ================================================================================ */

/* ------------------------------  CAN_CNSTAT_CMB0  ------------------------------ */
#define CAN_CNSTAT_CMB0_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB0: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB0_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB0: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB0_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB0: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB0_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB0: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB0_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB0: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB0_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB0: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB0  ------------------------------- */
#define CAN_TSTP_CMB0_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB0: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB0_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB0: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB0  ------------------------------- */
#define CAN_DATA3_CMB0_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB0: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB0_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB0: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB0_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB0: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB0_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB0: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB0  ------------------------------- */
#define CAN_DATA2_CMB0_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB0: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB0_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB0: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB0_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB0: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB0_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB0: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB0  ------------------------------- */
#define CAN_DATA1_CMB0_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB0: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB0_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB0: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB0_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB0: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB0_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB0: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB0  ------------------------------- */
#define CAN_DATA0_CMB0_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB0: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB0_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB0: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB0_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB0: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB0_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB0: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB0  -------------------------------- */
#define CAN_ID0_CMB0_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB0: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB0_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB0: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB0  -------------------------------- */
#define CAN_ID1_CMB0_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB0: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB0_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB0: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB1  ------------------------------ */
#define CAN_CNSTAT_CMB1_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB1: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB1_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB1: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB1_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB1: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB1_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB1: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB1_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB1: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB1_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB1: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB1  ------------------------------- */
#define CAN_TSTP_CMB1_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB1: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB1_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB1: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB1  ------------------------------- */
#define CAN_DATA3_CMB1_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB1: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB1_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB1: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB1_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB1: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB1_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB1: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB1  ------------------------------- */
#define CAN_DATA2_CMB1_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB1: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB1_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB1: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB1_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB1: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB1_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB1: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB1  ------------------------------- */
#define CAN_DATA1_CMB1_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB1: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB1_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB1: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB1_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB1: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB1_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB1: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB1  ------------------------------- */
#define CAN_DATA0_CMB1_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB1: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB1_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB1: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB1_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB1: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB1_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB1: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB1  -------------------------------- */
#define CAN_ID0_CMB1_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB1: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB1_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB1: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB1  -------------------------------- */
#define CAN_ID1_CMB1_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB1: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB1_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB1: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB2  ------------------------------ */
#define CAN_CNSTAT_CMB2_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB2: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB2_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB2: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB2_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB2: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB2_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB2: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB2_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB2: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB2_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB2: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB2  ------------------------------- */
#define CAN_TSTP_CMB2_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB2: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB2_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB2: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB2  ------------------------------- */
#define CAN_DATA3_CMB2_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB2: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB2_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB2: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB2_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB2: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB2_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB2: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB2  ------------------------------- */
#define CAN_DATA2_CMB2_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB2: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB2_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB2: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB2_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB2: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB2_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB2: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB2  ------------------------------- */
#define CAN_DATA1_CMB2_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB2: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB2_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB2: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB2_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB2: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB2_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB2: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB2  ------------------------------- */
#define CAN_DATA0_CMB2_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB2: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB2_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB2: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB2_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB2: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB2_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB2: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB2  -------------------------------- */
#define CAN_ID0_CMB2_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB2: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB2_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB2: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB2  -------------------------------- */
#define CAN_ID1_CMB2_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB2: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB2_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB2: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB3  ------------------------------ */
#define CAN_CNSTAT_CMB3_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB3: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB3_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB3: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB3_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB3: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB3_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB3: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB3_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB3: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB3_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB3: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB3  ------------------------------- */
#define CAN_TSTP_CMB3_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB3: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB3_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB3: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB3  ------------------------------- */
#define CAN_DATA3_CMB3_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB3: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB3_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB3: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB3_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB3: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB3_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB3: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB3  ------------------------------- */
#define CAN_DATA2_CMB3_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB3: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB3_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB3: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB3_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB3: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB3_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB3: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB3  ------------------------------- */
#define CAN_DATA1_CMB3_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB3: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB3_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB3: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB3_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB3: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB3_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB3: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB3  ------------------------------- */
#define CAN_DATA0_CMB3_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB3: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB3_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB3: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB3_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB3: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB3_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB3: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB3  -------------------------------- */
#define CAN_ID0_CMB3_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB3: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB3_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB3: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB3  -------------------------------- */
#define CAN_ID1_CMB3_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB3: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB3_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB3: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB4  ------------------------------ */
#define CAN_CNSTAT_CMB4_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB4: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB4_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB4: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB4_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB4: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB4_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB4: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB4_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB4: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB4_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB4: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB4  ------------------------------- */
#define CAN_TSTP_CMB4_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB4: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB4_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB4: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB4  ------------------------------- */
#define CAN_DATA3_CMB4_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB4: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB4_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB4: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB4_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB4: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB4_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB4: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB4  ------------------------------- */
#define CAN_DATA2_CMB4_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB4: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB4_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB4: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB4_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB4: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB4_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB4: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB4  ------------------------------- */
#define CAN_DATA1_CMB4_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB4: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB4_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB4: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB4_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB4: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB4_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB4: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB4  ------------------------------- */
#define CAN_DATA0_CMB4_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB4: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB4_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB4: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB4_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB4: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB4_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB4: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB4  -------------------------------- */
#define CAN_ID0_CMB4_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB4: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB4_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB4: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB4  -------------------------------- */
#define CAN_ID1_CMB4_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB4: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB4_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB4: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB5  ------------------------------ */
#define CAN_CNSTAT_CMB5_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB5: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB5_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB5: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB5_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB5: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB5_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB5: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB5_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB5: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB5_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB5: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB5  ------------------------------- */
#define CAN_TSTP_CMB5_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB5: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB5_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB5: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB5  ------------------------------- */
#define CAN_DATA3_CMB5_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB5: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB5_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB5: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB5_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB5: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB5_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB5: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB5  ------------------------------- */
#define CAN_DATA2_CMB5_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB5: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB5_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB5: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB5_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB5: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB5_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB5: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB5  ------------------------------- */
#define CAN_DATA1_CMB5_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB5: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB5_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB5: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB5_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB5: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB5_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB5: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB5  ------------------------------- */
#define CAN_DATA0_CMB5_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB5: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB5_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB5: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB5_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB5: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB5_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB5: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB5  -------------------------------- */
#define CAN_ID0_CMB5_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB5: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB5_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB5: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB5  -------------------------------- */
#define CAN_ID1_CMB5_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB5: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB5_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB5: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB6  ------------------------------ */
#define CAN_CNSTAT_CMB6_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB6: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB6_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB6: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB6_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB6: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB6_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB6: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB6_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB6: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB6_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB6: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB6  ------------------------------- */
#define CAN_TSTP_CMB6_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB6: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB6_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB6: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB6  ------------------------------- */
#define CAN_DATA3_CMB6_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB6: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB6_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB6: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB6_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB6: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB6_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB6: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB6  ------------------------------- */
#define CAN_DATA2_CMB6_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB6: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB6_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB6: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB6_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB6: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB6_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB6: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB6  ------------------------------- */
#define CAN_DATA1_CMB6_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB6: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB6_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB6: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB6_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB6: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB6_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB6: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB6  ------------------------------- */
#define CAN_DATA0_CMB6_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB6: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB6_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB6: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB6_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB6: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB6_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB6: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB6  -------------------------------- */
#define CAN_ID0_CMB6_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB6: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB6_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB6: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB6  -------------------------------- */
#define CAN_ID1_CMB6_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB6: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB6_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB6: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB7  ------------------------------ */
#define CAN_CNSTAT_CMB7_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB7: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB7_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB7: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB7_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB7: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB7_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB7: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB7_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB7: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB7_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB7: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB7  ------------------------------- */
#define CAN_TSTP_CMB7_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB7: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB7_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB7: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB7  ------------------------------- */
#define CAN_DATA3_CMB7_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB7: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB7_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB7: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB7_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB7: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB7_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB7: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB7  ------------------------------- */
#define CAN_DATA2_CMB7_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB7: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB7_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB7: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB7_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB7: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB7_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB7: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB7  ------------------------------- */
#define CAN_DATA1_CMB7_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB7: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB7_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB7: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB7_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB7: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB7_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB7: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB7  ------------------------------- */
#define CAN_DATA0_CMB7_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB7: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB7_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB7: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB7_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB7: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB7_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB7: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB7  -------------------------------- */
#define CAN_ID0_CMB7_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB7: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB7_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB7: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB7  -------------------------------- */
#define CAN_ID1_CMB7_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB7: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB7_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB7: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB8  ------------------------------ */
#define CAN_CNSTAT_CMB8_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB8: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB8_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB8: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB8_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB8: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB8_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB8: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB8_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB8: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB8_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB8: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB8  ------------------------------- */
#define CAN_TSTP_CMB8_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB8: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB8_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB8: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB8  ------------------------------- */
#define CAN_DATA3_CMB8_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB8: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB8_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB8: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB8_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB8: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB8_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB8: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB8  ------------------------------- */
#define CAN_DATA2_CMB8_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB8: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB8_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB8: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB8_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB8: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB8_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB8: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB8  ------------------------------- */
#define CAN_DATA1_CMB8_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB8: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB8_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB8: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB8_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB8: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB8_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB8: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB8  ------------------------------- */
#define CAN_DATA0_CMB8_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB8: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB8_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB8: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB8_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB8: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB8_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB8: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB8  -------------------------------- */
#define CAN_ID0_CMB8_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB8: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB8_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB8: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB8  -------------------------------- */
#define CAN_ID1_CMB8_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB8: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB8_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB8: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB9  ------------------------------ */
#define CAN_CNSTAT_CMB9_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB9: ST (Bit 0)                                */
#define CAN_CNSTAT_CMB9_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB9: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_CMB9_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB9: PRI (Bit 4)                               */
#define CAN_CNSTAT_CMB9_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB9: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB9_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB9: DLC (Bit 12)                              */
#define CAN_CNSTAT_CMB9_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB9: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_CMB9  ------------------------------- */
#define CAN_TSTP_CMB9_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB9: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_CMB9_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB9: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_CMB9  ------------------------------- */
#define CAN_DATA3_CMB9_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB9: BYTE8 (Bit 0)                               */
#define CAN_DATA3_CMB9_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB9: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_CMB9_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB9: BYTE7 (Bit 8)                               */
#define CAN_DATA3_CMB9_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB9: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_CMB9  ------------------------------- */
#define CAN_DATA2_CMB9_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB9: BYTE6 (Bit 0)                               */
#define CAN_DATA2_CMB9_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB9: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_CMB9_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB9: BYTE5 (Bit 8)                               */
#define CAN_DATA2_CMB9_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB9: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_CMB9  ------------------------------- */
#define CAN_DATA1_CMB9_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB9: BYTE4 (Bit 0)                               */
#define CAN_DATA1_CMB9_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB9: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_CMB9_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB9: BYTE3 (Bit 8)                               */
#define CAN_DATA1_CMB9_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB9: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_CMB9  ------------------------------- */
#define CAN_DATA0_CMB9_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB9: BYTE2 (Bit 0)                               */
#define CAN_DATA0_CMB9_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB9: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_CMB9_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB9: BYTE1 (Bit 8)                               */
#define CAN_DATA0_CMB9_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB9: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_CMB9  -------------------------------- */
#define CAN_ID0_CMB9_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB9: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB9_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB9: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB9  -------------------------------- */
#define CAN_ID1_CMB9_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB9: ID1 (Bit 0)                                   */
#define CAN_ID1_CMB9_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB9: ID1 (Bitfield-Mask: 0xffff)                   */

/* ------------------------------  CAN_CNSTAT_CMB10  ----------------------------- */
#define CAN_CNSTAT_CMB10_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB10: ST (Bit 0)                               */
#define CAN_CNSTAT_CMB10_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB10: ST (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB10_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB10: PRI (Bit 4)                              */
#define CAN_CNSTAT_CMB10_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB10: PRI (Bitfield-Mask: 0x0f)                */
#define CAN_CNSTAT_CMB10_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB10: DLC (Bit 12)                             */
#define CAN_CNSTAT_CMB10_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB10: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN_TSTP_CMB10  ------------------------------- */
#define CAN_TSTP_CMB10_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB10: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB10_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB10: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB10  ------------------------------ */
#define CAN_DATA3_CMB10_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB10: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB10_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB10: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB10_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB10: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB10_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB10: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB10  ------------------------------ */
#define CAN_DATA2_CMB10_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB10: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB10_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB10: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB10_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB10: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB10_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB10: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB10  ------------------------------ */
#define CAN_DATA1_CMB10_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB10: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB10_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB10: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB10_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB10: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB10_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB10: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB10  ------------------------------ */
#define CAN_DATA0_CMB10_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB10: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB10_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB10: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB10_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB10: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB10_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB10: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB10  ------------------------------- */
#define CAN_ID0_CMB10_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB10: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB10_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB10: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB10  ------------------------------- */
#define CAN_ID1_CMB10_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB10: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB10_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB10: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_CMB11  ----------------------------- */
#define CAN_CNSTAT_CMB11_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB11: ST (Bit 0)                               */
#define CAN_CNSTAT_CMB11_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB11: ST (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB11_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB11: PRI (Bit 4)                              */
#define CAN_CNSTAT_CMB11_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB11: PRI (Bitfield-Mask: 0x0f)                */
#define CAN_CNSTAT_CMB11_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB11: DLC (Bit 12)                             */
#define CAN_CNSTAT_CMB11_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB11: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN_TSTP_CMB11  ------------------------------- */
#define CAN_TSTP_CMB11_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB11: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB11_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB11: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB11  ------------------------------ */
#define CAN_DATA3_CMB11_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB11: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB11_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB11: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB11_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB11: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB11_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB11: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB11  ------------------------------ */
#define CAN_DATA2_CMB11_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB11: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB11_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB11: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB11_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB11: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB11_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB11: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB11  ------------------------------ */
#define CAN_DATA1_CMB11_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB11: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB11_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB11: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB11_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB11: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB11_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB11: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB11  ------------------------------ */
#define CAN_DATA0_CMB11_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB11: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB11_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB11: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB11_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB11: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB11_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB11: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB11  ------------------------------- */
#define CAN_ID0_CMB11_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB11: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB11_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB11: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB11  ------------------------------- */
#define CAN_ID1_CMB11_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB11: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB11_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB11: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_CMB12  ----------------------------- */
#define CAN_CNSTAT_CMB12_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB12: ST (Bit 0)                               */
#define CAN_CNSTAT_CMB12_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB12: ST (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB12_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB12: PRI (Bit 4)                              */
#define CAN_CNSTAT_CMB12_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB12: PRI (Bitfield-Mask: 0x0f)                */
#define CAN_CNSTAT_CMB12_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB12: DLC (Bit 12)                             */
#define CAN_CNSTAT_CMB12_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB12: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN_TSTP_CMB12  ------------------------------- */
#define CAN_TSTP_CMB12_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB12: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB12_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB12: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB12  ------------------------------ */
#define CAN_DATA3_CMB12_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB12: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB12_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB12: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB12_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB12: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB12_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB12: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB12  ------------------------------ */
#define CAN_DATA2_CMB12_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB12: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB12_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB12: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB12_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB12: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB12_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB12: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB12  ------------------------------ */
#define CAN_DATA1_CMB12_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB12: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB12_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB12: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB12_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB12: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB12_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB12: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB12  ------------------------------ */
#define CAN_DATA0_CMB12_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB12: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB12_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB12: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB12_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB12: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB12_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB12: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB12  ------------------------------- */
#define CAN_ID0_CMB12_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB12: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB12_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB12: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB12  ------------------------------- */
#define CAN_ID1_CMB12_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB12: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB12_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB12: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_CMB13  ----------------------------- */
#define CAN_CNSTAT_CMB13_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB13: ST (Bit 0)                               */
#define CAN_CNSTAT_CMB13_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB13: ST (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB13_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB13: PRI (Bit 4)                              */
#define CAN_CNSTAT_CMB13_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB13: PRI (Bitfield-Mask: 0x0f)                */
#define CAN_CNSTAT_CMB13_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB13: DLC (Bit 12)                             */
#define CAN_CNSTAT_CMB13_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB13: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN_TSTP_CMB13  ------------------------------- */
#define CAN_TSTP_CMB13_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB13: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB13_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB13: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB13  ------------------------------ */
#define CAN_DATA3_CMB13_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB13: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB13_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB13: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB13_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB13: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB13_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB13: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB13  ------------------------------ */
#define CAN_DATA2_CMB13_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB13: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB13_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB13: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB13_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB13: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB13_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB13: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB13  ------------------------------ */
#define CAN_DATA1_CMB13_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB13: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB13_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB13: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB13_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB13: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB13_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB13: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB13  ------------------------------ */
#define CAN_DATA0_CMB13_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB13: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB13_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB13: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB13_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB13: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB13_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB13: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB13  -------------------------------- */
#define CAN_ID0_CMB13_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB13: ID0 (Bit 0)                                   */
#define CAN_ID0_CMB13_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB13: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_CMB13  ------------------------------- */
#define CAN_ID1_CMB13_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB13: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB13_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB13: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_CMB14  ----------------------------- */
#define CAN_CNSTAT_CMB14_ST_Pos \
  (0UL) /*!< CAN CNSTAT_CMB14: ST (Bit 0)                               */
#define CAN_CNSTAT_CMB14_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_CMB14: ST (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_CMB14_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_CMB14: PRI (Bit 4)                              */
#define CAN_CNSTAT_CMB14_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_CMB14: PRI (Bitfield-Mask: 0x0f)                */
#define CAN_CNSTAT_CMB14_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_CMB14: DLC (Bit 12)                             */
#define CAN_CNSTAT_CMB14_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_CMB14: DLC (Bitfield-Mask: 0x0f)                */

/* -------------------------------  CAN_TSTP_CMB14  ------------------------------- */
#define CAN_TSTP_CMB14_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_CMB14: TIMESTAMP (Bit 0)                           */
#define CAN_TSTP_CMB14_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_CMB14: TIMESTAMP (Bitfield-Mask: 0xffff)           */

/* -------------------------------  CAN_DATA3_CMB14  ------------------------------ */
#define CAN_DATA3_CMB14_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_CMB14: BYTE8 (Bit 0)                              */
#define CAN_DATA3_CMB14_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_CMB14: BYTE8 (Bitfield-Mask: 0xff)                */
#define CAN_DATA3_CMB14_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_CMB14: BYTE7 (Bit 8)                              */
#define CAN_DATA3_CMB14_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_CMB14: BYTE7 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA2_CMB14  ------------------------------ */
#define CAN_DATA2_CMB14_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_CMB14: BYTE6 (Bit 0)                              */
#define CAN_DATA2_CMB14_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_CMB14: BYTE6 (Bitfield-Mask: 0xff)                */
#define CAN_DATA2_CMB14_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_CMB14: BYTE5 (Bit 8)                              */
#define CAN_DATA2_CMB14_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_CMB14: BYTE5 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA1_CMB14  ------------------------------ */
#define CAN_DATA1_CMB14_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_CMB14: BYTE4 (Bit 0)                              */
#define CAN_DATA1_CMB14_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_CMB14: BYTE4 (Bitfield-Mask: 0xff)                */
#define CAN_DATA1_CMB14_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_CMB14: BYTE3 (Bit 8)                              */
#define CAN_DATA1_CMB14_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_CMB14: BYTE3 (Bitfield-Mask: 0xff)                */

/* -------------------------------  CAN_DATA0_CMB14  ------------------------------ */
#define CAN_DATA0_CMB14_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_CMB14: BYTE2 (Bit 0)                              */
#define CAN_DATA0_CMB14_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_CMB14: BYTE2 (Bitfield-Mask: 0xff)                */
#define CAN_DATA0_CMB14_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_CMB14: BYTE1 (Bit 8)                              */
#define CAN_DATA0_CMB14_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_CMB14: BYTE1 (Bitfield-Mask: 0xff)                */

/* --------------------------------  CAN_ID0_CMB14  ------------------------------- */
#define CAN_ID0_CMB14_ID0_Pos \
  (0UL) /*!< CAN ID0_CMB14: ID0 (Bit 0)                                  */
#define CAN_ID0_CMB14_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_CMB14: ID0 (Bitfield-Mask: 0xffff)                  */

/* --------------------------------  CAN_ID1_CMB14  ------------------------------- */
#define CAN_ID1_CMB14_ID1_Pos \
  (0UL) /*!< CAN ID1_CMB14: ID1 (Bit 0)                                  */
#define CAN_ID1_CMB14_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_CMB14: ID1 (Bitfield-Mask: 0xffff)                  */

/* ------------------------------  CAN_CNSTAT_HCMB  ------------------------------ */
#define CAN_CNSTAT_HCMB_ST_Pos \
  (0UL) /*!< CAN CNSTAT_HCMB: ST (Bit 0)                                */
#define CAN_CNSTAT_HCMB_ST_Msk \
  (0xfUL) /*!< CAN CNSTAT_HCMB: ST (Bitfield-Mask: 0x0f)                  */
#define CAN_CNSTAT_HCMB_PRI_Pos \
  (4UL) /*!< CAN CNSTAT_HCMB: PRI (Bit 4)                               */
#define CAN_CNSTAT_HCMB_PRI_Msk \
  (0xf0UL) /*!< CAN CNSTAT_HCMB: PRI (Bitfield-Mask: 0x0f)                 */
#define CAN_CNSTAT_HCMB_DLC_Pos \
  (12UL) /*!< CAN CNSTAT_HCMB: DLC (Bit 12)                              */
#define CAN_CNSTAT_HCMB_DLC_Msk \
  (0xf000UL) /*!< CAN CNSTAT_HCMB: DLC (Bitfield-Mask: 0x0f)                 */

/* --------------------------------  CAN_TSTP_HCMB  ------------------------------- */
#define CAN_TSTP_HCMB_TIMESTAMP_Pos \
  (0UL) /*!< CAN TSTP_HCMB: TIMESTAMP (Bit 0)                            */
#define CAN_TSTP_HCMB_TIMESTAMP_Msk \
  (0xffffUL) /*!< CAN TSTP_HCMB: TIMESTAMP (Bitfield-Mask: 0xffff)            */

/* -------------------------------  CAN_DATA3_HCMB  ------------------------------- */
#define CAN_DATA3_HCMB_BYTE8_Pos \
  (0UL) /*!< CAN DATA3_HCMB: BYTE8 (Bit 0)                               */
#define CAN_DATA3_HCMB_BYTE8_Msk \
  (0xffUL) /*!< CAN DATA3_HCMB: BYTE8 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA3_HCMB_BYTE7_Pos \
  (8UL) /*!< CAN DATA3_HCMB: BYTE7 (Bit 8)                               */
#define CAN_DATA3_HCMB_BYTE7_Msk \
  (0xff00UL) /*!< CAN DATA3_HCMB: BYTE7 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA2_HCMB  ------------------------------- */
#define CAN_DATA2_HCMB_BYTE6_Pos \
  (0UL) /*!< CAN DATA2_HCMB: BYTE6 (Bit 0)                               */
#define CAN_DATA2_HCMB_BYTE6_Msk \
  (0xffUL) /*!< CAN DATA2_HCMB: BYTE6 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA2_HCMB_BYTE5_Pos \
  (8UL) /*!< CAN DATA2_HCMB: BYTE5 (Bit 8)                               */
#define CAN_DATA2_HCMB_BYTE5_Msk \
  (0xff00UL) /*!< CAN DATA2_HCMB: BYTE5 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA1_HCMB  ------------------------------- */
#define CAN_DATA1_HCMB_BYTE4_Pos \
  (0UL) /*!< CAN DATA1_HCMB: BYTE4 (Bit 0)                               */
#define CAN_DATA1_HCMB_BYTE4_Msk \
  (0xffUL) /*!< CAN DATA1_HCMB: BYTE4 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA1_HCMB_BYTE3_Pos \
  (8UL) /*!< CAN DATA1_HCMB: BYTE3 (Bit 8)                               */
#define CAN_DATA1_HCMB_BYTE3_Msk \
  (0xff00UL) /*!< CAN DATA1_HCMB: BYTE3 (Bitfield-Mask: 0xff)                 */

/* -------------------------------  CAN_DATA0_HCMB  ------------------------------- */
#define CAN_DATA0_HCMB_BYTE2_Pos \
  (0UL) /*!< CAN DATA0_HCMB: BYTE2 (Bit 0)                               */
#define CAN_DATA0_HCMB_BYTE2_Msk \
  (0xffUL) /*!< CAN DATA0_HCMB: BYTE2 (Bitfield-Mask: 0xff)                 */
#define CAN_DATA0_HCMB_BYTE1_Pos \
  (8UL) /*!< CAN DATA0_HCMB: BYTE1 (Bit 8)                               */
#define CAN_DATA0_HCMB_BYTE1_Msk \
  (0xff00UL) /*!< CAN DATA0_HCMB: BYTE1 (Bitfield-Mask: 0xff)                 */

/* --------------------------------  CAN_ID0_HCMB  -------------------------------- */
#define CAN_ID0_HCMB_ID0_Pos \
  (0UL) /*!< CAN ID0_HCMB: ID0 (Bit 0)                                   */
#define CAN_ID0_HCMB_ID0_Msk \
  (0xffffUL) /*!< CAN ID0_HCMB: ID0 (Bitfield-Mask: 0xffff)                   */

/* --------------------------------  CAN_ID1_HCMB  -------------------------------- */
#define CAN_ID1_HCMB_ID1_Pos \
  (0UL) /*!< CAN ID1_HCMB: ID1 (Bit 0)                                   */
#define CAN_ID1_HCMB_ID1_Msk \
  (0xffffUL) /*!< CAN ID1_HCMB: ID1 (Bitfield-Mask: 0xffff)                   */

/* ----------------------------------  CAN_CGCR  ---------------------------------- */
#define CAN_CGCR_CANEN_Pos (0UL) /*!< CAN CGCR: CANEN (Bit 0) */
#define CAN_CGCR_CANEN_Msk \
  (0x1UL)                        /*!< CAN CGCR: CANEN (Bitfield-Mask: 0x01)                       */
#define CAN_CGCR_CRX_Pos (1UL)   /*!< CAN CGCR: CRX (Bit 1)                                       */
#define CAN_CGCR_CRX_Msk (0x2UL) /*!< CAN CGCR: CRX (Bitfield-Mask: 0x01) */
#define CAN_CGCR_CTX_Pos (2UL)   /*!< CAN CGCR: CTX (Bit 2)                                       */
#define CAN_CGCR_CTX_Msk (0x4UL) /*!< CAN CGCR: CTX (Bitfield-Mask: 0x01) */
#define CAN_CGCR_BUFFLOCK_Pos \
  (3UL) /*!< CAN CGCR: BUFFLOCK (Bit 3)                                  */
#define CAN_CGCR_BUFFLOCK_Msk \
  (0x8UL) /*!< CAN CGCR: BUFFLOCK (Bitfield-Mask: 0x01)                    */
#define CAN_CGCR_TSTPEN_Pos \
  (4UL) /*!< CAN CGCR: TSTPEN (Bit 4)                                    */
#define CAN_CGCR_TSTPEN_Msk \
  (0x10UL)                      /*!< CAN CGCR: TSTPEN (Bitfield-Mask: 0x01)                      */
#define CAN_CGCR_DDIR_Pos (5UL) /*!< CAN CGCR: DDIR (Bit 5) */
#define CAN_CGCR_DDIR_Msk \
  (0x20UL)                       /*!< CAN CGCR: DDIR (Bitfield-Mask: 0x01)                        */
#define CAN_CGCR_LO_Pos (6UL)    /*!< CAN CGCR: LO (Bit 6)                                        */
#define CAN_CGCR_LO_Msk (0x40UL) /*!< CAN CGCR: LO (Bitfield-Mask: 0x01) */
#define CAN_CGCR_IGNACK_Pos \
  (7UL) /*!< CAN CGCR: IGNACK (Bit 7)                                    */
#define CAN_CGCR_IGNACK_Msk \
  (0x80UL) /*!< CAN CGCR: IGNACK (Bitfield-Mask: 0x01)                      */
#define CAN_CGCR_LOOPBACK_Pos \
  (8UL) /*!< CAN CGCR: LOOPBACK (Bit 8)                                  */
#define CAN_CGCR_LOOPBACK_Msk \
  (0x100UL) /*!< CAN CGCR: LOOPBACK (Bitfield-Mask: 0x01)                    */
#define CAN_CGCR_INTERNAL_Pos \
  (9UL) /*!< CAN CGCR: INTERNAL (Bit 9)                                  */
#define CAN_CGCR_INTERNAL_Msk \
  (0x200UL) /*!< CAN CGCR: INTERNAL (Bitfield-Mask: 0x01)                    */
#define CAN_CGCR_DIAGEN_Pos \
  (10UL) /*!< CAN CGCR: DIAGEN (Bit 10)                                   */
#define CAN_CGCR_DIAGEN_Msk \
  (0x400UL)                     /*!< CAN CGCR: DIAGEN (Bitfield-Mask: 0x01)                      */
#define CAN_CGCR_EIT_Pos (11UL) /*!< CAN CGCR: EIT (Bit 11) */
#define CAN_CGCR_EIT_Msk \
  (0x800UL) /*!< CAN CGCR: EIT (Bitfield-Mask: 0x01)                         */

/* ----------------------------------  CAN_CTIM  ---------------------------------- */
#define CAN_CTIM_TSEG2_Pos (0UL) /*!< CAN CTIM: TSEG2 (Bit 0) */
#define CAN_CTIM_TSEG2_Msk \
  (0x7UL)                        /*!< CAN CTIM: TSEG2 (Bitfield-Mask: 0x07)                       */
#define CAN_CTIM_TSEG1_Pos (3UL) /*!< CAN CTIM: TSEG1 (Bit 3) */
#define CAN_CTIM_TSEG1_Msk \
  (0x78UL)                     /*!< CAN CTIM: TSEG1 (Bitfield-Mask: 0x0f)                       */
#define CAN_CTIM_SJW_Pos (7UL) /*!< CAN CTIM: SJW (Bit 7)                                       */
#define CAN_CTIM_SJW_Msk \
  (0x180UL)                    /*!< CAN CTIM: SJW (Bitfield-Mask: 0x03)                         */
#define CAN_CTIM_PSC_Pos (9UL) /*!< CAN CTIM: PSC (Bit 9)                                       */
#define CAN_CTIM_PSC_Msk \
  (0xfe00UL) /*!< CAN CTIM: PSC (Bitfield-Mask: 0x7f)                         */

/* ----------------------------------  CAN_GMSKX  --------------------------------- */
#define CAN_GMSKX_XRTR_Pos (0UL) /*!< CAN GMSKX: XRTR (Bit 0) */
#define CAN_GMSKX_XRTR_Msk \
  (0x1UL)                      /*!< CAN GMSKX: XRTR (Bitfield-Mask: 0x01)                       */
#define CAN_GMSKX_GM_Pos (1UL) /*!< CAN GMSKX: GM (Bit 1)                                       */
#define CAN_GMSKX_GM_Msk \
  (0xfffeUL) /*!< CAN GMSKX: GM (Bitfield-Mask: 0x7fff)                       */

/* ----------------------------------  CAN_GMSKB  --------------------------------- */
#define CAN_GMSKB_GM0_Pos (0UL) /*!< CAN GMSKB: GM0 (Bit 0) */
#define CAN_GMSKB_GM0_Msk \
  (0x7UL)                       /*!< CAN GMSKB: GM0 (Bitfield-Mask: 0x07)                        */
#define CAN_GMSKB_IDE_Pos (3UL) /*!< CAN GMSKB: IDE (Bit 3) */
#define CAN_GMSKB_IDE_Msk \
  (0x8UL)                       /*!< CAN GMSKB: IDE (Bitfield-Mask: 0x01)                        */
#define CAN_GMSKB_RTR_Pos (4UL) /*!< CAN GMSKB: RTR (Bit 4) */
#define CAN_GMSKB_RTR_Msk \
  (0x10UL)                      /*!< CAN GMSKB: RTR (Bitfield-Mask: 0x01)                        */
#define CAN_GMSKB_GM1_Pos (5UL) /*!< CAN GMSKB: GM1 (Bit 5) */
#define CAN_GMSKB_GM1_Msk \
  (0xffe0UL) /*!< CAN GMSKB: GM1 (Bitfield-Mask: 0x7ff)                       */

/* ----------------------------------  CAN_BMSKX  --------------------------------- */
#define CAN_BMSKX_XRTR_Pos (0UL) /*!< CAN BMSKX: XRTR (Bit 0) */
#define CAN_BMSKX_XRTR_Msk \
  (0x1UL)                      /*!< CAN BMSKX: XRTR (Bitfield-Mask: 0x01)                       */
#define CAN_BMSKX_BM_Pos (1UL) /*!< CAN BMSKX: BM (Bit 1)                                       */
#define CAN_BMSKX_BM_Msk \
  (0xfffeUL) /*!< CAN BMSKX: BM (Bitfield-Mask: 0x7fff)                       */

/* ----------------------------------  CAN_BMSKB  --------------------------------- */
#define CAN_BMSKB_BM0_Pos (0UL) /*!< CAN BMSKB: BM0 (Bit 0) */
#define CAN_BMSKB_BM0_Msk \
  (0x7UL)                       /*!< CAN BMSKB: BM0 (Bitfield-Mask: 0x07)                        */
#define CAN_BMSKB_IDE_Pos (3UL) /*!< CAN BMSKB: IDE (Bit 3) */
#define CAN_BMSKB_IDE_Msk \
  (0x8UL)                       /*!< CAN BMSKB: IDE (Bitfield-Mask: 0x01)                        */
#define CAN_BMSKB_RTR_Pos (4UL) /*!< CAN BMSKB: RTR (Bit 4) */
#define CAN_BMSKB_RTR_Msk \
  (0x10UL)                      /*!< CAN BMSKB: RTR (Bitfield-Mask: 0x01)                        */
#define CAN_BMSKB_BM1_Pos (5UL) /*!< CAN BMSKB: BM1 (Bit 5) */
#define CAN_BMSKB_BM1_Msk \
  (0xffe0UL) /*!< CAN BMSKB: BM1 (Bitfield-Mask: 0x7ff)                       */

/* ----------------------------------  CAN_CIEN  ---------------------------------- */
#define CAN_CIEN_IEN_Pos (0UL) /*!< CAN CIEN: IEN (Bit 0)                                       */
#define CAN_CIEN_IEN_Msk \
  (0x7fffUL)                     /*!< CAN CIEN: IEN (Bitfield-Mask: 0x7fff)                       */
#define CAN_CIEN_EIEN_Pos (15UL) /*!< CAN CIEN: EIEN (Bit 15) */
#define CAN_CIEN_EIEN_Msk \
  (0x8000UL) /*!< CAN CIEN: EIEN (Bitfield-Mask: 0x01)                        */

/* ----------------------------------  CAN_CIPND  --------------------------------- */
#define CAN_CIPND_IPND_Pos (0UL) /*!< CAN CIPND: IPND (Bit 0) */
#define CAN_CIPND_IPND_Msk \
  (0x7fffUL) /*!< CAN CIPND: IPND (Bitfield-Mask: 0x7fff)                     */
#define CAN_CIPND_EIPND_Pos \
  (15UL) /*!< CAN CIPND: EIPND (Bit 15)                                   */
#define CAN_CIPND_EIPND_Msk \
  (0x8000UL) /*!< CAN CIPND: EIPND (Bitfield-Mask: 0x01)                      */

/* ----------------------------------  CAN_CICLR  --------------------------------- */
#define CAN_CICLR_ICLR_Pos (0UL) /*!< CAN CICLR: ICLR (Bit 0) */
#define CAN_CICLR_ICLR_Msk \
  (0x7fffUL) /*!< CAN CICLR: ICLR (Bitfield-Mask: 0x7fff)                     */
#define CAN_CICLR_EICLR_Pos \
  (15UL) /*!< CAN CICLR: EICLR (Bit 15)                                   */
#define CAN_CICLR_EICLR_Msk \
  (0x8000UL) /*!< CAN CICLR: EICLR (Bitfield-Mask: 0x01)                      */

/* ----------------------------------  CAN_CICEN  --------------------------------- */
#define CAN_CICEN_ICEN_Pos (0UL) /*!< CAN CICEN: ICEN (Bit 0) */
#define CAN_CICEN_ICEN_Msk \
  (0x7fffUL) /*!< CAN CICEN: ICEN (Bitfield-Mask: 0x7fff)                     */
#define CAN_CICEN_EICEN_Pos \
  (15UL) /*!< CAN CICEN: EICEN (Bit 15)                                   */
#define CAN_CICEN_EICEN_Msk \
  (0x8000UL) /*!< CAN CICEN: EICEN (Bitfield-Mask: 0x01)                      */

/* ---------------------------------  CAN_CSTPND  --------------------------------- */
#define CAN_CSTPND_IST_Pos (0UL) /*!< CAN CSTPND: IST (Bit 0) */
#define CAN_CSTPND_IST_Msk \
  (0xfUL)                        /*!< CAN CSTPND: IST (Bitfield-Mask: 0x0f)                       */
#define CAN_CSTPND_IRQ_Pos (4UL) /*!< CAN CSTPND: IRQ (Bit 4) */
#define CAN_CSTPND_IRQ_Msk \
  (0x10UL)                      /*!< CAN CSTPND: IRQ (Bitfield-Mask: 0x01)                       */
#define CAN_CSTPND_NS_Pos (5UL) /*!< CAN CSTPND: NS (Bit 5) */
#define CAN_CSTPND_NS_Msk \
  (0xe0UL) /*!< CAN CSTPND: NS (Bitfield-Mask: 0x07)                        */

/* ----------------------------------  CAN_CANEC  --------------------------------- */
#define CAN_CANEC_TEC_Pos (0UL) /*!< CAN CANEC: TEC (Bit 0) */
#define CAN_CANEC_TEC_Msk \
  (0xffUL)                      /*!< CAN CANEC: TEC (Bitfield-Mask: 0xff)                        */
#define CAN_CANEC_REC_Pos (8UL) /*!< CAN CANEC: REC (Bit 8) */
#define CAN_CANEC_REC_Msk \
  (0xff00UL) /*!< CAN CANEC: REC (Bitfield-Mask: 0xff)                        */

/* ---------------------------------  CAN_CEDIAG  --------------------------------- */
#define CAN_CEDIAG_EFID_Pos \
  (0UL) /*!< CAN CEDIAG: EFID (Bit 0)                                    */
#define CAN_CEDIAG_EFID_Msk \
  (0xfUL) /*!< CAN CEDIAG: EFID (Bitfield-Mask: 0x0f)                      */
#define CAN_CEDIAG_EBID_Pos \
  (4UL) /*!< CAN CEDIAG: EBID (Bit 4)                                    */
#define CAN_CEDIAG_EBID_Msk \
  (0x3f0UL) /*!< CAN CEDIAG: EBID (Bitfield-Mask: 0x3f)                      */
#define CAN_CEDIAG_TXE_Pos \
  (10UL) /*!< CAN CEDIAG: TXE (Bit 10)                                    */
#define CAN_CEDIAG_TXE_Msk \
  (0x400UL) /*!< CAN CEDIAG: TXE (Bitfield-Mask: 0x01)                       */
#define CAN_CEDIAG_STUFF_Pos \
  (11UL) /*!< CAN CEDIAG: STUFF (Bit 11)                                  */
#define CAN_CEDIAG_STUFF_Msk \
  (0x800UL) /*!< CAN CEDIAG: STUFF (Bitfield-Mask: 0x01)                     */
#define CAN_CEDIAG_CRC_Pos \
  (12UL) /*!< CAN CEDIAG: CRC (Bit 12)                                    */
#define CAN_CEDIAG_CRC_Msk \
  (0x1000UL) /*!< CAN CEDIAG: CRC (Bitfield-Mask: 0x01)                       */
#define CAN_CEDIAG_MON_Pos \
  (13UL) /*!< CAN CEDIAG: MON (Bit 13)                                    */
#define CAN_CEDIAG_MON_Msk \
  (0x2000UL) /*!< CAN CEDIAG: MON (Bitfield-Mask: 0x01)                       */
#define CAN_CEDIAG_DRIVE_Pos \
  (14UL) /*!< CAN CEDIAG: DRIVE (Bit 14)                                  */
#define CAN_CEDIAG_DRIVE_Msk \
  (0x4000UL) /*!< CAN CEDIAG: DRIVE (Bitfield-Mask: 0x01)                     */

/* ----------------------------------  CAN_CTMR  ---------------------------------- */
#define CAN_CTMR_CTMR_Pos (0UL) /*!< CAN CTMR: CTMR (Bit 0) */
#define CAN_CTMR_CTMR_Msk \
  (0xffffUL) /*!< CAN CTMR: CTMR (Bitfield-Mask: 0xffff)                      */

/* ================================================================================ */
/* ================          struct 'DAC' Position & Mask          ================ */
/* ================================================================================ */

/* ----------------------------------  DAC_CTRL0  --------------------------------- */
#define DAC_CTRL0_DAC_BUF_ADDR_Pos \
  (0UL) /*!< DAC CTRL0: DAC_BUF_ADDR (Bit 0)                             */
#define DAC_CTRL0_DAC_BUF_ADDR_Msk \
  (0x1fUL) /*!< DAC CTRL0: DAC_BUF_ADDR (Bitfield-Mask: 0x1f)               */
#define DAC_CTRL0_BUF_FIFON_Pos \
  (8UL) /*!< DAC CTRL0: BUF_FIFON (Bit 8)                                */
#define DAC_CTRL0_BUF_FIFON_Msk \
  (0x100UL) /*!< DAC CTRL0: BUF_FIFON (Bitfield-Mask: 0x01)                  */
#define DAC_CTRL0_BUF_LOOP_Pos \
  (9UL) /*!< DAC CTRL0: BUF_LOOP (Bit 9)                                 */
#define DAC_CTRL0_BUF_LOOP_Msk \
  (0x200UL) /*!< DAC CTRL0: BUF_LOOP (Bitfield-Mask: 0x01)                   */
#define DAC_CTRL0_EXT_TRIG_EN_Pos \
  (10UL) /*!< DAC CTRL0: EXT_TRIG_EN (Bit 10)                             */
#define DAC_CTRL0_EXT_TRIG_EN_Msk \
  (0x400UL) /*!< DAC CTRL0: EXT_TRIG_EN (Bitfield-Mask: 0x01)                */
#define DAC_CTRL0_MAN_TRIG_EN_Pos \
  (11UL) /*!< DAC CTRL0: MAN_TRIG_EN (Bit 11)                             */
#define DAC_CTRL0_MAN_TRIG_EN_Msk \
  (0x800UL) /*!< DAC CTRL0: MAN_TRIG_EN (Bitfield-Mask: 0x01)                */

/* ----------------------------------  DAC_CTRL1  --------------------------------- */
#define DAC_CTRL1_MAX_BUF_ADDR_Pos \
  (0UL) /*!< DAC CTRL1: MAX_BUF_ADDR (Bit 0)                             */
#define DAC_CTRL1_MAX_BUF_ADDR_Msk \
  (0x1fUL) /*!< DAC CTRL1: MAX_BUF_ADDR (Bitfield-Mask: 0x1f)               */
#define DAC_CTRL1_DAC_SETTLING_Pos \
  (5UL) /*!< DAC CTRL1: DAC_SETTLING (Bit 5)                             */
#define DAC_CTRL1_DAC_SETTLING_Msk \
  (0xe0UL) /*!< DAC CTRL1: DAC_SETTLING (Bitfield-Mask: 0x07)               */
#define DAC_CTRL1_DAC_EN_Pos \
  (8UL) /*!< DAC CTRL1: DAC_EN (Bit 8)                                   */
#define DAC_CTRL1_DAC_EN_Msk \
  (0x100UL) /*!< DAC CTRL1: DAC_EN (Bitfield-Mask: 0x01)                     */

/* --------------------------------  DAC_FIFO_DATA  ------------------------------- */
#define DAC_FIFO_DATA_DATA_Pos \
  (0UL) /*!< DAC FIFO_DATA: DATA (Bit 0)                                 */
#define DAC_FIFO_DATA_DATA_Msk \
  (0xfffUL) /*!< DAC FIFO_DATA: DATA (Bitfield-Mask: 0xfff)                  */

/* ---------------------------------  DAC_STATUS  --------------------------------- */
#define DAC_STATUS_FIFO_ENTRY_CNT_Pos \
  (0UL) /*!< DAC STATUS: FIFO_ENTRY_CNT (Bit 0)                          */
#define DAC_STATUS_FIFO_ENTRY_CNT_Msk \
  (0x3fUL) /*!< DAC STATUS: FIFO_ENTRY_CNT (Bitfield-Mask: 0x3f)            */
#define DAC_STATUS_DAC_BUSY_Pos \
  (7UL) /*!< DAC STATUS: DAC_BUSY (Bit 7)                                */
#define DAC_STATUS_DAC_BUSY_Msk \
  (0x80UL) /*!< DAC STATUS: DAC_BUSY (Bitfield-Mask: 0x01)                  */

/* ---------------------------------  DAC_IRQ_ENB  -------------------------------- */
#define DAC_IRQ_ENB_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC IRQ_ENB: FIFO_EMPTY (Bit 0)                             */
#define DAC_IRQ_ENB_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC IRQ_ENB: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_ENB_FIFO_FULL_Pos \
  (1UL) /*!< DAC IRQ_ENB: FIFO_FULL (Bit 1)                              */
#define DAC_IRQ_ENB_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC IRQ_ENB: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define DAC_IRQ_ENB_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC IRQ_ENB: FIFO_OFLOW (Bit 2)                             */
#define DAC_IRQ_ENB_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC IRQ_ENB: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_ENB_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC IRQ_ENB: FIFO_UFLOW (Bit 3)                             */
#define DAC_IRQ_ENB_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC IRQ_ENB: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_ENB_DAC_DONE_Pos \
  (4UL) /*!< DAC IRQ_ENB: DAC_DONE (Bit 4)                               */
#define DAC_IRQ_ENB_DAC_DONE_Msk \
  (0x10UL) /*!< DAC IRQ_ENB: DAC_DONE (Bitfield-Mask: 0x01)                 */
#define DAC_IRQ_ENB_TRIG_ERROR_Pos \
  (5UL) /*!< DAC IRQ_ENB: TRIG_ERROR (Bit 5)                             */
#define DAC_IRQ_ENB_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC IRQ_ENB: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_ENB_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC IRQ_ENB: FIFO_DEPTH_TRIG (Bit 6)                        */
#define DAC_IRQ_ENB_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC IRQ_ENB: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  DAC_IRQ_RAW  -------------------------------- */
#define DAC_IRQ_RAW_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC IRQ_RAW: FIFO_EMPTY (Bit 0)                             */
#define DAC_IRQ_RAW_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC IRQ_RAW: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_RAW_FIFO_FULL_Pos \
  (1UL) /*!< DAC IRQ_RAW: FIFO_FULL (Bit 1)                              */
#define DAC_IRQ_RAW_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC IRQ_RAW: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define DAC_IRQ_RAW_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC IRQ_RAW: FIFO_OFLOW (Bit 2)                             */
#define DAC_IRQ_RAW_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC IRQ_RAW: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_RAW_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC IRQ_RAW: FIFO_UFLOW (Bit 3)                             */
#define DAC_IRQ_RAW_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC IRQ_RAW: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_RAW_DAC_DONE_Pos \
  (4UL) /*!< DAC IRQ_RAW: DAC_DONE (Bit 4)                               */
#define DAC_IRQ_RAW_DAC_DONE_Msk \
  (0x10UL) /*!< DAC IRQ_RAW: DAC_DONE (Bitfield-Mask: 0x01)                 */
#define DAC_IRQ_RAW_TRIG_ERROR_Pos \
  (5UL) /*!< DAC IRQ_RAW: TRIG_ERROR (Bit 5)                             */
#define DAC_IRQ_RAW_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC IRQ_RAW: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_RAW_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC IRQ_RAW: FIFO_DEPTH_TRIG (Bit 6)                        */
#define DAC_IRQ_RAW_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC IRQ_RAW: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  DAC_IRQ_END  -------------------------------- */
#define DAC_IRQ_END_FIFO_EMPTY_Pos \
  (0UL) /*!< DAC IRQ_END: FIFO_EMPTY (Bit 0)                             */
#define DAC_IRQ_END_FIFO_EMPTY_Msk \
  (0x1UL) /*!< DAC IRQ_END: FIFO_EMPTY (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_END_FIFO_FULL_Pos \
  (1UL) /*!< DAC IRQ_END: FIFO_FULL (Bit 1)                              */
#define DAC_IRQ_END_FIFO_FULL_Msk \
  (0x2UL) /*!< DAC IRQ_END: FIFO_FULL (Bitfield-Mask: 0x01)                */
#define DAC_IRQ_END_FIFO_OFLOW_Pos \
  (2UL) /*!< DAC IRQ_END: FIFO_OFLOW (Bit 2)                             */
#define DAC_IRQ_END_FIFO_OFLOW_Msk \
  (0x4UL) /*!< DAC IRQ_END: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_END_FIFO_UFLOW_Pos \
  (3UL) /*!< DAC IRQ_END: FIFO_UFLOW (Bit 3)                             */
#define DAC_IRQ_END_FIFO_UFLOW_Msk \
  (0x8UL) /*!< DAC IRQ_END: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_END_DAC_DONE_Pos \
  (4UL) /*!< DAC IRQ_END: DAC_DONE (Bit 4)                               */
#define DAC_IRQ_END_DAC_DONE_Msk \
  (0x10UL) /*!< DAC IRQ_END: DAC_DONE (Bitfield-Mask: 0x01)                 */
#define DAC_IRQ_END_TRIG_ERROR_Pos \
  (5UL) /*!< DAC IRQ_END: TRIG_ERROR (Bit 5)                             */
#define DAC_IRQ_END_TRIG_ERROR_Msk \
  (0x20UL) /*!< DAC IRQ_END: TRIG_ERROR (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_END_FIFO_DEPTH_TRIG_Pos \
  (6UL) /*!< DAC IRQ_END: FIFO_DEPTH_TRIG (Bit 6)                        */
#define DAC_IRQ_END_FIFO_DEPTH_TRIG_Msk \
  (0x40UL) /*!< DAC IRQ_END: FIFO_DEPTH_TRIG (Bitfield-Mask: 0x01)          */

/* ---------------------------------  DAC_IRQ_CLR  -------------------------------- */
#define DAC_IRQ_CLR_FIFO_OFLOW_Pos \
  (0UL) /*!< DAC IRQ_CLR: FIFO_OFLOW (Bit 0)                             */
#define DAC_IRQ_CLR_FIFO_OFLOW_Msk \
  (0x1UL) /*!< DAC IRQ_CLR: FIFO_OFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_CLR_FIFO_UFLOW_Pos \
  (1UL) /*!< DAC IRQ_CLR: FIFO_UFLOW (Bit 1)                             */
#define DAC_IRQ_CLR_FIFO_UFLOW_Msk \
  (0x2UL) /*!< DAC IRQ_CLR: FIFO_UFLOW (Bitfield-Mask: 0x01)               */
#define DAC_IRQ_CLR_DAC_DONE_Pos \
  (2UL) /*!< DAC IRQ_CLR: DAC_DONE (Bit 2)                               */
#define DAC_IRQ_CLR_DAC_DONE_Msk \
  (0x4UL) /*!< DAC IRQ_CLR: DAC_DONE (Bitfield-Mask: 0x01)                 */
#define DAC_IRQ_CLR_TRIG_ERROR_Pos \
  (3UL) /*!< DAC IRQ_CLR: TRIG_ERROR (Bit 3)                             */
#define DAC_IRQ_CLR_TRIG_ERROR_Msk \
  (0x8UL) /*!< DAC IRQ_CLR: TRIG_ERROR (Bitfield-Mask: 0x01)               */

/* ------------------------------  DAC_TXFIFOIRQTRG  ------------------------------ */
#define DAC_TXFIFOIRQTRG_LEVEL_Pos \
  (0UL) /*!< DAC TXFIFOIRQTRG: LEVEL (Bit 0)                             */
#define DAC_TXFIFOIRQTRG_LEVEL_Msk \
  (0x1fUL) /*!< DAC TXFIFOIRQTRG: LEVEL (Bitfield-Mask: 0x1f)               */

/* --------------------------------  DAC_FIFO_CLR  -------------------------------- */
#define DAC_FIFO_CLR_FIFO_CLR_Pos \
  (0UL) /*!< DAC FIFO_CLR: FIFO_CLR (Bit 0)                              */
#define DAC_FIFO_CLR_FIFO_CLR_Msk \
  (0x1UL) /*!< DAC FIFO_CLR: FIFO_CLR (Bitfield-Mask: 0x01)                */

/* ================================================================================ */
/* ================        struct 'IOCONFIG' Position & Mask       ================ */
/* ================================================================================ */

/* -------------------------------  IOCONFIG_PORT  ------------------------------- */
#define IOCONFIG_PORT_FLTTYPE_Pos \
  (0UL) /*!< IOCONFIG PORT: FLTTYPE (Bit 0)                             */
#define IOCONFIG_PORT_FLTTYPE_Msk \
  (0x7UL) /*!< IOCONFIG PORT: FLTTYPE (Bitfield-Mask: 0x07)               */
#define IOCONFIG_PORT_FLTCLK_Pos \
  (3UL) /*!< IOCONFIG PORT: FLTCLK (Bit 3)                              */
#define IOCONFIG_PORT_FLTCLK_Msk \
  (0x38UL) /*!< IOCONFIG PORT: FLTCLK (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORT_INVINP_Pos \
  (6UL) /*!< IOCONFIG PORT: INVINP (Bit 6)                              */
#define IOCONFIG_PORT_INVINP_Msk \
  (0x40UL) /*!< IOCONFIG PORT: INVINP (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORT_IEWO_Pos \
  (7UL) /*!< IOCONFIG PORT: IEWO (Bit 7)                                */
#define IOCONFIG_PORT_IEWO_Msk \
  (0x80UL) /*!< IOCONFIG PORT: IEWO (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORT_OPENDRN_Pos \
  (8UL) /*!< IOCONFIG PORT: OPENDRN (Bit 8)                             */
#define IOCONFIG_PORT_OPENDRN_Msk \
  (0x100UL) /*!< IOCONFIG PORT: OPENDRN (Bitfield-Mask: 0x01)               */
#define IOCONFIG_PORT_INVOUT_Pos \
  (9UL) /*!< IOCONFIG PORT: INVOUT (Bit 9)                              */
#define IOCONFIG_PORT_INVOUT_Msk \
  (0x200UL) /*!< IOCONFIG PORT: INVOUT (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORT_PLEVEL_Pos \
  (10UL) /*!< IOCONFIG PORT: PLEVEL (Bit 10)                             */
#define IOCONFIG_PORT_PLEVEL_Msk \
  (0x400UL) /*!< IOCONFIG PORT: PLEVEL (Bitfield-Mask: 0x01)                */
#define IOCONFIG_PORT_PEN_Pos \
  (11UL) /*!< IOCONFIG PORT: PEN (Bit 11)                                */
#define IOCONFIG_PORT_PEN_Msk \
  (0x800UL) /*!< IOCONFIG PORT: PEN (Bitfield-Mask: 0x01)                   */
#define IOCONFIG_PORT_PWOA_Pos \
  (12UL) /*!< IOCONFIG PORT: PWOA (Bit 12)                               */
#define IOCONFIG_PORT_PWOA_Msk \
  (0x1000UL) /*!< IOCONFIG PORT: PWOA (Bitfield-Mask: 0x01)                  */
#define IOCONFIG_PORT_FUNSEL_Pos \
  (13UL) /*!< IOCONFIG PORT: FUNSEL (Bit 13)                             */
#define IOCONFIG_PORT_FUNSEL_Msk \
  (0xe000UL) /*!< IOCONFIG PORT: FUNSEL (Bitfield-Mask: 0x07)                */
#define IOCONFIG_PORT_IODIS_Pos \
  (16UL) /*!< IOCONFIG PORT: IODIS (Bit 16)                              */
#define IOCONFIG_PORT_IODIS_Msk \
  (0x10000UL) /*!< IOCONFIG PORT: IODIS (Bitfield-Mask: 0x01)                 */
// end hand edit

/** @} */ /* End of group Device_Peripheral_Registers */
/** @} */ /* End of group va416xx */
/** @} */ /* End of group VORAGO TECHNOLOGIES */

#ifdef __cplusplus
}
#endif

#endif /* va416xx_H */
