d set $lm2m0p0 1 4014000000000000
d set $lm4m0p0 1 4014000000000000
d set $lm6m0p0 1 4014000000000000
d set $lm8m0p0 1 4014000000000000
d set $lm2m0p1 1 4014000000000000
d set $lm4m0p1 1 4014000000000000
d set $lm6m0p1 1 4014000000000000
d set $lm8m0p1 1 4014000000000000
d set $lm2m0p2 1 4014000000000000
d set $lm4m0p2 1 4014000000000000
d set $lm6m0p2 1 4014000000000000
d set $lm8m0p2 1 4014000000000000
d set $lm2m0p3 1 4014000000000000
d set $lm4m0p3 1 4014000000000000
d set $lm6m0p3 1 4014000000000000
d set $lm8m0p3 1 4014000000000000
d set $lm2m1p0 1 4014000000000000
d set $lm4m1p0 1 4014000000000000
d set $lm6m1p0 1 4014000000000000
d set $lm8m1p0 1 4014000000000000
d set $lm2m1p1 1 4014000000000000
d set $lm4m1p1 1 4014000000000000
d set $lm6m1p1 1 4014000000000000
d set $lm8m1p1 1 4014000000000000
d set $lm2m1p2 1 4014000000000000
d set $lm4m1p2 1 4014000000000000
d set $lm6m1p2 1 4014000000000000
d set $lm8m1p2 1 4014000000000000
d set $lm2m1p3 1 4014000000000000
d set $lm4m1p3 1 4014000000000000
d set $lm6m1p3 1 4014000000000000
d set $lm8m1p3 1 4014000000000000
d set $lm2m2p0 1 4014000000000000
d set $lm4m2p0 1 4014000000000000
d set $lm6m2p0 1 4014000000000000
d set $lm8m2p0 1 4014000000000000
d set $lm2m2p1 1 4014000000000000
d set $lm4m2p1 1 4014000000000000
d set $lm6m2p1 1 4014000000000000
d set $lm8m2p1 1 4014000000000000
d set $lm2m2p2 1 4014000000000000
d set $lm4m2p2 1 4014000000000000
d set $lm6m2p2 1 4014000000000000
d set $lm8m2p2 1 4014000000000000
d set $lm2m2p3 1 4014000000000000
d set $lm4m2p3 1 4014000000000000
d set $lm6m2p3 1 4014000000000000
d set $lm8m2p3 1 4014000000000000
d set $lm2m3p0 1 4014000000000000
d set $lm4m3p0 1 4014000000000000
d set $lm6m3p0 1 4014000000000000
d set $lm8m3p0 1 4014000000000000
d set $lm2m3p1 1 4014000000000000
d set $lm4m3p1 1 4014000000000000
d set $lm6m3p1 1 4014000000000000
d set $lm8m3p1 1 4014000000000000
d set $lm2m3p2 1 4014000000000000
d set $lm4m3p2 1 4014000000000000
d set $lm6m3p2 1 4014000000000000
d set $lm8m3p2 1 4014000000000000
d set $lm2m3p3 1 4014000000000000
d set $lm4m3p3 1 4014000000000000
d set $lm6m3p3 1 4014000000000000
d set $lm8m3p3 1 4014000000000000
d set $lm2m4p0 1 4014000000000000
d set $lm4m4p0 1 4014000000000000
d set $lm6m4p0 1 4014000000000000
d set $lm8m4p0 1 4014000000000000
d set $lm2m4p1 1 4014000000000000
d set $lm4m4p1 1 4014000000000000
d set $lm6m4p1 1 4014000000000000
d set $lm8m4p1 1 4014000000000000
d set $lm2m4p2 1 4014000000000000
d set $lm4m4p2 1 4014000000000000
d set $lm6m4p2 1 4014000000000000
d set $lm8m4p2 1 4014000000000000
d set $lm2m4p3 1 4014000000000000
d set $lm4m4p3 1 4014000000000000
d set $lm6m4p3 1 4014000000000000
d set $lm8m4p3 1 4014000000000000
d set $lm2m5p0 1 4014000000000000
d set $lm4m5p0 1 4014000000000000
d set $lm6m5p0 1 4014000000000000
d set $lm8m5p0 1 4014000000000000
d set $lm2m5p1 1 4014000000000000
d set $lm4m5p1 1 4014000000000000
d set $lm6m5p1 1 4014000000000000
d set $lm8m5p1 1 4014000000000000
d set $lm2m5p2 1 4014000000000000
d set $lm4m5p2 1 4014000000000000
d set $lm6m5p2 1 4014000000000000
d set $lm8m5p2 1 4014000000000000
d set $lm2m5p3 1 4014000000000000
d set $lm4m5p3 1 4014000000000000
d set $lm6m5p3 1 4014000000000000
d set $lm8m5p3 1 4014000000000000
d set $lm2m6p0 1 4014000000000000
d set $lm4m6p0 1 4014000000000000
d set $lm6m6p0 1 4014000000000000
d set $lm8m6p0 1 4014000000000000
d set $lm2m6p1 1 4014000000000000
d set $lm4m6p1 1 4014000000000000
d set $lm6m6p1 1 4014000000000000
d set $lm8m6p1 1 4014000000000000
d set $lm2m6p2 1 4014000000000000
d set $lm4m6p2 1 4014000000000000
d set $lm6m6p2 1 4014000000000000
d set $lm8m6p2 1 4014000000000000
d set $lm2m6p3 1 4014000000000000
d set $lm4m6p3 1 4014000000000000
d set $lm6m6p3 1 4014000000000000
d set $lm8m6p3 1 4014000000000000
d set $lm2m7p0 1 4014000000000000
d set $lm4m7p0 1 4014000000000000
d set $lm6m7p0 1 4014000000000000
d set $lm8m7p0 1 4014000000000000
d set $lm2m7p1 1 4014000000000000
d set $lm4m7p1 1 4014000000000000
d set $lm6m7p1 1 4014000000000000
d set $lm8m7p1 1 4014000000000000
d set $lm2m7p2 1 4014000000000000
d set $lm4m7p2 1 4014000000000000
d set $lm6m7p2 1 4014000000000000
d set $lm8m7p2 1 4014000000000000
d set $lm2m7p3 1 4014000000000000
d set $lm4m7p3 1 4014000000000000
d set $lm6m7p3 1 4014000000000000
d set $lm8m7p3 1 4014000000000000
d set $lm2m8p0 1 4014000000000000
d set $lm4m8p0 1 4014000000000000
d set $lm6m8p0 1 4014000000000000
d set $lm8m8p0 1 4014000000000000
d set $lm2m8p1 1 4014000000000000
d set $lm4m8p1 1 4014000000000000
d set $lm6m8p1 1 4014000000000000
d set $lm8m8p1 1 4014000000000000
d set $lm2m8p2 1 4014000000000000
d set $lm4m8p2 1 4014000000000000
d set $lm6m8p2 1 4014000000000000
d set $lm8m8p2 1 4014000000000000
d set $lm2m8p3 1 4014000000000000
d set $lm4m8p3 1 4014000000000000
d set $lm6m8p3 1 4014000000000000
d set $lm8m8p3 1 4014000000000000
d set $lm2m9p0 1 4014000000000000
d set $lm4m9p0 1 4014000000000000
d set $lm6m9p0 1 4014000000000000
d set $lm8m9p0 1 4014000000000000
d set $lm2m9p1 1 4014000000000000
d set $lm4m9p1 1 4014000000000000
d set $lm6m9p1 1 4014000000000000
d set $lm8m9p1 1 4014000000000000
d set $lm2m9p2 1 4014000000000000
d set $lm4m9p2 1 4014000000000000
d set $lm6m9p2 1 4014000000000000
d set $lm8m9p2 1 4014000000000000
d set $lm2m9p3 1 4014000000000000
d set $lm4m9p3 1 4014000000000000
d set $lm6m9p3 1 4014000000000000
d set $lm8m9p3 1 4014000000000000
d set $lm2m10p0 1 4014000000000000
d set $lm4m10p0 1 4014000000000000
d set $lm6m10p0 1 4014000000000000
d set $lm8m10p0 1 4014000000000000
d set $lm2m10p1 1 4014000000000000
d set $lm4m10p1 1 4014000000000000
d set $lm6m10p1 1 4014000000000000
d set $lm8m10p1 1 4014000000000000
d set $lm2m10p2 1 4014000000000000
d set $lm4m10p2 1 4014000000000000
d set $lm6m10p2 1 4014000000000000
d set $lm8m10p2 1 4014000000000000
d set $lm2m10p3 1 4014000000000000
d set $lm4m10p3 1 4014000000000000
d set $lm6m10p3 1 4014000000000000
d set $lm8m10p3 1 4014000000000000
d set $lm2m11p0 1 4014000000000000
d set $lm4m11p0 1 4014000000000000
d set $lm6m11p0 1 4014000000000000
d set $lm8m11p0 1 4014000000000000
d set $lm2m11p1 1 4014000000000000
d set $lm4m11p1 1 4014000000000000
d set $lm6m11p1 1 4014000000000000
d set $lm8m11p1 1 4014000000000000
d set $lm2m11p2 1 4014000000000000
d set $lm4m11p2 1 4014000000000000
d set $lm6m11p2 1 4014000000000000
d set $lm8m11p2 1 4014000000000000
d set $lm2m11p3 1 4014000000000000
d set $lm4m11p3 1 4014000000000000
d set $lm6m11p3 1 4014000000000000
d set $lm8m11p3 1 4014000000000000
d set $lm2m12p0 1 4014000000000000
d set $lm4m12p0 1 4014000000000000
d set $lm6m12p0 1 4014000000000000
d set $lm8m12p0 1 4014000000000000
d set $lm2m12p1 1 4014000000000000
d set $lm4m12p1 1 4014000000000000
d set $lm6m12p1 1 4014000000000000
d set $lm8m12p1 1 4014000000000000
d set $lm2m12p2 1 4014000000000000
d set $lm4m12p2 1 4014000000000000
d set $lm6m12p2 1 4014000000000000
d set $lm8m12p2 1 4014000000000000
d set $lm2m12p3 1 4014000000000000
d set $lm4m12p3 1 4014000000000000
d set $lm6m12p3 1 4014000000000000
d set $lm8m12p3 1 4014000000000000
d set $lm2m13p0 1 4014000000000000
d set $lm4m13p0 1 4014000000000000
d set $lm6m13p0 1 4014000000000000
d set $lm8m13p0 1 4014000000000000
d set $lm2m13p1 1 4014000000000000
d set $lm4m13p1 1 4014000000000000
d set $lm6m13p1 1 4014000000000000
d set $lm8m13p1 1 4014000000000000
d set $lm2m13p2 1 4014000000000000
d set $lm4m13p2 1 4014000000000000
d set $lm6m13p2 1 4014000000000000
d set $lm8m13p2 1 4014000000000000
d set $lm2m13p3 1 4014000000000000
d set $lm4m13p3 1 4014000000000000
d set $lm6m13p3 1 4014000000000000
d set $lm8m13p3 1 4014000000000000
d set $lm2m14p0 1 4014000000000000
d set $lm4m14p0 1 4014000000000000
d set $lm6m14p0 1 4014000000000000
d set $lm8m14p0 1 4014000000000000
d set $lm2m14p1 1 4014000000000000
d set $lm4m14p1 1 4014000000000000
d set $lm6m14p1 1 4014000000000000
d set $lm8m14p1 1 4014000000000000
d set $lm2m14p2 1 4014000000000000
d set $lm4m14p2 1 4014000000000000
d set $lm6m14p2 1 4014000000000000
d set $lm8m14p2 1 4014000000000000
d set $lm2m14p3 1 4014000000000000
d set $lm4m14p3 1 4014000000000000
d set $lm6m14p3 1 4014000000000000
d set $lm8m14p3 1 4014000000000000
d set $lm2m15p0 1 4014000000000000
d set $lm4m15p0 1 4014000000000000
d set $lm6m15p0 1 4014000000000000
d set $lm8m15p0 1 4014000000000000
d set $lm2m15p1 1 4014000000000000
d set $lm4m15p1 1 4014000000000000
d set $lm6m15p1 1 4014000000000000
d set $lm8m15p1 1 4014000000000000
d set $lm2m15p2 1 4014000000000000
d set $lm4m15p2 1 4014000000000000
d set $lm6m15p2 1 4014000000000000
d set $lm8m15p2 1 4014000000000000
d set $lm2m15p3 1 4014000000000000
d set $lm4m15p3 1 4014000000000000
d set $lm6m15p3 1 4014000000000000
d set $lm8m15p3 1 4014000000000000

#d getd $lr32n0c0b0 1
#d getd $lr34n0c0b0 1
#d getd $lr36n0c0b0 1
#d getd $lr38n0c0b0 1

### i == 0 || i == L || j == 0 || j == L　の時は、そのまま保存する
### 一回目は、0~8までをln0v ~ ln8vに保存する。
#ipassa $lm0v $ln0v
#ipassa $lm2v $ln2v
#ipassa $lm4v $ln4v
#ipassa $lm6v $ln6v
#ipassa $lm8v $ln8v

### ラプラス方程式の加算部分の実装
### 一回目 ###
## lm14~20
dpassa $lm2v $ln2v
nop
nop
dvadd $ln2 $lm12 $lr14
dvadd $lm16 $mauf $lr14
dvadd $lm26 $mauf $lr14
nop

### 1/4倍
imm ui"0x3fd00000" $n12
nop
nop
dvmulu $lr14 $ln12 $nowrite
dvfmad $lr14 $ln12 $mauf $lm14
nop
nop


dvadd $ln4 $lm14 $lr16
dvadd $lm18 $mauf $lr16
dvadd $lm28 $mauf $lr16
nop
nop


### 1/4倍
dvmulu $lr16 $ln12 $nowrite
dvfmad $lr16 $ln12 $mauf $lm16
nop
nop


dvadd $ln6 $lm16 $lr18
dvadd $lm20 $mauf $lr18
dvadd $lm30 $mauf $lr18
nop
nop

### 1/4倍
dvmulu $lr18 $ln12 $nowrite
dvfmad $lr18 $ln12 $mauf $lm18
nop
nop


dvadd $ln8 $lm18 $lr20
dvadd $lm22 $mauf $lr20
dvadd $lm32 $mauf $lr20
nop
nop


### 1/4倍
dvmulu $lr20 $ln12 $nowrite
dvfmad $lr20 $ln12 $mauf $lm20
nop
nop

#d getd $lm14n0c0b0m0p0 1
#d getd $lm16n0c0b0m0p0 1
#d getd $lm18n0c0b0m0p0 1
#d getd $lm20n0c0b0m0p0 1


###################################################

## lm26~28
dpassa $lm14v $ln14v
nop
nop
dvadd $ln14 $lm24 $lr26
dvadd $lm28 $mauf $lr26
dvadd $lm38 $mauf $lr26
nop
nop

### 1/4倍
dvmulu $lr26 $ln12 $nowrite
dvfmad $lr26 $ln12 $mauf $lm26
nop
nop


dvadd $ln16 $lm26 $lr28
dvadd $lm30 $mauf $lr28
dvadd $lm40 $mauf $lr28
nop
nop


### 1/4倍
dvmulu $lr28 $ln12 $nowrite
dvfmad $lr28 $ln12 $mauf $lm28
nop
nop


dvadd $ln18 $lm28 $lr30
dvadd $lm32 $mauf $lr30
dvadd $lm42 $mauf $lr30
nop
nop

### 1/4倍
dvmulu $lr30 $ln12 $nowrite
dvfmad $lr30 $ln12 $mauf $lm30
nop
nop


dvadd $ln20 $lm30 $lr32
dvadd $lm34 $mauf $lr32
dvadd $lm44 $mauf $lr32
nop
nop


### 1/4倍
dvmulu $lr32 $ln12 $nowrite
dvfmad $lr32 $ln12 $mauf $lm32
nop
nop

#d getd $lm26n0c0b0m0p0 1
#d getd $lm28n0c0b0m0p0 1
#d getd $lm30n0c0b0m0p0 1
#d getd $lm32n0c0b0m0p0 1

###################################################

## lm38~44
dpassa $lm26v $ln26v
nop
nop
dvadd $ln26 $lm36 $lr38
dvadd $lm40 $mauf $lr38
dvadd $lm50 $mauf $lr38
nop
nop

### 1/4倍
dvmulu $lr38 $ln12 $nowrite
dvfmad $lr38 $ln12 $mauf $lm38
nop
nop


dvadd $ln28 $lm38 $lr40
dvadd $lm42 $mauf $lr40
dvadd $lm52 $mauf $lr40
nop
nop


### 1/4倍
dvmulu $lr40 $ln12 $nowrite
dvfmad $lr40 $ln12 $mauf $lm40
nop
nop


dvadd $ln30 $lm40 $lr42
dvadd $lm44 $mauf $lr42
dvadd $lm54 $mauf $lr42
nop
nop

### 1/4倍
dvmulu $lr42 $ln12 $nowrite
dvfmad $lr42 $ln12 $mauf $lm42
nop
nop


dvadd $ln32 $lm42 $lr44
dvadd $lm46 $mauf $lr44
dvadd $lm56 $mauf $lr44
nop
nop


### 1/4倍
dvmulu $lr44 $ln12 $nowrite
dvfmad $lr44 $ln12 $mauf $lm44
nop
nop

#d getd $lm38n0c0b0m0p0 1
#d getd $lm40n0c0b0m0p0 1
#d getd $lm42n0c0b0m0p0 1
#d getd $lm44n0c0b0m0p0 1

###################################################

## lm50~52
dpassa $lm38v $ln38v
nop
nop
dvadd $ln38 $lm48 $lr50
dvadd $lm52 $mauf $lr50
dvadd $lm62 $mauf $lr50
nop
nop

### 1/4倍
dvmulu $lr50 $ln12 $nowrite
dvfmad $lr50 $ln12 $mauf $lm50
nop
nop


dvadd $ln40 $lm50 $lr52
dvadd $lm54 $mauf $lr52
dvadd $lm64 $mauf $lr52
nop
nop


### 1/4倍
dvmulu $lr52 $ln12 $nowrite
dvfmad $lr52 $ln12 $mauf $lm52
nop
nop


dvadd $ln42 $lm52 $lr54
dvadd $lm56 $mauf $lr54
dvadd $lm66 $mauf $lr54
nop
nop

### 1/4倍
dvmulu $lr54 $ln12 $nowrite
dvfmad $lr54 $ln12 $mauf $lm54
nop
nop


dvadd $ln44 $lm54 $lr56
dvadd $lm58 $mauf $lr56
dvadd $lm68 $mauf $lr56
nop
nop


### 1/4倍
dvmulu $lr56 $ln12 $nowrite
dvfmad $lr56 $ln12 $mauf $lm56
nop
nop

#d getd $lm50n0c0b0m0p0 1
#d getd $lm52n0c0b0m0p0 1
#d getd $lm54n0c0b0m0p0 1
#d getd $lm56n0c0b0m0p0 1

###################################################
### 二回目 ###

## lm14~20
dvadd $ln2 $lm12 $lr14
dvadd $lm16 $mauf $lr14
dvadd $lm26 $mauf $lr14
nop
nop

### 1/4倍
dvmulu $lr14 $ln12 $nowrite
dvfmad $lr14 $ln12 $mauf $lm14
nop
nop


dvadd $ln4 $lm14 $lr16
dvadd $lm18 $mauf $lr16
dvadd $lm28 $mauf $lr16
nop
nop


### 1/4倍
dvmulu $lr16 $ln12 $nowrite
dvfmad $lr16 $ln12 $mauf $lm16
nop
nop


dvadd $ln6 $lm16 $lr18
dvadd $lm20 $mauf $lr18
dvadd $lm30 $mauf $lr18
nop
nop

### 1/4倍
dvmulu $lr18 $ln12 $nowrite
dvfmad $lr18 $ln12 $mauf $lm18
nop
nop


dvadd $ln8 $lm18 $lr20
dvadd $lm22 $mauf $lr20
dvadd $lm32 $mauf $lr20
nop
nop


### 1/4倍
dvmulu $lr20 $ln12 $nowrite
dvfmad $lr20 $ln12 $mauf $lm20
nop
nop

#d getd $lm14n0c0b0m0p0 1
#d getd $lm16n0c0b0m0p0 1
#d getd $lm18n0c0b0m0p0 1
#d getd $lm20n0c0b0m0p0 1

###################################################

## lm26~28
dpassa $lm14v $ln14v
nop
nop
dvadd $ln14 $lm24 $lr26
dvadd $lm28 $mauf $lr26
dvadd $lm38 $mauf $lr26
nop
nop

### 1/4倍
dvmulu $lr26 $ln12 $nowrite
dvfmad $lr26 $ln12 $mauf $lm26
nop
nop


dvadd $ln16 $lm26 $lr28
dvadd $lm30 $mauf $lr28
dvadd $lm40 $mauf $lr28
nop
nop


### 1/4倍
dvmulu $lr28 $ln12 $nowrite
dvfmad $lr28 $ln12 $mauf $lm28
nop
nop


dvadd $ln18 $lm28 $lr30
dvadd $lm32 $mauf $lr30
dvadd $lm42 $mauf $lr30
nop
nop

### 1/4倍
dvmulu $lr30 $ln12 $nowrite
dvfmad $lr30 $ln12 $mauf $lm30
nop
nop


dvadd $ln20 $lm30 $lr32
dvadd $lm34 $mauf $lr32
dvadd $lm44 $mauf $lr32
nop
nop


### 1/4倍
dvmulu $lr32 $ln12 $nowrite
dvfmad $lr32 $ln12 $mauf $lm32
nop
nop

#d getd $lm26n0c0b0m0p0 1
#d getd $lm28n0c0b0m0p0 1
#d getd $lm30n0c0b0m0p0 1
#d getd $lm32n0c0b0m0p0 1

###################################################

## lm38~44
dpassa $lm26v $ln26v
nop
nop
dvadd $ln26 $lm36 $lr38
dvadd $lm40 $mauf $lr38
dvadd $lm50 $mauf $lr38
nop
nop

### 1/4倍
dvmulu $lr38 $ln12 $nowrite
dvfmad $lr38 $ln12 $mauf $lm38
nop
nop


dvadd $ln28 $lm38 $lr40
dvadd $lm42 $mauf $lr40
dvadd $lm52 $mauf $lr40
nop
nop


### 1/4倍
dvmulu $lr40 $ln12 $nowrite
dvfmad $lr40 $ln12 $mauf $lm40
nop
nop


dvadd $ln30 $lm40 $lr42
dvadd $lm44 $mauf $lr42
dvadd $lm54 $mauf $lr42
nop
nop

### 1/4倍
dvmulu $lr42 $ln12 $nowrite
dvfmad $lr42 $ln12 $mauf $lm42
nop
nop


dvadd $ln32 $lm42 $lr44
dvadd $lm46 $mauf $lr44
dvadd $lm56 $mauf $lr44
nop
nop


### 1/4倍
dvmulu $lr44 $ln12 $nowrite
dvfmad $lr44 $ln12 $mauf $lm44
nop
nop

#d getd $lm38n0c0b0m0p0 1
#d getd $lm40n0c0b0m0p0 1
#d getd $lm42n0c0b0m0p0 1
#d getd $lm44n0c0b0m0p0 1

###################################################

## lm50~52
dpassa $lm38v $ln38v
nop
nop
dvadd $ln38 $lm48 $lr50
dvadd $lm52 $mauf $lr50
dvadd $lm62 $mauf $lr50
nop
nop

### 1/4倍
dvmulu $lr50 $ln12 $nowrite
dvfmad $lr50 $ln12 $mauf $lm50
nop
nop


dvadd $ln40 $lm50 $lr52
dvadd $lm54 $mauf $lr52
dvadd $lm64 $mauf $lr52
nop
nop


### 1/4倍
dvmulu $lr52 $ln12 $nowrite
dvfmad $lr52 $ln12 $mauf $lm52
nop
nop


dvadd $ln42 $lm52 $lr54
dvadd $lm56 $mauf $lr54
dvadd $lm66 $mauf $lr54
nop
nop

### 1/4倍
dvmulu $lr54 $ln12 $nowrite
dvfmad $lr54 $ln12 $mauf $lm54
nop
nop


dvadd $ln44 $lm54 $lr56
dvadd $lm58 $mauf $lr56
dvadd $lm68 $mauf $lr56
nop
nop


### 1/4倍
dvmulu $lr56 $ln12 $nowrite
dvfmad $lr56 $ln12 $mauf $lm56
nop
nop

#d getd $lm50n0c0b0m0p0 1
#d getd $lm52n0c0b0m0p0 1
#d getd $lm54n0c0b0m0p0 1
#d getd $lm56n0c0b0m0p0 1

###################################################

d set $lr32m0p0 1 0000000000000100 #PEID=0000000000000000 (UP=0000000000000100)
d set $lr34m0p0 1 0000000000000008 #PEID=0000000000000000 (DOWN=0000000000000008)
d set $lr36m0p0 1 0000000000000001 #PEID=0000000000000000 (RIGHT=0000000000000001)
d set $lr38m0p0 1 0000000000000100 #PEID=0000000000000000 (LEFT=0000000000000100)

d set $lr32m0p1 1 0000000000000100 #PEID=0000000000000001 (UP=0000000000000100)
d set $lr34m0p1 1 0000000000000009 #PEID=0000000000000001 (DOWN=0000000000000009)
d set $lr36m0p1 1 0000000000000002 #PEID=0000000000000001 (RIGHT=0000000000000002)
d set $lr38m0p1 1 0000000000000000 #PEID=0000000000000001 (LEFT=0000000000000000)

d set $lr32m0p2 1 0000000000000100 #PEID=0000000000000002 (UP=0000000000000100)
d set $lr34m0p2 1 000000000000000A #PEID=0000000000000002 (DOWN=000000000000000A)
d set $lr36m0p2 1 0000000000000003 #PEID=0000000000000002 (RIGHT=0000000000000003)
d set $lr38m0p2 1 0000000000000001 #PEID=0000000000000002 (LEFT=0000000000000001)

d set $lr32m0p3 1 0000000000000100 #PEID=0000000000000003 (UP=0000000000000100)
d set $lr34m0p3 1 000000000000000B #PEID=0000000000000003 (DOWN=000000000000000B)
d set $lr36m0p3 1 0000000000000004 #PEID=0000000000000003 (RIGHT=0000000000000004)
d set $lr38m0p3 1 0000000000000002 #PEID=0000000000000003 (LEFT=0000000000000002)

d set $lr32m1p0 1 0000000000000100 #PEID=0000000000000004 (UP=0000000000000100)
d set $lr34m1p0 1 000000000000000C #PEID=0000000000000004 (DOWN=000000000000000C)
d set $lr36m1p0 1 0000000000000005 #PEID=0000000000000004 (RIGHT=0000000000000005)
d set $lr38m1p0 1 0000000000000003 #PEID=0000000000000004 (LEFT=0000000000000003)

d set $lr32m1p1 1 0000000000000100 #PEID=0000000000000005 (UP=0000000000000100)
d set $lr34m1p1 1 000000000000000D #PEID=0000000000000005 (DOWN=000000000000000D)
d set $lr36m1p1 1 0000000000000006 #PEID=0000000000000005 (RIGHT=0000000000000006)
d set $lr38m1p1 1 0000000000000004 #PEID=0000000000000005 (LEFT=0000000000000004)

d set $lr32m1p2 1 0000000000000100 #PEID=0000000000000006 (UP=0000000000000100)
d set $lr34m1p2 1 000000000000000E #PEID=0000000000000006 (DOWN=000000000000000E)
d set $lr36m1p2 1 0000000000000007 #PEID=0000000000000006 (RIGHT=0000000000000007)
d set $lr38m1p2 1 0000000000000005 #PEID=0000000000000006 (LEFT=0000000000000005)

d set $lr32m1p3 1 0000000000000100 #PEID=0000000000000007 (UP=0000000000000100)
d set $lr34m1p3 1 000000000000000F #PEID=0000000000000007 (DOWN=000000000000000F)
d set $lr36m1p3 1 0000000000000100 #PEID=0000000000000007 (RIGHT=0000000000000100)
d set $lr38m1p3 1 0000000000000006 #PEID=0000000000000007 (LEFT=0000000000000006)

d set $lr32m2p0 1 0000000000000000 #PEID=0000000000000008 (UP=0000000000000000)
d set $lr34m2p0 1 0000000000000010 #PEID=0000000000000008 (DOWN=0000000000000010)
d set $lr36m2p0 1 0000000000000009 #PEID=0000000000000008 (RIGHT=0000000000000009)
d set $lr38m2p0 1 0000000000000100 #PEID=0000000000000008 (LEFT=0000000000000100)

d set $lr32m2p1 1 0000000000000001 #PEID=0000000000000009 (UP=0000000000000001)
d set $lr34m2p1 1 0000000000000011 #PEID=0000000000000009 (DOWN=0000000000000011)
d set $lr36m2p1 1 000000000000000A #PEID=0000000000000009 (RIGHT=000000000000000A)
d set $lr38m2p1 1 0000000000000008 #PEID=0000000000000009 (LEFT=0000000000000008)

d set $lr32m2p2 1 0000000000000002 #PEID=000000000000000A (UP=0000000000000002)
d set $lr34m2p2 1 0000000000000012 #PEID=000000000000000A (DOWN=0000000000000012)
d set $lr36m2p2 1 000000000000000B #PEID=000000000000000A (RIGHT=000000000000000B)
d set $lr38m2p2 1 0000000000000009 #PEID=000000000000000A (LEFT=0000000000000009)

d set $lr32m2p3 1 0000000000000003 #PEID=000000000000000B (UP=0000000000000003)
d set $lr34m2p3 1 0000000000000013 #PEID=000000000000000B (DOWN=0000000000000013)
d set $lr36m2p3 1 000000000000000C #PEID=000000000000000B (RIGHT=000000000000000C)
d set $lr38m2p3 1 000000000000000A #PEID=000000000000000B (LEFT=000000000000000A)

d set $lr32m3p0 1 0000000000000004 #PEID=000000000000000C (UP=0000000000000004)
d set $lr34m3p0 1 0000000000000014 #PEID=000000000000000C (DOWN=0000000000000014)
d set $lr36m3p0 1 000000000000000D #PEID=000000000000000C (RIGHT=000000000000000D)
d set $lr38m3p0 1 000000000000000B #PEID=000000000000000C (LEFT=000000000000000B)

d set $lr32m3p1 1 0000000000000005 #PEID=000000000000000D (UP=0000000000000005)
d set $lr34m3p1 1 0000000000000015 #PEID=000000000000000D (DOWN=0000000000000015)
d set $lr36m3p1 1 000000000000000E #PEID=000000000000000D (RIGHT=000000000000000E)
d set $lr38m3p1 1 000000000000000C #PEID=000000000000000D (LEFT=000000000000000C)

d set $lr32m3p2 1 0000000000000006 #PEID=000000000000000E (UP=0000000000000006)
d set $lr34m3p2 1 0000000000000016 #PEID=000000000000000E (DOWN=0000000000000016)
d set $lr36m3p2 1 000000000000000F #PEID=000000000000000E (RIGHT=000000000000000F)
d set $lr38m3p2 1 000000000000000D #PEID=000000000000000E (LEFT=000000000000000D)

d set $lr32m3p3 1 0000000000000007 #PEID=000000000000000F (UP=0000000000000007)
d set $lr34m3p3 1 0000000000000017 #PEID=000000000000000F (DOWN=0000000000000017)
d set $lr36m3p3 1 0000000000000100 #PEID=000000000000000F (RIGHT=0000000000000100)
d set $lr38m3p3 1 000000000000000E #PEID=000000000000000F (LEFT=000000000000000E)

d set $lr32m4p0 1 0000000000000008 #PEID=0000000000000010 (UP=0000000000000008)
d set $lr34m4p0 1 0000000000000018 #PEID=0000000000000010 (DOWN=0000000000000018)
d set $lr36m4p0 1 0000000000000011 #PEID=0000000000000010 (RIGHT=0000000000000011)
d set $lr38m4p0 1 0000000000000100 #PEID=0000000000000010 (LEFT=0000000000000100)

d set $lr32m4p1 1 0000000000000009 #PEID=0000000000000011 (UP=0000000000000009)
d set $lr34m4p1 1 0000000000000019 #PEID=0000000000000011 (DOWN=0000000000000019)
d set $lr36m4p1 1 0000000000000012 #PEID=0000000000000011 (RIGHT=0000000000000012)
d set $lr38m4p1 1 0000000000000010 #PEID=0000000000000011 (LEFT=0000000000000010)

d set $lr32m4p2 1 000000000000000A #PEID=0000000000000012 (UP=000000000000000A)
d set $lr34m4p2 1 000000000000001A #PEID=0000000000000012 (DOWN=000000000000001A)
d set $lr36m4p2 1 0000000000000013 #PEID=0000000000000012 (RIGHT=0000000000000013)
d set $lr38m4p2 1 0000000000000011 #PEID=0000000000000012 (LEFT=0000000000000011)

d set $lr32m4p3 1 000000000000000B #PEID=0000000000000013 (UP=000000000000000B)
d set $lr34m4p3 1 000000000000001B #PEID=0000000000000013 (DOWN=000000000000001B)
d set $lr36m4p3 1 0000000000000014 #PEID=0000000000000013 (RIGHT=0000000000000014)
d set $lr38m4p3 1 0000000000000012 #PEID=0000000000000013 (LEFT=0000000000000012)

d set $lr32m5p0 1 000000000000000C #PEID=0000000000000014 (UP=000000000000000C)
d set $lr34m5p0 1 000000000000001C #PEID=0000000000000014 (DOWN=000000000000001C)
d set $lr36m5p0 1 0000000000000015 #PEID=0000000000000014 (RIGHT=0000000000000015)
d set $lr38m5p0 1 0000000000000013 #PEID=0000000000000014 (LEFT=0000000000000013)

d set $lr32m5p1 1 000000000000000D #PEID=0000000000000015 (UP=000000000000000D)
d set $lr34m5p1 1 000000000000001D #PEID=0000000000000015 (DOWN=000000000000001D)
d set $lr36m5p1 1 0000000000000016 #PEID=0000000000000015 (RIGHT=0000000000000016)
d set $lr38m5p1 1 0000000000000014 #PEID=0000000000000015 (LEFT=0000000000000014)

d set $lr32m5p2 1 000000000000000E #PEID=0000000000000016 (UP=000000000000000E)
d set $lr34m5p2 1 000000000000001E #PEID=0000000000000016 (DOWN=000000000000001E)
d set $lr36m5p2 1 0000000000000017 #PEID=0000000000000016 (RIGHT=0000000000000017)
d set $lr38m5p2 1 0000000000000015 #PEID=0000000000000016 (LEFT=0000000000000015)

d set $lr32m5p3 1 000000000000000F #PEID=0000000000000017 (UP=000000000000000F)
d set $lr34m5p3 1 000000000000001F #PEID=0000000000000017 (DOWN=000000000000001F)
d set $lr36m5p3 1 0000000000000100 #PEID=0000000000000017 (RIGHT=0000000000000100)
d set $lr38m5p3 1 0000000000000016 #PEID=0000000000000017 (LEFT=0000000000000016)

d set $lr32m6p0 1 0000000000000010 #PEID=0000000000000018 (UP=0000000000000010)
d set $lr34m6p0 1 0000000000000020 #PEID=0000000000000018 (DOWN=0000000000000020)
d set $lr36m6p0 1 0000000000000019 #PEID=0000000000000018 (RIGHT=0000000000000019)
d set $lr38m6p0 1 0000000000000100 #PEID=0000000000000018 (LEFT=0000000000000100)

d set $lr32m6p1 1 0000000000000011 #PEID=0000000000000019 (UP=0000000000000011)
d set $lr34m6p1 1 0000000000000021 #PEID=0000000000000019 (DOWN=0000000000000021)
d set $lr36m6p1 1 000000000000001A #PEID=0000000000000019 (RIGHT=000000000000001A)
d set $lr38m6p1 1 0000000000000018 #PEID=0000000000000019 (LEFT=0000000000000018)

d set $lr32m6p2 1 0000000000000012 #PEID=000000000000001A (UP=0000000000000012)
d set $lr34m6p2 1 0000000000000022 #PEID=000000000000001A (DOWN=0000000000000022)
d set $lr36m6p2 1 000000000000001B #PEID=000000000000001A (RIGHT=000000000000001B)
d set $lr38m6p2 1 0000000000000019 #PEID=000000000000001A (LEFT=0000000000000019)

d set $lr32m6p3 1 0000000000000013 #PEID=000000000000001B (UP=0000000000000013)
d set $lr34m6p3 1 0000000000000023 #PEID=000000000000001B (DOWN=0000000000000023)
d set $lr36m6p3 1 000000000000001C #PEID=000000000000001B (RIGHT=000000000000001C)
d set $lr38m6p3 1 000000000000001A #PEID=000000000000001B (LEFT=000000000000001A)

d set $lr32m7p0 1 0000000000000014 #PEID=000000000000001C (UP=0000000000000014)
d set $lr34m7p0 1 0000000000000024 #PEID=000000000000001C (DOWN=0000000000000024)
d set $lr36m7p0 1 000000000000001D #PEID=000000000000001C (RIGHT=000000000000001D)
d set $lr38m7p0 1 000000000000001B #PEID=000000000000001C (LEFT=000000000000001B)

d set $lr32m7p1 1 0000000000000015 #PEID=000000000000001D (UP=0000000000000015)
d set $lr34m7p1 1 0000000000000025 #PEID=000000000000001D (DOWN=0000000000000025)
d set $lr36m7p1 1 000000000000001E #PEID=000000000000001D (RIGHT=000000000000001E)
d set $lr38m7p1 1 000000000000001C #PEID=000000000000001D (LEFT=000000000000001C)

d set $lr32m7p2 1 0000000000000016 #PEID=000000000000001E (UP=0000000000000016)
d set $lr34m7p2 1 0000000000000026 #PEID=000000000000001E (DOWN=0000000000000026)
d set $lr36m7p2 1 000000000000001F #PEID=000000000000001E (RIGHT=000000000000001F)
d set $lr38m7p2 1 000000000000001D #PEID=000000000000001E (LEFT=000000000000001D)

d set $lr32m7p3 1 0000000000000017 #PEID=000000000000001F (UP=0000000000000017)
d set $lr34m7p3 1 0000000000000027 #PEID=000000000000001F (DOWN=0000000000000027)
d set $lr36m7p3 1 0000000000000100 #PEID=000000000000001F (RIGHT=0000000000000100)
d set $lr38m7p3 1 000000000000001E #PEID=000000000000001F (LEFT=000000000000001E)

d set $lr32m8p0 1 0000000000000018 #PEID=0000000000000020 (UP=0000000000000018)
d set $lr34m8p0 1 0000000000000028 #PEID=0000000000000020 (DOWN=0000000000000028)
d set $lr36m8p0 1 0000000000000021 #PEID=0000000000000020 (RIGHT=0000000000000021)
d set $lr38m8p0 1 0000000000000100 #PEID=0000000000000020 (LEFT=0000000000000100)

d set $lr32m8p1 1 0000000000000019 #PEID=0000000000000021 (UP=0000000000000019)
d set $lr34m8p1 1 0000000000000029 #PEID=0000000000000021 (DOWN=0000000000000029)
d set $lr36m8p1 1 0000000000000022 #PEID=0000000000000021 (RIGHT=0000000000000022)
d set $lr38m8p1 1 0000000000000020 #PEID=0000000000000021 (LEFT=0000000000000020)

d set $lr32m8p2 1 000000000000001A #PEID=0000000000000022 (UP=000000000000001A)
d set $lr34m8p2 1 000000000000002A #PEID=0000000000000022 (DOWN=000000000000002A)
d set $lr36m8p2 1 0000000000000023 #PEID=0000000000000022 (RIGHT=0000000000000023)
d set $lr38m8p2 1 0000000000000021 #PEID=0000000000000022 (LEFT=0000000000000021)

d set $lr32m8p3 1 000000000000001B #PEID=0000000000000023 (UP=000000000000001B)
d set $lr34m8p3 1 000000000000002B #PEID=0000000000000023 (DOWN=000000000000002B)
d set $lr36m8p3 1 0000000000000024 #PEID=0000000000000023 (RIGHT=0000000000000024)
d set $lr38m8p3 1 0000000000000022 #PEID=0000000000000023 (LEFT=0000000000000022)

d set $lr32m9p0 1 000000000000001C #PEID=0000000000000024 (UP=000000000000001C)
d set $lr34m9p0 1 000000000000002C #PEID=0000000000000024 (DOWN=000000000000002C)
d set $lr36m9p0 1 0000000000000025 #PEID=0000000000000024 (RIGHT=0000000000000025)
d set $lr38m9p0 1 0000000000000023 #PEID=0000000000000024 (LEFT=0000000000000023)

d set $lr32m9p1 1 000000000000001D #PEID=0000000000000025 (UP=000000000000001D)
d set $lr34m9p1 1 000000000000002D #PEID=0000000000000025 (DOWN=000000000000002D)
d set $lr36m9p1 1 0000000000000026 #PEID=0000000000000025 (RIGHT=0000000000000026)
d set $lr38m9p1 1 0000000000000024 #PEID=0000000000000025 (LEFT=0000000000000024)

d set $lr32m9p2 1 000000000000001E #PEID=0000000000000026 (UP=000000000000001E)
d set $lr34m9p2 1 000000000000002E #PEID=0000000000000026 (DOWN=000000000000002E)
d set $lr36m9p2 1 0000000000000027 #PEID=0000000000000026 (RIGHT=0000000000000027)
d set $lr38m9p2 1 0000000000000025 #PEID=0000000000000026 (LEFT=0000000000000025)

d set $lr32m9p3 1 000000000000001F #PEID=0000000000000027 (UP=000000000000001F)
d set $lr34m9p3 1 000000000000002F #PEID=0000000000000027 (DOWN=000000000000002F)
d set $lr36m9p3 1 0000000000000100 #PEID=0000000000000027 (RIGHT=0000000000000100)
d set $lr38m9p3 1 0000000000000026 #PEID=0000000000000027 (LEFT=0000000000000026)

d set $lr32m10p0 1 0000000000000020 #PEID=0000000000000028 (UP=0000000000000020)
d set $lr34m10p0 1 0000000000000030 #PEID=0000000000000028 (DOWN=0000000000000030)
d set $lr36m10p0 1 0000000000000029 #PEID=0000000000000028 (RIGHT=0000000000000029)
d set $lr38m10p0 1 0000000000000100 #PEID=0000000000000028 (LEFT=0000000000000100)

d set $lr32m10p1 1 0000000000000021 #PEID=0000000000000029 (UP=0000000000000021)
d set $lr34m10p1 1 0000000000000031 #PEID=0000000000000029 (DOWN=0000000000000031)
d set $lr36m10p1 1 000000000000002A #PEID=0000000000000029 (RIGHT=000000000000002A)
d set $lr38m10p1 1 0000000000000028 #PEID=0000000000000029 (LEFT=0000000000000028)

d set $lr32m10p2 1 0000000000000022 #PEID=000000000000002A (UP=0000000000000022)
d set $lr34m10p2 1 0000000000000032 #PEID=000000000000002A (DOWN=0000000000000032)
d set $lr36m10p2 1 000000000000002B #PEID=000000000000002A (RIGHT=000000000000002B)
d set $lr38m10p2 1 0000000000000029 #PEID=000000000000002A (LEFT=0000000000000029)

d set $lr32m10p3 1 0000000000000023 #PEID=000000000000002B (UP=0000000000000023)
d set $lr34m10p3 1 0000000000000033 #PEID=000000000000002B (DOWN=0000000000000033)
d set $lr36m10p3 1 000000000000002C #PEID=000000000000002B (RIGHT=000000000000002C)
d set $lr38m10p3 1 000000000000002A #PEID=000000000000002B (LEFT=000000000000002A)

d set $lr32m11p0 1 0000000000000024 #PEID=000000000000002C (UP=0000000000000024)
d set $lr34m11p0 1 0000000000000034 #PEID=000000000000002C (DOWN=0000000000000034)
d set $lr36m11p0 1 000000000000002D #PEID=000000000000002C (RIGHT=000000000000002D)
d set $lr38m11p0 1 000000000000002B #PEID=000000000000002C (LEFT=000000000000002B)

d set $lr32m11p1 1 0000000000000025 #PEID=000000000000002D (UP=0000000000000025)
d set $lr34m11p1 1 0000000000000035 #PEID=000000000000002D (DOWN=0000000000000035)
d set $lr36m11p1 1 000000000000002E #PEID=000000000000002D (RIGHT=000000000000002E)
d set $lr38m11p1 1 000000000000002C #PEID=000000000000002D (LEFT=000000000000002C)

d set $lr32m11p2 1 0000000000000026 #PEID=000000000000002E (UP=0000000000000026)
d set $lr34m11p2 1 0000000000000036 #PEID=000000000000002E (DOWN=0000000000000036)
d set $lr36m11p2 1 000000000000002F #PEID=000000000000002E (RIGHT=000000000000002F)
d set $lr38m11p2 1 000000000000002D #PEID=000000000000002E (LEFT=000000000000002D)

d set $lr32m11p3 1 0000000000000027 #PEID=000000000000002F (UP=0000000000000027)
d set $lr34m11p3 1 0000000000000037 #PEID=000000000000002F (DOWN=0000000000000037)
d set $lr36m11p3 1 0000000000000100 #PEID=000000000000002F (RIGHT=0000000000000100)
d set $lr38m11p3 1 000000000000002E #PEID=000000000000002F (LEFT=000000000000002E)

d set $lr32m12p0 1 0000000000000028 #PEID=0000000000000030 (UP=0000000000000028)
d set $lr34m12p0 1 0000000000000038 #PEID=0000000000000030 (DOWN=0000000000000038)
d set $lr36m12p0 1 0000000000000031 #PEID=0000000000000030 (RIGHT=0000000000000031)
d set $lr38m12p0 1 0000000000000100 #PEID=0000000000000030 (LEFT=0000000000000100)

d set $lr32m12p1 1 0000000000000029 #PEID=0000000000000031 (UP=0000000000000029)
d set $lr34m12p1 1 0000000000000039 #PEID=0000000000000031 (DOWN=0000000000000039)
d set $lr36m12p1 1 0000000000000032 #PEID=0000000000000031 (RIGHT=0000000000000032)
d set $lr38m12p1 1 0000000000000030 #PEID=0000000000000031 (LEFT=0000000000000030)

d set $lr32m12p2 1 000000000000002A #PEID=0000000000000032 (UP=000000000000002A)
d set $lr34m12p2 1 000000000000003A #PEID=0000000000000032 (DOWN=000000000000003A)
d set $lr36m12p2 1 0000000000000033 #PEID=0000000000000032 (RIGHT=0000000000000033)
d set $lr38m12p2 1 0000000000000031 #PEID=0000000000000032 (LEFT=0000000000000031)

d set $lr32m12p3 1 000000000000002B #PEID=0000000000000033 (UP=000000000000002B)
d set $lr34m12p3 1 000000000000003B #PEID=0000000000000033 (DOWN=000000000000003B)
d set $lr36m12p3 1 0000000000000034 #PEID=0000000000000033 (RIGHT=0000000000000034)
d set $lr38m12p3 1 0000000000000032 #PEID=0000000000000033 (LEFT=0000000000000032)

d set $lr32m13p0 1 000000000000002C #PEID=0000000000000034 (UP=000000000000002C)
d set $lr34m13p0 1 000000000000003C #PEID=0000000000000034 (DOWN=000000000000003C)
d set $lr36m13p0 1 0000000000000035 #PEID=0000000000000034 (RIGHT=0000000000000035)
d set $lr38m13p0 1 0000000000000033 #PEID=0000000000000034 (LEFT=0000000000000033)

d set $lr32m13p1 1 000000000000002D #PEID=0000000000000035 (UP=000000000000002D)
d set $lr34m13p1 1 000000000000003D #PEID=0000000000000035 (DOWN=000000000000003D)
d set $lr36m13p1 1 0000000000000036 #PEID=0000000000000035 (RIGHT=0000000000000036)
d set $lr38m13p1 1 0000000000000034 #PEID=0000000000000035 (LEFT=0000000000000034)

d set $lr32m13p2 1 000000000000002E #PEID=0000000000000036 (UP=000000000000002E)
d set $lr34m13p2 1 000000000000003E #PEID=0000000000000036 (DOWN=000000000000003E)
d set $lr36m13p2 1 0000000000000037 #PEID=0000000000000036 (RIGHT=0000000000000037)
d set $lr38m13p2 1 0000000000000035 #PEID=0000000000000036 (LEFT=0000000000000035)

d set $lr32m13p3 1 000000000000002F #PEID=0000000000000037 (UP=000000000000002F)
d set $lr34m13p3 1 000000000000003F #PEID=0000000000000037 (DOWN=000000000000003F)
d set $lr36m13p3 1 0000000000000100 #PEID=0000000000000037 (RIGHT=0000000000000100)
d set $lr38m13p3 1 0000000000000036 #PEID=0000000000000037 (LEFT=0000000000000036)

d set $lr32m14p0 1 0000000000000030 #PEID=0000000000000038 (UP=0000000000000030)
d set $lr34m14p0 1 0000000000000100 #PEID=0000000000000038 (DOWN=0000000000000100)
d set $lr36m14p0 1 0000000000000039 #PEID=0000000000000038 (RIGHT=0000000000000039)
d set $lr38m14p0 1 0000000000000100 #PEID=0000000000000038 (LEFT=0000000000000100)

d set $lr32m14p1 1 0000000000000031 #PEID=0000000000000039 (UP=0000000000000031)
d set $lr34m14p1 1 0000000000000100 #PEID=0000000000000039 (DOWN=0000000000000100)
d set $lr36m14p1 1 000000000000003A #PEID=0000000000000039 (RIGHT=000000000000003A)
d set $lr38m14p1 1 0000000000000038 #PEID=0000000000000039 (LEFT=0000000000000038)

d set $lr32m14p2 1 0000000000000032 #PEID=000000000000003A (UP=0000000000000032)
d set $lr34m14p2 1 0000000000000100 #PEID=000000000000003A (DOWN=0000000000000100)
d set $lr36m14p2 1 000000000000003B #PEID=000000000000003A (RIGHT=000000000000003B)
d set $lr38m14p2 1 0000000000000039 #PEID=000000000000003A (LEFT=0000000000000039)

d set $lr32m14p3 1 0000000000000033 #PEID=000000000000003B (UP=0000000000000033)
d set $lr34m14p3 1 0000000000000100 #PEID=000000000000003B (DOWN=0000000000000100)
d set $lr36m14p3 1 000000000000003C #PEID=000000000000003B (RIGHT=000000000000003C)
d set $lr38m14p3 1 000000000000003A #PEID=000000000000003B (LEFT=000000000000003A)

d set $lr32m15p0 1 0000000000000034 #PEID=000000000000003C (UP=0000000000000034)
d set $lr34m15p0 1 0000000000000100 #PEID=000000000000003C (DOWN=0000000000000100)
d set $lr36m15p0 1 000000000000003D #PEID=000000000000003C (RIGHT=000000000000003D)
d set $lr38m15p0 1 000000000000003B #PEID=000000000000003C (LEFT=000000000000003B)

d set $lr32m15p1 1 0000000000000035 #PEID=000000000000003D (UP=0000000000000035)
d set $lr34m15p1 1 0000000000000100 #PEID=000000000000003D (DOWN=0000000000000100)
d set $lr36m15p1 1 000000000000003E #PEID=000000000000003D (RIGHT=000000000000003E)
d set $lr38m15p1 1 000000000000003C #PEID=000000000000003D (LEFT=000000000000003C)

d set $lr32m15p2 1 0000000000000036 #PEID=000000000000003E (UP=0000000000000036)
d set $lr34m15p2 1 0000000000000100 #PEID=000000000000003E (DOWN=0000000000000100)
d set $lr36m15p2 1 000000000000003F #PEID=000000000000003E (RIGHT=000000000000003F)
d set $lr38m15p2 1 000000000000003D #PEID=000000000000003E (LEFT=000000000000003D)

d set $lr32m15p3 1 0000000000000037 #PEID=000000000000003F (UP=0000000000000037)
d set $lr34m15p3 1 0000000000000100 #PEID=000000000000003F (DOWN=0000000000000100)
d set $lr36m15p3 1 0000000000000100 #PEID=000000000000003F (RIGHT=0000000000000100)
d set $lr38m15p3 1 000000000000003E #PEID=000000000000003F (LEFT=000000000000003E)


############################################# halo-exchange
lpassa $peid $ln0v
l1bmd $lr32v $lb0 # 64 * 4 
l1bmd $lm14v $lb256 # 64 * 4個分書き込まれる $lmv $address の部分
nop
nop

################################### N->S

l1bmp $lb0 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb256 $lm62
l1bmp $lb320 $lm64
l1bmp $lb384 $lm66
l1bmp $lb448 $lm68
mask 0

l1bmp $lb4 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb260 $lm62
l1bmp $lb324 $lm64
l1bmp $lb388 $lm66
l1bmp $lb452 $lm68
mask 0

l1bmp $lb8 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb264 $lm62
l1bmp $lb328 $lm64
l1bmp $lb392 $lm66
l1bmp $lb456 $lm68
mask 0

l1bmp $lb12 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb268 $lm62
l1bmp $lb332 $lm64
l1bmp $lb396 $lm66
l1bmp $lb460 $lm68
mask 0

l1bmp $lb16 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb272 $lm62
l1bmp $lb336 $lm64
l1bmp $lb400 $lm66
l1bmp $lb464 $lm68
mask 0

l1bmp $lb20 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb276 $lm62
l1bmp $lb340 $lm64
l1bmp $lb404 $lm66
l1bmp $lb468 $lm68
mask 0

l1bmp $lb24 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb280 $lm62
l1bmp $lb344 $lm64
l1bmp $lb408 $lm66
l1bmp $lb472 $lm68
mask 0

l1bmp $lb28 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb284 $lm62
l1bmp $lb348 $lm64
l1bmp $lb412 $lm66
l1bmp $lb476 $lm68
mask 0

l1bmp $lb32 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb288 $lm62
l1bmp $lb352 $lm64
l1bmp $lb416 $lm66
l1bmp $lb480 $lm68
mask 0

l1bmp $lb36 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb292 $lm62
l1bmp $lb356 $lm64
l1bmp $lb420 $lm66
l1bmp $lb484 $lm68
mask 0

l1bmp $lb40 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb296 $lm62
l1bmp $lb360 $lm64
l1bmp $lb424 $lm66
l1bmp $lb488 $lm68
mask 0

l1bmp $lb44 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb300 $lm62
l1bmp $lb364 $lm64
l1bmp $lb428 $lm66
l1bmp $lb492 $lm68
mask 0

l1bmp $lb48 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb304 $lm62
l1bmp $lb368 $lm64
l1bmp $lb432 $lm66
l1bmp $lb496 $lm68
mask 0

l1bmp $lb52 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb308 $lm62
l1bmp $lb372 $lm64
l1bmp $lb436 $lm66
l1bmp $lb500 $lm68
mask 0

l1bmp $lb56 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb312 $lm62
l1bmp $lb376 $lm64
l1bmp $lb440 $lm66
l1bmp $lb504 $lm68
mask 0

l1bmp $lb60 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb316 $lm62
l1bmp $lb380 $lm64
l1bmp $lb444 $lm66
l1bmp $lb508 $lm68
mask 0

l1bmp $lb64 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb320 $lm62
l1bmp $lb384 $lm64
l1bmp $lb448 $lm66
l1bmp $lb512 $lm68
mask 0

l1bmp $lb68 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb324 $lm62
l1bmp $lb388 $lm64
l1bmp $lb452 $lm66
l1bmp $lb516 $lm68
mask 0

l1bmp $lb72 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb328 $lm62
l1bmp $lb392 $lm64
l1bmp $lb456 $lm66
l1bmp $lb520 $lm68
mask 0

l1bmp $lb76 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb332 $lm62
l1bmp $lb396 $lm64
l1bmp $lb460 $lm66
l1bmp $lb524 $lm68
mask 0

l1bmp $lb80 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb336 $lm62
l1bmp $lb400 $lm64
l1bmp $lb464 $lm66
l1bmp $lb528 $lm68
mask 0

l1bmp $lb84 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb340 $lm62
l1bmp $lb404 $lm64
l1bmp $lb468 $lm66
l1bmp $lb532 $lm68
mask 0

l1bmp $lb88 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb344 $lm62
l1bmp $lb408 $lm64
l1bmp $lb472 $lm66
l1bmp $lb536 $lm68
mask 0

l1bmp $lb92 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb348 $lm62
l1bmp $lb412 $lm64
l1bmp $lb476 $lm66
l1bmp $lb540 $lm68
mask 0

l1bmp $lb96 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb352 $lm62
l1bmp $lb416 $lm64
l1bmp $lb480 $lm66
l1bmp $lb544 $lm68
mask 0

l1bmp $lb100 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb356 $lm62
l1bmp $lb420 $lm64
l1bmp $lb484 $lm66
l1bmp $lb548 $lm68
mask 0

l1bmp $lb104 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb360 $lm62
l1bmp $lb424 $lm64
l1bmp $lb488 $lm66
l1bmp $lb552 $lm68
mask 0

l1bmp $lb108 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb364 $lm62
l1bmp $lb428 $lm64
l1bmp $lb492 $lm66
l1bmp $lb556 $lm68
mask 0

l1bmp $lb112 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb368 $lm62
l1bmp $lb432 $lm64
l1bmp $lb496 $lm66
l1bmp $lb560 $lm68
mask 0

l1bmp $lb116 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb372 $lm62
l1bmp $lb436 $lm64
l1bmp $lb500 $lm66
l1bmp $lb564 $lm68
mask 0

l1bmp $lb120 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb376 $lm62
l1bmp $lb440 $lm64
l1bmp $lb504 $lm66
l1bmp $lb568 $lm68
mask 0

l1bmp $lb124 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb380 $lm62
l1bmp $lb444 $lm64
l1bmp $lb508 $lm66
l1bmp $lb572 $lm68
mask 0

l1bmp $lb128 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb384 $lm62
l1bmp $lb448 $lm64
l1bmp $lb512 $lm66
l1bmp $lb576 $lm68
mask 0

l1bmp $lb132 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb388 $lm62
l1bmp $lb452 $lm64
l1bmp $lb516 $lm66
l1bmp $lb580 $lm68
mask 0

l1bmp $lb136 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb392 $lm62
l1bmp $lb456 $lm64
l1bmp $lb520 $lm66
l1bmp $lb584 $lm68
mask 0

l1bmp $lb140 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb396 $lm62
l1bmp $lb460 $lm64
l1bmp $lb524 $lm66
l1bmp $lb588 $lm68
mask 0

l1bmp $lb144 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb400 $lm62
l1bmp $lb464 $lm64
l1bmp $lb528 $lm66
l1bmp $lb592 $lm68
mask 0

l1bmp $lb148 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb404 $lm62
l1bmp $lb468 $lm64
l1bmp $lb532 $lm66
l1bmp $lb596 $lm68
mask 0

l1bmp $lb152 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb408 $lm62
l1bmp $lb472 $lm64
l1bmp $lb536 $lm66
l1bmp $lb600 $lm68
mask 0

l1bmp $lb156 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb412 $lm62
l1bmp $lb476 $lm64
l1bmp $lb540 $lm66
l1bmp $lb604 $lm68
mask 0

l1bmp $lb160 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb416 $lm62
l1bmp $lb480 $lm64
l1bmp $lb544 $lm66
l1bmp $lb608 $lm68
mask 0

l1bmp $lb164 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb420 $lm62
l1bmp $lb484 $lm64
l1bmp $lb548 $lm66
l1bmp $lb612 $lm68
mask 0

l1bmp $lb168 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb424 $lm62
l1bmp $lb488 $lm64
l1bmp $lb552 $lm66
l1bmp $lb616 $lm68
mask 0

l1bmp $lb172 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb428 $lm62
l1bmp $lb492 $lm64
l1bmp $lb556 $lm66
l1bmp $lb620 $lm68
mask 0

l1bmp $lb176 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb432 $lm62
l1bmp $lb496 $lm64
l1bmp $lb560 $lm66
l1bmp $lb624 $lm68
mask 0

l1bmp $lb180 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb436 $lm62
l1bmp $lb500 $lm64
l1bmp $lb564 $lm66
l1bmp $lb628 $lm68
mask 0

l1bmp $lb184 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb440 $lm62
l1bmp $lb504 $lm64
l1bmp $lb568 $lm66
l1bmp $lb632 $lm68
mask 0

l1bmp $lb188 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb444 $lm62
l1bmp $lb508 $lm64
l1bmp $lb572 $lm66
l1bmp $lb636 $lm68
mask 0

l1bmp $lb192 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb448 $lm62
l1bmp $lb512 $lm64
l1bmp $lb576 $lm66
l1bmp $lb640 $lm68
mask 0

l1bmp $lb196 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb452 $lm62
l1bmp $lb516 $lm64
l1bmp $lb580 $lm66
l1bmp $lb644 $lm68
mask 0

l1bmp $lb200 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb456 $lm62
l1bmp $lb520 $lm64
l1bmp $lb584 $lm66
l1bmp $lb648 $lm68
mask 0

l1bmp $lb204 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb460 $lm62
l1bmp $lb524 $lm64
l1bmp $lb588 $lm66
l1bmp $lb652 $lm68
mask 0

l1bmp $lb208 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb464 $lm62
l1bmp $lb528 $lm64
l1bmp $lb592 $lm66
l1bmp $lb656 $lm68
mask 0

l1bmp $lb212 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb468 $lm62
l1bmp $lb532 $lm64
l1bmp $lb596 $lm66
l1bmp $lb660 $lm68
mask 0

l1bmp $lb216 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb472 $lm62
l1bmp $lb536 $lm64
l1bmp $lb600 $lm66
l1bmp $lb664 $lm68
mask 0

l1bmp $lb220 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb476 $lm62
l1bmp $lb540 $lm64
l1bmp $lb604 $lm66
l1bmp $lb668 $lm68
mask 0

l1bmp $lb224 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb480 $lm62
l1bmp $lb544 $lm64
l1bmp $lb608 $lm66
l1bmp $lb672 $lm68
mask 0

l1bmp $lb228 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb484 $lm62
l1bmp $lb548 $lm64
l1bmp $lb612 $lm66
l1bmp $lb676 $lm68
mask 0

l1bmp $lb232 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb488 $lm62
l1bmp $lb552 $lm64
l1bmp $lb616 $lm66
l1bmp $lb680 $lm68
mask 0

l1bmp $lb236 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb492 $lm62
l1bmp $lb556 $lm64
l1bmp $lb620 $lm66
l1bmp $lb684 $lm68
mask 0

l1bmp $lb240 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb496 $lm62
l1bmp $lb560 $lm64
l1bmp $lb624 $lm66
l1bmp $lb688 $lm68
mask 0

l1bmp $lb244 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb500 $lm62
l1bmp $lb564 $lm64
l1bmp $lb628 $lm66
l1bmp $lb692 $lm68
mask 0

l1bmp $lb248 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb504 $lm62
l1bmp $lb568 $lm64
l1bmp $lb632 $lm66
l1bmp $lb696 $lm68
mask 0

l1bmp $lb252 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb508 $lm62
l1bmp $lb572 $lm64
l1bmp $lb636 $lm66
l1bmp $lb700 $lm68
mask 0

################################### S->N

l1bmd $lm50v $lb256 # 64 * 4個分書き込まれる $lmv $address の部分
nop
nop

l1bmp $lb64 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb256 $lm2
l1bmp $lb320 $lm4
l1bmp $lb384 $lm6
l1bmp $lb448 $lm8
mask 0

l1bmp $lb68 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb260 $lm2
l1bmp $lb324 $lm4
l1bmp $lb388 $lm6
l1bmp $lb452 $lm8
mask 0

l1bmp $lb72 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb264 $lm2
l1bmp $lb328 $lm4
l1bmp $lb392 $lm6
l1bmp $lb456 $lm8
mask 0

l1bmp $lb76 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb268 $lm2
l1bmp $lb332 $lm4
l1bmp $lb396 $lm6
l1bmp $lb460 $lm8
mask 0

l1bmp $lb80 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb272 $lm2
l1bmp $lb336 $lm4
l1bmp $lb400 $lm6
l1bmp $lb464 $lm8
mask 0

l1bmp $lb84 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb276 $lm2
l1bmp $lb340 $lm4
l1bmp $lb404 $lm6
l1bmp $lb468 $lm8
mask 0

l1bmp $lb88 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb280 $lm2
l1bmp $lb344 $lm4
l1bmp $lb408 $lm6
l1bmp $lb472 $lm8
mask 0

l1bmp $lb92 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb284 $lm2
l1bmp $lb348 $lm4
l1bmp $lb412 $lm6
l1bmp $lb476 $lm8
mask 0

l1bmp $lb96 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb288 $lm2
l1bmp $lb352 $lm4
l1bmp $lb416 $lm6
l1bmp $lb480 $lm8
mask 0

l1bmp $lb100 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb292 $lm2
l1bmp $lb356 $lm4
l1bmp $lb420 $lm6
l1bmp $lb484 $lm8
mask 0

l1bmp $lb104 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb296 $lm2
l1bmp $lb360 $lm4
l1bmp $lb424 $lm6
l1bmp $lb488 $lm8
mask 0

l1bmp $lb108 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb300 $lm2
l1bmp $lb364 $lm4
l1bmp $lb428 $lm6
l1bmp $lb492 $lm8
mask 0

l1bmp $lb112 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb304 $lm2
l1bmp $lb368 $lm4
l1bmp $lb432 $lm6
l1bmp $lb496 $lm8
mask 0

l1bmp $lb116 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb308 $lm2
l1bmp $lb372 $lm4
l1bmp $lb436 $lm6
l1bmp $lb500 $lm8
mask 0

l1bmp $lb120 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb312 $lm2
l1bmp $lb376 $lm4
l1bmp $lb440 $lm6
l1bmp $lb504 $lm8
mask 0

l1bmp $lb124 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb316 $lm2
l1bmp $lb380 $lm4
l1bmp $lb444 $lm6
l1bmp $lb508 $lm8
mask 0

l1bmp $lb128 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb320 $lm2
l1bmp $lb384 $lm4
l1bmp $lb448 $lm6
l1bmp $lb512 $lm8
mask 0

l1bmp $lb132 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb324 $lm2
l1bmp $lb388 $lm4
l1bmp $lb452 $lm6
l1bmp $lb516 $lm8
mask 0

l1bmp $lb136 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb328 $lm2
l1bmp $lb392 $lm4
l1bmp $lb456 $lm6
l1bmp $lb520 $lm8
mask 0

l1bmp $lb140 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb332 $lm2
l1bmp $lb396 $lm4
l1bmp $lb460 $lm6
l1bmp $lb524 $lm8
mask 0

l1bmp $lb144 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb336 $lm2
l1bmp $lb400 $lm4
l1bmp $lb464 $lm6
l1bmp $lb528 $lm8
mask 0

l1bmp $lb148 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb340 $lm2
l1bmp $lb404 $lm4
l1bmp $lb468 $lm6
l1bmp $lb532 $lm8
mask 0

l1bmp $lb152 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb344 $lm2
l1bmp $lb408 $lm4
l1bmp $lb472 $lm6
l1bmp $lb536 $lm8
mask 0

l1bmp $lb156 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb348 $lm2
l1bmp $lb412 $lm4
l1bmp $lb476 $lm6
l1bmp $lb540 $lm8
mask 0

l1bmp $lb160 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb352 $lm2
l1bmp $lb416 $lm4
l1bmp $lb480 $lm6
l1bmp $lb544 $lm8
mask 0

l1bmp $lb164 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb356 $lm2
l1bmp $lb420 $lm4
l1bmp $lb484 $lm6
l1bmp $lb548 $lm8
mask 0

l1bmp $lb168 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb360 $lm2
l1bmp $lb424 $lm4
l1bmp $lb488 $lm6
l1bmp $lb552 $lm8
mask 0

l1bmp $lb172 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb364 $lm2
l1bmp $lb428 $lm4
l1bmp $lb492 $lm6
l1bmp $lb556 $lm8
mask 0

l1bmp $lb176 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb368 $lm2
l1bmp $lb432 $lm4
l1bmp $lb496 $lm6
l1bmp $lb560 $lm8
mask 0

l1bmp $lb180 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb372 $lm2
l1bmp $lb436 $lm4
l1bmp $lb500 $lm6
l1bmp $lb564 $lm8
mask 0

l1bmp $lb184 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb376 $lm2
l1bmp $lb440 $lm4
l1bmp $lb504 $lm6
l1bmp $lb568 $lm8
mask 0

l1bmp $lb188 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb380 $lm2
l1bmp $lb444 $lm4
l1bmp $lb508 $lm6
l1bmp $lb572 $lm8
mask 0

l1bmp $lb192 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb384 $lm2
l1bmp $lb448 $lm4
l1bmp $lb512 $lm6
l1bmp $lb576 $lm8
mask 0

l1bmp $lb196 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb388 $lm2
l1bmp $lb452 $lm4
l1bmp $lb516 $lm6
l1bmp $lb580 $lm8
mask 0

l1bmp $lb200 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb392 $lm2
l1bmp $lb456 $lm4
l1bmp $lb520 $lm6
l1bmp $lb584 $lm8
mask 0

l1bmp $lb204 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb396 $lm2
l1bmp $lb460 $lm4
l1bmp $lb524 $lm6
l1bmp $lb588 $lm8
mask 0

l1bmp $lb208 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb400 $lm2
l1bmp $lb464 $lm4
l1bmp $lb528 $lm6
l1bmp $lb592 $lm8
mask 0

l1bmp $lb212 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb404 $lm2
l1bmp $lb468 $lm4
l1bmp $lb532 $lm6
l1bmp $lb596 $lm8
mask 0

l1bmp $lb216 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb408 $lm2
l1bmp $lb472 $lm4
l1bmp $lb536 $lm6
l1bmp $lb600 $lm8
mask 0

l1bmp $lb220 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb412 $lm2
l1bmp $lb476 $lm4
l1bmp $lb540 $lm6
l1bmp $lb604 $lm8
mask 0

l1bmp $lb224 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb416 $lm2
l1bmp $lb480 $lm4
l1bmp $lb544 $lm6
l1bmp $lb608 $lm8
mask 0

l1bmp $lb228 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb420 $lm2
l1bmp $lb484 $lm4
l1bmp $lb548 $lm6
l1bmp $lb612 $lm8
mask 0

l1bmp $lb232 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb424 $lm2
l1bmp $lb488 $lm4
l1bmp $lb552 $lm6
l1bmp $lb616 $lm8
mask 0

l1bmp $lb236 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb428 $lm2
l1bmp $lb492 $lm4
l1bmp $lb556 $lm6
l1bmp $lb620 $lm8
mask 0

l1bmp $lb240 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb432 $lm2
l1bmp $lb496 $lm4
l1bmp $lb560 $lm6
l1bmp $lb624 $lm8
mask 0

l1bmp $lb244 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb436 $lm2
l1bmp $lb500 $lm4
l1bmp $lb564 $lm6
l1bmp $lb628 $lm8
mask 0

l1bmp $lb248 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb440 $lm2
l1bmp $lb504 $lm4
l1bmp $lb568 $lm6
l1bmp $lb632 $lm8
mask 0

l1bmp $lb252 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb444 $lm2
l1bmp $lb508 $lm4
l1bmp $lb572 $lm6
l1bmp $lb636 $lm8
mask 0

l1bmp $lb256 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb448 $lm2
l1bmp $lb512 $lm4
l1bmp $lb576 $lm6
l1bmp $lb640 $lm8
mask 0

l1bmp $lb260 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb452 $lm2
l1bmp $lb516 $lm4
l1bmp $lb580 $lm6
l1bmp $lb644 $lm8
mask 0

l1bmp $lb264 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb456 $lm2
l1bmp $lb520 $lm4
l1bmp $lb584 $lm6
l1bmp $lb648 $lm8
mask 0

l1bmp $lb268 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb460 $lm2
l1bmp $lb524 $lm4
l1bmp $lb588 $lm6
l1bmp $lb652 $lm8
mask 0

l1bmp $lb272 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb464 $lm2
l1bmp $lb528 $lm4
l1bmp $lb592 $lm6
l1bmp $lb656 $lm8
mask 0

l1bmp $lb276 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb468 $lm2
l1bmp $lb532 $lm4
l1bmp $lb596 $lm6
l1bmp $lb660 $lm8
mask 0

l1bmp $lb280 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb472 $lm2
l1bmp $lb536 $lm4
l1bmp $lb600 $lm6
l1bmp $lb664 $lm8
mask 0

l1bmp $lb284 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb476 $lm2
l1bmp $lb540 $lm4
l1bmp $lb604 $lm6
l1bmp $lb668 $lm8
mask 0

l1bmp $lb288 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb480 $lm2
l1bmp $lb544 $lm4
l1bmp $lb608 $lm6
l1bmp $lb672 $lm8
mask 0

l1bmp $lb292 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb484 $lm2
l1bmp $lb548 $lm4
l1bmp $lb612 $lm6
l1bmp $lb676 $lm8
mask 0

l1bmp $lb296 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb488 $lm2
l1bmp $lb552 $lm4
l1bmp $lb616 $lm6
l1bmp $lb680 $lm8
mask 0

l1bmp $lb300 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb492 $lm2
l1bmp $lb556 $lm4
l1bmp $lb620 $lm6
l1bmp $lb684 $lm8
mask 0

l1bmp $lb304 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb496 $lm2
l1bmp $lb560 $lm4
l1bmp $lb624 $lm6
l1bmp $lb688 $lm8
mask 0

l1bmp $lb308 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb500 $lm2
l1bmp $lb564 $lm4
l1bmp $lb628 $lm6
l1bmp $lb692 $lm8
mask 0

l1bmp $lb312 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb504 $lm2
l1bmp $lb568 $lm4
l1bmp $lb632 $lm6
l1bmp $lb696 $lm8
mask 0

l1bmp $lb316 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb508 $lm2
l1bmp $lb572 $lm4
l1bmp $lb636 $lm6
l1bmp $lb700 $lm8
mask 0

################################### E->W
l1bmd $lm20v12 $lb256 # 64 * 4個分書き込まれる $lm20v $address の部分
nop
nop

l1bmp $lb128 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb256 $lm12
l1bmp $lb320 $lm24
l1bmp $lb384 $lm36
l1bmp $lb448 $lm48
mask 0

l1bmp $lb132 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb260 $lm12
l1bmp $lb324 $lm24
l1bmp $lb388 $lm36
l1bmp $lb452 $lm48
mask 0

l1bmp $lb136 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb264 $lm12
l1bmp $lb328 $lm24
l1bmp $lb392 $lm36
l1bmp $lb456 $lm48
mask 0

l1bmp $lb140 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb268 $lm12
l1bmp $lb332 $lm24
l1bmp $lb396 $lm36
l1bmp $lb460 $lm48
mask 0

l1bmp $lb144 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb272 $lm12
l1bmp $lb336 $lm24
l1bmp $lb400 $lm36
l1bmp $lb464 $lm48
mask 0

l1bmp $lb148 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb276 $lm12
l1bmp $lb340 $lm24
l1bmp $lb404 $lm36
l1bmp $lb468 $lm48
mask 0

l1bmp $lb152 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb280 $lm12
l1bmp $lb344 $lm24
l1bmp $lb408 $lm36
l1bmp $lb472 $lm48
mask 0

l1bmp $lb156 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb284 $lm12
l1bmp $lb348 $lm24
l1bmp $lb412 $lm36
l1bmp $lb476 $lm48
mask 0

l1bmp $lb160 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb288 $lm12
l1bmp $lb352 $lm24
l1bmp $lb416 $lm36
l1bmp $lb480 $lm48
mask 0

l1bmp $lb164 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb292 $lm12
l1bmp $lb356 $lm24
l1bmp $lb420 $lm36
l1bmp $lb484 $lm48
mask 0

l1bmp $lb168 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb296 $lm12
l1bmp $lb360 $lm24
l1bmp $lb424 $lm36
l1bmp $lb488 $lm48
mask 0

l1bmp $lb172 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb300 $lm12
l1bmp $lb364 $lm24
l1bmp $lb428 $lm36
l1bmp $lb492 $lm48
mask 0

l1bmp $lb176 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb304 $lm12
l1bmp $lb368 $lm24
l1bmp $lb432 $lm36
l1bmp $lb496 $lm48
mask 0

l1bmp $lb180 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb308 $lm12
l1bmp $lb372 $lm24
l1bmp $lb436 $lm36
l1bmp $lb500 $lm48
mask 0

l1bmp $lb184 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb312 $lm12
l1bmp $lb376 $lm24
l1bmp $lb440 $lm36
l1bmp $lb504 $lm48
mask 0

l1bmp $lb188 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb316 $lm12
l1bmp $lb380 $lm24
l1bmp $lb444 $lm36
l1bmp $lb508 $lm48
mask 0

l1bmp $lb192 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb320 $lm12
l1bmp $lb384 $lm24
l1bmp $lb448 $lm36
l1bmp $lb512 $lm48
mask 0

l1bmp $lb196 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb324 $lm12
l1bmp $lb388 $lm24
l1bmp $lb452 $lm36
l1bmp $lb516 $lm48
mask 0

l1bmp $lb200 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb328 $lm12
l1bmp $lb392 $lm24
l1bmp $lb456 $lm36
l1bmp $lb520 $lm48
mask 0

l1bmp $lb204 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb332 $lm12
l1bmp $lb396 $lm24
l1bmp $lb460 $lm36
l1bmp $lb524 $lm48
mask 0

l1bmp $lb208 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb336 $lm12
l1bmp $lb400 $lm24
l1bmp $lb464 $lm36
l1bmp $lb528 $lm48
mask 0

l1bmp $lb212 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb340 $lm12
l1bmp $lb404 $lm24
l1bmp $lb468 $lm36
l1bmp $lb532 $lm48
mask 0

l1bmp $lb216 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb344 $lm12
l1bmp $lb408 $lm24
l1bmp $lb472 $lm36
l1bmp $lb536 $lm48
mask 0

l1bmp $lb220 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb348 $lm12
l1bmp $lb412 $lm24
l1bmp $lb476 $lm36
l1bmp $lb540 $lm48
mask 0

l1bmp $lb224 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb352 $lm12
l1bmp $lb416 $lm24
l1bmp $lb480 $lm36
l1bmp $lb544 $lm48
mask 0

l1bmp $lb228 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb356 $lm12
l1bmp $lb420 $lm24
l1bmp $lb484 $lm36
l1bmp $lb548 $lm48
mask 0

l1bmp $lb232 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb360 $lm12
l1bmp $lb424 $lm24
l1bmp $lb488 $lm36
l1bmp $lb552 $lm48
mask 0

l1bmp $lb236 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb364 $lm12
l1bmp $lb428 $lm24
l1bmp $lb492 $lm36
l1bmp $lb556 $lm48
mask 0

l1bmp $lb240 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb368 $lm12
l1bmp $lb432 $lm24
l1bmp $lb496 $lm36
l1bmp $lb560 $lm48
mask 0

l1bmp $lb244 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb372 $lm12
l1bmp $lb436 $lm24
l1bmp $lb500 $lm36
l1bmp $lb564 $lm48
mask 0

l1bmp $lb248 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb376 $lm12
l1bmp $lb440 $lm24
l1bmp $lb504 $lm36
l1bmp $lb568 $lm48
mask 0

l1bmp $lb252 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb380 $lm12
l1bmp $lb444 $lm24
l1bmp $lb508 $lm36
l1bmp $lb572 $lm48
mask 0

l1bmp $lb256 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb384 $lm12
l1bmp $lb448 $lm24
l1bmp $lb512 $lm36
l1bmp $lb576 $lm48
mask 0

l1bmp $lb260 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb388 $lm12
l1bmp $lb452 $lm24
l1bmp $lb516 $lm36
l1bmp $lb580 $lm48
mask 0

l1bmp $lb264 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb392 $lm12
l1bmp $lb456 $lm24
l1bmp $lb520 $lm36
l1bmp $lb584 $lm48
mask 0

l1bmp $lb268 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb396 $lm12
l1bmp $lb460 $lm24
l1bmp $lb524 $lm36
l1bmp $lb588 $lm48
mask 0

l1bmp $lb272 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb400 $lm12
l1bmp $lb464 $lm24
l1bmp $lb528 $lm36
l1bmp $lb592 $lm48
mask 0

l1bmp $lb276 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb404 $lm12
l1bmp $lb468 $lm24
l1bmp $lb532 $lm36
l1bmp $lb596 $lm48
mask 0

l1bmp $lb280 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb408 $lm12
l1bmp $lb472 $lm24
l1bmp $lb536 $lm36
l1bmp $lb600 $lm48
mask 0

l1bmp $lb284 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb412 $lm12
l1bmp $lb476 $lm24
l1bmp $lb540 $lm36
l1bmp $lb604 $lm48
mask 0

l1bmp $lb288 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb416 $lm12
l1bmp $lb480 $lm24
l1bmp $lb544 $lm36
l1bmp $lb608 $lm48
mask 0

l1bmp $lb292 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb420 $lm12
l1bmp $lb484 $lm24
l1bmp $lb548 $lm36
l1bmp $lb612 $lm48
mask 0

l1bmp $lb296 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb424 $lm12
l1bmp $lb488 $lm24
l1bmp $lb552 $lm36
l1bmp $lb616 $lm48
mask 0

l1bmp $lb300 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb428 $lm12
l1bmp $lb492 $lm24
l1bmp $lb556 $lm36
l1bmp $lb620 $lm48
mask 0

l1bmp $lb304 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb432 $lm12
l1bmp $lb496 $lm24
l1bmp $lb560 $lm36
l1bmp $lb624 $lm48
mask 0

l1bmp $lb308 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb436 $lm12
l1bmp $lb500 $lm24
l1bmp $lb564 $lm36
l1bmp $lb628 $lm48
mask 0

l1bmp $lb312 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb440 $lm12
l1bmp $lb504 $lm24
l1bmp $lb568 $lm36
l1bmp $lb632 $lm48
mask 0

l1bmp $lb316 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb444 $lm12
l1bmp $lb508 $lm24
l1bmp $lb572 $lm36
l1bmp $lb636 $lm48
mask 0

l1bmp $lb320 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb448 $lm12
l1bmp $lb512 $lm24
l1bmp $lb576 $lm36
l1bmp $lb640 $lm48
mask 0

l1bmp $lb324 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb452 $lm12
l1bmp $lb516 $lm24
l1bmp $lb580 $lm36
l1bmp $lb644 $lm48
mask 0

l1bmp $lb328 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb456 $lm12
l1bmp $lb520 $lm24
l1bmp $lb584 $lm36
l1bmp $lb648 $lm48
mask 0

l1bmp $lb332 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb460 $lm12
l1bmp $lb524 $lm24
l1bmp $lb588 $lm36
l1bmp $lb652 $lm48
mask 0

l1bmp $lb336 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb464 $lm12
l1bmp $lb528 $lm24
l1bmp $lb592 $lm36
l1bmp $lb656 $lm48
mask 0

l1bmp $lb340 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb468 $lm12
l1bmp $lb532 $lm24
l1bmp $lb596 $lm36
l1bmp $lb660 $lm48
mask 0

l1bmp $lb344 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb472 $lm12
l1bmp $lb536 $lm24
l1bmp $lb600 $lm36
l1bmp $lb664 $lm48
mask 0

l1bmp $lb348 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb476 $lm12
l1bmp $lb540 $lm24
l1bmp $lb604 $lm36
l1bmp $lb668 $lm48
mask 0

l1bmp $lb352 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb480 $lm12
l1bmp $lb544 $lm24
l1bmp $lb608 $lm36
l1bmp $lb672 $lm48
mask 0

l1bmp $lb356 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb484 $lm12
l1bmp $lb548 $lm24
l1bmp $lb612 $lm36
l1bmp $lb676 $lm48
mask 0

l1bmp $lb360 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb488 $lm12
l1bmp $lb552 $lm24
l1bmp $lb616 $lm36
l1bmp $lb680 $lm48
mask 0

l1bmp $lb364 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb492 $lm12
l1bmp $lb556 $lm24
l1bmp $lb620 $lm36
l1bmp $lb684 $lm48
mask 0

l1bmp $lb368 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb496 $lm12
l1bmp $lb560 $lm24
l1bmp $lb624 $lm36
l1bmp $lb688 $lm48
mask 0

l1bmp $lb372 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb500 $lm12
l1bmp $lb564 $lm24
l1bmp $lb628 $lm36
l1bmp $lb692 $lm48
mask 0

l1bmp $lb376 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb504 $lm12
l1bmp $lb568 $lm24
l1bmp $lb632 $lm36
l1bmp $lb696 $lm48
mask 0

l1bmp $lb380 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb508 $lm12
l1bmp $lb572 $lm24
l1bmp $lb636 $lm36
l1bmp $lb700 $lm48
mask 0

################################### W->E

l1bmd $lm14v12 $lb256 # 64 * 4個分書き込まれる $lm14v $address の部分
nop
nop

l1bmp $lb192 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb256 $lm22
l1bmp $lb320 $lm34
l1bmp $lb384 $lm46
l1bmp $lb448 $lm58
mask 0

l1bmp $lb196 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb260 $lm22
l1bmp $lb324 $lm34
l1bmp $lb388 $lm46
l1bmp $lb452 $lm58
mask 0

l1bmp $lb200 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb264 $lm22
l1bmp $lb328 $lm34
l1bmp $lb392 $lm46
l1bmp $lb456 $lm58
mask 0

l1bmp $lb204 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb268 $lm22
l1bmp $lb332 $lm34
l1bmp $lb396 $lm46
l1bmp $lb460 $lm58
mask 0

l1bmp $lb208 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb272 $lm22
l1bmp $lb336 $lm34
l1bmp $lb400 $lm46
l1bmp $lb464 $lm58
mask 0

l1bmp $lb212 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb276 $lm22
l1bmp $lb340 $lm34
l1bmp $lb404 $lm46
l1bmp $lb468 $lm58
mask 0

l1bmp $lb216 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb280 $lm22
l1bmp $lb344 $lm34
l1bmp $lb408 $lm46
l1bmp $lb472 $lm58
mask 0

l1bmp $lb220 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb284 $lm22
l1bmp $lb348 $lm34
l1bmp $lb412 $lm46
l1bmp $lb476 $lm58
mask 0

l1bmp $lb224 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb288 $lm22
l1bmp $lb352 $lm34
l1bmp $lb416 $lm46
l1bmp $lb480 $lm58
mask 0

l1bmp $lb228 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb292 $lm22
l1bmp $lb356 $lm34
l1bmp $lb420 $lm46
l1bmp $lb484 $lm58
mask 0

l1bmp $lb232 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb296 $lm22
l1bmp $lb360 $lm34
l1bmp $lb424 $lm46
l1bmp $lb488 $lm58
mask 0

l1bmp $lb236 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb300 $lm22
l1bmp $lb364 $lm34
l1bmp $lb428 $lm46
l1bmp $lb492 $lm58
mask 0

l1bmp $lb240 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb304 $lm22
l1bmp $lb368 $lm34
l1bmp $lb432 $lm46
l1bmp $lb496 $lm58
mask 0

l1bmp $lb244 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb308 $lm22
l1bmp $lb372 $lm34
l1bmp $lb436 $lm46
l1bmp $lb500 $lm58
mask 0

l1bmp $lb248 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb312 $lm22
l1bmp $lb376 $lm34
l1bmp $lb440 $lm46
l1bmp $lb504 $lm58
mask 0

l1bmp $lb252 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb316 $lm22
l1bmp $lb380 $lm34
l1bmp $lb444 $lm46
l1bmp $lb508 $lm58
mask 0

l1bmp $lb256 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb320 $lm22
l1bmp $lb384 $lm34
l1bmp $lb448 $lm46
l1bmp $lb512 $lm58
mask 0

l1bmp $lb260 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb324 $lm22
l1bmp $lb388 $lm34
l1bmp $lb452 $lm46
l1bmp $lb516 $lm58
mask 0

l1bmp $lb264 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb328 $lm22
l1bmp $lb392 $lm34
l1bmp $lb456 $lm46
l1bmp $lb520 $lm58
mask 0

l1bmp $lb268 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb332 $lm22
l1bmp $lb396 $lm34
l1bmp $lb460 $lm46
l1bmp $lb524 $lm58
mask 0

l1bmp $lb272 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb336 $lm22
l1bmp $lb400 $lm34
l1bmp $lb464 $lm46
l1bmp $lb528 $lm58
mask 0

l1bmp $lb276 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb340 $lm22
l1bmp $lb404 $lm34
l1bmp $lb468 $lm46
l1bmp $lb532 $lm58
mask 0

l1bmp $lb280 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb344 $lm22
l1bmp $lb408 $lm34
l1bmp $lb472 $lm46
l1bmp $lb536 $lm58
mask 0

l1bmp $lb284 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb348 $lm22
l1bmp $lb412 $lm34
l1bmp $lb476 $lm46
l1bmp $lb540 $lm58
mask 0

l1bmp $lb288 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb352 $lm22
l1bmp $lb416 $lm34
l1bmp $lb480 $lm46
l1bmp $lb544 $lm58
mask 0

l1bmp $lb292 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb356 $lm22
l1bmp $lb420 $lm34
l1bmp $lb484 $lm46
l1bmp $lb548 $lm58
mask 0

l1bmp $lb296 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb360 $lm22
l1bmp $lb424 $lm34
l1bmp $lb488 $lm46
l1bmp $lb552 $lm58
mask 0

l1bmp $lb300 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb364 $lm22
l1bmp $lb428 $lm34
l1bmp $lb492 $lm46
l1bmp $lb556 $lm58
mask 0

l1bmp $lb304 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb368 $lm22
l1bmp $lb432 $lm34
l1bmp $lb496 $lm46
l1bmp $lb560 $lm58
mask 0

l1bmp $lb308 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb372 $lm22
l1bmp $lb436 $lm34
l1bmp $lb500 $lm46
l1bmp $lb564 $lm58
mask 0

l1bmp $lb312 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb376 $lm22
l1bmp $lb440 $lm34
l1bmp $lb504 $lm46
l1bmp $lb568 $lm58
mask 0

l1bmp $lb316 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb380 $lm22
l1bmp $lb444 $lm34
l1bmp $lb508 $lm46
l1bmp $lb572 $lm58
mask 0

l1bmp $lb320 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb384 $lm22
l1bmp $lb448 $lm34
l1bmp $lb512 $lm46
l1bmp $lb576 $lm58
mask 0

l1bmp $lb324 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb388 $lm22
l1bmp $lb452 $lm34
l1bmp $lb516 $lm46
l1bmp $lb580 $lm58
mask 0

l1bmp $lb328 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb392 $lm22
l1bmp $lb456 $lm34
l1bmp $lb520 $lm46
l1bmp $lb584 $lm58
mask 0

l1bmp $lb332 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb396 $lm22
l1bmp $lb460 $lm34
l1bmp $lb524 $lm46
l1bmp $lb588 $lm58
mask 0

l1bmp $lb336 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb400 $lm22
l1bmp $lb464 $lm34
l1bmp $lb528 $lm46
l1bmp $lb592 $lm58
mask 0

l1bmp $lb340 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb404 $lm22
l1bmp $lb468 $lm34
l1bmp $lb532 $lm46
l1bmp $lb596 $lm58
mask 0

l1bmp $lb344 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb408 $lm22
l1bmp $lb472 $lm34
l1bmp $lb536 $lm46
l1bmp $lb600 $lm58
mask 0

l1bmp $lb348 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb412 $lm22
l1bmp $lb476 $lm34
l1bmp $lb540 $lm46
l1bmp $lb604 $lm58
mask 0

l1bmp $lb352 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb416 $lm22
l1bmp $lb480 $lm34
l1bmp $lb544 $lm46
l1bmp $lb608 $lm58
mask 0

l1bmp $lb356 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb420 $lm22
l1bmp $lb484 $lm34
l1bmp $lb548 $lm46
l1bmp $lb612 $lm58
mask 0

l1bmp $lb360 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb424 $lm22
l1bmp $lb488 $lm34
l1bmp $lb552 $lm46
l1bmp $lb616 $lm58
mask 0

l1bmp $lb364 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb428 $lm22
l1bmp $lb492 $lm34
l1bmp $lb556 $lm46
l1bmp $lb620 $lm58
mask 0

l1bmp $lb368 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb432 $lm22
l1bmp $lb496 $lm34
l1bmp $lb560 $lm46
l1bmp $lb624 $lm58
mask 0

l1bmp $lb372 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb436 $lm22
l1bmp $lb500 $lm34
l1bmp $lb564 $lm46
l1bmp $lb628 $lm58
mask 0

l1bmp $lb376 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb440 $lm22
l1bmp $lb504 $lm34
l1bmp $lb568 $lm46
l1bmp $lb632 $lm58
mask 0

l1bmp $lb380 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb444 $lm22
l1bmp $lb508 $lm34
l1bmp $lb572 $lm46
l1bmp $lb636 $lm58
mask 0

l1bmp $lb384 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb448 $lm22
l1bmp $lb512 $lm34
l1bmp $lb576 $lm46
l1bmp $lb640 $lm58
mask 0

l1bmp $lb388 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb452 $lm22
l1bmp $lb516 $lm34
l1bmp $lb580 $lm46
l1bmp $lb644 $lm58
mask 0

l1bmp $lb392 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb456 $lm22
l1bmp $lb520 $lm34
l1bmp $lb584 $lm46
l1bmp $lb648 $lm58
mask 0

l1bmp $lb396 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb460 $lm22
l1bmp $lb524 $lm34
l1bmp $lb588 $lm46
l1bmp $lb652 $lm58
mask 0

l1bmp $lb400 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb464 $lm22
l1bmp $lb528 $lm34
l1bmp $lb592 $lm46
l1bmp $lb656 $lm58
mask 0

l1bmp $lb404 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb468 $lm22
l1bmp $lb532 $lm34
l1bmp $lb596 $lm46
l1bmp $lb660 $lm58
mask 0

l1bmp $lb408 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb472 $lm22
l1bmp $lb536 $lm34
l1bmp $lb600 $lm46
l1bmp $lb664 $lm58
mask 0

l1bmp $lb412 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb476 $lm22
l1bmp $lb540 $lm34
l1bmp $lb604 $lm46
l1bmp $lb668 $lm58
mask 0

l1bmp $lb416 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb480 $lm22
l1bmp $lb544 $lm34
l1bmp $lb608 $lm46
l1bmp $lb672 $lm58
mask 0

l1bmp $lb420 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb484 $lm22
l1bmp $lb548 $lm34
l1bmp $lb612 $lm46
l1bmp $lb676 $lm58
mask 0

l1bmp $lb424 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb488 $lm22
l1bmp $lb552 $lm34
l1bmp $lb616 $lm46
l1bmp $lb680 $lm58
mask 0

l1bmp $lb428 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb492 $lm22
l1bmp $lb556 $lm34
l1bmp $lb620 $lm46
l1bmp $lb684 $lm58
mask 0

l1bmp $lb432 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb496 $lm22
l1bmp $lb560 $lm34
l1bmp $lb624 $lm46
l1bmp $lb688 $lm58
mask 0

l1bmp $lb436 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb500 $lm22
l1bmp $lb564 $lm34
l1bmp $lb628 $lm46
l1bmp $lb692 $lm58
mask 0

l1bmp $lb440 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb504 $lm22
l1bmp $lb568 $lm34
l1bmp $lb632 $lm46
l1bmp $lb696 $lm58
mask 0

l1bmp $lb444 $t
lxor $lbf $ln0v $t $omr2;
maskm 2
l1bmp $lb508 $lm22
l1bmp $lb572 $lm34
l1bmp $lb636 $lm46
l1bmp $lb700 $lm58
mask 0

# N
d getd $lm2n0c0b0 1
d getd $lm4n0c0b0 1
d getd $lm6n0c0b0 1
d getd $lm8n0c0b0 1

# S
d getd $lm62n0c0b0 1
d getd $lm64n0c0b0 1
d getd $lm66n0c0b0 1
d getd $lm68n0c0b0 1

# E
d getd $lm22n0c0b0 1
d getd $lm34n0c0b0 1
d getd $lm46n0c0b0 1
d getd $lm58n0c0b0 1

# W
d getd $lm12n0c0b0 1
d getd $lm24n0c0b0 1
d getd $lm36n0c0b0 1
d getd $lm48n0c0b0 1