2
34
delay.daidir/scsim.db.dir/mdb.dui
5
WORK
23
DUMMY_MHDL_CFG_FUNC_TB
0
19
51
WORK_MHDL_SNPS_INTERNAL.DUMMY_MHDL_CFG_FUNC_TB.sim
2
1
3
NS
5
1 PS
1
1
0
0
0
0
0
10
delay.vdb
0
0
0
0
7
vlsi02
25
Thu Feb  1 17:24:56 2018
26
ipc694.inf-ra.uni-jena.de
1
4
gcc
0
6
-c -O
176
-mxunielab -uni_make -nc -nc -q -nc -exe delay -uum -vhtop WORK.dummy_mhdl_cfg_FUNC_TB -elaboration_options /tmp/vcs_20180201162450_32198/elaboptfile_32198 -cm_xmldb -debug 4 
0
0
0
1
14
1
0
6
amd64
21
/data/cae/sn10/vcsmx
0
13
delay.daidir
30
/home/vlsi02/vlsi/n_delay/sim
0
0
0
0
30
/home/vlsi02/vlsi/n_delay/sim
4
0
184
0
1
28
WORK.dummy_mhdl_cfg_FUNC_TB
26
delay.daidir/scsim.db.dir
0
0
1
28
72
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_TOC__X_TOC_V.sim
1
36082620
12428
0
1
63
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_TOC.sim
1
36072451
10169
0
1
72
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_ROC__X_ROC_V.sim
1
36059317
13134
0
1
63
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_ROC.sim
1
36049148
10169
0
1
72
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_ONE__X_ONE_V.sim
1
36038894
10254
0
1
63
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_ONE.sim
1
36030216
8678
0
1
74
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_LUT4__X_LUT4_V.sim
1
35981149
49067
0
1
64
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_LUT4.sim
1
35962241
18908
0
1
72
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_BUF__X_BUF_V.sim
1
35934322
27919
0
1
63
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/X_BUF.sim
1
35921917
12405
0
1
66
/home/vlsi02/vlsi/n_delay//sim/lib/work/64/N_DELAY__STRUCTURE.sim
1
35873135
48782
0
1
55
/home/vlsi02/vlsi/n_delay//sim/lib/work/64/N_DELAY.sim
1
35865353
7782
0
1
66
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/VPACKAGE.sim
1
35691003
174350
0
1
68
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/VPACKAGE__.sim
1
35322335
368668
0
1
53
amd64/packages/VITAL2000/lib/64/VITAL_PRIMITIVES.sim
1
35000211
322124
0
0
50
amd64/packages/IEEE/lib/64/STD_LOGIC_UNSIGNED.sim
1
34948665
51546
0
0
52
amd64/packages/IEEE/lib/64/STD_LOGIC_UNSIGNED__.sim
1
34841951
106714
0
0
55
amd64/packages/VITAL2000/lib/64/VITAL_PRIMITIVES__.sim
1
33156251
1685700
0
0
69
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/VCOMPONENTS.sim
1
869110
32287141
0
1
49
amd64/packages/VITAL2000/lib/64/VITAL_TIMING.sim
1
638426
230684
0
0
51
amd64/packages/VITAL2000/lib/64/VITAL_TIMING__.sim
1
88377
550049
0
0
61
/home/vlsi02/vlsi/n_delay//sim/lib/work/64/FUNC_TB__ARCH.sim
1
79040
9337
0
1
53
delay.daidir/scsim.db.dir/DUMMY_MHDL_CFG_FUNC_TB.sim
1
26295
52745
0
0
57
/home/vlsi02/vlsi/n_delay//sim/lib/work/64/DELAYPACK.sim
1
18374
7921
0
1
59
/home/vlsi02/vlsi/n_delay//sim/lib/work/64/DELAYPACK__.sim
1
10202
8172
0
1
55
/home/vlsi02/vlsi/n_delay//sim/lib/work/64/FUNC_TB.sim
1
0
6329
0
1
21
synopsys_sim.setup_1
1
6585
3617
1274759299
0
21
synopsys_sim.setup_0
1
6329
256
1517502289
0
5
68
/data/cae/ise13_1/ISE/vhdl/lib/sn10/RHEL5/simprim/64/VPACKAGE__.sim
52
amd64/packages/IEEE/lib/64/STD_LOGIC_UNSIGNED__.sim
55
amd64/packages/VITAL2000/lib/64/VITAL_PRIMITIVES__.sim
51
amd64/packages/VITAL2000/lib/64/VITAL_TIMING__.sim
59
/home/vlsi02/vlsi/n_delay//sim/lib/work/64/DELAYPACK__.sim
