<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">PSoC6_04 80-TQFP<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT1 (PSoCâ„¢ 6) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the PSoC6_04 80-TQFP package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd43fc956862ad59f73e28719951c5b"><td class="memItemLeft" align="right" valign="top"><a id="ga3cd43fc956862ad59f73e28719951c5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga3cd43fc956862ad59f73e28719951c5b">CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga3cd43fc956862ad59f73e28719951c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_rx. <br /></td></tr>
<tr class="separator:ga3cd43fc956862ad59f73e28719951c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memItemLeft" align="right" valign="top"><a id="gaa204ca86ffbc1b1425ff244251415b6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaa204ca86ffbc1b1425ff244251415b6d">CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa204ca86ffbc1b1425ff244251415b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_tx. <br /></td></tr>
<tr class="separator:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9035a4d9113643a5b941012eda7dd480"><td class="memItemLeft" align="right" valign="top"><a id="ga9035a4d9113643a5b941012eda7dd480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga9035a4d9113643a5b941012eda7dd480">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_DSI_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9035a4d9113643a5b941012eda7dd480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_dsi_comp. <br /></td></tr>
<tr class="separator:ga9035a4d9113643a5b941012eda7dd480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c548a21e0aa045fef1970d1b597958c"><td class="memItemLeft" align="right" valign="top"><a id="ga6c548a21e0aa045fef1970d1b597958c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga6c548a21e0aa045fef1970d1b597958c">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INN_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga6c548a21e0aa045fef1970d1b597958c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inn_comp. <br /></td></tr>
<tr class="separator:ga6c548a21e0aa045fef1970d1b597958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ae519fb6ccf752abe226b3be3982b"><td class="memItemLeft" align="right" valign="top"><a id="ga128ae519fb6ccf752abe226b3be3982b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga128ae519fb6ccf752abe226b3be3982b">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INP_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga128ae519fb6ccf752abe226b3be3982b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inp_comp. <br /></td></tr>
<tr class="separator:ga128ae519fb6ccf752abe226b3be3982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memItemLeft" align="right" valign="top"><a id="ga4fc53fe2ab45b703a9deb5385e417190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga4fc53fe2ab45b703a9deb5385e417190">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_DSI_CTB_CMP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga4fc53fe2ab45b703a9deb5385e417190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_dsi_ctb_cmp. <br /></td></tr>
<tr class="separator:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memItemLeft" align="right" valign="top"><a id="ga0c88c2881ddec9708f7f8968afbd1bb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga0c88c2881ddec9708f7f8968afbd1bb6">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_OUT_10X</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_out_10x. <br /></td></tr>
<tr class="separator:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e45148eb46a4c35615383490cb73fe6"><td class="memItemLeft" align="right" valign="top"><a id="ga4e45148eb46a4c35615383490cb73fe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga4e45148eb46a4c35615383490cb73fe6">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_M</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga4e45148eb46a4c35615383490cb73fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_m. <br /></td></tr>
<tr class="separator:ga4e45148eb46a4c35615383490cb73fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82047ec5444db3e2bb11895c01418eba"><td class="memItemLeft" align="right" valign="top"><a id="ga82047ec5444db3e2bb11895c01418eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga82047ec5444db3e2bb11895c01418eba">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P0</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga82047ec5444db3e2bb11895c01418eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p0. <br /></td></tr>
<tr class="separator:ga82047ec5444db3e2bb11895c01418eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a0b9678341c62534d22b954a825e8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4a0b9678341c62534d22b954a825e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaa4a0b9678341c62534d22b954a825e8a">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SARMUX_PADS</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaa4a0b9678341c62534d22b954a825e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:gaa4a0b9678341c62534d22b954a825e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bf919af595cef48bee3cd806aa34d2"><td class="memItemLeft" align="right" valign="top"><a id="ga02bf919af595cef48bee3cd806aa34d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga02bf919af595cef48bee3cd806aa34d2">CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_INPUT</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga02bf919af595cef48bee3cd806aa34d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_input. <br /></td></tr>
<tr class="separator:ga02bf919af595cef48bee3cd806aa34d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398974f343b22b299471dc52c29a1c37"><td class="memItemLeft" align="right" valign="top"><a id="ga398974f343b22b299471dc52c29a1c37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga398974f343b22b299471dc52c29a1c37">CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_OUTPUT</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga398974f343b22b299471dc52c29a1c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_output. <br /></td></tr>
<tr class="separator:ga398974f343b22b299471dc52c29a1c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaa02073e8f6e8a250aeb851a5976eb92c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaf36de7401e064efcc2b803c835bbd94f">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaa74b19db04790a5988f287e7b343f599">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gafd51be129e3d547477caa66ba0c6bf66">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga55ca1d04c27a976fa5941c416473b20b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga86eeebaf595ecbf4d449c74122dd8b42">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ce843790a53d67e48f4a313f816c1"><td class="memItemLeft" align="right" valign="top"><a id="ga318ce843790a53d67e48f4a313f816c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga318ce843790a53d67e48f4a313f816c1">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga318ce843790a53d67e48f4a313f816c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga318ce843790a53d67e48f4a313f816c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b92e83981ec41e43631ef1053d394"><td class="memItemLeft" align="right" valign="top"><a id="ga803b92e83981ec41e43631ef1053d394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga803b92e83981ec41e43631ef1053d394">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga803b92e83981ec41e43631ef1053d394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:ga803b92e83981ec41e43631ef1053d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memItemLeft" align="right" valign="top"><a id="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga9f1267e1d5dcd2bb8ef2cc7fbf4af828">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT3</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga4063871044d7a566b58b5b0955b56d55">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga2b6f3b9a4229f16e16191644d7a021ec">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gac8e3a1c1ca5ed736ce59dbf11547e6ce">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga9574bec687f52f612c85880c0285787c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b36390a895539ae18d8e5a661642ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b36390a895539ae18d8e5a661642ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaf2b36390a895539ae18d8e5a661642ef">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf2b36390a895539ae18d8e5a661642ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gaf2b36390a895539ae18d8e5a661642ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f130fdc79bade0b25b31d39bab151c"><td class="memItemLeft" align="right" valign="top"><a id="gae6f130fdc79bade0b25b31d39bab151c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gae6f130fdc79bade0b25b31d39bab151c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae6f130fdc79bade0b25b31d39bab151c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:gae6f130fdc79bade0b25b31d39bab151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memItemLeft" align="right" valign="top"><a id="gadf69720f4b9406d51715cf1b7b3a085b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gadf69720f4b9406d51715cf1b7b3a085b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT3</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gadf69720f4b9406d51715cf1b7b3a085b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga25dd33bcc5f3fba5b23fb4d5d056e476">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga9bfa51d83fd3fd131ff45de5d68c5c9e">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga54e48d58c2a0ca7b205fa0868a41844c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga90d6cd790e46fac220149ced8a6cf67d">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9202ce29e6db8581737a32d12c36f206"><td class="memItemLeft" align="right" valign="top"><a id="ga9202ce29e6db8581737a32d12c36f206"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga9202ce29e6db8581737a32d12c36f206">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga9202ce29e6db8581737a32d12c36f206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_clk. <br /></td></tr>
<tr class="separator:ga9202ce29e6db8581737a32d12c36f206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac318010274b12c158f3d1e86f99cd72b"><td class="memItemLeft" align="right" valign="top"><a id="gac318010274b12c158f3d1e86f99cd72b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gac318010274b12c158f3d1e86f99cd72b">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:gac318010274b12c158f3d1e86f99cd72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data0. <br /></td></tr>
<tr class="separator:gac318010274b12c158f3d1e86f99cd72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="memItemLeft" align="right" valign="top"><a id="ga5cf5fc11e30437613cbb58fc3d08cd5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga5cf5fc11e30437613cbb58fc3d08cd5f">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data1. <br /></td></tr>
<tr class="separator:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="memItemLeft" align="right" valign="top"><a id="ga2dc77ed5cbb7c57306a64b17961211ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga2dc77ed5cbb7c57306a64b17961211ed">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data2. <br /></td></tr>
<tr class="separator:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="memItemLeft" align="right" valign="top"><a id="ga5670d4ade46ffab0f19bb53f0bdfb2e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga5670d4ade46ffab0f19bb53f0bdfb2e8">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA3</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data3. <br /></td></tr>
<tr class="separator:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="memItemLeft" align="right" valign="top"><a id="gaec35ac47f1a4b24812dfe060f92ec3f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaec35ac47f1a4b24812dfe060f92ec3f2">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select0. <br /></td></tr>
<tr class="separator:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1753c732069a1059a0c36b6f7010be99"><td class="memItemLeft" align="right" valign="top"><a id="ga1753c732069a1059a0c36b6f7010be99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga1753c732069a1059a0c36b6f7010be99">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga1753c732069a1059a0c36b6f7010be99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select1. <br /></td></tr>
<tr class="separator:ga1753c732069a1059a0c36b6f7010be99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8415c649490a0beb19b9c52fa177739"><td class="memItemLeft" align="right" valign="top"><a id="gac8415c649490a0beb19b9c52fa177739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gac8415c649490a0beb19b9c52fa177739">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gac8415c649490a0beb19b9c52fa177739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select2. <br /></td></tr>
<tr class="separator:gac8415c649490a0beb19b9c52fa177739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gae412e083c2cc451e231e97921df65207">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f39d579dedec1f490b827cda147add"><td class="memItemLeft" align="right" valign="top"><a id="ga26f39d579dedec1f490b827cda147add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga26f39d579dedec1f490b827cda147add">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE_COMPL</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga26f39d579dedec1f490b827cda147add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga26f39d579dedec1f490b827cda147add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14576af93681ee9a89540399cfedd9c"><td class="memItemLeft" align="right" valign="top"><a id="gad14576af93681ee9a89540399cfedd9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad14576af93681ee9a89540399cfedd9c">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_ONE_CNT_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gad14576af93681ee9a89540399cfedd9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_one_cnt_in. <br /></td></tr>
<tr class="separator:gad14576af93681ee9a89540399cfedd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e541cd2802225c173a3f3a882473ac"><td class="memItemLeft" align="right" valign="top"><a id="ga43e541cd2802225c173a3f3a882473ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga43e541cd2802225c173a3f3a882473ac">CYHAL_PIN_MAP_DRIVE_MODE_USB_USB_DM_PAD</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga43e541cd2802225c173a3f3a882473ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_usb_dm_pad. <br /></td></tr>
<tr class="separator:ga43e541cd2802225c173a3f3a882473ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="memItemLeft" align="right" valign="top"><a id="ga2c19ce8abbf88f2e44c76496f28f5494"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga2c19ce8abbf88f2e44c76496f28f5494">CYHAL_PIN_MAP_DRIVE_MODE_USB_USB_DP_PAD</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_usb_dp_pad. <br /></td></tr>
<tr class="separator:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga84543f5728472fb91caf1818f1a770f4"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga43c4aa9a5556b7386cb604f0ab3b242c">cyhal_gpio_psoc6_04_80_tqfp_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga84543f5728472fb91caf1818f1a770f4">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:ga84543f5728472fb91caf1818f1a770f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#ga84543f5728472fb91caf1818f1a770f4">More...</a><br /></td></tr>
<tr class="separator:ga84543f5728472fb91caf1818f1a770f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga43c4aa9a5556b7386cb604f0ab3b242c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga43c4aa9a5556b7386cb604f0ab3b242c">cyhal_gpio_psoc6_04_80_tqfp_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caa25f499b57adc3dae9ca1a877f47f2af">P1_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242cab0d32687fab06c4263f65b6741adf308">P1_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242cae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caa1814d6db2865c42fb3c7fc7688ab5c5">P2_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca40df3c1aee5d74c3877d7b8d8bccb69e">P2_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caf7da371a007188db645f365f367a10a8">P2_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca583cbcc11d71b44face70c1fadefc9c0">P2_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca702f0443ac82eec7db778039597602de">P5_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca6e81efad69a0ea034651af008bd857b9">P5_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca48fead26a455d15e627a59f49e735ed6">P5_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca5a6e676f2fbd259451a8035c6d286748">P5_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caa776c1e7d28b10ca6361ebe9f0b4bf49">P5_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca314f040c789cfa222f71ac693d4634b3">P6_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242cab8284593b459e295b454e59c33e16325">P6_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca41f81316d62acdf3935225be485ea96a">P6_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca03d2dd144727710aa3078b5b2736a9b6">P6_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca6d9a4b708799671207e957ca525f6713">P6_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca5c5977f7accf175188f10c667adcb707">P6_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca2b42f6ebe228e231b10f05e2b9516000">P7_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca29c9b6fc101ca6d6ac8873965b27b0fa">P7_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca454e0bdb032f2516d74385200861d9de">P7_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242cafb35b2a17d84e108de6082476744da35">P7_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca8a42e7d3e80600ad7134b78692597498">P7_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca21e56d1f2d4d8b0b5e9c64479b91181b">P8_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca0db0c6042c3ddaa4549286faf95bed5a">P8_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242cac556dc6692d40142383b444a0545fe6d">P9_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca95e8336ec074bbd5096a3c9e2195a514">P9_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca39b31257ba13f758407bb87aa9d02526">P9_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca7219164e747c98cf7496d2cee556820e">P9_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caddfa78eb31b6d0217c46c7b69d3f5b31">P9_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caf610d508a239310477d8dee3d068095d">P9_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca3d6f6bf971075551e669f9044ddb30e3">P10_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca607fcf269fc2a6e4ecffd80d4a345516">P10_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caec9f8c6c169e3ffce4866e4a1677d873">P10_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca687b4a01d80cb5284be1bc42362f79d6">P10_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caffd46e9aa03ea6966fb9c094b1cdd989">P10_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242cac25c1fd7eabd9a38e7999e386226611a">P10_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caec0fd5f84e37f2a0c215482c0c530a9b">P10_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caadbdcc09aeb214069c751ac8bb77af45">P10_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242cae523468e21f17d454671c2b300892915">P11_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca5fe34b6d232f4550a7eb7fe679df2ef6">P11_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca0f9a317a819e897205a978d5521457af">P11_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca35883541a1c95809121c4481e02b3d24">P11_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca34c6ce6d703f417ba3a222a743037ceb">P11_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca90d53a1a29a2233e7cc141b64c5fa7fa">P11_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242caaf75a3f689acf9b321230e50436946c5">P11_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca48712274c5055ce58f2835247789024b">P12_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gga43c4aa9a5556b7386cb604f0ab3b242ca21febea0182e445d7348566f94cfeb8f">P12_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 7)
<br />
 }</td></tr>
<tr class="memdesc:ga43c4aa9a5556b7386cb604f0ab3b242c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 80-TQFP package for the PSoC6_04 series.  <a href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga43c4aa9a5556b7386cb604f0ab3b242c">More...</a><br /></td></tr>
<tr class="separator:ga43c4aa9a5556b7386cb604f0ab3b242c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga88fd206a3b77925268da2c8e078abfc5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga88fd206a3b77925268da2c8e078abfc5">cyhal_pin_map_canfd_ttcan_rx</a> [1]</td></tr>
<tr class="memdesc:ga88fd206a3b77925268da2c8e078abfc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_rx signal.  <a href="#ga88fd206a3b77925268da2c8e078abfc5">More...</a><br /></td></tr>
<tr class="separator:ga88fd206a3b77925268da2c8e078abfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51514ba64d79084c3b21fd2bd17568e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad51514ba64d79084c3b21fd2bd17568e">cyhal_pin_map_canfd_ttcan_tx</a> [1]</td></tr>
<tr class="memdesc:gad51514ba64d79084c3b21fd2bd17568e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_tx signal.  <a href="#gad51514ba64d79084c3b21fd2bd17568e">More...</a><br /></td></tr>
<tr class="separator:gad51514ba64d79084c3b21fd2bd17568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0feb64e065d6caaab11b048a1136e7ea"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga0feb64e065d6caaab11b048a1136e7ea">cyhal_pin_map_lpcomp_dsi_comp</a> [2]</td></tr>
<tr class="memdesc:ga0feb64e065d6caaab11b048a1136e7ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_dsi_comp signal.  <a href="#ga0feb64e065d6caaab11b048a1136e7ea">More...</a><br /></td></tr>
<tr class="separator:ga0feb64e065d6caaab11b048a1136e7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9867472e2b3ff245eaed06a736836e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga7a9867472e2b3ff245eaed06a736836e">cyhal_pin_map_lpcomp_inn_comp</a> [2]</td></tr>
<tr class="memdesc:ga7a9867472e2b3ff245eaed06a736836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inn_comp signal.  <a href="#ga7a9867472e2b3ff245eaed06a736836e">More...</a><br /></td></tr>
<tr class="separator:ga7a9867472e2b3ff245eaed06a736836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cc77365deff1072796431c5a4dc299"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad8cc77365deff1072796431c5a4dc299">cyhal_pin_map_lpcomp_inp_comp</a> [2]</td></tr>
<tr class="memdesc:gad8cc77365deff1072796431c5a4dc299"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inp_comp signal.  <a href="#gad8cc77365deff1072796431c5a4dc299">More...</a><br /></td></tr>
<tr class="separator:gad8cc77365deff1072796431c5a4dc299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga1b4e982a6ea50d02eb3f9b93e99124f8">cyhal_pin_map_opamp_dsi_ctb_cmp</a> [2]</td></tr>
<tr class="memdesc:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal.  <a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">More...</a><br /></td></tr>
<tr class="separator:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad911ae2ea7a6a6b6947f21a3e6fad5c4">cyhal_pin_map_opamp_out_10x</a> [2]</td></tr>
<tr class="memdesc:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_out_10x signal.  <a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">More...</a><br /></td></tr>
<tr class="separator:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga58d16a7a62d2ca5c50a84e0af455d7bc">cyhal_pin_map_opamp_vin_m</a> [2]</td></tr>
<tr class="memdesc:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_m signal.  <a href="#ga58d16a7a62d2ca5c50a84e0af455d7bc">More...</a><br /></td></tr>
<tr class="separator:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">cyhal_pin_map_opamp_vin_p0</a> [2]</td></tr>
<tr class="memdesc:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p0 signal.  <a href="#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">More...</a><br /></td></tr>
<tr class="separator:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2baa62708bcee333ed5d067555b7b96"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad2baa62708bcee333ed5d067555b7b96">cyhal_pin_map_pass_sarmux_pads</a> [16]</td></tr>
<tr class="memdesc:gad2baa62708bcee333ed5d067555b7b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal.  <a href="#gad2baa62708bcee333ed5d067555b7b96">More...</a><br /></td></tr>
<tr class="separator:gad2baa62708bcee333ed5d067555b7b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f954d3f38e9ed83a674cdb7a6aad8b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga72f954d3f38e9ed83a674cdb7a6aad8b">cyhal_pin_map_peri_tr_io_input</a> [24]</td></tr>
<tr class="memdesc:ga72f954d3f38e9ed83a674cdb7a6aad8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_input signal.  <a href="#ga72f954d3f38e9ed83a674cdb7a6aad8b">More...</a><br /></td></tr>
<tr class="separator:ga72f954d3f38e9ed83a674cdb7a6aad8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e45ddc29b746bfd903aff232cf08e64"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga9e45ddc29b746bfd903aff232cf08e64">cyhal_pin_map_peri_tr_io_output</a> [6]</td></tr>
<tr class="memdesc:ga9e45ddc29b746bfd903aff232cf08e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_output signal.  <a href="#ga9e45ddc29b746bfd903aff232cf08e64">More...</a><br /></td></tr>
<tr class="separator:ga9e45ddc29b746bfd903aff232cf08e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181c39c25909ccd96c6f35723f4394d8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga181c39c25909ccd96c6f35723f4394d8">cyhal_pin_map_scb_i2c_scl</a> [9]</td></tr>
<tr class="memdesc:ga181c39c25909ccd96c6f35723f4394d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#ga181c39c25909ccd96c6f35723f4394d8">More...</a><br /></td></tr>
<tr class="separator:ga181c39c25909ccd96c6f35723f4394d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36598e2471e2dc82a819f94b8bb36756"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga36598e2471e2dc82a819f94b8bb36756">cyhal_pin_map_scb_i2c_sda</a> [9]</td></tr>
<tr class="memdesc:ga36598e2471e2dc82a819f94b8bb36756"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#ga36598e2471e2dc82a819f94b8bb36756">More...</a><br /></td></tr>
<tr class="separator:ga36598e2471e2dc82a819f94b8bb36756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b49369b7924de5d225cf78e125fe6e1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga9b49369b7924de5d225cf78e125fe6e1">cyhal_pin_map_scb_spi_m_clk</a> [7]</td></tr>
<tr class="memdesc:ga9b49369b7924de5d225cf78e125fe6e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#ga9b49369b7924de5d225cf78e125fe6e1">More...</a><br /></td></tr>
<tr class="separator:ga9b49369b7924de5d225cf78e125fe6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8893626820c065205d9847082e41416"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gac8893626820c065205d9847082e41416">cyhal_pin_map_scb_spi_m_miso</a> [8]</td></tr>
<tr class="memdesc:gac8893626820c065205d9847082e41416"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#gac8893626820c065205d9847082e41416">More...</a><br /></td></tr>
<tr class="separator:gac8893626820c065205d9847082e41416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga54fb88fc8ad6956e7bc00e5718e53e39">cyhal_pin_map_scb_spi_m_mosi</a> [8]</td></tr>
<tr class="memdesc:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#ga54fb88fc8ad6956e7bc00e5718e53e39">More...</a><br /></td></tr>
<tr class="separator:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f51d550db3a5498c5a48ba64ef4a95"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaa0f51d550db3a5498c5a48ba64ef4a95">cyhal_pin_map_scb_spi_m_select0</a> [7]</td></tr>
<tr class="memdesc:gaa0f51d550db3a5498c5a48ba64ef4a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#gaa0f51d550db3a5498c5a48ba64ef4a95">More...</a><br /></td></tr>
<tr class="separator:gaa0f51d550db3a5498c5a48ba64ef4a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077cc48ed6f398b6e2eab2122c84de18"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga077cc48ed6f398b6e2eab2122c84de18">cyhal_pin_map_scb_spi_m_select1</a> [6]</td></tr>
<tr class="memdesc:ga077cc48ed6f398b6e2eab2122c84de18"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal.  <a href="#ga077cc48ed6f398b6e2eab2122c84de18">More...</a><br /></td></tr>
<tr class="separator:ga077cc48ed6f398b6e2eab2122c84de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae16431467a3f534b9f6ebc2213ad4b5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaae16431467a3f534b9f6ebc2213ad4b5">cyhal_pin_map_scb_spi_m_select2</a> [6]</td></tr>
<tr class="memdesc:gaae16431467a3f534b9f6ebc2213ad4b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal.  <a href="#gaae16431467a3f534b9f6ebc2213ad4b5">More...</a><br /></td></tr>
<tr class="separator:gaae16431467a3f534b9f6ebc2213ad4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08321f8717e435129488566d93b25868"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga08321f8717e435129488566d93b25868">cyhal_pin_map_scb_spi_m_select3</a> [3]</td></tr>
<tr class="memdesc:ga08321f8717e435129488566d93b25868"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal.  <a href="#ga08321f8717e435129488566d93b25868">More...</a><br /></td></tr>
<tr class="separator:ga08321f8717e435129488566d93b25868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfbb1eee046d034c118cd420e7d49a1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaccfbb1eee046d034c118cd420e7d49a1">cyhal_pin_map_scb_spi_s_clk</a> [7]</td></tr>
<tr class="memdesc:gaccfbb1eee046d034c118cd420e7d49a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#gaccfbb1eee046d034c118cd420e7d49a1">More...</a><br /></td></tr>
<tr class="separator:gaccfbb1eee046d034c118cd420e7d49a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f095b745603ea9442e396d9625e74c9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga6f095b745603ea9442e396d9625e74c9">cyhal_pin_map_scb_spi_s_miso</a> [8]</td></tr>
<tr class="memdesc:ga6f095b745603ea9442e396d9625e74c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#ga6f095b745603ea9442e396d9625e74c9">More...</a><br /></td></tr>
<tr class="separator:ga6f095b745603ea9442e396d9625e74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66548e32f27564cce52c9aaefd07518"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaf66548e32f27564cce52c9aaefd07518">cyhal_pin_map_scb_spi_s_mosi</a> [8]</td></tr>
<tr class="memdesc:gaf66548e32f27564cce52c9aaefd07518"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#gaf66548e32f27564cce52c9aaefd07518">More...</a><br /></td></tr>
<tr class="separator:gaf66548e32f27564cce52c9aaefd07518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92ce1f09a0d0bdace2749ddcc0d76cd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad92ce1f09a0d0bdace2749ddcc0d76cd">cyhal_pin_map_scb_spi_s_select0</a> [7]</td></tr>
<tr class="memdesc:gad92ce1f09a0d0bdace2749ddcc0d76cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#gad92ce1f09a0d0bdace2749ddcc0d76cd">More...</a><br /></td></tr>
<tr class="separator:gad92ce1f09a0d0bdace2749ddcc0d76cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5527537e8b226b94b3fa1ddee21babda"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga5527537e8b226b94b3fa1ddee21babda">cyhal_pin_map_scb_spi_s_select1</a> [6]</td></tr>
<tr class="memdesc:ga5527537e8b226b94b3fa1ddee21babda"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal.  <a href="#ga5527537e8b226b94b3fa1ddee21babda">More...</a><br /></td></tr>
<tr class="separator:ga5527537e8b226b94b3fa1ddee21babda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34881a26920874379f0f3c99bc49c5d9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga34881a26920874379f0f3c99bc49c5d9">cyhal_pin_map_scb_spi_s_select2</a> [6]</td></tr>
<tr class="memdesc:ga34881a26920874379f0f3c99bc49c5d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal.  <a href="#ga34881a26920874379f0f3c99bc49c5d9">More...</a><br /></td></tr>
<tr class="separator:ga34881a26920874379f0f3c99bc49c5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2aaf548a6228d85399260c30f5a798"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga5d2aaf548a6228d85399260c30f5a798">cyhal_pin_map_scb_spi_s_select3</a> [3]</td></tr>
<tr class="memdesc:ga5d2aaf548a6228d85399260c30f5a798"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal.  <a href="#ga5d2aaf548a6228d85399260c30f5a798">More...</a><br /></td></tr>
<tr class="separator:ga5d2aaf548a6228d85399260c30f5a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad7dd0d3b213b68c419c783e9c015e11f">cyhal_pin_map_scb_uart_cts</a> [6]</td></tr>
<tr class="memdesc:gad7dd0d3b213b68c419c783e9c015e11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#gad7dd0d3b213b68c419c783e9c015e11f">More...</a><br /></td></tr>
<tr class="separator:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaac3bd9031d2cb575dc6e4bed1f0a32f0">cyhal_pin_map_scb_uart_rts</a> [6]</td></tr>
<tr class="memdesc:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#gaac3bd9031d2cb575dc6e4bed1f0a32f0">More...</a><br /></td></tr>
<tr class="separator:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5098be3181018fab7099f46ac1640b16"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga5098be3181018fab7099f46ac1640b16">cyhal_pin_map_scb_uart_rx</a> [8]</td></tr>
<tr class="memdesc:ga5098be3181018fab7099f46ac1640b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#ga5098be3181018fab7099f46ac1640b16">More...</a><br /></td></tr>
<tr class="separator:ga5098be3181018fab7099f46ac1640b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6476bdb3876db143ac73b79740acb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gab9b6476bdb3876db143ac73b79740acb">cyhal_pin_map_scb_uart_tx</a> [8]</td></tr>
<tr class="memdesc:gab9b6476bdb3876db143ac73b79740acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#gab9b6476bdb3876db143ac73b79740acb">More...</a><br /></td></tr>
<tr class="separator:gab9b6476bdb3876db143ac73b79740acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6c03c305ec93e487644037cd689074"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga2a6c03c305ec93e487644037cd689074">cyhal_pin_map_smif_spi_clk</a> [1]</td></tr>
<tr class="memdesc:ga2a6c03c305ec93e487644037cd689074"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_clk signal.  <a href="#ga2a6c03c305ec93e487644037cd689074">More...</a><br /></td></tr>
<tr class="separator:ga2a6c03c305ec93e487644037cd689074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378664a41ec7e92635dabd81dff171b1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga378664a41ec7e92635dabd81dff171b1">cyhal_pin_map_smif_spi_data0</a> [1]</td></tr>
<tr class="memdesc:ga378664a41ec7e92635dabd81dff171b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data0 signal.  <a href="#ga378664a41ec7e92635dabd81dff171b1">More...</a><br /></td></tr>
<tr class="separator:ga378664a41ec7e92635dabd81dff171b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaf6ddf64426e34b5b0cf4a7bb06605b46">cyhal_pin_map_smif_spi_data1</a> [1]</td></tr>
<tr class="memdesc:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data1 signal.  <a href="#gaf6ddf64426e34b5b0cf4a7bb06605b46">More...</a><br /></td></tr>
<tr class="separator:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d40983581a0d307b3a4d24982084800"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga7d40983581a0d307b3a4d24982084800">cyhal_pin_map_smif_spi_data2</a> [1]</td></tr>
<tr class="memdesc:ga7d40983581a0d307b3a4d24982084800"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data2 signal.  <a href="#ga7d40983581a0d307b3a4d24982084800">More...</a><br /></td></tr>
<tr class="separator:ga7d40983581a0d307b3a4d24982084800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ba4b8191d0ce260e08fca914553439"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gae0ba4b8191d0ce260e08fca914553439">cyhal_pin_map_smif_spi_data3</a> [1]</td></tr>
<tr class="memdesc:gae0ba4b8191d0ce260e08fca914553439"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data3 signal.  <a href="#gae0ba4b8191d0ce260e08fca914553439">More...</a><br /></td></tr>
<tr class="separator:gae0ba4b8191d0ce260e08fca914553439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5e15237798fe8d3275f878426933b7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaad5e15237798fe8d3275f878426933b7">cyhal_pin_map_smif_spi_select0</a> [1]</td></tr>
<tr class="memdesc:gaad5e15237798fe8d3275f878426933b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select0 signal.  <a href="#gaad5e15237798fe8d3275f878426933b7">More...</a><br /></td></tr>
<tr class="separator:gaad5e15237798fe8d3275f878426933b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad92a5fd297f6dedf51184d38a52e7e40">cyhal_pin_map_smif_spi_select1</a> [1]</td></tr>
<tr class="memdesc:gad92a5fd297f6dedf51184d38a52e7e40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select1 signal.  <a href="#gad92a5fd297f6dedf51184d38a52e7e40">More...</a><br /></td></tr>
<tr class="separator:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gad29c4248430c8f6e8d78ad8f644b1e5c">cyhal_pin_map_smif_spi_select2</a> [1]</td></tr>
<tr class="memdesc:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select2 signal.  <a href="#gad29c4248430c8f6e8d78ad8f644b1e5c">More...</a><br /></td></tr>
<tr class="separator:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400ae9169480537f6e61181d04623e1e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga400ae9169480537f6e61181d04623e1e">cyhal_pin_map_tcpwm_line</a> [53]</td></tr>
<tr class="memdesc:ga400ae9169480537f6e61181d04623e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#ga400ae9169480537f6e61181d04623e1e">More...</a><br /></td></tr>
<tr class="separator:ga400ae9169480537f6e61181d04623e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe340c6faf1f69648dc37838aa355b95"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gabe340c6faf1f69648dc37838aa355b95">cyhal_pin_map_tcpwm_line_compl</a> [53]</td></tr>
<tr class="memdesc:gabe340c6faf1f69648dc37838aa355b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal.  <a href="#gabe340c6faf1f69648dc37838aa355b95">More...</a><br /></td></tr>
<tr class="separator:gabe340c6faf1f69648dc37838aa355b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ab6dbea60db400d61b443706e0760a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#gaf2ab6dbea60db400d61b443706e0760a">cyhal_pin_map_tcpwm_tr_one_cnt_in</a> [62]</td></tr>
<tr class="memdesc:gaf2ab6dbea60db400d61b443706e0760a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_one_cnt_in signal.  <a href="#gaf2ab6dbea60db400d61b443706e0760a">More...</a><br /></td></tr>
<tr class="separator:gaf2ab6dbea60db400d61b443706e0760a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d588859bafd8ecf06a9758e767b73a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga90d588859bafd8ecf06a9758e767b73a">cyhal_pin_map_usb_usb_dm_pad</a> [1]</td></tr>
<tr class="memdesc:ga90d588859bafd8ecf06a9758e767b73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_usb_dm_pad signal.  <a href="#ga90d588859bafd8ecf06a9758e767b73a">More...</a><br /></td></tr>
<tr class="separator:ga90d588859bafd8ecf06a9758e767b73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fb4570c24c16b8b6ec802d5e522808"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga83fb4570c24c16b8b6ec802d5e522808">cyhal_pin_map_usb_usb_dp_pad</a> [1]</td></tr>
<tr class="memdesc:ga83fb4570c24c16b8b6ec802d5e522808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_usb_dp_pad signal.  <a href="#ga83fb4570c24c16b8b6ec802d5e522808">More...</a><br /></td></tr>
<tr class="separator:ga83fb4570c24c16b8b6ec802d5e522808"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga84543f5728472fb91caf1818f1a770f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84543f5728472fb91caf1818f1a770f4">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga43c4aa9a5556b7386cb604f0ab3b242c">cyhal_gpio_psoc6_04_80_tqfp_t</a> <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga43c4aa9a5556b7386cb604f0ab3b242c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c4aa9a5556b7386cb604f0ab3b242c">&#9670;&nbsp;</a></span>cyhal_gpio_psoc6_04_80_tqfp_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__psoc6__04__80__tqfp.html#ga43c4aa9a5556b7386cb604f0ab3b242c">cyhal_gpio_psoc6_04_80_tqfp_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 80-TQFP package for the PSoC6_04 series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p>Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p>Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p>Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p>Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caa25f499b57adc3dae9ca1a877f47f2af"></a>P1_0&#160;</td><td class="fielddoc"><p>Port 1 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242cab0d32687fab06c4263f65b6741adf308"></a>P1_1&#160;</td><td class="fielddoc"><p>Port 1 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p>Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p>Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p>Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p>Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242cae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p>Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caa1814d6db2865c42fb3c7fc7688ab5c5"></a>P2_4&#160;</td><td class="fielddoc"><p>Port 2 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca40df3c1aee5d74c3877d7b8d8bccb69e"></a>P2_5&#160;</td><td class="fielddoc"><p>Port 2 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caf7da371a007188db645f365f367a10a8"></a>P2_6&#160;</td><td class="fielddoc"><p>Port 2 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca583cbcc11d71b44face70c1fadefc9c0"></a>P2_7&#160;</td><td class="fielddoc"><p>Port 2 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p>Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p>Port 3 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca702f0443ac82eec7db778039597602de"></a>P5_0&#160;</td><td class="fielddoc"><p>Port 5 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca6e81efad69a0ea034651af008bd857b9"></a>P5_1&#160;</td><td class="fielddoc"><p>Port 5 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca48fead26a455d15e627a59f49e735ed6"></a>P5_2&#160;</td><td class="fielddoc"><p>Port 5 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca5a6e676f2fbd259451a8035c6d286748"></a>P5_6&#160;</td><td class="fielddoc"><p>Port 5 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caa776c1e7d28b10ca6361ebe9f0b4bf49"></a>P5_7&#160;</td><td class="fielddoc"><p>Port 5 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca314f040c789cfa222f71ac693d4634b3"></a>P6_2&#160;</td><td class="fielddoc"><p>Port 6 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242cab8284593b459e295b454e59c33e16325"></a>P6_3&#160;</td><td class="fielddoc"><p>Port 6 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca41f81316d62acdf3935225be485ea96a"></a>P6_4&#160;</td><td class="fielddoc"><p>Port 6 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca03d2dd144727710aa3078b5b2736a9b6"></a>P6_5&#160;</td><td class="fielddoc"><p>Port 6 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca6d9a4b708799671207e957ca525f6713"></a>P6_6&#160;</td><td class="fielddoc"><p>Port 6 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca5c5977f7accf175188f10c667adcb707"></a>P6_7&#160;</td><td class="fielddoc"><p>Port 6 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p>Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p>Port 7 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca2b42f6ebe228e231b10f05e2b9516000"></a>P7_2&#160;</td><td class="fielddoc"><p>Port 7 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca29c9b6fc101ca6d6ac8873965b27b0fa"></a>P7_3&#160;</td><td class="fielddoc"><p>Port 7 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca454e0bdb032f2516d74385200861d9de"></a>P7_4&#160;</td><td class="fielddoc"><p>Port 7 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242cafb35b2a17d84e108de6082476744da35"></a>P7_5&#160;</td><td class="fielddoc"><p>Port 7 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca8a42e7d3e80600ad7134b78692597498"></a>P7_7&#160;</td><td class="fielddoc"><p>Port 7 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca21e56d1f2d4d8b0b5e9c64479b91181b"></a>P8_0&#160;</td><td class="fielddoc"><p>Port 8 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca0db0c6042c3ddaa4549286faf95bed5a"></a>P8_1&#160;</td><td class="fielddoc"><p>Port 8 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242cac556dc6692d40142383b444a0545fe6d"></a>P9_0&#160;</td><td class="fielddoc"><p>Port 9 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca95e8336ec074bbd5096a3c9e2195a514"></a>P9_1&#160;</td><td class="fielddoc"><p>Port 9 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca39b31257ba13f758407bb87aa9d02526"></a>P9_2&#160;</td><td class="fielddoc"><p>Port 9 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca7219164e747c98cf7496d2cee556820e"></a>P9_3&#160;</td><td class="fielddoc"><p>Port 9 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caddfa78eb31b6d0217c46c7b69d3f5b31"></a>P9_4&#160;</td><td class="fielddoc"><p>Port 9 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caf610d508a239310477d8dee3d068095d"></a>P9_5&#160;</td><td class="fielddoc"><p>Port 9 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca3d6f6bf971075551e669f9044ddb30e3"></a>P10_0&#160;</td><td class="fielddoc"><p>Port 10 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca607fcf269fc2a6e4ecffd80d4a345516"></a>P10_1&#160;</td><td class="fielddoc"><p>Port 10 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caec9f8c6c169e3ffce4866e4a1677d873"></a>P10_2&#160;</td><td class="fielddoc"><p>Port 10 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca687b4a01d80cb5284be1bc42362f79d6"></a>P10_3&#160;</td><td class="fielddoc"><p>Port 10 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caffd46e9aa03ea6966fb9c094b1cdd989"></a>P10_4&#160;</td><td class="fielddoc"><p>Port 10 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242cac25c1fd7eabd9a38e7999e386226611a"></a>P10_5&#160;</td><td class="fielddoc"><p>Port 10 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caec0fd5f84e37f2a0c215482c0c530a9b"></a>P10_6&#160;</td><td class="fielddoc"><p>Port 10 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caadbdcc09aeb214069c751ac8bb77af45"></a>P10_7&#160;</td><td class="fielddoc"><p>Port 10 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242cae523468e21f17d454671c2b300892915"></a>P11_1&#160;</td><td class="fielddoc"><p>Port 11 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca5fe34b6d232f4550a7eb7fe679df2ef6"></a>P11_2&#160;</td><td class="fielddoc"><p>Port 11 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca0f9a317a819e897205a978d5521457af"></a>P11_3&#160;</td><td class="fielddoc"><p>Port 11 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca35883541a1c95809121c4481e02b3d24"></a>P11_4&#160;</td><td class="fielddoc"><p>Port 11 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca34c6ce6d703f417ba3a222a743037ceb"></a>P11_5&#160;</td><td class="fielddoc"><p>Port 11 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca90d53a1a29a2233e7cc141b64c5fa7fa"></a>P11_6&#160;</td><td class="fielddoc"><p>Port 11 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242caaf75a3f689acf9b321230e50436946c5"></a>P11_7&#160;</td><td class="fielddoc"><p>Port 11 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca48712274c5055ce58f2835247789024b"></a>P12_6&#160;</td><td class="fielddoc"><p>Port 12 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43c4aa9a5556b7386cb604f0ab3b242ca21febea0182e445d7348566f94cfeb8f"></a>P12_7&#160;</td><td class="fielddoc"><p>Port 12 Pin 7. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga88fd206a3b77925268da2c8e078abfc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fd206a3b77925268da2c8e078abfc5">&#9670;&nbsp;</a></span>cyhal_pin_map_canfd_ttcan_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_canfd_ttcan_rx[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the canfd_ttcan_rx signal. </p>

</div>
</div>
<a id="gad51514ba64d79084c3b21fd2bd17568e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51514ba64d79084c3b21fd2bd17568e">&#9670;&nbsp;</a></span>cyhal_pin_map_canfd_ttcan_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_canfd_ttcan_tx[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the canfd_ttcan_tx signal. </p>

</div>
</div>
<a id="ga0feb64e065d6caaab11b048a1136e7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0feb64e065d6caaab11b048a1136e7ea">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_dsi_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_dsi_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_dsi_comp signal. </p>

</div>
</div>
<a id="ga7a9867472e2b3ff245eaed06a736836e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9867472e2b3ff245eaed06a736836e">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inn_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inn_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inn_comp signal. </p>

</div>
</div>
<a id="gad8cc77365deff1072796431c5a4dc299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8cc77365deff1072796431c5a4dc299">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inp_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inp_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inp_comp signal. </p>

</div>
</div>
<a id="ga1b4e982a6ea50d02eb3f9b93e99124f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_dsi_ctb_cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_dsi_ctb_cmp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal. </p>

</div>
</div>
<a id="gad911ae2ea7a6a6b6947f21a3e6fad5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_out_10x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_out_10x[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_out_10x signal. </p>

</div>
</div>
<a id="ga58d16a7a62d2ca5c50a84e0af455d7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d16a7a62d2ca5c50a84e0af455d7bc">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_m[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_m signal. </p>

</div>
</div>
<a id="gabf7d92e7cfce17305ee7ceaa7e6eb3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p0 signal. </p>

</div>
</div>
<a id="gad2baa62708bcee333ed5d067555b7b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2baa62708bcee333ed5d067555b7b96">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sarmux_pads</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sarmux_pads[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sarmux_pads signal. </p>

</div>
</div>
<a id="ga72f954d3f38e9ed83a674cdb7a6aad8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72f954d3f38e9ed83a674cdb7a6aad8b">&#9670;&nbsp;</a></span>cyhal_pin_map_peri_tr_io_input</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_peri_tr_io_input[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the peri_tr_io_input signal. </p>

</div>
</div>
<a id="ga9e45ddc29b746bfd903aff232cf08e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e45ddc29b746bfd903aff232cf08e64">&#9670;&nbsp;</a></span>cyhal_pin_map_peri_tr_io_output</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_peri_tr_io_output[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the peri_tr_io_output signal. </p>

</div>
</div>
<a id="ga181c39c25909ccd96c6f35723f4394d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga181c39c25909ccd96c6f35723f4394d8">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="ga36598e2471e2dc82a819f94b8bb36756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36598e2471e2dc82a819f94b8bb36756">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="ga9b49369b7924de5d225cf78e125fe6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b49369b7924de5d225cf78e125fe6e1">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="gac8893626820c065205d9847082e41416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8893626820c065205d9847082e41416">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="ga54fb88fc8ad6956e7bc00e5718e53e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54fb88fc8ad6956e7bc00e5718e53e39">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="gaa0f51d550db3a5498c5a48ba64ef4a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f51d550db3a5498c5a48ba64ef4a95">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="ga077cc48ed6f398b6e2eab2122c84de18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077cc48ed6f398b6e2eab2122c84de18">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select1[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select1 signal. </p>

</div>
</div>
<a id="gaae16431467a3f534b9f6ebc2213ad4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae16431467a3f534b9f6ebc2213ad4b5">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select2 signal. </p>

</div>
</div>
<a id="ga08321f8717e435129488566d93b25868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08321f8717e435129488566d93b25868">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select3 signal. </p>

</div>
</div>
<a id="gaccfbb1eee046d034c118cd420e7d49a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfbb1eee046d034c118cd420e7d49a1">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="ga6f095b745603ea9442e396d9625e74c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f095b745603ea9442e396d9625e74c9">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="gaf66548e32f27564cce52c9aaefd07518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf66548e32f27564cce52c9aaefd07518">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="gad92ce1f09a0d0bdace2749ddcc0d76cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad92ce1f09a0d0bdace2749ddcc0d76cd">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="ga5527537e8b226b94b3fa1ddee21babda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5527537e8b226b94b3fa1ddee21babda">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select1[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select1 signal. </p>

</div>
</div>
<a id="ga34881a26920874379f0f3c99bc49c5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34881a26920874379f0f3c99bc49c5d9">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select2 signal. </p>

</div>
</div>
<a id="ga5d2aaf548a6228d85399260c30f5a798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d2aaf548a6228d85399260c30f5a798">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select3 signal. </p>

</div>
</div>
<a id="gad7dd0d3b213b68c419c783e9c015e11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7dd0d3b213b68c419c783e9c015e11f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="gaac3bd9031d2cb575dc6e4bed1f0a32f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac3bd9031d2cb575dc6e4bed1f0a32f0">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="ga5098be3181018fab7099f46ac1640b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5098be3181018fab7099f46ac1640b16">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="gab9b6476bdb3876db143ac73b79740acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b6476bdb3876db143ac73b79740acb">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="ga2a6c03c305ec93e487644037cd689074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6c03c305ec93e487644037cd689074">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_clk[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_clk signal. </p>

</div>
</div>
<a id="ga378664a41ec7e92635dabd81dff171b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378664a41ec7e92635dabd81dff171b1">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data0 signal. </p>

</div>
</div>
<a id="gaf6ddf64426e34b5b0cf4a7bb06605b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ddf64426e34b5b0cf4a7bb06605b46">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data1 signal. </p>

</div>
</div>
<a id="ga7d40983581a0d307b3a4d24982084800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d40983581a0d307b3a4d24982084800">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data2 signal. </p>

</div>
</div>
<a id="gae0ba4b8191d0ce260e08fca914553439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ba4b8191d0ce260e08fca914553439">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data3 signal. </p>

</div>
</div>
<a id="gaad5e15237798fe8d3275f878426933b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5e15237798fe8d3275f878426933b7">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select0 signal. </p>

</div>
</div>
<a id="gad92a5fd297f6dedf51184d38a52e7e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad92a5fd297f6dedf51184d38a52e7e40">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select1 signal. </p>

</div>
</div>
<a id="gad29c4248430c8f6e8d78ad8f644b1e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad29c4248430c8f6e8d78ad8f644b1e5c">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select2 signal. </p>

</div>
</div>
<a id="ga400ae9169480537f6e61181d04623e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga400ae9169480537f6e61181d04623e1e">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[53]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="gabe340c6faf1f69648dc37838aa355b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe340c6faf1f69648dc37838aa355b95">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line_compl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line_compl[53]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line_compl signal. </p>

</div>
</div>
<a id="gaf2ab6dbea60db400d61b443706e0760a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ab6dbea60db400d61b443706e0760a">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_one_cnt_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_one_cnt_in[62]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_one_cnt_in signal. </p>

</div>
</div>
<a id="ga90d588859bafd8ecf06a9758e767b73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d588859bafd8ecf06a9758e767b73a">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_usb_dm_pad</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_usb_dm_pad[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_usb_dm_pad signal. </p>

</div>
</div>
<a id="ga83fb4570c24c16b8b6ec802d5e522808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83fb4570c24c16b8b6ec802d5e522808">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_usb_dp_pad</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_usb_dp_pad[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_usb_dp_pad signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
