
---------- Begin Simulation Statistics ----------
host_inst_rate                                 209823                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323144                       # Number of bytes of host memory used
host_seconds                                    95.32                       # Real time elapsed on the host
host_tick_rate                              356134818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033946                       # Number of seconds simulated
sim_ticks                                 33946301500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5446017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35190.517367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30378.814122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4993843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15912237000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.083028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               452174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            125395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9927158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.060003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326779                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62407.098503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61482.566790                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13560625655                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8524188990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138644                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 47008.541356                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.535394                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15415                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    724636665                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6920235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44024.369618                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39644.253700                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6250768                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29472862655                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096741                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                669467                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             204044                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18451347490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067255                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996660                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002100                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.580203                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.150648                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6920235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44024.369618                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39644.253700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6250768                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29472862655                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096741                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               669467                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            204044                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18451347490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384522                       # number of replacements
system.cpu.dcache.sampled_refs                 385546                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.514670                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6375155                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501856390000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145156                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13259064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14369.265447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11415.125717                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13217583                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      596051500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41481                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1191                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    459904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40289                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.061132                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13259064                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14369.265447                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11415.125717                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13217583                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       596051500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003129                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41481                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1191                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    459904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40289                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435722                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.089434                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13259064                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14369.265447                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11415.125717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13217583                       # number of overall hits
system.cpu.icache.overall_miss_latency      596051500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003129                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41481                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1191                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    459904000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40289                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40059                       # number of replacements
system.cpu.icache.sampled_refs                  40290                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.089434                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13217583                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 61692.273811                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1086894480                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 17618                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59604.810396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43949.312087                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          661                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3751944000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.989608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62947                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2766345500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.989561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62944                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59341.471202                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43582.093592                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         240083                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7248264000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.337205                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       122145                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       210                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5314139000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.336622                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  121934                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81931                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59261.646996                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43562.046112                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4855366000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81931                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3569082000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81931                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145156                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145156                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.213525                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425836                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59431.028894                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43707.117667                       # average overall mshr miss latency
system.l2.demand_hits                          240744                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11000208000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.434656                       # miss rate for demand accesses
system.l2.demand_misses                        185092                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        213                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8080484500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.434153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   184878                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.364310                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.279943                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5968.847637                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4586.585460                       # Average occupied blocks per context
system.l2.overall_accesses                     425836                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59431.028894                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  45271.901568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         240744                       # number of overall hits
system.l2.overall_miss_latency            11000208000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.434656                       # miss rate for overall accesses
system.l2.overall_misses                       185092                       # number of overall misses
system.l2.overall_mshr_hits                       213                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        9167378980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.475526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  202496                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.372233                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6558                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         9110                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        28111                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            18293                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          708                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         147467                       # number of replacements
system.l2.sampled_refs                         158314                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10555.433097                       # Cycle average of tags in use
system.l2.total_refs                           350432                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            63749                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44644280                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2401639                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3226610                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       279946                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3243096                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3820137                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         175180                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       315836                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17094906                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.622465                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.510631                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12804839     74.90%     74.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2117853     12.39%     87.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       810385      4.74%     92.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       439286      2.57%     94.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       259064      1.52%     96.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       141766      0.83%     96.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       128407      0.75%     97.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        77470      0.45%     98.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       315836      1.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17094906                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       279742                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13458761                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.324832                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.324832                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4628120                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       392109                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28407428                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7201688                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5174976                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1982595                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          659                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        90121                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4694899                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4531299                       # DTB hits
system.switch_cpus_1.dtb.data_misses           163600                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3776855                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3617995                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           158860                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        918044                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            913304                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4740                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3820137                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3206460                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8708722                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        74960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29884851                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        524404                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.164319                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3206460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2576819                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.285463                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19077501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.566497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.782601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13575303     71.16%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         468973      2.46%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         267720      1.40%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         447240      2.34%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1307294      6.85%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         250127      1.31%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         258944      1.36%     86.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         509957      2.67%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1991943     10.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19077501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4170822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1981651                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1558454                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.652113                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4695883                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           918044                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12709475                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14511822                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.733129                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9317685                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.624209                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14739095                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       324997                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2878229                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5825783                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       404242                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1878304                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24867177                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3777839                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       379621                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15160535                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       127702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6710                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1982595                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       169256                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       272184                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       114975                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          492                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19151                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3466546                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1116970                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19151                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        58960                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       266037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.430139                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.430139                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10124958     65.15%     65.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        47432      0.31%     65.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230738      1.48%     66.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7224      0.05%     66.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204208      1.31%     68.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19738      0.13%     68.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64960      0.42%     68.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3902397     25.11%     93.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       938502      6.04%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15540157                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       140538                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009044                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        25073     17.84%     17.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     17.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     17.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            9      0.01%     17.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     17.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           16      0.01%     17.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           25      0.02%     17.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        67303     47.89%     65.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        44983     32.01%     97.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3129      2.23%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19077501                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.814580                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.351278                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12062783     63.23%     63.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2903433     15.22%     78.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1726937      9.05%     87.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1100359      5.77%     93.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       765924      4.01%     97.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       318432      1.67%     98.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       177008      0.93%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        17131      0.09%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5494      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19077501                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.668442                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23308723                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15540157                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13133770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        23102                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11922682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3206524                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3206460                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2520116                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       876028                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5825783                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1878304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23248323                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3852072                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       337953                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7515715                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       399262                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        10493                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35382180                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27449499                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20366549                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4953447                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1982595                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       773671                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12361942                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1921333                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 98453                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
