/* Generated by Yosys 0.16+65 (git sha1 03bd62bb8, gcc 9.1.0 -fPIC -Os) */

module atahost_top(wb_clk_i, arst_i, wb_rst_i, wb_cyc_i, wb_stb_i, wb_ack_o, wb_err_o, wb_we_i, wb_inta_o, resetn_pad_o, dd_padoe_o, cs0n_pad_o, cs1n_pad_o, diorn_pad_o, diown_pad_o, iordy_pad_i, intrq_pad_i, wb_dat_i, wb_dat_o, wb_sel_i, dd_pad_i
, dd_pad_o, da_pad_o, wb_adr_i);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  reg _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  reg _0050_;
  reg _0051_;
  reg _0052_;
  reg _0053_;
  reg _0054_;
  reg _0055_;
  reg _0056_;
  reg _0057_;
  reg _0058_;
  reg _0059_;
  reg _0060_;
  reg _0061_;
  reg _0062_;
  reg _0063_;
  reg _0064_;
  reg _0065_;
  reg _0066_;
  reg _0067_;
  reg _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  reg _0073_;
  reg _0074_;
  reg _0075_;
  reg _0076_;
  reg _0077_;
  reg _0078_;
  reg _0079_;
  reg _0080_;
  reg _0081_;
  reg _0082_;
  reg _0083_;
  reg _0084_;
  reg _0085_;
  reg _0086_;
  reg _0087_;
  reg _0088_;
  reg _0089_;
  reg _0090_;
  reg _0091_;
  reg _0092_;
  reg _0093_;
  reg _0094_;
  reg _0095_;
  reg _0096_;
  reg _0097_;
  reg _0098_;
  reg _0099_;
  reg _0100_;
  reg _0101_;
  reg _0102_;
  reg _0103_;
  reg _0104_;
  reg _0105_;
  reg _0106_;
  reg _0107_;
  reg _0108_;
  reg _0109_;
  reg _0110_;
  reg _0111_;
  reg _0112_;
  reg _0113_;
  reg _0114_;
  reg _0115_;
  reg _0116_;
  reg _0117_;
  reg _0118_;
  reg _0119_;
  wire _0120_;
  reg _0121_;
  reg _0122_;
  reg _0123_;
  reg _0124_;
  reg _0125_;
  reg _0126_;
  reg _0127_;
  reg _0128_;
  reg _0129_;
  reg _0130_;
  reg _0131_;
  reg _0132_;
  reg _0133_;
  reg _0134_;
  reg _0135_;
  reg _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  reg _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  reg _0173_;
  reg _0174_;
  reg _0175_;
  reg _0176_;
  reg _0177_;
  reg _0178_;
  reg _0179_;
  reg _0180_;
  reg _0181_;
  reg _0182_;
  reg _0183_;
  reg _0184_;
  reg _0185_;
  reg _0186_;
  reg _0187_;
  reg _0188_;
  reg _0189_;
  reg _0190_;
  reg _0191_;
  reg _0192_;
  reg _0193_;
  reg _0194_;
  reg _0195_;
  reg _0196_;
  reg _0197_;
  reg _0198_;
  reg _0199_;
  reg _0200_;
  reg _0201_;
  reg _0202_;
  reg _0203_;
  reg _0204_;
  reg _0205_;
  reg _0206_;
  reg _0207_;
  reg _0208_;
  wire _0209_;
  wire _0210_;
  reg _0211_;
  reg _0212_;
  reg _0213_;
  reg _0214_;
  reg _0215_;
  reg _0216_;
  reg _0217_;
  reg _0218_;
  reg _0219_;
  reg _0220_;
  reg _0221_;
  reg _0222_;
  reg _0223_;
  reg _0224_;
  reg _0225_;
  reg _0226_;
  reg _0227_;
  reg _0228_;
  reg _0229_;
  reg _0230_;
  reg _0231_;
  reg _0232_;
  reg _0233_;
  reg _0234_;
  reg _0235_;
  reg _0236_;
  reg _0237_;
  reg _0238_;
  reg _0239_;
  reg _0240_;
  reg _0241_;
  reg _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  reg _0295_;
  reg _0296_;
  reg _0297_;
  reg _0298_;
  wire _0299_;
  reg _0300_;
  reg _0301_;
  reg _0302_;
  reg _0303_;
  wire _0304_;
  reg _0305_;
  reg _0306_;
  reg _0307_;
  reg _0308_;
  reg _0309_;
  reg _0310_;
  reg _0311_;
  reg _0312_;
  wire _0313_;
  wire _0314_;
  reg _0315_;
  reg _0316_;
  reg _0317_;
  reg _0318_;
  reg _0319_;
  reg _0320_;
  reg _0321_;
  reg _0322_;
  reg _0323_;
  reg _0324_;
  reg _0325_;
  reg _0326_;
  reg _0327_;
  reg _0328_;
  reg _0329_;
  reg _0330_;
  reg _0331_;
  reg _0332_;
  reg _0333_;
  reg _0334_;
  reg _0335_;
  reg _0336_;
  reg _0337_;
  reg _0338_;
  reg _0339_;
  reg _0340_;
  reg _0341_;
  reg _0342_;
  reg _0343_;
  reg _0344_;
  reg _0345_;
  reg _0346_;
  reg _0347_;
  reg _0348_;
  reg _0349_;
  reg _0350_;
  reg _0351_;
  reg _0352_;
  reg _0353_;
  reg _0354_;
  reg _0355_;
  reg _0356_;
  reg _0357_;
  reg _0358_;
  reg _0359_;
  reg _0360_;
  reg _0361_;
  reg _0362_;
  reg _0363_;
  reg _0364_;
  reg _0365_;
  reg _0366_;
  reg _0367_;
  reg _0368_;
  reg _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire [9:0] _0439_;
  wire [8:0] _0440_;
  wire [9:0] _0441_;
  wire [8:0] _0442_;
  wire [9:0] _0443_;
  wire [8:0] _0444_;
  wire [9:0] _0445_;
  wire [8:0] _0446_;
  wire IDEctrl_FATR0;
  wire IDEctrl_FATR1;
  wire IDEctrl_IDEen;
  wire IDEctrl_rst;
  wire PIO_cmdport_IORDYen;
  wire [7:0] PIO_cmdport_T1;
  wire [7:0] PIO_cmdport_T2;
  wire [7:0] PIO_cmdport_T4;
  wire [7:0] PIO_cmdport_Teoc;
  wire PIO_dport0_IORDYen;
  wire [7:0] PIO_dport0_T1;
  wire [7:0] PIO_dport0_T2;
  wire [7:0] PIO_dport0_T4;
  wire [7:0] PIO_dport0_Teoc;
  wire PIO_dport1_IORDYen;
  wire [7:0] PIO_dport1_T1;
  wire [7:0] PIO_dport1_T2;
  wire [7:0] PIO_dport1_T4;
  wire [7:0] PIO_dport1_Teoc;
  wire PIOack;
  wire [15:0] PIOq;
  wire PIOsel;
  input arst_i;
  wire arst_i;
  wire arst_signal;
  output cs0n_pad_o;
  reg cs0n_pad_o;
  output cs1n_pad_o;
  reg cs1n_pad_o;
  output [2:0] da_pad_o;
  reg [2:0] da_pad_o;
  input [15:0] dd_pad_i;
  wire [15:0] dd_pad_i;
  output [15:0] dd_pad_o;
  reg [15:0] dd_pad_o;
  output dd_padoe_o;
  reg dd_padoe_o;
  output diorn_pad_o;
  reg diorn_pad_o;
  output diown_pad_o;
  reg diown_pad_o;
  input intrq_pad_i;
  wire intrq_pad_i;
  input iordy_pad_i;
  wire iordy_pad_i;
  wire irq;
  output resetn_pad_o;
  reg resetn_pad_o;
  wire [31:0] \u0.CtrlReg ;
  wire \u0.DMARxEmpty ;
  wire \u0.DMATxFull ;
  wire \u0.DMA_dmarq ;
  wire \u0.DMAack ;
  wire \u0.DMActrl_BeLeC0 ;
  wire \u0.DMActrl_BeLeC1 ;
  wire \u0.DMActrl_DMAen ;
  wire \u0.DMActrl_dir ;
  wire [31:0] \u0.DMAq ;
  wire \u0.DMAtip ;
  wire \u0.IDEctrl_FATR0 ;
  wire \u0.IDEctrl_FATR1 ;
  wire \u0.IDEctrl_IDEen ;
  wire \u0.IDEctrl_ppen ;
  wire \u0.IDEctrl_rst ;
  wire \u0.PIO_cmdport_IORDYen ;
  wire [7:0] \u0.PIO_cmdport_T1 ;
  wire [7:0] \u0.PIO_cmdport_T2 ;
  wire [7:0] \u0.PIO_cmdport_T4 ;
  wire [7:0] \u0.PIO_cmdport_Teoc ;
  wire \u0.PIO_dport0_IORDYen ;
  wire [7:0] \u0.PIO_dport0_T1 ;
  wire [7:0] \u0.PIO_dport0_T2 ;
  wire [7:0] \u0.PIO_dport0_T4 ;
  wire [7:0] \u0.PIO_dport0_Teoc ;
  wire \u0.PIO_dport1_IORDYen ;
  wire [7:0] \u0.PIO_dport1_T1 ;
  wire [7:0] \u0.PIO_dport1_T2 ;
  wire [7:0] \u0.PIO_dport1_T4 ;
  wire [7:0] \u0.PIO_dport1_Teoc ;
  wire \u0.PIOack ;
  wire \u0.PIOpp_full ;
  wire [15:0] \u0.PIOq ;
  wire \u0.PIOsel ;
  wire \u0.PIOtip ;
  wire [31:0] \u0.StatReg ;
  wire \u0.ack_o ;
  wire [6:2] \u0.adr_i ;
  wire \u0.arst_i ;
  wire \u0.clk_i ;
  wire \u0.cyc_i ;
  wire [31:0] \u0.dat_i ;
  wire [31:0] \u0.dat_o ;
  wire \u0.err_o ;
  wire \u0.inta_o ;
  wire \u0.inti ;
  wire \u0.irq ;
  wire \u0.rst_i ;
  wire [3:0] \u0.sel_i ;
  wire \u0.stb_i ;
  wire \u0.store_pp_full ;
  wire \u0.we_i ;
  wire \u1.CS0n ;
  wire \u1.CS1n ;
  wire [2:0] \u1.DA ;
  wire [15:0] \u1.DDi ;
  wire [15:0] \u1.DDo ;
  wire \u1.DDoe ;
  wire \u1.DIORn ;
  wire \u1.DIOWn ;
  wire \u1.IDEctrl_FATR0 ;
  wire \u1.IDEctrl_FATR1 ;
  wire \u1.IDEctrl_IDEen ;
  wire \u1.IDEctrl_rst ;
  wire \u1.INTRQ ;
  wire \u1.IORDY ;
  wire [15:0] \u1.PIO_access_control.DDi ;
  wire \u1.PIO_access_control.IDEctrl_FATR0 ;
  wire \u1.PIO_access_control.IDEctrl_FATR1 ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.T1_m0 ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.T2_m0 ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.T4_m0 ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.Teoc_m0 ;
  wire \u1.PIO_access_control.PIO_timing_controller.clk ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.clk ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.clk ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.cnt_en ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.nReset ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.q ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.rst ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.ud ;
  wire [8:0] \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt_en ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.nReset ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.q ;
  wire \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.rst ;
  reg \u1.PIO_access_control.PIO_timing_controller.dstrb ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.clk ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.clk ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.cnt_en ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.nReset ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.q ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.rst ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.ud ;
  wire [8:0] \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt_en ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.nReset ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.q ;
  wire \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.rst ;
  wire \u1.PIO_access_control.PIO_timing_controller.nReset ;
  wire \u1.PIO_access_control.PIO_timing_controller.rst ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.clk ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.clk ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.cnt_en ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.nReset ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.q ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.rst ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.ud ;
  wire [8:0] \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt_en ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.nReset ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.t1_cnt.q ;
  wire \u1.PIO_access_control.PIO_timing_controller.t1_cnt.rst ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.clk ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.clk ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.cnt_en ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.nReset ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.nld ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.q ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.rst ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.ud ;
  wire [8:0] \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt_en ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.nReset ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.nld ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.t2_cnt.q ;
  wire \u1.PIO_access_control.PIO_timing_controller.t2_cnt.rst ;
  wire \u1.PIO_access_control.PIO_timing_controller.we ;
  wire [3:0] \u1.PIO_access_control.a ;
  wire \u1.PIO_access_control.clk ;
  wire \u1.PIO_access_control.cmdport_IORDYen ;
  wire [7:0] \u1.PIO_access_control.cmdport_T1 ;
  wire [7:0] \u1.PIO_access_control.cmdport_T2 ;
  wire [7:0] \u1.PIO_access_control.cmdport_T4 ;
  wire [7:0] \u1.PIO_access_control.cmdport_Teoc ;
  wire \u1.PIO_access_control.dir ;
  wire \u1.PIO_access_control.dport0_IORDYen ;
  wire [7:0] \u1.PIO_access_control.dport0_T1 ;
  wire [7:0] \u1.PIO_access_control.dport0_T2 ;
  wire [7:0] \u1.PIO_access_control.dport0_T4 ;
  wire [7:0] \u1.PIO_access_control.dport0_Teoc ;
  wire \u1.PIO_access_control.dport1_IORDYen ;
  wire [7:0] \u1.PIO_access_control.dport1_T1 ;
  wire [7:0] \u1.PIO_access_control.dport1_T2 ;
  wire [7:0] \u1.PIO_access_control.dport1_T4 ;
  wire [7:0] \u1.PIO_access_control.dport1_Teoc ;
  wire \u1.PIO_access_control.dstrb ;
  wire \u1.PIO_access_control.nReset ;
  wire [15:0] \u1.PIO_access_control.q ;
  wire \u1.PIO_access_control.rst ;
  wire [3:0] \u1.PIOa ;
  wire \u1.PIOack ;
  wire [15:0] \u1.PIOd ;
  wire [15:0] \u1.PIOq ;
  wire \u1.PIOreq ;
  wire \u1.PIOwe ;
  wire \u1.RESETn ;
  wire \u1.clk ;
  wire \u1.cmdport_IORDYen ;
  wire [7:0] \u1.cmdport_T1 ;
  wire [7:0] \u1.cmdport_T2 ;
  wire [7:0] \u1.cmdport_T4 ;
  wire [7:0] \u1.cmdport_Teoc ;
  wire \u1.dport0_IORDYen ;
  wire [7:0] \u1.dport0_T1 ;
  wire [7:0] \u1.dport0_T2 ;
  wire [7:0] \u1.dport0_T4 ;
  wire [7:0] \u1.dport0_Teoc ;
  wire \u1.dport1_IORDYen ;
  wire [7:0] \u1.dport1_T1 ;
  wire [7:0] \u1.dport1_T2 ;
  wire [7:0] \u1.dport1_T4 ;
  wire [7:0] \u1.dport1_Teoc ;
  wire \u1.irq ;
  wire \u1.nReset ;
  wire \u1.rst ;
  output wb_ack_o;
  wire wb_ack_o;
  input [6:2] wb_adr_i;
  wire [6:2] wb_adr_i;
  input wb_clk_i;
  wire wb_clk_i;
  input wb_cyc_i;
  wire wb_cyc_i;
  input [31:0] wb_dat_i;
  wire [31:0] wb_dat_i;
  output [31:0] wb_dat_o;
  wire [31:0] wb_dat_o;
  output wb_err_o;
  wire wb_err_o;
  output wb_inta_o;
  reg wb_inta_o;
  input wb_rst_i;
  wire wb_rst_i;
  input [3:0] wb_sel_i;
  wire [3:0] wb_sel_i;
  input wb_stb_i;
  wire wb_stb_i;
  input wb_we_i;
  wire wb_we_i;
  wire _1055_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1055_)
    if (_1055_) _0121_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0121_ <= dd_pad_i[0];
  wire _1056_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1056_)
    if (_1056_) _0122_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0122_ <= dd_pad_i[1];
  wire _1057_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1057_)
    if (_1057_) _0123_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0123_ <= dd_pad_i[2];
  wire _1058_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1058_)
    if (_1058_) _0124_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0124_ <= dd_pad_i[3];
  wire _1059_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1059_)
    if (_1059_) _0125_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0125_ <= dd_pad_i[4];
  wire _1060_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1060_)
    if (_1060_) _0126_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0126_ <= dd_pad_i[5];
  wire _1061_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1061_)
    if (_1061_) _0127_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0127_ <= dd_pad_i[6];
  wire _1062_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1062_)
    if (_1062_) _0128_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0128_ <= dd_pad_i[7];
  wire _1063_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1063_)
    if (_1063_) _0129_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0129_ <= dd_pad_i[8];
  wire _1064_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1064_)
    if (_1064_) _0130_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0130_ <= dd_pad_i[9];
  wire _1065_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1065_)
    if (_1065_) _0131_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0131_ <= dd_pad_i[10];
  wire _1066_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1066_)
    if (_1066_) _0132_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0132_ <= dd_pad_i[11];
  wire _1067_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1067_)
    if (_1067_) _0133_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0133_ <= dd_pad_i[12];
  wire _1068_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1068_)
    if (_1068_) _0134_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0134_ <= dd_pad_i[13];
  wire _1069_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1069_)
    if (_1069_) _0135_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0135_ <= dd_pad_i[14];
  wire _1070_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1070_)
    if (_1070_) _0136_ <= 1'b0;
    else if (\u1.PIO_access_control.PIO_timing_controller.dstrb ) _0136_ <= dd_pad_i[15];
  always @(posedge wb_clk_i)
    _0173_ <= _0137_;
  always @(posedge wb_clk_i)
    _0174_ <= _0138_;
  always @(posedge wb_clk_i)
    _0175_ <= _0139_;
  always @(posedge wb_clk_i)
    _0140_ <= intrq_pad_i;
  always @(posedge wb_clk_i)
    _0176_ <= _0140_;
  always @(posedge wb_clk_i)
    _0177_ <= iordy_pad_i;
  always @(posedge wb_clk_i)
    _0178_ <= _0141_;
  always @(posedge wb_clk_i)
    _0179_ <= _0142_;
  always @(posedge wb_clk_i)
    _0180_ <= _0143_;
  always @(posedge wb_clk_i)
    _0181_ <= _0144_;
  always @(posedge wb_clk_i)
    _0182_ <= _0145_;
  always @(posedge wb_clk_i)
    _0183_ <= _0146_;
  always @(posedge wb_clk_i)
    _0184_ <= _0147_;
  always @(posedge wb_clk_i)
    _0185_ <= _0148_;
  always @(posedge wb_clk_i)
    _0186_ <= _0149_;
  always @(posedge wb_clk_i)
    _0187_ <= _0150_;
  always @(posedge wb_clk_i)
    _0188_ <= _0151_;
  always @(posedge wb_clk_i)
    _0189_ <= _0152_;
  always @(posedge wb_clk_i)
    _0190_ <= _0153_;
  always @(posedge wb_clk_i)
    _0191_ <= _0154_;
  always @(posedge wb_clk_i)
    _0192_ <= _0155_;
  always @(posedge wb_clk_i)
    _0193_ <= _0156_;
  always @(posedge wb_clk_i)
    _0194_ <= _0157_;
  always @(posedge wb_clk_i)
    _0195_ <= _0158_;
  always @(posedge wb_clk_i)
    _0196_ <= _0159_;
  always @(posedge wb_clk_i)
    _0197_ <= _0160_;
  always @(posedge wb_clk_i)
    _0198_ <= _0161_;
  always @(posedge wb_clk_i)
    \u1.PIO_access_control.PIO_timing_controller.dstrb  <= _0162_;
  always @(posedge wb_clk_i)
    _0199_ <= _0163_;
  always @(posedge wb_clk_i)
    _0200_ <= _0164_;
  always @(posedge wb_clk_i)
    _0201_ <= _0165_;
  always @(posedge wb_clk_i)
    _0202_ <= _0166_;
  always @(posedge wb_clk_i)
    _0203_ <= _0167_;
  always @(posedge wb_clk_i)
    _0204_ <= _0168_;
  always @(posedge wb_clk_i)
    _0205_ <= _0169_;
  always @(posedge wb_clk_i)
    _0206_ <= _0170_;
  always @(posedge wb_clk_i)
    _0207_ <= _0171_;
  always @(posedge wb_clk_i)
    _0208_ <= _0172_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0211_ <= 1'b0;
    else if (_0047_) _0211_ <= _0209_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0212_ <= 1'b0;
    else if (_0047_) _0212_ <= _0028_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0213_ <= 1'b0;
    else if (_0047_) _0213_ <= _0006_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0214_ <= 1'b0;
    else if (_0047_) _0214_ <= _0029_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0215_ <= 1'b0;
    else if (_0047_) _0215_ <= _0031_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0216_ <= 1'b0;
    else if (_0047_) _0216_ <= _0069_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0217_ <= 1'b0;
    else if (_0047_) _0217_ <= _0008_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0218_ <= 1'b0;
    else if (_0047_) _0218_ <= _0026_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0219_ <= 1'b0;
    else if (_0047_) _0219_ <= _0072_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0220_ <= 1'b0;
    else if (_0047_) _0220_ <= _0019_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0221_ <= 1'b0;
    else if (_0047_) _0221_ <= _0017_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0222_ <= 1'b0;
    else if (_0047_) _0222_ <= _0015_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0223_ <= 1'b0;
    else if (_0047_) _0223_ <= _0013_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0224_ <= 1'b0;
    else if (_0047_) _0224_ <= _0011_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0225_ <= 1'b0;
    else if (_0047_) _0225_ <= _0009_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0226_ <= 1'b0;
    else if (_0047_) _0226_ <= _0007_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0227_ <= 1'b0;
    else if (_0047_) _0227_ <= _0210_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0228_ <= 1'b0;
    else if (_0047_) _0228_ <= _0020_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0229_ <= 1'b0;
    else if (_0047_) _0229_ <= _0018_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0230_ <= 1'b0;
    else if (_0047_) _0230_ <= _0030_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0231_ <= 1'b0;
    else if (_0047_) _0231_ <= _0033_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0232_ <= 1'b0;
    else if (_0047_) _0232_ <= _0027_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0233_ <= 1'b0;
    else if (_0047_) _0233_ <= _0032_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0234_ <= 1'b0;
    else if (_0047_) _0234_ <= _0025_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0235_ <= 1'b0;
    else if (_0047_) _0235_ <= _0024_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0236_ <= 1'b0;
    else if (_0047_) _0236_ <= _0023_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0237_ <= 1'b0;
    else if (_0047_) _0237_ <= _0071_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0238_ <= 1'b0;
    else if (_0047_) _0238_ <= _0070_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0239_ <= 1'b0;
    else if (_0047_) _0239_ <= _0016_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0240_ <= 1'b0;
    else if (_0047_) _0240_ <= _0014_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0241_ <= 1'b0;
    else if (_0047_) _0241_ <= _0012_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0242_ <= 1'b0;
    else if (_0047_) _0242_ <= _0010_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0295_ <= 1'b0;
    else _0295_ <= _0243_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0296_ <= 1'b0;
    else _0296_ <= _0244_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) wb_inta_o <= 1'b0;
    else wb_inta_o <= _0245_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[3] <= 1'b0;
    else dd_pad_o[3] <= _0008_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[10] <= 1'b0;
    else dd_pad_o[10] <= _0015_;
  reg \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[5]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[5]  <= _0246_;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [5] = \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[5] ;
  reg \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[0] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[0]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[0]  <= _0247_;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [0] = \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[0] ;
  reg _0540_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0540_ <= 1'b0;
    else _0540_ <= _0248_;
  assign _0446_[2] = _0540_;
  reg _0541_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0541_ <= 1'b0;
    else _0541_ <= _0249_;
  assign _0446_[4] = _0541_;
  reg \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[6]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[6]  <= _0250_;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [6] = \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[6] ;
  reg \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[5]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[5]  <= _0251_;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [5] = \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[5] <= 1'b0;
    else dd_pad_o[5] <= _0010_;
  reg \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[4] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[4]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[4]  <= _0252_;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [4] = \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[4] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[7] <= 1'b0;
    else dd_pad_o[7] <= _0012_;
  reg \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[0] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[0]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[0]  <= _0253_;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [0] = \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[0] ;
  reg \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[3] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[3]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[3]  <= _0254_;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [3] = \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[3] ;
  reg _0549_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0549_ <= 1'b0;
    else _0549_ <= _0255_;
  assign _0446_[3] = _0549_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) da_pad_o[0] <= 1'b0;
    else da_pad_o[0] <= _0256_;
  reg \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[6]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[6]  <= _0257_;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [6] = \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[6] ;
  reg _0552_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0552_ <= 1'b0;
    else _0552_ <= _0258_;
  assign _0442_[1] = _0552_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) resetn_pad_o <= 1'b0;
    else resetn_pad_o <= _0021_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0297_ <= 1'b0;
    else _0297_ <= _0259_;
  reg _0555_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0555_ <= 1'b0;
    else _0555_ <= _0260_;
  assign _0444_[2] = _0555_;
  reg \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[5]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[5]  <= _0261_;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [5] = \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[5] ;
  reg \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[1] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[1]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[1]  <= _0262_;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [1] = \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi_reg[1] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0298_ <= 1'b0;
    else _0298_ <= _0263_;
  reg \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[3] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[3]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[3]  <= _0264_;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [3] = \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[3] ;
  reg \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[4] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[4]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[4]  <= _0265_;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [4] = \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[4] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) cs1n_pad_o <= 1'b1;
    else cs1n_pad_o <= _0266_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[0] <= 1'b0;
    else dd_pad_o[0] <= _0005_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[13] <= 1'b0;
    else dd_pad_o[13] <= _0018_;
  reg \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[3] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[3]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[3]  <= _0267_;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [3] = \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[3] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0300_ <= 1'b0;
    else _0300_ <= _0268_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0301_ <= 1'b0;
    else _0301_ <= _0269_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0302_ <= 1'b0;
    else _0302_ <= _0270_;
  reg _0568_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0568_ <= 1'b0;
    else _0568_ <= _0271_;
  assign _0444_[1] = _0568_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0303_ <= 1'b0;
    else _0303_ <= _0272_;
  reg _0570_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0570_ <= 1'b0;
    else _0570_ <= _0273_;
  assign _0442_[2] = _0570_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) diorn_pad_o <= 1'b1;
    else diorn_pad_o <= _0274_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[15] <= 1'b0;
    else dd_pad_o[15] <= _0020_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[12] <= 1'b0;
    else dd_pad_o[12] <= _0017_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[9] <= 1'b0;
    else dd_pad_o[9] <= _0014_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_padoe_o <= 1'b0;
    else dd_padoe_o <= _0275_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0305_ <= 1'b0;
    else _0305_ <= _0276_;
  reg _0577_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0577_ <= 1'b0;
    else _0577_ <= _0277_;
  assign _0440_[1] = _0577_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0306_ <= 1'b0;
    else _0306_ <= _0120_;
  reg \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[6]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[6]  <= _0278_;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [6] = \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[6] ;
  reg \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[2] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[2]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[2]  <= _0279_;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [2] = \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[2] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0307_ <= 1'b0;
    else _0307_ <= _0280_;
  reg \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[5]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[5]  <= _0281_;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [5] = \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[2] <= 1'b0;
    else dd_pad_o[2] <= _0007_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0308_ <= 1'b0;
    else _0308_ <= _0282_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0309_ <= 1'b0;
    else _0309_ <= _0283_;
  reg \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[0] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[0]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[0]  <= _0284_;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [0] = \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi_reg[0] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[1] <= 1'b0;
    else dd_pad_o[1] <= _0006_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0310_ <= 1'b0;
    else _0310_ <= _0285_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0311_ <= 1'b0;
    else _0311_ <= _0286_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0312_ <= 1'b0;
    else _0312_ <= _0287_;
  reg \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[6]  <= 1'b0;
    else \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[6]  <= _0288_;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [6] = \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi_reg[6] ;
  reg _0592_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0592_ <= 1'b0;
    else _0592_ <= _0289_;
  assign _0442_[4] = _0592_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) diown_pad_o <= 1'b1;
    else diown_pad_o <= _0290_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) da_pad_o[1] <= 1'b0;
    else da_pad_o[1] <= _0291_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) cs0n_pad_o <= 1'b1;
    else cs0n_pad_o <= _0292_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) da_pad_o[2] <= 1'b0;
    else da_pad_o[2] <= _0293_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[14] <= 1'b0;
    else dd_pad_o[14] <= _0019_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[11] <= 1'b0;
    else dd_pad_o[11] <= _0016_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[8] <= 1'b0;
    else dd_pad_o[8] <= _0013_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[6] <= 1'b0;
    else dd_pad_o[6] <= _0011_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) dd_pad_o[4] <= 1'b0;
    else dd_pad_o[4] <= _0009_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0315_ <= 1'b0;
    else _0315_ <= _0294_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0316_ <= 1'b0;
    else if (_0049_) _0316_ <= _0013_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0317_ <= 1'b0;
    else if (_0049_) _0317_ <= _0014_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0318_ <= 1'b0;
    else if (_0049_) _0318_ <= _0015_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0319_ <= 1'b0;
    else if (_0049_) _0319_ <= _0012_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0320_ <= 1'b0;
    else if (_0049_) _0320_ <= _0011_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0321_ <= 1'b0;
    else if (_0049_) _0321_ <= _0010_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0322_ <= 1'b0;
    else if (_0049_) _0322_ <= _0009_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0323_ <= 1'b0;
    else if (_0049_) _0323_ <= _0008_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0324_ <= 1'b0;
    else if (_0049_) _0324_ <= _0007_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0325_ <= 1'b0;
    else if (_0049_) _0325_ <= _0006_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0326_ <= 1'b0;
    else if (_0049_) _0326_ <= _0005_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0327_ <= 1'b0;
    else if (_0049_) _0327_ <= _0018_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0328_ <= 1'b0;
    else if (_0049_) _0328_ <= _0025_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0329_ <= 1'b0;
    else if (_0049_) _0329_ <= _0072_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0330_ <= 1'b0;
    else if (_0049_) _0330_ <= _0071_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0331_ <= 1'b0;
    else if (_0049_) _0331_ <= _0026_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0332_ <= 1'b0;
    else if (_0049_) _0332_ <= _0024_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0333_ <= 1'b0;
    else if (_0049_) _0333_ <= _0023_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0334_ <= 1'b0;
    else if (_0049_) _0334_ <= _0069_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0335_ <= 1'b0;
    else if (_0049_) _0335_ <= _0020_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0336_ <= 1'b0;
    else if (_0049_) _0336_ <= _0017_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0337_ <= 1'b0;
    else if (_0049_) _0337_ <= _0070_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0338_ <= 1'b0;
    else if (_0049_) _0338_ <= _0016_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0339_ <= 1'b0;
    else if (_0049_) _0339_ <= _0019_;
  reg \u0.PIO_cmdport_T4_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T4_reg[5]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T4_reg[5]  <= _0031_;
  assign \u0.PIO_cmdport_T4 [5] = \u0.PIO_cmdport_T4_reg[5] ;
  reg \u0.PIO_cmdport_T4_reg[7] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T4_reg[7]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T4_reg[7]  <= _0033_;
  assign \u0.PIO_cmdport_T4 [7] = \u0.PIO_cmdport_T4_reg[7] ;
  reg \u0.PIO_cmdport_T2_reg[1] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T2_reg[1]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T2_reg[1]  <= _0014_;
  assign \u0.PIO_cmdport_T2 [1] = \u0.PIO_cmdport_T2_reg[1] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0340_ <= 1'b0;
    else if (_0022_) _0340_ <= _0036_;
  reg \u0.PIO_cmdport_T2_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T2_reg[5]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T2_reg[5]  <= _0018_;
  assign \u0.PIO_cmdport_T2 [5] = \u0.PIO_cmdport_T2_reg[5] ;
  reg \u0.PIO_cmdport_T2_reg[7] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T2_reg[7]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T2_reg[7]  <= _0020_;
  assign \u0.PIO_cmdport_T2 [7] = \u0.PIO_cmdport_T2_reg[7] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0341_ <= 1'b0;
    else if (_0022_) _0341_ <= _0038_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0342_ <= 1'b0;
    else if (_0022_) _0342_ <= _0043_;
  reg \u0.PIO_cmdport_Teoc_reg[3] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_Teoc_reg[3]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_Teoc_reg[3]  <= _0023_;
  assign \u0.PIO_cmdport_Teoc [3] = \u0.PIO_cmdport_Teoc_reg[3] ;
  reg \u0.PIO_cmdport_Teoc_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_Teoc_reg[5]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_Teoc_reg[5]  <= _0024_;
  assign \u0.PIO_cmdport_Teoc [5] = \u0.PIO_cmdport_Teoc_reg[5] ;
  reg \u0.PIO_cmdport_T1_reg[7] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T1_reg[7]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T1_reg[7]  <= _0012_;
  assign \u0.PIO_cmdport_T1 [7] = \u0.PIO_cmdport_T1_reg[7] ;
  reg \u0.PIO_cmdport_T1_reg[4] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T1_reg[4]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T1_reg[4]  <= _0009_;
  assign \u0.PIO_cmdport_T1 [4] = \u0.PIO_cmdport_T1_reg[4] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0343_ <= 1'b0;
    else if (_0022_) _0343_ <= _0039_;
  reg \u0.PIO_cmdport_T1_reg[0] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T1_reg[0]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T1_reg[0]  <= _0005_;
  assign \u0.PIO_cmdport_T1 [0] = \u0.PIO_cmdport_T1_reg[0] ;
  reg \u0.PIO_cmdport_T2_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_cmdport_T2_reg[6]  <= 1'b0;
    else if (_0022_) \u0.PIO_cmdport_T2_reg[6]  <= _0019_;
  assign \u0.PIO_cmdport_T2 [6] = \u0.PIO_cmdport_T2_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0344_ <= 1'b0;
    else if (_0022_) _0344_ <= _0037_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0345_ <= 1'b0;
    else if (_0022_) _0345_ <= _0035_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0119_ <= 1'b0;
    else if (_0022_) _0119_ <= _0013_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0058_ <= 1'b0;
    else if (_0022_) _0058_ <= _0032_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0059_ <= 1'b0;
    else if (_0022_) _0059_ <= _0029_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0060_ <= 1'b0;
    else if (_0022_) _0060_ <= _0027_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0061_ <= 1'b0;
    else if (_0022_) _0061_ <= _0025_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0346_ <= 1'b0;
    else if (_0022_) _0346_ <= _0045_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0347_ <= 1'b0;
    else if (_0022_) _0347_ <= _0044_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0348_ <= 1'b0;
    else if (_0022_) _0348_ <= _0042_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0062_ <= 1'b0;
    else if (_0022_) _0062_ <= _0030_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0063_ <= 1'b0;
    else if (_0022_) _0063_ <= _0028_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0064_ <= 1'b0;
    else if (_0022_) _0064_ <= _0011_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0065_ <= 1'b0;
    else if (_0022_) _0065_ <= _0010_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0349_ <= 1'b0;
    else if (_0022_) _0349_ <= _0034_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0066_ <= 1'b0;
    else if (_0022_) _0066_ <= _0026_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0067_ <= 1'b0;
    else if (_0022_) _0067_ <= _0008_;
  reg \u0.PIO_dport0_T1_reg[3] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport0_T1_reg[3]  <= 1'b0;
    else if (_0040_) \u0.PIO_dport0_T1_reg[3]  <= _0008_;
  assign \u0.PIO_dport0_T1 [3] = \u0.PIO_dport0_T1_reg[3] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0350_ <= 1'b0;
    else if (_0040_) _0350_ <= _0044_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0351_ <= 1'b0;
    else if (_0040_) _0351_ <= _0043_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0352_ <= 1'b0;
    else if (_0040_) _0352_ <= _0037_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0353_ <= 1'b0;
    else if (_0040_) _0353_ <= _0036_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0354_ <= 1'b0;
    else if (_0040_) _0354_ <= _0035_;
  reg \u0.PIO_dport0_T2_reg[1] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport0_T2_reg[1]  <= 1'b0;
    else if (_0040_) \u0.PIO_dport0_T2_reg[1]  <= _0014_;
  assign \u0.PIO_dport0_T2 [1] = \u0.PIO_dport0_T2_reg[1] ;
  reg \u0.PIO_dport0_T2_reg[0] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport0_T2_reg[0]  <= 1'b0;
    else if (_0040_) \u0.PIO_dport0_T2_reg[0]  <= _0013_;
  assign \u0.PIO_dport0_T2 [0] = \u0.PIO_dport0_T2_reg[0] ;
  reg \u0.PIO_dport0_T4_reg[7] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport0_T4_reg[7]  <= 1'b0;
    else if (_0040_) \u0.PIO_dport0_T4_reg[7]  <= _0033_;
  assign \u0.PIO_dport0_T4 [7] = \u0.PIO_dport0_T4_reg[7] ;
  reg \u0.PIO_dport0_T4_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport0_T4_reg[6]  <= 1'b0;
    else if (_0040_) \u0.PIO_dport0_T4_reg[6]  <= _0032_;
  assign \u0.PIO_dport0_T4 [6] = \u0.PIO_dport0_T4_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0108_ <= 1'b0;
    else if (_0040_) _0108_ <= _0031_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0109_ <= 1'b0;
    else if (_0040_) _0109_ <= _0030_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0110_ <= 1'b0;
    else if (_0040_) _0110_ <= _0029_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0111_ <= 1'b0;
    else if (_0040_) _0111_ <= _0028_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0355_ <= 1'b0;
    else if (_0040_) _0355_ <= _0034_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0112_ <= 1'b0;
    else if (_0040_) _0112_ <= _0027_;
  reg \u0.PIO_dport0_Teoc_reg[7] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport0_Teoc_reg[7]  <= 1'b0;
    else if (_0040_) \u0.PIO_dport0_Teoc_reg[7]  <= _0026_;
  assign \u0.PIO_dport0_Teoc [7] = \u0.PIO_dport0_Teoc_reg[7] ;
  reg \u0.PIO_dport0_Teoc_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport0_Teoc_reg[6]  <= 1'b0;
    else if (_0040_) \u0.PIO_dport0_Teoc_reg[6]  <= _0025_;
  assign \u0.PIO_dport0_Teoc [6] = \u0.PIO_dport0_Teoc_reg[6] ;
  reg \u0.PIO_dport0_Teoc_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport0_Teoc_reg[5]  <= 1'b0;
    else if (_0040_) \u0.PIO_dport0_Teoc_reg[5]  <= _0024_;
  assign \u0.PIO_dport0_Teoc [5] = \u0.PIO_dport0_Teoc_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0356_ <= 1'b0;
    else if (_0040_) _0356_ <= _0045_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0113_ <= 1'b0;
    else if (_0040_) _0113_ <= _0009_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0055_ <= 1'b0;
    else if (_0040_) _0055_ <= _0020_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0114_ <= 1'b0;
    else if (_0040_) _0114_ <= _0019_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0115_ <= 1'b0;
    else if (_0040_) _0115_ <= _0011_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0116_ <= 1'b0;
    else if (_0040_) _0116_ <= _0005_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0056_ <= 1'b0;
    else if (_0040_) _0056_ <= _0012_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0057_ <= 1'b0;
    else if (_0040_) _0057_ <= _0018_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0117_ <= 1'b0;
    else if (_0040_) _0117_ <= _0010_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0118_ <= 1'b0;
    else if (_0040_) _0118_ <= _0023_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0357_ <= 1'b0;
    else if (_0040_) _0357_ <= _0042_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0358_ <= 1'b0;
    else if (_0040_) _0358_ <= _0039_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0359_ <= 1'b0;
    else if (_0040_) _0359_ <= _0038_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0360_ <= 1'b0;
    else if (_0041_) _0360_ <= _0044_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0361_ <= 1'b0;
    else if (_0041_) _0361_ <= _0042_;
  reg \u0.PIO_dport1_T1_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport1_T1_reg[6]  <= 1'b0;
    else if (_0041_) \u0.PIO_dport1_T1_reg[6]  <= _0011_;
  assign \u0.PIO_dport1_T1 [6] = \u0.PIO_dport1_T1_reg[6] ;
  reg \u0.PIO_dport1_T1_reg[4] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport1_T1_reg[4]  <= 1'b0;
    else if (_0041_) \u0.PIO_dport1_T1_reg[4]  <= _0009_;
  assign \u0.PIO_dport1_T1 [4] = \u0.PIO_dport1_T1_reg[4] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0362_ <= 1'b0;
    else if (_0041_) _0362_ <= _0039_;
  reg \u0.PIO_dport1_T1_reg[0] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport1_T1_reg[0]  <= 1'b0;
    else if (_0041_) \u0.PIO_dport1_T1_reg[0]  <= _0005_;
  assign \u0.PIO_dport1_T1 [0] = \u0.PIO_dport1_T1_reg[0] ;
  reg \u0.PIO_dport1_T2_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport1_T2_reg[6]  <= 1'b0;
    else if (_0041_) \u0.PIO_dport1_T2_reg[6]  <= _0019_;
  assign \u0.PIO_dport1_T2 [6] = \u0.PIO_dport1_T2_reg[6] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0363_ <= 1'b0;
    else if (_0041_) _0363_ <= _0037_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0364_ <= 1'b0;
    else if (_0041_) _0364_ <= _0035_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0097_ <= 1'b0;
    else if (_0041_) _0097_ <= _0013_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0098_ <= 1'b0;
    else if (_0041_) _0098_ <= _0032_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0050_ <= 1'b0;
    else if (_0041_) _0050_ <= _0030_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0051_ <= 1'b0;
    else if (_0041_) _0051_ <= _0028_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0052_ <= 1'b0;
    else if (_0041_) _0052_ <= _0027_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0365_ <= 1'b0;
    else if (_0041_) _0365_ <= _0036_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0099_ <= 1'b0;
    else if (_0041_) _0099_ <= _0014_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0100_ <= 1'b0;
    else if (_0041_) _0100_ <= _0033_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0053_ <= 1'b0;
    else if (_0041_) _0053_ <= _0031_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0054_ <= 1'b0;
    else if (_0041_) _0054_ <= _0029_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0366_ <= 1'b0;
    else if (_0041_) _0366_ <= _0034_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0046_ <= 1'b0;
    else if (_0041_) _0046_ <= _0023_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0367_ <= 1'b0;
    else if (_0041_) _0367_ <= _0043_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0101_ <= 1'b0;
    else if (_0041_) _0101_ <= _0012_;
  reg \u0.PIO_dport1_T1_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) \u0.PIO_dport1_T1_reg[5]  <= 1'b0;
    else if (_0041_) \u0.PIO_dport1_T1_reg[5]  <= _0010_;
  assign \u0.PIO_dport1_T1 [5] = \u0.PIO_dport1_T1_reg[5] ;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0102_ <= 1'b0;
    else if (_0041_) _0102_ <= _0008_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0368_ <= 1'b0;
    else if (_0041_) _0368_ <= _0038_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0103_ <= 1'b0;
    else if (_0041_) _0103_ <= _0020_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0104_ <= 1'b0;
    else if (_0041_) _0104_ <= _0018_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0369_ <= 1'b0;
    else if (_0041_) _0369_ <= _0045_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0105_ <= 1'b0;
    else if (_0041_) _0105_ <= _0026_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0106_ <= 1'b0;
    else if (_0041_) _0106_ <= _0024_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0107_ <= 1'b0;
    else if (_0041_) _0107_ <= _0025_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0073_ <= 1'b0;
    else if (_0048_) _0073_ <= _0019_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0074_ <= 1'b0;
    else if (_0048_) _0074_ <= _0017_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0075_ <= 1'b0;
    else if (_0048_) _0075_ <= _0015_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0076_ <= 1'b0;
    else if (_0048_) _0076_ <= _0013_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0077_ <= 1'b0;
    else if (_0048_) _0077_ <= _0011_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0078_ <= 1'b0;
    else if (_0048_) _0078_ <= _0009_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0079_ <= 1'b0;
    else if (_0048_) _0079_ <= _0007_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0080_ <= 1'b0;
    else if (_0048_) _0080_ <= _0005_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0081_ <= 1'b0;
    else if (_0048_) _0081_ <= _0020_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0082_ <= 1'b0;
    else if (_0048_) _0082_ <= _0018_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0083_ <= 1'b0;
    else if (_0048_) _0083_ <= _0016_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0084_ <= 1'b0;
    else if (_0048_) _0084_ <= _0014_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0085_ <= 1'b0;
    else if (_0048_) _0085_ <= _0012_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0086_ <= 1'b0;
    else if (_0048_) _0086_ <= _0010_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0087_ <= 1'b0;
    else if (_0048_) _0087_ <= _0008_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0088_ <= 1'b0;
    else if (_0048_) _0088_ <= _0006_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0089_ <= 1'b0;
    else if (_0048_) _0089_ <= _0069_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0090_ <= 1'b0;
    else if (_0048_) _0090_ <= _0025_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0091_ <= 1'b0;
    else if (_0048_) _0091_ <= _0026_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0092_ <= 1'b0;
    else if (_0048_) _0092_ <= _0070_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0093_ <= 1'b0;
    else if (_0048_) _0093_ <= _0071_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0094_ <= 1'b0;
    else if (_0048_) _0094_ <= _0023_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0095_ <= 1'b0;
    else if (_0048_) _0095_ <= _0072_;
  always @(posedge wb_clk_i, negedge arst_i)
    if (!arst_i) _0096_ <= 1'b0;
    else if (_0048_) _0096_ <= _0024_;
  wire _1071_ = 1'b0;
  always @(posedge wb_clk_i, posedge _1071_)
    if (_1071_) _0068_ <= 1'b0;
    else if (_0004_) _0068_ <= wb_dat_i[4];
  assign _0370_ = 32'd268435456 >> { wb_adr_i[4:3], wb_we_i, wb_adr_i[5], wb_adr_i[2] };
  assign _0004_ = 8'b00010000 >> { _0370_, _0303_, _0000_ };
  assign _0371_ = 16'b1000000000000000 >> { wb_sel_i[1:0], wb_sel_i[3:2] };
  assign _0372_ = 32'd1073741824 >> { wb_stb_i, wb_cyc_i, _0371_, wb_we_i, wb_adr_i[6] };
  assign _0048_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { wb_rst_i, _0372_, wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], wb_adr_i[5] };
  assign _0041_ = 64'b1111111111111111111111111111111100000001000000000000000000000000 >> { wb_rst_i, _0372_, wb_adr_i[4:3], wb_adr_i[5], wb_adr_i[2] };
  assign _0036_ = 4'b0001 >> { wb_dat_i[11], wb_rst_i };
  assign _0038_ = 4'b0001 >> { wb_dat_i[1], wb_rst_i };
  assign _0043_ = 4'b0001 >> { wb_dat_i[25], wb_rst_i };
  assign _0039_ = 4'b0001 >> { wb_dat_i[2], wb_rst_i };
  assign _0037_ = 4'b0001 >> { wb_dat_i[12], wb_rst_i };
  assign _0035_ = 4'b0001 >> { wb_dat_i[10], wb_rst_i };
  assign _0045_ = 4'b0001 >> { wb_dat_i[28], wb_rst_i };
  assign _0044_ = 4'b0001 >> { wb_dat_i[26], wb_rst_i };
  assign _0042_ = 4'b0001 >> { wb_dat_i[24], wb_rst_i };
  assign _0034_ = 4'b0001 >> { wb_dat_i[17], wb_rst_i };
  assign _0005_ = 4'b0100 >> { wb_dat_i[0], wb_rst_i };
  assign _0440_[0] = 4'b1001 >> { \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [0], _0307_ };
  assign _0444_[0] = 4'b1001 >> { _0302_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [0] };
  assign _0446_[0] = 4'b1001 >> { _0298_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [0] };
  assign _0442_[0] = 4'b0110 >> { _0297_, _0295_ };
  assign _0162_ = 16'b0000000011110001 >> { _0175_, _0312_, _0003_, _0308_ };
  assign _0243_ = 32'd65264 >> { wb_rst_i, _0295_, _0162_, _0300_, _0001_ };
  assign _0373_ = 16'b0000000010111111 >> { _0296_, _0315_, wb_we_i, _0305_ };
  assign _0244_ = 16'b0000000000001110 >> { wb_rst_i, _0373_, _0303_, _0000_ };
  assign _0374_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0372_, wb_adr_i[2], wb_adr_i[4], wb_adr_i[5], wb_dat_i[0], wb_adr_i[3] };
  assign _0245_ = 32'd244 >> { _0374_, wb_rst_i, wb_inta_o, _0176_, _0306_ };
  assign _0246_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [5], _0183_ };
  assign _0247_ = 32'd52426 >> { wb_rst_i, _0002_, _0309_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [0], _0181_ };
  assign _0248_ = 32'd13109 >> { wb_rst_i, _0002_, _0309_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [2], _0207_ };
  assign _0249_ = 32'd13109 >> { wb_rst_i, _0002_, _0309_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [4], _0182_ };
  assign _0250_ = 32'd52426 >> { wb_rst_i, _0002_, _0309_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [6], _0191_ };
  assign _0251_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [5], _0202_ };
  assign _0252_ = 32'd51916 >> { wb_rst_i, _0315_, _0305_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [4], _0204_ };
  assign _0253_ = 32'd51916 >> { wb_rst_i, _0315_, _0305_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [0], _0174_ };
  assign _0254_ = 32'd51916 >> { wb_rst_i, _0315_, _0305_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [3], _0199_ };
  assign _0255_ = 32'd13109 >> { wb_rst_i, _0002_, _0309_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [3], _0179_ };
  assign _0256_ = 4'b0100 >> { wb_adr_i[2], wb_rst_i };
  assign _0257_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [6], _0192_ };
  assign _0258_ = 16'b0000010100000011 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [1], _0185_ };
  assign _0259_ = 16'b0000010100000011 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [0], _0186_ };
  assign _0260_ = 32'd13619 >> { wb_rst_i, _0315_, _0305_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [2], _0205_ };
  assign _0261_ = 32'd52426 >> { wb_rst_i, _0002_, _0309_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [5], _0190_ };
  assign _0262_ = 32'd52426 >> { wb_rst_i, _0002_, _0309_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [1], _0178_ };
  assign _0263_ = 64'b0000000000000000000000000000000011111111101010110000001100000011 >> { wb_rst_i, _0298_, _0003_, _0002_, _0309_, _0308_ };
  assign _0264_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [3], _0200_ };
  assign _0265_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [4], _0201_ };
  assign _0375_ = 32'd2147483648 >> { wb_sel_i[1:0], wb_stb_i, wb_cyc_i, wb_adr_i[6] };
  assign _0266_ = 8'b10111111 >> { wb_adr_i[5], _0375_, wb_rst_i };
  assign _0267_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [3], _0189_ };
  assign _0268_ = 32'd11141315 >> { _0162_, wb_rst_i, _0300_, _0001_, _0194_ };
  assign _0274_ = 4'b1011 >> { _0301_, wb_rst_i };
  assign _0269_ = 64'b0000000000000000000000000000000000000001000000011111111100000001 >> { wb_rst_i, _0162_, _0301_, _0309_, _0002_, wb_we_i };
  assign _0270_ = 64'b0000000000000000000000000000000011101110111111100000000011110000 >> { wb_rst_i, _0302_, _0305_, _0315_, _0002_, _0309_ };
  assign _0271_ = 32'd13619 >> { wb_rst_i, _0315_, _0305_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [1], _0203_ };
  assign _0272_ = 32'd11141315 >> { _0162_, wb_rst_i, _0303_, _0000_, _0193_ };
  assign _0273_ = 16'b0000010100000011 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [2], _0188_ };
  assign _0275_ = 4'b0100 >> { _0296_, wb_rst_i };
  assign _0276_ = 32'd61152 >> { wb_rst_i, _0300_, _0001_, _0305_, _0315_ };
  assign _0277_ = 16'b0000010100000011 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [1], _0197_ };
  assign _0278_ = 32'd51916 >> { wb_rst_i, _0315_, _0305_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [6], _0208_ };
  assign _0279_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [2], _0198_ };
  assign _0280_ = 32'd65264 >> { wb_rst_i, _0307_, _0162_, _0303_, _0000_ };
  assign _0281_ = 32'd51916 >> { wb_rst_i, _0315_, _0305_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [5], _0173_ };
  assign _0282_ = 64'b0000000000000000000000000000000011111110000000100000001011111110 >> { wb_rst_i, _0308_, _0003_, _0002_, _0309_, _0195_ };
  assign _0283_ = 64'b0000000000000000000000000000000011101111001000000010000011101111 >> { wb_rst_i, _0309_, _0002_, _0315_, _0305_, _0180_ };
  assign _0284_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [0], _0196_ };
  assign _0285_ = 8'b00010000 >> { _0375_, _0187_, wb_rst_i };
  assign _0290_ = 4'b1011 >> { _0311_, wb_rst_i };
  assign _0286_ = 64'b0000000000000000000000000000000000010000000100001111111100010000 >> { wb_rst_i, _0162_, _0311_, wb_we_i, _0309_, _0002_ };
  assign _0287_ = 32'd15794176 >> { _0175_, wb_rst_i, _0312_, _0308_, _0003_ };
  assign _0288_ = 16'b0000101000001100 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [6], _0206_ };
  assign _0289_ = 16'b0000010100000011 >> { _0162_, wb_rst_i, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [4], _0184_ };
  assign _0291_ = 4'b0100 >> { wb_adr_i[3], wb_rst_i };
  assign _0292_ = 8'b11101111 >> { _0375_, wb_adr_i[5], wb_rst_i };
  assign _0293_ = 4'b0100 >> { wb_adr_i[4], wb_rst_i };
  assign _0294_ = 64'b0000000000000000000000000000000011111111010000000100000001000000 >> { wb_rst_i, _0305_, _0315_, _0375_, _0241_, _0310_ };
  assign _0376_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], \u0.PIO_dport1_T1 [5], _0086_, _0321_, _0117_ };
  assign _0377_ = 16'b0000011100001000 >> { wb_adr_i[4], wb_adr_i[5], wb_adr_i[2], wb_adr_i[3] };
  assign _0378_ = 16'b0000000100000000 >> { wb_adr_i[3], wb_adr_i[4], wb_adr_i[5], wb_adr_i[2] };
  assign _0379_ = 16'b0000000000000001 >> { wb_adr_i[4], wb_adr_i[5], wb_adr_i[2], wb_adr_i[3] };
  assign _0380_ = 16'b0000011101110111 >> { _0065_, _0378_, _0242_, _0379_ };
  assign wb_dat_o[5] = 32'd4278226831 >> { wb_adr_i[6], _0126_, _0380_, _0377_, _0376_ };
  assign _0381_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], \u0.PIO_dport1_T1 [6], _0077_, _0320_, _0115_ };
  assign _0382_ = 16'b0000011101110111 >> { _0064_, _0378_, _0224_, _0379_ };
  assign wb_dat_o[6] = 32'd4278226831 >> { wb_adr_i[6], _0127_, _0382_, _0377_, _0381_ };
  assign _0383_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], _0101_, _0085_, _0319_, _0056_ };
  assign _0384_ = 16'b0000011101110111 >> { _0378_, \u0.PIO_cmdport_T1 [7], _0241_, _0379_ };
  assign wb_dat_o[7] = 32'd4278226831 >> { wb_adr_i[6], _0128_, _0384_, _0377_, _0383_ };
  assign _0385_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], _0097_, _0076_, _0316_, \u0.PIO_dport0_T2 [0] };
  assign _0386_ = 16'b0000011101110111 >> { _0378_, _0119_, _0223_, _0379_ };
  assign wb_dat_o[8] = 32'd4278226831 >> { wb_adr_i[6], _0129_, _0386_, _0377_, _0385_ };
  assign _0387_ = 64'b0101010101010101001100110011001100001111000011110000000011111111 >> { wb_adr_i[3:2], _0099_, _0084_, _0317_, \u0.PIO_dport0_T2 [1] };
  assign _0388_ = 64'b0000000000000000000010111011101100001011101110110000101110111011 >> { _0378_, \u0.PIO_cmdport_T2 [1], _0240_, _0379_, _0377_, _0387_ };
  assign wb_dat_o[9] = 8'b11000101 >> { wb_adr_i[6], _0130_, _0388_ };
  assign _0389_ = 64'b0000000001010101001100111111000000000000000000000000000000000000 >> { wb_adr_i[4:2], _0364_, _0075_, _0318_ };
  assign _0390_ = 64'b0000000000000000000000000000000011111111111111111000100011111000 >> { _0389_, _0377_, _0345_, _0378_, _0222_, _0379_ };
  assign wb_dat_o[10] = 64'b1111111111111111000000000000000001111111000000000111111100000000 >> { wb_adr_i[6], _0131_, _0390_, wb_adr_i[3:2], _0354_ };
  assign _0391_ = 64'b0101010101010101110011001100110011110000111100000000000011111111 >> { wb_adr_i[3:2], _0365_, _0083_, _0338_, _0353_ };
  assign _0392_ = 16'b0111000001110111 >> { _0378_, _0340_, _0239_, _0379_ };
  assign wb_dat_o[11] = 32'd4278226831 >> { wb_adr_i[6], _0132_, _0392_, _0377_, _0391_ };
  assign _0393_ = 64'b0101010101010101110011001100110011110000111100000000000011111111 >> { wb_adr_i[3:2], _0363_, _0074_, _0336_, _0352_ };
  assign _0394_ = 16'b0111000001110111 >> { _0378_, _0344_, _0221_, _0379_ };
  assign wb_dat_o[12] = 32'd4278226831 >> { wb_adr_i[6], _0133_, _0394_, _0377_, _0393_ };
  assign _0395_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], _0104_, _0082_, _0327_, _0057_ };
  assign _0396_ = 16'b0000011101110111 >> { _0378_, \u0.PIO_cmdport_T2 [5], _0229_, _0379_ };
  assign wb_dat_o[13] = 32'd4278226831 >> { wb_adr_i[6], _0134_, _0396_, _0377_, _0395_ };
  assign _0397_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], \u0.PIO_dport1_T2 [6], _0073_, _0339_, _0114_ };
  assign _0398_ = 16'b0000011101110111 >> { _0378_, \u0.PIO_cmdport_T2 [6], _0220_, _0379_ };
  assign wb_dat_o[14] = 32'd4278226831 >> { wb_adr_i[6], _0135_, _0398_, _0377_, _0397_ };
  assign _0399_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], _0103_, _0081_, _0335_, _0055_ };
  assign _0400_ = 16'b0000011101110111 >> { _0378_, \u0.PIO_cmdport_T2 [7], _0228_, _0379_ };
  assign wb_dat_o[15] = 32'd4278226831 >> { wb_adr_i[6], _0136_, _0400_, _0377_, _0399_ };
  assign _0401_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], _0107_, _0090_, _0328_, \u0.PIO_dport0_Teoc [6] };
  assign _0402_ = 16'b0000011101110111 >> { _0378_, _0061_, _0234_, _0379_ };
  assign wb_dat_o[30] = 16'b0000000010001111 >> { wb_adr_i[6], _0402_, _0401_, _0377_ };
  assign _0049_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { wb_rst_i, _0372_, wb_adr_i[4:2], wb_adr_i[5] };
  assign _0403_ = 64'b0101010101010101110011001100110011110000111100000000000011111111 >> { wb_adr_i[3:2], _0361_, _0089_, _0334_, _0357_ };
  assign _0404_ = 16'b0111000001110111 >> { _0378_, _0348_, _0216_, _0379_ };
  assign wb_dat_o[24] = 16'b0000000010001111 >> { wb_adr_i[6], _0404_, _0403_, _0377_ };
  assign _0405_ = 4'b1000 >> { _0224_, _0068_ };
  assign _0406_ = 4'b0100 >> { _0242_, _0068_ };
  assign _0155_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0058_, \u0.PIO_dport0_T4 [6], _0098_ };
  assign _0028_ = 4'b0100 >> { wb_dat_i[18], wb_rst_i };
  assign _0006_ = 4'b0100 >> { wb_dat_i[1], wb_rst_i };
  assign _0029_ = 4'b0100 >> { wb_dat_i[19], wb_rst_i };
  assign _0031_ = 4'b0100 >> { wb_dat_i[21], wb_rst_i };
  assign _0069_ = 4'b0100 >> { wb_dat_i[24], wb_rst_i };
  assign _0008_ = 4'b0100 >> { wb_dat_i[3], wb_rst_i };
  assign _0026_ = 4'b0100 >> { wb_dat_i[31], wb_rst_i };
  assign _0072_ = 4'b0100 >> { wb_dat_i[28], wb_rst_i };
  assign _0019_ = 4'b0100 >> { wb_dat_i[14], wb_rst_i };
  assign _0017_ = 4'b0100 >> { wb_dat_i[12], wb_rst_i };
  assign _0015_ = 4'b0100 >> { wb_dat_i[10], wb_rst_i };
  assign _0013_ = 4'b0100 >> { wb_dat_i[8], wb_rst_i };
  assign _0011_ = 4'b0100 >> { wb_dat_i[6], wb_rst_i };
  assign _0009_ = 4'b0100 >> { wb_dat_i[4], wb_rst_i };
  assign _0007_ = 4'b0100 >> { wb_dat_i[2], wb_rst_i };
  assign _0020_ = 4'b0100 >> { wb_dat_i[15], wb_rst_i };
  assign _0018_ = 4'b0100 >> { wb_dat_i[13], wb_rst_i };
  assign _0030_ = 4'b0100 >> { wb_dat_i[20], wb_rst_i };
  assign _0033_ = 4'b0100 >> { wb_dat_i[23], wb_rst_i };
  assign _0027_ = 4'b0100 >> { wb_dat_i[16], wb_rst_i };
  assign _0032_ = 4'b0100 >> { wb_dat_i[22], wb_rst_i };
  assign _0025_ = 4'b0100 >> { wb_dat_i[30], wb_rst_i };
  assign _0024_ = 4'b0100 >> { wb_dat_i[29], wb_rst_i };
  assign _0023_ = 4'b0100 >> { wb_dat_i[27], wb_rst_i };
  assign _0071_ = 4'b0100 >> { wb_dat_i[26], wb_rst_i };
  assign _0070_ = 4'b0100 >> { wb_dat_i[25], wb_rst_i };
  assign _0016_ = 4'b0100 >> { wb_dat_i[11], wb_rst_i };
  assign _0014_ = 4'b0100 >> { wb_dat_i[9], wb_rst_i };
  assign _0012_ = 4'b0100 >> { wb_dat_i[7], wb_rst_i };
  assign _0010_ = 4'b0100 >> { wb_dat_i[5], wb_rst_i };
  assign _0047_ = 8'b11111000 >> { wb_rst_i, _0379_, _0372_ };
  assign _0170_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0061_, \u0.PIO_dport0_Teoc [6], _0107_ };
  assign _0152_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_Teoc [3], _0118_, _0046_ };
  assign _0150_ = 16'b0100010001001111 >> { _0000_, _0303_, _0375_, _0241_ };
  assign _0407_ = 8'b11100000 >> { _0379_, _0406_, _0405_ };
  assign _0149_ = 32'd1429409551 >> { _0407_, _0405_, _0348_, _0357_, _0361_ };
  assign _0148_ = 32'd1429409551 >> { _0407_, _0405_, _0342_, _0351_, _0367_ };
  assign _0147_ = 32'd1429409551 >> { _0407_, _0405_, _0346_, _0356_, _0369_ };
  assign _0146_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_Teoc [5], \u0.PIO_dport0_Teoc [5], _0106_ };
  assign _0144_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0119_, \u0.PIO_dport0_T2 [0], _0097_ };
  assign _0142_ = 32'd1429409551 >> { _0407_, _0405_, _0340_, _0353_, _0365_ };
  assign _0141_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T2 [1], \u0.PIO_dport0_T2 [1], _0099_ };
  assign _0138_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T1 [0], _0116_, \u0.PIO_dport1_T1 [0] };
  assign wb_err_o = 64'b0000000001111111000000000000000000000000000000000000000000000000 >> { wb_cyc_i, wb_stb_i, _0371_, wb_sel_i[1:0], wb_adr_i[6] };
  assign _0408_ = 64'b0000000000001010000000000000000000000000000000000000110000000000 >> { wb_adr_i[3:2], wb_adr_i[4], wb_adr_i[5], _0098_, \u0.PIO_dport0_T4 [6] };
  assign wb_dat_o[22] = 64'b0000000000000000000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0408_, _0378_, _0058_, _0233_, _0379_ };
  assign _0409_ = 64'b0000000000001010000000000000000000000000000000000000110000000000 >> { wb_adr_i[3:2], wb_adr_i[4], wb_adr_i[5], _0100_, \u0.PIO_dport0_T4 [7] };
  assign wb_dat_o[23] = 64'b0000000000000000000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0409_, _0378_, \u0.PIO_cmdport_T4 [7], _0231_, _0379_ };
  assign _0210_ = 4'b0001 >> { wb_dat_i[0], wb_rst_i };
  assign _0021_ = 4'b0100 >> { _0227_, wb_rst_i };
  assign _0160_ = 32'd1429409551 >> { _0407_, _0405_, _0349_, _0355_, _0366_ };
  assign _0159_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0060_, _0112_, _0052_ };
  assign _0158_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T2 [7], _0055_, _0103_ };
  assign _0163_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0067_, \u0.PIO_dport0_T1 [3], _0102_ };
  assign _0161_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0063_, _0111_, _0051_ };
  assign _0157_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0066_, \u0.PIO_dport0_Teoc [7], _0105_ };
  assign _0156_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T4 [7], \u0.PIO_dport0_T4 [7], _0100_ };
  assign _0165_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0062_, _0109_, _0050_ };
  assign _0154_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T2 [6], _0114_, \u0.PIO_dport1_T2 [6] };
  assign _0164_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0059_, _0110_, _0054_ };
  assign _0153_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T2 [5], _0057_, _0104_ };
  assign _0151_ = 32'd1429409551 >> { _0407_, _0405_, _0347_, _0350_, _0360_ };
  assign _0145_ = 32'd1429409551 >> { _0407_, _0405_, _0344_, _0352_, _0363_ };
  assign _0143_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T1 [7], _0056_, _0101_ };
  assign _0166_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T4 [5], _0108_, _0053_ };
  assign _0139_ = 64'b0000000000000000101010101100110000000000000000001111000011110000 >> { _0407_, _0177_, _0405_, _0213_, _0226_, _0217_ };
  assign _0137_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0065_, _0117_, \u0.PIO_dport1_T1 [5] };
  assign _0410_ = 64'b0000000000001010000000000000000000000000000000000000110000000000 >> { wb_adr_i[3:2], wb_adr_i[4], wb_adr_i[5], _0052_, _0112_ };
  assign wb_dat_o[16] = 64'b0000000000000000000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0410_, _0378_, _0060_, _0232_, _0379_ };
  assign _0411_ = 64'b0101010101010101110011001100110011110000111100000000000011111111 >> { wb_adr_i[3:2], _0360_, _0093_, _0330_, _0350_ };
  assign _0412_ = 16'b0111000001110111 >> { _0378_, _0347_, _0237_, _0379_ };
  assign wb_dat_o[26] = 16'b0000000010001111 >> { wb_adr_i[6], _0412_, _0411_, _0377_ };
  assign _0167_ = 32'd1429409551 >> { _0407_, _0405_, _0341_, _0359_, _0368_ };
  assign _0168_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, \u0.PIO_cmdport_T1 [4], _0113_, \u0.PIO_dport1_T1 [4] };
  assign _0169_ = 32'd1429409551 >> { _0407_, _0405_, _0343_, _0358_, _0362_ };
  assign _0209_ = 4'b0100 >> { wb_dat_i[17], wb_rst_i };
  assign _0413_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], _0102_, _0087_, _0323_, \u0.PIO_dport0_T1 [3] };
  assign _0414_ = 16'b0000011101110111 >> { _0378_, _0067_, _0217_, _0379_ };
  assign wb_dat_o[3] = 32'd4278226831 >> { wb_adr_i[6], _0124_, _0414_, _0377_, _0413_ };
  assign _0171_ = 32'd1429409551 >> { _0407_, _0405_, _0345_, _0354_, _0364_ };
  assign _0172_ = 64'b1000100010101010110011001111000011110000111100001111000011110000 >> { _0379_, _0405_, _0406_, _0064_, _0115_, \u0.PIO_dport1_T1 [6] };
  assign _0415_ = 64'b0000000000001010000000000000000000000000000000000000110000000000 >> { wb_adr_i[2], wb_adr_i[3], wb_adr_i[4], wb_adr_i[5], _0050_, _0109_ };
  assign wb_dat_o[20] = 64'b0000000000000000000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0415_, _0378_, _0062_, _0230_, _0379_ };
  assign _0416_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], _0105_, _0091_, _0331_, \u0.PIO_dport0_Teoc [7] };
  assign _0417_ = 16'b0000011101110111 >> { _0066_, _0378_, _0218_, _0379_ };
  assign wb_dat_o[31] = 16'b0000000010001111 >> { wb_adr_i[6], _0417_, _0416_, _0377_ };
  assign _0120_ = 4'b0100 >> { _0176_, wb_rst_i };
  assign _0418_ = 64'b0000000000001010000000000000000000000000000000000000110000000000 >> { wb_adr_i[3:2], wb_adr_i[4], wb_adr_i[5], _0053_, _0108_ };
  assign wb_dat_o[21] = 64'b0000000000000000000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0418_, _0378_, \u0.PIO_cmdport_T4 [5], _0215_, _0379_ };
  assign _0419_ = 64'b0000000000001010000000000000000000000000000000000000110000000000 >> { wb_adr_i[3:2], wb_adr_i[4], wb_adr_i[5], _0054_, _0110_ };
  assign wb_dat_o[19] = 64'b0000000000000000000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0419_, _0378_, _0059_, _0214_, _0379_ };
  assign wb_ack_o = 32'd4294918144 >> { _0187_, _0371_, wb_stb_i, wb_cyc_i, wb_adr_i[6] };
  assign _0420_ = 64'b0101010101010101001100110011001100001111000011110000000011111111 >> { wb_adr_i[3:2], _0106_, _0096_, _0332_, \u0.PIO_dport0_Teoc [5] };
  assign _0421_ = 64'b0000000000001111000011110000101000001111000011110000111100001100 >> { wb_adr_i[3:2], wb_adr_i[4], wb_adr_i[5], _0235_, \u0.PIO_cmdport_Teoc [5] };
  assign wb_dat_o[29] = 16'b0000011100000000 >> { _0421_, wb_adr_i[6], _0420_, _0377_ };
  assign _0422_ = 64'b0101010101010101110011001100110011110000111100000000000011111111 >> { wb_adr_i[3:2], _0367_, _0092_, _0337_, _0351_ };
  assign _0423_ = 16'b0111000001110111 >> { _0378_, _0342_, _0238_, _0379_ };
  assign wb_dat_o[25] = 16'b0000000010001111 >> { wb_adr_i[6], _0423_, _0422_, _0377_ };
  assign _0424_ = 64'b0101010101010101110011001100110011110000111100000000000011111111 >> { wb_adr_i[3:2], _0369_, _0095_, _0329_, _0356_ };
  assign _0425_ = 16'b0111000001110111 >> { _0378_, _0346_, _0219_, _0379_ };
  assign wb_dat_o[28] = 16'b0000000010001111 >> { wb_adr_i[6], _0425_, _0424_, _0377_ };
  assign _0426_ = 64'b0000000000000101000000000000000000000000000000000000001100000000 >> { wb_adr_i[2], wb_adr_i[3], wb_adr_i[4], wb_adr_i[5], _0366_, _0355_ };
  assign wb_dat_o[17] = 64'b0000000000000000000000000000000011111111111111111000100011111000 >> { wb_adr_i[6], _0426_, _0349_, _0378_, _0211_, _0379_ };
  assign _0427_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], \u0.PIO_dport1_T1 [4], _0078_, _0322_, _0113_ };
  assign _0428_ = 16'b0000011101110111 >> { _0378_, \u0.PIO_cmdport_T1 [4], _0225_, _0379_ };
  assign wb_dat_o[4] = 32'd4278226831 >> { wb_adr_i[6], _0125_, _0428_, _0377_, _0427_ };
  assign _0429_ = 64'b1010101010101010001100110011001100001111000011111111111100000000 >> { wb_adr_i[3:2], _0362_, _0079_, _0324_, _0358_ };
  assign _0430_ = 64'b0000101110111011000000000000000000001011101110110000101110111011 >> { _0378_, _0343_, _0226_, _0379_, _0377_, _0429_ };
  assign wb_dat_o[2] = 8'b11000101 >> { wb_adr_i[6], _0123_, _0430_ };
  assign _0431_ = 64'b0101010101010101110011001100110011110000111100000000000011111111 >> { wb_adr_i[3:2], _0368_, _0088_, _0325_, _0359_ };
  assign _0432_ = 16'b0111000001110111 >> { _0378_, _0341_, _0213_, _0379_ };
  assign wb_dat_o[1] = 32'd4278226831 >> { wb_adr_i[6], _0122_, _0432_, _0377_, _0431_ };
  assign _0433_ = 32'd658432 >> { wb_adr_i[3:2], wb_adr_i[5], wb_inta_o, \u0.PIO_cmdport_T1 [0] };
  assign _0434_ = 64'b0000000001010101001100110000111100000000000000000000000000000000 >> { wb_adr_i[4:2], \u0.PIO_dport1_T1 [0], _0080_, _0326_ };
  assign _0435_ = 32'd65524 >> { _0434_, _0433_, _0377_, _0379_, _0227_ };
  assign wb_dat_o[0] = 64'b1111111111111111000000000000000010111111000000001011111100000000 >> { wb_adr_i[6], _0121_, _0435_, wb_adr_i[2], wb_adr_i[3], _0116_ };
  assign _0436_ = 64'b1010101010101010110011001100110011110000111100001111111100000000 >> { wb_adr_i[3:2], _0046_, _0094_, _0333_, _0118_ };
  assign _0437_ = 16'b0000011101110111 >> { _0378_, \u0.PIO_cmdport_Teoc [3], _0236_, _0379_ };
  assign wb_dat_o[27] = 16'b0000000010001111 >> { wb_adr_i[6], _0437_, _0436_, _0377_ };
  assign _0040_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { wb_rst_i, _0372_, wb_adr_i[2], wb_adr_i[3], wb_adr_i[5:4] };
  assign _0022_ = 8'b11111000 >> { wb_rst_i, _0378_, _0372_ };
  assign _0438_ = 64'b0000000000001010000000000000000000000000000000000000110000000000 >> { wb_adr_i[2], wb_adr_i[3], wb_adr_i[4], wb_adr_i[5], _0051_, _0111_ };
  assign wb_dat_o[18] = 64'b0000000000000000000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0438_, _0378_, _0063_, _0212_, _0379_ };
  assign _0442_[6] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [6];
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [4] = 2'b01 >> _0442_[4];
  assign _0440_[3] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [3];
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [4] = 2'b01 >> _0446_[4];
  assign _0444_[3] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [3];
  assign _0446_[5] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [5];
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [0] = 2'b01 >> _0297_;
  assign _0442_[5] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [5];
  assign _0444_[6] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [6];
  assign _0440_[2] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [2];
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [2] = 2'b01 >> _0446_[2];
  assign _0446_[6] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [6];
  assign _0444_[4] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [4];
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [3] = 2'b01 >> _0446_[3];
  assign _0446_[1] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [1];
  assign _0440_[4] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [4];
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [1] = 2'b01 >> _0444_[1];
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [2] = 2'b01 >> _0442_[2];
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [1] = 2'b01 >> _0440_[1];
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [1] = 2'b01 >> _0442_[1];
  assign _0444_[5] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [5];
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [2] = 2'b01 >> _0444_[2];
  assign _0440_[6] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [6];
  assign _0442_[3] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [3];
  assign _0440_[5] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [5];
  adder_carry _1019_ (
    .cin(_0439_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0000_)
  );
  adder_carry _1020_ (
    .cin(_0439_[0]),
    .cout(_0439_[1]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [0]),
    .p(_0440_[0]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [0])
  );
  adder_carry _1021_ (
    .cin(_0439_[1]),
    .cout(_0439_[2]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [1]),
    .p(_0440_[1]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [1])
  );
  adder_carry _1022_ (
    .cin(_0439_[2]),
    .cout(_0439_[3]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [2]),
    .p(_0440_[2]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [2])
  );
  adder_carry _1023_ (
    .cin(_0439_[3]),
    .cout(_0439_[4]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [3]),
    .p(_0440_[3]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [3])
  );
  adder_carry _1024_ (
    .cin(_0439_[4]),
    .cout(_0439_[5]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [4]),
    .p(_0440_[4]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [4])
  );
  adder_carry _1025_ (
    .cin(_0439_[5]),
    .cout(_0439_[6]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [5]),
    .p(_0440_[5]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [5])
  );
  adder_carry _1026_ (
    .cin(_0439_[6]),
    .cout(_0439_[7]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [6]),
    .p(_0440_[6]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [6])
  );
  adder_carry _1027_ (
    .cout(_0439_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _1028_ (
    .cin(_0441_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0001_)
  );
  adder_carry _1029_ (
    .cin(_0441_[0]),
    .cout(_0441_[1]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [0]),
    .p(_0442_[0]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [0])
  );
  adder_carry _1030_ (
    .cin(_0441_[1]),
    .cout(_0441_[2]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [1]),
    .p(_0442_[1]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [1])
  );
  adder_carry _1031_ (
    .cin(_0441_[2]),
    .cout(_0441_[3]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [2]),
    .p(_0442_[2]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [2])
  );
  adder_carry _1032_ (
    .cin(_0441_[3]),
    .cout(_0441_[4]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [3]),
    .p(_0442_[3]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [3])
  );
  adder_carry _1033_ (
    .cin(_0441_[4]),
    .cout(_0441_[5]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [4]),
    .p(_0442_[4]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [4])
  );
  adder_carry _1034_ (
    .cin(_0441_[5]),
    .cout(_0441_[6]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [5]),
    .p(_0442_[5]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [5])
  );
  adder_carry _1035_ (
    .cin(_0441_[6]),
    .cout(_0441_[7]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [6]),
    .p(_0442_[6]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [6])
  );
  adder_carry _1036_ (
    .cout(_0441_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _1037_ (
    .cin(_0443_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0002_)
  );
  adder_carry _1038_ (
    .cin(_0443_[0]),
    .cout(_0443_[1]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [0]),
    .p(_0444_[0]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [0])
  );
  adder_carry _1039_ (
    .cin(_0443_[1]),
    .cout(_0443_[2]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [1]),
    .p(_0444_[1]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [1])
  );
  adder_carry _1040_ (
    .cin(_0443_[2]),
    .cout(_0443_[3]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [2]),
    .p(_0444_[2]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [2])
  );
  adder_carry _1041_ (
    .cin(_0443_[3]),
    .cout(_0443_[4]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [3]),
    .p(_0444_[3]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [3])
  );
  adder_carry _1042_ (
    .cin(_0443_[4]),
    .cout(_0443_[5]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [4]),
    .p(_0444_[4]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [4])
  );
  adder_carry _1043_ (
    .cin(_0443_[5]),
    .cout(_0443_[6]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [5]),
    .p(_0444_[5]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [5])
  );
  adder_carry _1044_ (
    .cin(_0443_[6]),
    .cout(_0443_[7]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [6]),
    .p(_0444_[6]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [6])
  );
  adder_carry _1045_ (
    .cout(_0443_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _1046_ (
    .cin(_0445_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0003_)
  );
  adder_carry _1047_ (
    .cin(_0445_[0]),
    .cout(_0445_[1]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [0]),
    .p(_0446_[0]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [0])
  );
  adder_carry _1048_ (
    .cin(_0445_[1]),
    .cout(_0445_[2]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [1]),
    .p(_0446_[1]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [1])
  );
  adder_carry _1049_ (
    .cin(_0445_[2]),
    .cout(_0445_[3]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [2]),
    .p(_0446_[2]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [2])
  );
  adder_carry _1050_ (
    .cin(_0445_[3]),
    .cout(_0445_[4]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [3]),
    .p(_0446_[3]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [3])
  );
  adder_carry _1051_ (
    .cin(_0445_[4]),
    .cout(_0445_[5]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [4]),
    .p(_0446_[4]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [4])
  );
  adder_carry _1052_ (
    .cin(_0445_[5]),
    .cout(_0445_[6]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [5]),
    .p(_0446_[5]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [5])
  );
  adder_carry _1053_ (
    .cin(_0445_[6]),
    .cout(_0445_[7]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [6]),
    .p(_0446_[6]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [6])
  );
  adder_carry _1054_ (
    .cout(_0445_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  assign _0439_[8] = _0439_[9];
  assign _0440_[8] = 1'b1;
  assign _0441_[8] = _0441_[9];
  assign _0442_[8] = 1'b1;
  assign _0443_[9:8] = { \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.nld , \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.nld  };
  assign _0444_[8] = 1'b1;
  assign _0445_[8] = _0445_[9];
  assign _0446_[8] = 1'b1;
  assign IDEctrl_FATR0 = \u0.CtrlReg [5];
  assign IDEctrl_FATR1 = \u0.CtrlReg [6];
  assign IDEctrl_IDEen = \u0.CtrlReg [7];
  assign IDEctrl_rst = \u0.CtrlReg [0];
  assign PIO_cmdport_IORDYen = \u0.CtrlReg [1];
  assign PIO_cmdport_T1 = \u0.PIO_cmdport_T1 ;
  assign PIO_cmdport_T2 = \u0.PIO_cmdport_T2 ;
  assign PIO_cmdport_T4 = \u0.PIO_cmdport_T4 ;
  assign PIO_cmdport_Teoc = \u0.PIO_cmdport_Teoc ;
  assign PIO_dport0_IORDYen = \u0.CtrlReg [2];
  assign PIO_dport0_T1 = \u0.PIO_dport0_T1 ;
  assign PIO_dport0_T2 = \u0.PIO_dport0_T2 ;
  assign PIO_dport0_T4 = \u0.PIO_dport0_T4 ;
  assign PIO_dport0_Teoc = \u0.PIO_dport0_Teoc ;
  assign PIO_dport1_IORDYen = \u0.CtrlReg [3];
  assign PIO_dport1_T1 = \u0.PIO_dport1_T1 ;
  assign PIO_dport1_T2 = \u0.PIO_dport1_T2 ;
  assign PIO_dport1_T4 = \u0.PIO_dport1_T4 ;
  assign PIO_dport1_Teoc = \u0.PIO_dport1_Teoc ;
  assign PIOack = \u0.PIOack ;
  assign PIOq = \u0.PIOq ;
  assign PIOsel = \u0.PIOsel ;
  assign arst_signal = arst_i;
  assign irq = \u0.irq ;
  assign \u0.DMARxEmpty  = 1'b0;
  assign \u0.DMATxFull  = 1'b0;
  assign \u0.DMA_dmarq  = 1'b0;
  assign \u0.DMAack  = 1'b0;
  assign \u0.DMActrl_BeLeC0  = \u0.CtrlReg [8];
  assign \u0.DMActrl_BeLeC1  = \u0.CtrlReg [9];
  assign \u0.DMActrl_DMAen  = \u0.CtrlReg [15];
  assign \u0.DMActrl_dir  = \u0.CtrlReg [13];
  assign \u0.DMAq  = 32'd0;
  assign \u0.DMAtip  = 1'b0;
  assign \u0.IDEctrl_FATR0  = \u0.CtrlReg [5];
  assign \u0.IDEctrl_FATR1  = \u0.CtrlReg [6];
  assign \u0.IDEctrl_IDEen  = \u0.CtrlReg [7];
  assign \u0.IDEctrl_ppen  = \u0.CtrlReg [4];
  assign \u0.IDEctrl_rst  = \u0.CtrlReg [0];
  assign \u0.PIO_cmdport_IORDYen  = \u0.CtrlReg [1];
  assign \u0.PIO_dport0_IORDYen  = \u0.CtrlReg [2];
  assign \u0.PIO_dport1_IORDYen  = \u0.CtrlReg [3];
  assign \u0.PIOpp_full  = 1'b0;
  assign \u0.PIOtip  = 1'b0;
  assign \u0.StatReg  = { 31'b0010000000000000000000000000000, wb_inta_o };
  assign \u0.ack_o  = wb_ack_o;
  assign \u0.adr_i  = wb_adr_i;
  assign \u0.arst_i  = arst_i;
  assign \u0.clk_i  = wb_clk_i;
  assign \u0.cyc_i  = wb_cyc_i;
  assign \u0.dat_i  = wb_dat_i;
  assign \u0.dat_o  = wb_dat_o;
  assign \u0.err_o  = wb_err_o;
  assign \u0.inta_o  = wb_inta_o;
  assign \u0.inti  = wb_inta_o;
  assign \u0.rst_i  = wb_rst_i;
  assign \u0.sel_i  = wb_sel_i;
  assign \u0.stb_i  = wb_stb_i;
  assign \u0.store_pp_full  = 1'b0;
  assign \u0.we_i  = wb_we_i;
  assign \u1.CS0n  = cs0n_pad_o;
  assign \u1.CS1n  = cs1n_pad_o;
  assign \u1.DA  = da_pad_o;
  assign \u1.DDi  = dd_pad_i;
  assign \u1.DDo  = dd_pad_o;
  assign \u1.DDoe  = dd_padoe_o;
  assign \u1.DIORn  = diorn_pad_o;
  assign \u1.DIOWn  = diown_pad_o;
  assign \u1.IDEctrl_FATR0  = \u0.CtrlReg [5];
  assign \u1.IDEctrl_FATR1  = \u0.CtrlReg [6];
  assign \u1.IDEctrl_IDEen  = \u0.CtrlReg [7];
  assign \u1.IDEctrl_rst  = \u0.CtrlReg [0];
  assign \u1.INTRQ  = intrq_pad_i;
  assign \u1.IORDY  = iordy_pad_i;
  assign \u1.PIO_access_control.DDi  = dd_pad_i;
  assign \u1.PIO_access_control.IDEctrl_FATR0  = \u0.CtrlReg [5];
  assign \u1.PIO_access_control.IDEctrl_FATR1  = \u0.CtrlReg [6];
  assign \u1.PIO_access_control.PIO_timing_controller.T1_m0  = 8'b00000110;
  assign \u1.PIO_access_control.PIO_timing_controller.T2_m0  = 8'b00011100;
  assign \u1.PIO_access_control.PIO_timing_controller.T4_m0  = 8'b00000010;
  assign \u1.PIO_access_control.PIO_timing_controller.Teoc_m0  = 8'b00010111;
  assign \u1.PIO_access_control.PIO_timing_controller.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.cnt_en  = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.q  = \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi ;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.ud  = 1'b0;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt_en  = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.q  = \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi ;
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.cnt_en  = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.q  = \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi ;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.ud  = 1'b0;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [8] = 1'bx;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt_en  = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.q  = \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi ;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.cnt_en  = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.q  = \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi ;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.ud  = 1'b0;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt_en  = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.q  = \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi ;
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.clk  = wb_clk_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.cnt_en  = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.q  = \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi ;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.ud  = 1'b0;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt_en  = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.nReset  = arst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.nld  = \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.nld ;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.q  = \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi ;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.rst  = wb_rst_i;
  assign \u1.PIO_access_control.PIO_timing_controller.we  = wb_we_i;
  assign \u1.PIO_access_control.a  = wb_adr_i[5:2];
  assign \u1.PIO_access_control.clk  = wb_clk_i;
  assign \u1.PIO_access_control.cmdport_IORDYen  = \u0.CtrlReg [1];
  assign \u1.PIO_access_control.cmdport_T1  = \u0.PIO_cmdport_T1 ;
  assign \u1.PIO_access_control.cmdport_T2  = \u0.PIO_cmdport_T2 ;
  assign \u1.PIO_access_control.cmdport_T4  = \u0.PIO_cmdport_T4 ;
  assign \u1.PIO_access_control.cmdport_Teoc  = \u0.PIO_cmdport_Teoc ;
  assign \u1.PIO_access_control.dir  = wb_we_i;
  assign \u1.PIO_access_control.dport0_IORDYen  = \u0.CtrlReg [2];
  assign \u1.PIO_access_control.dport0_T1  = \u0.PIO_dport0_T1 ;
  assign \u1.PIO_access_control.dport0_T2  = \u0.PIO_dport0_T2 ;
  assign \u1.PIO_access_control.dport0_T4  = \u0.PIO_dport0_T4 ;
  assign \u1.PIO_access_control.dport0_Teoc  = \u0.PIO_dport0_Teoc ;
  assign \u1.PIO_access_control.dport1_IORDYen  = \u0.CtrlReg [3];
  assign \u1.PIO_access_control.dport1_T1  = \u0.PIO_dport1_T1 ;
  assign \u1.PIO_access_control.dport1_T2  = \u0.PIO_dport1_T2 ;
  assign \u1.PIO_access_control.dport1_T4  = \u0.PIO_dport1_T4 ;
  assign \u1.PIO_access_control.dport1_Teoc  = \u0.PIO_dport1_Teoc ;
  assign \u1.PIO_access_control.dstrb  = \u1.PIO_access_control.PIO_timing_controller.dstrb ;
  assign \u1.PIO_access_control.nReset  = arst_i;
  assign \u1.PIO_access_control.q  = \u0.PIOq ;
  assign \u1.PIO_access_control.rst  = wb_rst_i;
  assign \u1.PIOa  = wb_adr_i[5:2];
  assign \u1.PIOack  = \u0.PIOack ;
  assign \u1.PIOd  = wb_dat_i[15:0];
  assign \u1.PIOq  = \u0.PIOq ;
  assign \u1.PIOreq  = \u0.PIOsel ;
  assign \u1.PIOwe  = wb_we_i;
  assign \u1.RESETn  = resetn_pad_o;
  assign \u1.clk  = wb_clk_i;
  assign \u1.cmdport_IORDYen  = \u0.CtrlReg [1];
  assign \u1.cmdport_T1  = \u0.PIO_cmdport_T1 ;
  assign \u1.cmdport_T2  = \u0.PIO_cmdport_T2 ;
  assign \u1.cmdport_T4  = \u0.PIO_cmdport_T4 ;
  assign \u1.cmdport_Teoc  = \u0.PIO_cmdport_Teoc ;
  assign \u1.dport0_IORDYen  = \u0.CtrlReg [2];
  assign \u1.dport0_T1  = \u0.PIO_dport0_T1 ;
  assign \u1.dport0_T2  = \u0.PIO_dport0_T2 ;
  assign \u1.dport0_T4  = \u0.PIO_dport0_T4 ;
  assign \u1.dport0_Teoc  = \u0.PIO_dport0_Teoc ;
  assign \u1.dport1_IORDYen  = \u0.CtrlReg [3];
  assign \u1.dport1_T1  = \u0.PIO_dport1_T1 ;
  assign \u1.dport1_T2  = \u0.PIO_dport1_T2 ;
  assign \u1.dport1_T4  = \u0.PIO_dport1_T4 ;
  assign \u1.dport1_Teoc  = \u0.PIO_dport1_Teoc ;
  assign \u1.irq  = \u0.irq ;
  assign \u1.nReset  = arst_i;
  assign \u1.rst  = wb_rst_i;
endmodule
