// Seed: 1986065604
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output tri id_8;
  inout wire id_7;
  assign module_1.id_2 = 0;
  inout wire id_6;
  output wor id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = 1;
  assign id_5 = -1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1,
    input  uwire id_2
    , id_10,
    input  wand  id_3,
    input  tri   id_4,
    output wor   id_5,
    input  tri0  id_6#(.id_11(1), .id_12({1, 1}), .id_13(1)),
    input  tri0  id_7,
    input  tri   id_8
);
  final begin : LABEL_0
    if (-1 || 1) begin : LABEL_1
      #(id_6);
      @(posedge id_6);
    end else if ((1)) id_12 <= -1;
  end
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_10,
      id_14,
      id_10,
      id_14,
      id_10,
      id_10
  );
  always id_13 <= id_3;
endmodule
