// Seed: 4236411842
module module_0 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri id_7,
    output wand id_8
    , id_11,
    output tri0 id_9
);
endmodule
module module_1 (
    inout tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor id_6,
    output supply1 id_7,
    input wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output logic id_12,
    input tri id_13
    , id_17,
    input wand id_14,
    input tri0 id_15
);
  initial begin : LABEL_0
    id_12 = ~1'd0 === -1 - -1 && 1;
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_0,
      id_1,
      id_4,
      id_0,
      id_11,
      id_2,
      id_7
  );
  parameter id_18 = 1;
endmodule
