module PHASER_OUT (...); 
    parameter integer CLKOUT_DIV = 4; 
    parameter COARSE_BYPASS = "FALSE"; 
    parameter integer COARSE_DELAY = 0; 
    parameter EN_OSERDES_RST = "FALSE"; 
    parameter integer FINE_DELAY = 0; 
    parameter [0:0] IS_RST_INVERTED = 1'b0; 
    parameter real MEMREFCLK_PERIOD = 0.000; 
    parameter OCLKDELAY_INV = "FALSE"; 
    parameter integer OCLK_DELAY = 0; 
    parameter OUTPUT_CLK_SRC = "PHASE_REF"; 
    parameter real PHASEREFCLK_PERIOD = 0.000; 
    parameter [2:0] PO = 3'b000; 
    parameter real REFCLK_PERIOD = 0.000; 
    parameter SYNC_IN_DIV_RST = "FALSE"; 
    output COARSEOVERFLOW; 
    output FINEOVERFLOW; 
    output OCLK; 
    output OCLKDELAYED; 
    output OCLKDIV; 
    output OSERDESRST; 
    output [8:0] COUNTERREADVAL; 
    input COARSEENABLE; 
    input COARSEINC; 
    input COUNTERLOADEN; 
    input COUNTERREADEN; 
    input DIVIDERST; 
    input EDGEADV; 
    input FINEENABLE; 
    input FINEINC; 
    input FREQREFCLK; 
    input MEMREFCLK; 
    input PHASEREFCLK; 
    input RST; 
    input SELFINEOCLKDELAY; 
    input SYNCIN; 
    input SYSCLK; 
    input [8:0] COUNTERLOADVAL; 
endmodule 