$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module psl_always $end
$var wire 1 n0 a $end
$var wire 1 n1 clk $end
$scope module seq $end
$var wire 8 n7 /48<2> $end
$var wire 8 n9 /48<3> $end
$var wire 8 n8 /48<4> $end
$var wire 8 n10 /48<5> $end
$scope module _witness_ $end
$var wire 1 n2 anyseq_auto_setundef_cc_533_execute_19 $end
$upscope $end
$var wire 1 n3 clk $end
$var wire 1 n4 data $end
$var wire 31 n5 index $end
$upscope $end
$var wire 1 n6 \seq:0 $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n1
b1 n3
b1 n0
b1 n2
b1 n4
b0000000000000000000000000000001 n5
b1 n6
b01011111 n7
b00101101 n8
b00101101 n9
b00101101 n10
#5
b0 n1
b0 n3
#10
1!
b00000000000000000000000000000001 t
b1 n1
b1 n3
b1 n0
b1 n2
b1 n4
b0000000000000000000000000000010 n5
b1 n6
b01011111 n7
b00101101 n8
b00101101 n9
b00101101 n10
#15
b0 n1
b0 n3
#20
1!
b00000000000000000000000000000010 t
b1 n1
b1 n3
b1 n0
b1 n2
b1 n4
b0000000000000000000000000000011 n5
b1 n6
b01011111 n7
b00101101 n8
b00101101 n9
b00101101 n10
#25
b0 n1
b0 n3
#30
1!
b00000000000000000000000000000011 t
b1 n1
b1 n3
b0 n0
b1 n2
b0 n4
b0000000000000000000000000000100 n5
b0 n6
b01011111 n7
b00101101 n8
b00101101 n9
b00101101 n10
#35
b0 n1
b0 n3
#40
1!
b00000000000000000000000000000100 t
b1 n1
b1 n3
