{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7205,
                "out": "objs/amcQw_d.o",
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0
            }
        },
        "FullAddTest_v": {
            "Q4HGk_d": {
                "archive": "archive.1/_15708_archive_1.a",
                "bytes": 17866,
                "out": "Q4HGk_d.o",
                "mod": "FullAddTest_v",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "stat": {
        "nQuads": 596,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.057275,
            "ru_stime_sec": 0.031705999999999998,
            "ru_maxrss_kb": 50292,
            "ru_minflt": 13400,
            "ru_nvcsw": 213,
            "ru_majflt": 0,
            "ru_nivcsw": 47
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "nMops": 1218,
        "ru_self_end": {
            "ru_utime_sec": 0.072530999999999998,
            "ru_stime_sec": 0.044948000000000002,
            "ru_maxrss_kb": 56364,
            "ru_minflt": 15770,
            "ru_nvcsw": 309,
            "ru_majflt": 0,
            "ru_nivcsw": 61
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0026350000000000002,
            "ru_stime_sec": 0.001317,
            "ru_maxrss_kb": 12524,
            "ru_minflt": 591,
            "ru_nvcsw": 4,
            "ru_majflt": 0,
            "ru_nivcsw": 4
        },
        "Frontend(%)": 78.966235127049131,
        "outputSizePerQuad": 181.0,
        "totalObjSize": 107955,
        "mopSpeed": 79837.441006816996,
        "quadSpeed": 39066.596748820142,
        "mop/quad": 2.0436241610738257,
        "CodeGen(%)": 21.033764872950876
    },
    "NameTable": {
        "FullAddTest_v": [
            "FullAddTest_v",
            "Q4HGk",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90089
    },
    "CurCompileModules": [
        "...MASTER...",
        "FullAddTest_v",
        "FullAddTest_v"
    ],
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.15708.json"
    ],
    "Misc": {
        "archive_dir": "archive.1",
        "daidir": "simv.daidir",
        "cwd": "/home/ugrads/d/delrod19/ecen350/git/Lab06/p1",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/d/delrod19/ecen350/git/Lab06/p1/csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/ugrads/d/delrod19/ecen350/git/Lab06/p1/simv.daidir"
    }
}