// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_16u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_TDATA,
        data_V_data_0_V_TVALID,
        data_V_data_0_V_TREADY,
        data_V_data_1_V_TDATA,
        data_V_data_1_V_TVALID,
        data_V_data_1_V_TREADY,
        data_V_data_2_V_TDATA,
        data_V_data_2_V_TVALID,
        data_V_data_2_V_TREADY,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state7 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_TDATA;
input   data_V_data_0_V_TVALID;
output   data_V_data_0_V_TREADY;
input  [15:0] data_V_data_1_V_TDATA;
input   data_V_data_1_V_TVALID;
output   data_V_data_1_V_TREADY;
input  [15:0] data_V_data_2_V_TDATA;
input   data_V_data_2_V_TVALID;
output   data_V_data_2_V_TREADY;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [15:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [15:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [15:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [15:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_TREADY;
reg data_V_data_1_V_TREADY;
reg data_V_data_2_V_TREADY;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [3:0] w2_V_address0;
reg    w2_V_ce0;
wire   [761:0] w2_V_q0;
reg   [31:0] pX_3;
reg   [31:0] sX_3;
reg   [31:0] pY_3;
reg   [31:0] sY_3;
reg   [15:0] kernel_data_V_2_3;
reg   [15:0] kernel_data_V_2_4;
reg   [15:0] kernel_data_V_2_5;
reg   [15:0] kernel_data_V_2_6;
reg   [15:0] kernel_data_V_2_7;
reg   [15:0] kernel_data_V_2_8;
reg   [15:0] kernel_data_V_2_12;
reg   [15:0] kernel_data_V_2_13;
reg   [15:0] kernel_data_V_2_14;
reg   [15:0] kernel_data_V_2_15;
reg   [15:0] kernel_data_V_2_16;
reg   [15:0] kernel_data_V_2_17;
reg   [15:0] kernel_data_V_2_21;
reg   [15:0] kernel_data_V_2_22;
reg   [15:0] kernel_data_V_2_23;
reg   [15:0] kernel_data_V_2_24;
reg   [15:0] kernel_data_V_2_25;
reg   [15:0] kernel_data_V_2_26;
reg   [15:0] kernel_data_V_2_0;
reg   [15:0] kernel_data_V_2_1;
reg   [15:0] kernel_data_V_2_2;
reg   [15:0] kernel_data_V_2_9;
reg   [15:0] kernel_data_V_2_10;
reg   [15:0] kernel_data_V_2_11;
reg   [15:0] kernel_data_V_2_18;
reg   [15:0] kernel_data_V_2_19;
reg   [15:0] kernel_data_V_2_20;
reg    data_V_data_0_V_TDATA_blk_n;
wire    ap_CS_fsm_state2;
reg    data_V_data_1_V_TDATA_blk_n;
reg    data_V_data_2_V_TDATA_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state7;
reg   [0:0] and_ln272_2_reg_6081;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg   [3:0] w_index38_reg_667;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] tmp_data_0_V_2436_reg_1783;
reg   [15:0] tmp_data_1_V_2434_reg_1794;
reg   [15:0] tmp_data_2_V_2432_reg_1805;
reg   [15:0] tmp_data_3_V_2430_reg_1816;
reg   [15:0] tmp_data_4_V_2428_reg_1827;
reg   [15:0] tmp_data_5_V_2426_reg_1838;
reg   [15:0] tmp_data_6_V_2424_reg_1849;
reg   [15:0] tmp_data_7_V_2422_reg_1860;
reg   [15:0] tmp_data_8_V_2420_reg_1871;
reg   [15:0] tmp_data_9_V_2418_reg_1882;
reg   [15:0] tmp_data_10_V_2116_reg_1893;
reg   [15:0] tmp_data_11_V_2114_reg_1904;
reg   [15:0] tmp_data_12_V_2112_reg_1915;
reg   [15:0] tmp_data_13_V_2110_reg_1926;
reg   [15:0] tmp_data_14_V_218_reg_1937;
reg   [15:0] tmp_data_15_V_216_reg_1948;
reg   [31:0] sX_3_load_reg_6049;
wire    io_acc_block_signal_op32;
wire   [0:0] icmp_ln272_fu_2385_p2;
reg   [0:0] icmp_ln272_reg_6054;
reg   [31:0] sY_3_load_reg_6059;
wire   [0:0] icmp_ln272_1_fu_2395_p2;
reg   [0:0] icmp_ln272_1_reg_6064;
reg   [31:0] pY_3_load_reg_6069;
reg   [31:0] pX_3_load_reg_6075;
wire   [0:0] and_ln272_2_fu_2453_p2;
wire   [9:0] add_ln78_fu_2459_p2;
reg   [9:0] add_ln78_reg_6085;
wire   [3:0] w_index_fu_2465_p2;
reg   [3:0] w_index_reg_6090;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln64_fu_2476_p2;
reg   [0:0] icmp_ln64_reg_6100;
reg   [0:0] icmp_ln64_reg_6100_pp0_iter1_reg;
reg   [0:0] icmp_ln64_reg_6100_pp0_iter2_reg;
reg    ap_enable_reg_pp0_iter1;
reg   [761:0] w2_V_load_reg_6149;
wire   [15:0] trunc_ln76_fu_2494_p1;
reg  signed [15:0] trunc_ln76_reg_6200;
wire  signed [25:0] mul_ln1118_fu_5761_p2;
reg  signed [25:0] mul_ln1118_reg_8320;
wire  signed [25:0] mul_ln1118_646_fu_5767_p2;
reg  signed [25:0] mul_ln1118_646_reg_8325;
wire  signed [25:0] mul_ln1118_647_fu_5773_p2;
reg  signed [25:0] mul_ln1118_647_reg_8330;
wire  signed [25:0] mul_ln1118_648_fu_5779_p2;
reg  signed [25:0] mul_ln1118_648_reg_8335;
wire  signed [25:0] mul_ln1118_649_fu_5785_p2;
reg  signed [25:0] mul_ln1118_649_reg_8340;
wire  signed [25:0] mul_ln1118_650_fu_5791_p2;
reg  signed [25:0] mul_ln1118_650_reg_8345;
wire  signed [25:0] mul_ln1118_651_fu_5797_p2;
reg  signed [25:0] mul_ln1118_651_reg_8350;
wire  signed [25:0] mul_ln1118_652_fu_5803_p2;
reg  signed [25:0] mul_ln1118_652_reg_8355;
wire  signed [25:0] mul_ln1118_653_fu_5809_p2;
reg  signed [25:0] mul_ln1118_653_reg_8360;
wire  signed [25:0] mul_ln1118_654_fu_5815_p2;
reg  signed [25:0] mul_ln1118_654_reg_8365;
wire  signed [25:0] mul_ln1118_655_fu_5821_p2;
reg  signed [25:0] mul_ln1118_655_reg_8370;
wire  signed [25:0] mul_ln1118_656_fu_5827_p2;
reg  signed [25:0] mul_ln1118_656_reg_8375;
wire  signed [25:0] mul_ln1118_657_fu_5833_p2;
reg  signed [25:0] mul_ln1118_657_reg_8380;
wire  signed [25:0] mul_ln1118_658_fu_5839_p2;
reg  signed [25:0] mul_ln1118_658_reg_8385;
wire  signed [25:0] mul_ln1118_659_fu_5845_p2;
reg  signed [25:0] mul_ln1118_659_reg_8390;
wire  signed [25:0] mul_ln1118_660_fu_5851_p2;
reg  signed [25:0] mul_ln1118_660_reg_8395;
wire  signed [25:0] mul_ln1118_661_fu_5857_p2;
reg  signed [25:0] mul_ln1118_661_reg_8400;
wire  signed [25:0] mul_ln1118_662_fu_5863_p2;
reg  signed [25:0] mul_ln1118_662_reg_8405;
wire  signed [25:0] mul_ln1118_663_fu_5869_p2;
reg  signed [25:0] mul_ln1118_663_reg_8410;
wire  signed [25:0] mul_ln1118_664_fu_5875_p2;
reg  signed [25:0] mul_ln1118_664_reg_8415;
wire  signed [25:0] mul_ln1118_665_fu_5881_p2;
reg  signed [25:0] mul_ln1118_665_reg_8420;
wire  signed [25:0] mul_ln1118_666_fu_5887_p2;
reg  signed [25:0] mul_ln1118_666_reg_8425;
wire  signed [25:0] mul_ln1118_667_fu_5893_p2;
reg  signed [25:0] mul_ln1118_667_reg_8430;
wire  signed [25:0] mul_ln1118_668_fu_5899_p2;
reg  signed [25:0] mul_ln1118_668_reg_8435;
wire  signed [25:0] mul_ln1118_669_fu_5905_p2;
reg  signed [25:0] mul_ln1118_669_reg_8440;
wire  signed [25:0] mul_ln1118_670_fu_5911_p2;
reg  signed [25:0] mul_ln1118_670_reg_8445;
wire  signed [25:0] mul_ln1118_671_fu_5917_p2;
reg  signed [25:0] mul_ln1118_671_reg_8450;
wire  signed [25:0] mul_ln1118_672_fu_5923_p2;
reg  signed [25:0] mul_ln1118_672_reg_8455;
wire  signed [25:0] mul_ln1118_673_fu_5929_p2;
reg  signed [25:0] mul_ln1118_673_reg_8460;
wire  signed [25:0] mul_ln1118_674_fu_5935_p2;
reg  signed [25:0] mul_ln1118_674_reg_8465;
wire  signed [25:0] mul_ln1118_675_fu_5941_p2;
reg  signed [25:0] mul_ln1118_675_reg_8470;
wire  signed [25:0] mul_ln1118_676_fu_5947_p2;
reg  signed [25:0] mul_ln1118_676_reg_8475;
wire  signed [25:0] mul_ln1118_677_fu_5953_p2;
reg  signed [25:0] mul_ln1118_677_reg_8480;
wire  signed [25:0] mul_ln1118_678_fu_5959_p2;
reg  signed [25:0] mul_ln1118_678_reg_8485;
wire  signed [25:0] mul_ln1118_679_fu_5965_p2;
reg  signed [25:0] mul_ln1118_679_reg_8490;
wire  signed [25:0] mul_ln1118_680_fu_5971_p2;
reg  signed [25:0] mul_ln1118_680_reg_8495;
wire  signed [25:0] mul_ln1118_681_fu_5977_p2;
reg  signed [25:0] mul_ln1118_681_reg_8500;
wire  signed [25:0] mul_ln1118_682_fu_5983_p2;
reg  signed [25:0] mul_ln1118_682_reg_8505;
wire  signed [25:0] mul_ln1118_683_fu_5989_p2;
reg  signed [25:0] mul_ln1118_683_reg_8510;
wire  signed [25:0] mul_ln1118_684_fu_5995_p2;
reg  signed [25:0] mul_ln1118_684_reg_8515;
wire  signed [25:0] mul_ln1118_685_fu_6001_p2;
reg  signed [25:0] mul_ln1118_685_reg_8520;
wire  signed [25:0] mul_ln1118_686_fu_6007_p2;
reg  signed [25:0] mul_ln1118_686_reg_8525;
wire  signed [25:0] mul_ln1118_687_fu_6013_p2;
reg  signed [25:0] mul_ln1118_687_reg_8530;
wire  signed [25:0] mul_ln1118_688_fu_6019_p2;
reg  signed [25:0] mul_ln1118_688_reg_8535;
wire  signed [25:0] mul_ln1118_689_fu_6025_p2;
reg  signed [25:0] mul_ln1118_689_reg_8540;
wire  signed [25:0] mul_ln1118_690_fu_6031_p2;
reg  signed [25:0] mul_ln1118_690_reg_8545;
wire  signed [25:0] mul_ln1118_691_fu_6037_p2;
reg  signed [25:0] mul_ln1118_691_reg_8550;
wire  signed [25:0] mul_ln1118_692_fu_6043_p2;
reg  signed [25:0] mul_ln1118_692_reg_8555;
wire   [15:0] acc_0_V_fu_4987_p2;
reg   [15:0] acc_0_V_reg_8560;
reg    ap_enable_reg_pp0_iter3;
wire   [15:0] acc_1_V_fu_5032_p2;
reg   [15:0] acc_1_V_reg_8566;
wire   [15:0] acc_2_V_fu_5077_p2;
reg   [15:0] acc_2_V_reg_8572;
wire   [15:0] acc_3_V_fu_5122_p2;
reg   [15:0] acc_3_V_reg_8578;
wire   [15:0] acc_4_V_fu_5167_p2;
reg   [15:0] acc_4_V_reg_8584;
wire   [15:0] acc_5_V_fu_5212_p2;
reg   [15:0] acc_5_V_reg_8590;
wire   [15:0] acc_6_V_fu_5257_p2;
reg   [15:0] acc_6_V_reg_8596;
wire   [15:0] acc_7_V_fu_5302_p2;
reg   [15:0] acc_7_V_reg_8602;
wire   [15:0] acc_8_V_fu_5347_p2;
reg   [15:0] acc_8_V_reg_8608;
wire   [15:0] acc_9_V_fu_5392_p2;
reg   [15:0] acc_9_V_reg_8614;
wire   [15:0] acc_10_V_fu_5437_p2;
reg   [15:0] acc_10_V_reg_8620;
wire   [15:0] acc_11_V_fu_5482_p2;
reg   [15:0] acc_11_V_reg_8626;
wire   [15:0] acc_12_V_fu_5527_p2;
reg   [15:0] acc_12_V_reg_8632;
wire   [15:0] acc_13_V_fu_5572_p2;
reg   [15:0] acc_13_V_reg_8638;
wire   [15:0] acc_14_V_fu_5617_p2;
reg   [15:0] acc_14_V_reg_8644;
wire   [15:0] acc_15_V_fu_5662_p2;
reg   [15:0] acc_15_V_reg_8650;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_start;
wire    call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_done;
wire    call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_ready;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_0;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_1;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_2;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_3;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_4;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_5;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_6;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_7;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_8;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_9;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_10;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_11;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_12;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_13;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_14;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_15;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_16;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_17;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_18;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_19;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_20;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_21;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_22;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_23;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_24;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_25;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_26;
reg   [9:0] indvar_flatten39_reg_655;
reg    ap_block_state1;
wire    io_acc_block_signal_op1404;
reg    ap_block_state7;
wire   [0:0] icmp_ln78_fu_5755_p2;
reg   [3:0] ap_phi_mux_w_index38_phi_fu_671_p4;
wire    ap_block_pp0_stage0;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_reg_679;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_reg_679;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_reg_679;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_1_reg_702;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_1_reg_702;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_2_reg_725;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_2_reg_725;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_3_reg_748;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_3_reg_748;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_4_reg_771;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_4_reg_771;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_5_reg_794;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_5_reg_794;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_6_reg_817;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_6_reg_817;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_7_reg_840;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_7_reg_840;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_8_reg_863;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_8_reg_863;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_9_reg_886;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_9_reg_886;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_10_reg_909;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_10_reg_909;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_11_reg_932;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_11_reg_932;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_12_reg_955;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_12_reg_955;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_13_reg_978;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_13_reg_978;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_14_reg_1001;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_14_reg_1001;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_15_reg_1024;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_15_reg_1024;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_16_reg_1047;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_16_reg_1047;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_17_reg_1070;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_17_reg_1070;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_18_reg_1093;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_18_reg_1093;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_19_reg_1116;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_19_reg_1116;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_20_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_20_reg_1139;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_21_reg_1162;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_21_reg_1162;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_22_reg_1185;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_22_reg_1185;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_23_reg_1208;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_23_reg_1208;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_24_reg_1231;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_24_reg_1231;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_25_reg_1254;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_25_reg_1254;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_26_reg_1277;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_26_reg_1277;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_27_reg_1300;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_27_reg_1300;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_28_reg_1323;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_28_reg_1323;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_29_reg_1346;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_29_reg_1346;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_30_reg_1369;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_30_reg_1369;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_31_reg_1392;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_31_reg_1392;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_32_reg_1415;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_32_reg_1415;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_33_reg_1438;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_33_reg_1438;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_34_reg_1461;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_34_reg_1461;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_35_reg_1484;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_35_reg_1484;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_36_reg_1507;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_36_reg_1507;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_37_reg_1530;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_37_reg_1530;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_38_reg_1553;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_38_reg_1553;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_39_reg_1576;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_39_reg_1576;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_40_reg_1599;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_40_reg_1599;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_41_reg_1622;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_41_reg_1622;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_42_reg_1645;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_42_reg_1645;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_43_reg_1668;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_43_reg_1668;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_44_reg_1691;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_44_reg_1691;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_45_reg_1714;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_45_reg_1714;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_46_reg_1737;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_46_reg_1737;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_47_reg_1760;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_47_reg_1760;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760;
wire   [31:0] select_ln303_fu_5735_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_1962_p4;
wire   [0:0] icmp_ln293_fu_5668_p2;
wire   [0:0] icmp_ln297_fu_5714_p2;
wire   [63:0] zext_ln76_fu_2471_p1;
wire   [31:0] add_ln306_fu_5673_p2;
wire   [31:0] select_ln308_fu_5689_p3;
wire   [31:0] add_ln301_fu_5719_p2;
wire   [30:0] tmp_fu_2405_p4;
wire   [30:0] tmp_48_fu_2425_p4;
wire   [0:0] icmp_ln272_7_fu_2415_p2;
wire   [0:0] icmp_ln272_8_fu_2435_p2;
wire   [0:0] and_ln272_1_fu_2447_p2;
wire   [0:0] and_ln272_fu_2441_p2;
wire  signed [15:0] tmp_490_fu_4149_p4;
wire  signed [15:0] tmp_491_fu_4166_p4;
wire  signed [15:0] tmp_492_fu_4183_p4;
wire  signed [15:0] tmp_493_fu_4200_p4;
wire  signed [15:0] tmp_494_fu_4217_p4;
wire  signed [15:0] tmp_495_fu_4234_p4;
wire  signed [15:0] tmp_496_fu_4251_p4;
wire  signed [15:0] tmp_497_fu_4268_p4;
wire  signed [15:0] tmp_498_fu_4285_p4;
wire  signed [15:0] tmp_499_fu_4302_p4;
wire  signed [15:0] tmp_500_fu_4319_p4;
wire  signed [15:0] tmp_501_fu_4336_p4;
wire  signed [15:0] tmp_502_fu_4353_p4;
wire  signed [15:0] tmp_503_fu_4370_p4;
wire  signed [15:0] tmp_504_fu_4387_p4;
wire  signed [15:0] tmp_505_fu_4404_p4;
wire  signed [15:0] tmp_506_fu_4421_p4;
wire  signed [15:0] tmp_507_fu_4438_p4;
wire  signed [15:0] tmp_508_fu_4455_p4;
wire  signed [15:0] tmp_509_fu_4472_p4;
wire  signed [15:0] tmp_510_fu_4489_p4;
wire  signed [15:0] tmp_511_fu_4506_p4;
wire  signed [15:0] tmp_512_fu_4523_p4;
wire  signed [15:0] tmp_513_fu_4540_p4;
wire  signed [15:0] tmp_514_fu_4557_p4;
wire  signed [15:0] tmp_515_fu_4574_p4;
wire  signed [15:0] tmp_516_fu_4591_p4;
wire  signed [15:0] tmp_517_fu_4608_p4;
wire  signed [15:0] tmp_518_fu_4625_p4;
wire  signed [15:0] tmp_519_fu_4642_p4;
wire  signed [15:0] tmp_520_fu_4659_p4;
wire  signed [15:0] tmp_521_fu_4676_p4;
wire  signed [15:0] tmp_522_fu_4693_p4;
wire  signed [15:0] tmp_523_fu_4710_p4;
wire  signed [15:0] tmp_524_fu_4727_p4;
wire  signed [15:0] tmp_525_fu_4744_p4;
wire  signed [15:0] tmp_526_fu_4761_p4;
wire  signed [15:0] tmp_527_fu_4778_p4;
wire  signed [15:0] tmp_528_fu_4795_p4;
wire  signed [15:0] tmp_529_fu_4812_p4;
wire  signed [15:0] tmp_530_fu_4829_p4;
wire  signed [15:0] tmp_531_fu_4846_p4;
wire  signed [15:0] tmp_532_fu_4863_p4;
wire  signed [15:0] tmp_533_fu_4880_p4;
wire  signed [15:0] tmp_534_fu_4897_p4;
wire  signed [15:0] tmp_535_fu_4914_p4;
wire  signed [9:0] tmp_536_fu_4931_p4;
wire   [15:0] trunc_ln708_647_fu_4957_p4;
wire   [15:0] trunc_ln708_648_fu_4966_p4;
wire   [15:0] add_ln703_fu_4975_p2;
wire   [15:0] trunc_ln_fu_4948_p4;
wire   [15:0] add_ln703_639_fu_4981_p2;
wire   [15:0] trunc_ln708_650_fu_5002_p4;
wire   [15:0] trunc_ln708_651_fu_5011_p4;
wire   [15:0] add_ln703_641_fu_5020_p2;
wire   [15:0] trunc_ln708_649_fu_4993_p4;
wire   [15:0] add_ln703_642_fu_5026_p2;
wire   [15:0] trunc_ln708_653_fu_5047_p4;
wire   [15:0] trunc_ln708_654_fu_5056_p4;
wire   [15:0] add_ln703_644_fu_5065_p2;
wire   [15:0] trunc_ln708_652_fu_5038_p4;
wire   [15:0] add_ln703_645_fu_5071_p2;
wire   [15:0] trunc_ln708_656_fu_5092_p4;
wire   [15:0] trunc_ln708_657_fu_5101_p4;
wire   [15:0] add_ln703_647_fu_5110_p2;
wire   [15:0] trunc_ln708_655_fu_5083_p4;
wire   [15:0] add_ln703_648_fu_5116_p2;
wire   [15:0] trunc_ln708_659_fu_5137_p4;
wire   [15:0] trunc_ln708_660_fu_5146_p4;
wire   [15:0] add_ln703_650_fu_5155_p2;
wire   [15:0] trunc_ln708_658_fu_5128_p4;
wire   [15:0] add_ln703_651_fu_5161_p2;
wire   [15:0] trunc_ln708_662_fu_5182_p4;
wire   [15:0] trunc_ln708_663_fu_5191_p4;
wire   [15:0] add_ln703_653_fu_5200_p2;
wire   [15:0] trunc_ln708_661_fu_5173_p4;
wire   [15:0] add_ln703_654_fu_5206_p2;
wire   [15:0] trunc_ln708_665_fu_5227_p4;
wire   [15:0] trunc_ln708_666_fu_5236_p4;
wire   [15:0] add_ln703_656_fu_5245_p2;
wire   [15:0] trunc_ln708_664_fu_5218_p4;
wire   [15:0] add_ln703_657_fu_5251_p2;
wire   [15:0] trunc_ln708_668_fu_5272_p4;
wire   [15:0] trunc_ln708_669_fu_5281_p4;
wire   [15:0] add_ln703_659_fu_5290_p2;
wire   [15:0] trunc_ln708_667_fu_5263_p4;
wire   [15:0] add_ln703_660_fu_5296_p2;
wire   [15:0] trunc_ln708_671_fu_5317_p4;
wire   [15:0] trunc_ln708_672_fu_5326_p4;
wire   [15:0] add_ln703_662_fu_5335_p2;
wire   [15:0] trunc_ln708_670_fu_5308_p4;
wire   [15:0] add_ln703_663_fu_5341_p2;
wire   [15:0] trunc_ln708_674_fu_5362_p4;
wire   [15:0] trunc_ln708_675_fu_5371_p4;
wire   [15:0] add_ln703_665_fu_5380_p2;
wire   [15:0] trunc_ln708_673_fu_5353_p4;
wire   [15:0] add_ln703_666_fu_5386_p2;
wire   [15:0] trunc_ln708_677_fu_5407_p4;
wire   [15:0] trunc_ln708_678_fu_5416_p4;
wire   [15:0] add_ln703_668_fu_5425_p2;
wire   [15:0] trunc_ln708_676_fu_5398_p4;
wire   [15:0] add_ln703_669_fu_5431_p2;
wire   [15:0] trunc_ln708_680_fu_5452_p4;
wire   [15:0] trunc_ln708_681_fu_5461_p4;
wire   [15:0] add_ln703_671_fu_5470_p2;
wire   [15:0] trunc_ln708_679_fu_5443_p4;
wire   [15:0] add_ln703_672_fu_5476_p2;
wire   [15:0] trunc_ln708_683_fu_5497_p4;
wire   [15:0] trunc_ln708_684_fu_5506_p4;
wire   [15:0] add_ln703_674_fu_5515_p2;
wire   [15:0] trunc_ln708_682_fu_5488_p4;
wire   [15:0] add_ln703_675_fu_5521_p2;
wire   [15:0] trunc_ln708_686_fu_5542_p4;
wire   [15:0] trunc_ln708_687_fu_5551_p4;
wire   [15:0] add_ln703_677_fu_5560_p2;
wire   [15:0] trunc_ln708_685_fu_5533_p4;
wire   [15:0] add_ln703_678_fu_5566_p2;
wire   [15:0] trunc_ln708_689_fu_5587_p4;
wire   [15:0] trunc_ln708_690_fu_5596_p4;
wire   [15:0] add_ln703_680_fu_5605_p2;
wire   [15:0] trunc_ln708_688_fu_5578_p4;
wire   [15:0] add_ln703_681_fu_5611_p2;
wire   [15:0] trunc_ln708_692_fu_5632_p4;
wire   [15:0] trunc_ln708_693_fu_5641_p4;
wire   [15:0] add_ln703_683_fu_5650_p2;
wire   [15:0] trunc_ln708_691_fu_5623_p4;
wire   [15:0] add_ln703_684_fu_5656_p2;
wire   [31:0] add_ln308_fu_5684_p2;
wire   [31:0] add_ln303_fu_5730_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_data_V_data_0_V_U_apdone_blk;
wire   [15:0] data_V_data_0_V_TDATA_int;
wire    data_V_data_0_V_TVALID_int;
reg    data_V_data_0_V_TREADY_int;
wire    regslice_both_data_V_data_0_V_U_ack_in;
wire    regslice_both_data_V_data_1_V_U_apdone_blk;
wire   [15:0] data_V_data_1_V_TDATA_int;
wire    data_V_data_1_V_TVALID_int;
reg    data_V_data_1_V_TREADY_int;
wire    regslice_both_data_V_data_1_V_U_ack_in;
wire    regslice_both_data_V_data_2_V_U_apdone_blk;
wire   [15:0] data_V_data_2_V_TDATA_int;
wire    data_V_data_2_V_TVALID_int;
reg    data_V_data_2_V_TREADY_int;
wire    regslice_both_data_V_data_2_V_U_ack_in;
reg    ap_condition_424;
reg    ap_condition_369;
reg    ap_condition_1489;
reg    ap_condition_1741;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 pX_3 = 32'd0;
#0 sX_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 kernel_data_V_2_3 = 16'd0;
#0 kernel_data_V_2_4 = 16'd0;
#0 kernel_data_V_2_5 = 16'd0;
#0 kernel_data_V_2_6 = 16'd0;
#0 kernel_data_V_2_7 = 16'd0;
#0 kernel_data_V_2_8 = 16'd0;
#0 kernel_data_V_2_12 = 16'd0;
#0 kernel_data_V_2_13 = 16'd0;
#0 kernel_data_V_2_14 = 16'd0;
#0 kernel_data_V_2_15 = 16'd0;
#0 kernel_data_V_2_16 = 16'd0;
#0 kernel_data_V_2_17 = 16'd0;
#0 kernel_data_V_2_21 = 16'd0;
#0 kernel_data_V_2_22 = 16'd0;
#0 kernel_data_V_2_23 = 16'd0;
#0 kernel_data_V_2_24 = 16'd0;
#0 kernel_data_V_2_25 = 16'd0;
#0 kernel_data_V_2_26 = 16'd0;
#0 kernel_data_V_2_0 = 16'd0;
#0 kernel_data_V_2_1 = 16'd0;
#0 kernel_data_V_2_2 = 16'd0;
#0 kernel_data_V_2_9 = 16'd0;
#0 kernel_data_V_2_10 = 16'd0;
#0 kernel_data_V_2_11 = 16'd0;
#0 kernel_data_V_2_18 = 16'd0;
#0 kernel_data_V_2_19 = 16'd0;
#0 kernel_data_V_2_20 = 16'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V #(
    .DataWidth( 762 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
w2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_V_address0),
    .ce0(w2_V_ce0),
    .q0(w2_V_q0)
);

shift_line_buffer_array_ap_fixed_3u_config2_s call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_ready),
    .in_elem_data_0_V_read(data_V_data_0_V_TDATA_int),
    .in_elem_data_1_V_read(data_V_data_1_V_TDATA_int),
    .in_elem_data_2_V_read(data_V_data_2_V_TDATA_int),
    .kernel_window_3_V_read(kernel_data_V_2_3),
    .kernel_window_4_V_read(kernel_data_V_2_4),
    .kernel_window_5_V_read(kernel_data_V_2_5),
    .kernel_window_6_V_read(kernel_data_V_2_6),
    .kernel_window_7_V_read(kernel_data_V_2_7),
    .kernel_window_8_V_read(kernel_data_V_2_8),
    .kernel_window_12_V_read(kernel_data_V_2_12),
    .kernel_window_13_V_read(kernel_data_V_2_13),
    .kernel_window_14_V_read(kernel_data_V_2_14),
    .kernel_window_15_V_read(kernel_data_V_2_15),
    .kernel_window_16_V_read(kernel_data_V_2_16),
    .kernel_window_17_V_read(kernel_data_V_2_17),
    .kernel_window_21_V_read(kernel_data_V_2_21),
    .kernel_window_22_V_read(kernel_data_V_2_22),
    .kernel_window_23_V_read(kernel_data_V_2_23),
    .kernel_window_24_V_read(kernel_data_V_2_24),
    .kernel_window_25_V_read(kernel_data_V_2_25),
    .kernel_window_26_V_read(kernel_data_V_2_26),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_8),
    .ap_return_9(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_9),
    .ap_return_10(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_10),
    .ap_return_11(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_11),
    .ap_return_12(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_12),
    .ap_return_13(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_13),
    .ap_return_14(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_14),
    .ap_return_15(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_15),
    .ap_return_16(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_16),
    .ap_return_17(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_17),
    .ap_return_18(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_18),
    .ap_return_19(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_19),
    .ap_return_20(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_20),
    .ap_return_21(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_21),
    .ap_return_22(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_22),
    .ap_return_23(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_23),
    .ap_return_24(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_24),
    .ap_return_25(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_25),
    .ap_return_26(call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_26)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U25(
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_reg_679),
    .din1(trunc_ln76_reg_6200),
    .dout(mul_ln1118_fu_5761_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U26(
    .din0(tmp_490_fu_4149_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702),
    .dout(mul_ln1118_646_fu_5767_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U27(
    .din0(tmp_491_fu_4166_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725),
    .dout(mul_ln1118_647_fu_5773_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U28(
    .din0(tmp_492_fu_4183_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748),
    .dout(mul_ln1118_648_fu_5779_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U29(
    .din0(tmp_493_fu_4200_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771),
    .dout(mul_ln1118_649_fu_5785_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U30(
    .din0(tmp_494_fu_4217_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794),
    .dout(mul_ln1118_650_fu_5791_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U31(
    .din0(tmp_495_fu_4234_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817),
    .dout(mul_ln1118_651_fu_5797_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U32(
    .din0(tmp_496_fu_4251_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840),
    .dout(mul_ln1118_652_fu_5803_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U33(
    .din0(tmp_497_fu_4268_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863),
    .dout(mul_ln1118_653_fu_5809_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U34(
    .din0(tmp_498_fu_4285_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886),
    .dout(mul_ln1118_654_fu_5815_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U35(
    .din0(tmp_499_fu_4302_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909),
    .dout(mul_ln1118_655_fu_5821_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U36(
    .din0(tmp_500_fu_4319_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932),
    .dout(mul_ln1118_656_fu_5827_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U37(
    .din0(tmp_501_fu_4336_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955),
    .dout(mul_ln1118_657_fu_5833_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U38(
    .din0(tmp_502_fu_4353_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978),
    .dout(mul_ln1118_658_fu_5839_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U39(
    .din0(tmp_503_fu_4370_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001),
    .dout(mul_ln1118_659_fu_5845_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U40(
    .din0(tmp_504_fu_4387_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024),
    .dout(mul_ln1118_660_fu_5851_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U41(
    .din0(tmp_505_fu_4404_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047),
    .dout(mul_ln1118_661_fu_5857_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U42(
    .din0(tmp_506_fu_4421_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070),
    .dout(mul_ln1118_662_fu_5863_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U43(
    .din0(tmp_507_fu_4438_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093),
    .dout(mul_ln1118_663_fu_5869_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U44(
    .din0(tmp_508_fu_4455_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116),
    .dout(mul_ln1118_664_fu_5875_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U45(
    .din0(tmp_509_fu_4472_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139),
    .dout(mul_ln1118_665_fu_5881_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U46(
    .din0(tmp_510_fu_4489_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162),
    .dout(mul_ln1118_666_fu_5887_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U47(
    .din0(tmp_511_fu_4506_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185),
    .dout(mul_ln1118_667_fu_5893_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U48(
    .din0(tmp_512_fu_4523_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208),
    .dout(mul_ln1118_668_fu_5899_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U49(
    .din0(tmp_513_fu_4540_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231),
    .dout(mul_ln1118_669_fu_5905_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U50(
    .din0(tmp_514_fu_4557_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254),
    .dout(mul_ln1118_670_fu_5911_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U51(
    .din0(tmp_515_fu_4574_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277),
    .dout(mul_ln1118_671_fu_5917_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U52(
    .din0(tmp_516_fu_4591_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300),
    .dout(mul_ln1118_672_fu_5923_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U53(
    .din0(tmp_517_fu_4608_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323),
    .dout(mul_ln1118_673_fu_5929_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U54(
    .din0(tmp_518_fu_4625_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346),
    .dout(mul_ln1118_674_fu_5935_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U55(
    .din0(tmp_519_fu_4642_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369),
    .dout(mul_ln1118_675_fu_5941_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U56(
    .din0(tmp_520_fu_4659_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392),
    .dout(mul_ln1118_676_fu_5947_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U57(
    .din0(tmp_521_fu_4676_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415),
    .dout(mul_ln1118_677_fu_5953_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U58(
    .din0(tmp_522_fu_4693_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438),
    .dout(mul_ln1118_678_fu_5959_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U59(
    .din0(tmp_523_fu_4710_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461),
    .dout(mul_ln1118_679_fu_5965_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U60(
    .din0(tmp_524_fu_4727_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484),
    .dout(mul_ln1118_680_fu_5971_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U61(
    .din0(tmp_525_fu_4744_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507),
    .dout(mul_ln1118_681_fu_5977_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U62(
    .din0(tmp_526_fu_4761_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530),
    .dout(mul_ln1118_682_fu_5983_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U63(
    .din0(tmp_527_fu_4778_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553),
    .dout(mul_ln1118_683_fu_5989_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U64(
    .din0(tmp_528_fu_4795_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576),
    .dout(mul_ln1118_684_fu_5995_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U65(
    .din0(tmp_529_fu_4812_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599),
    .dout(mul_ln1118_685_fu_6001_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U66(
    .din0(tmp_530_fu_4829_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622),
    .dout(mul_ln1118_686_fu_6007_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U67(
    .din0(tmp_531_fu_4846_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645),
    .dout(mul_ln1118_687_fu_6013_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U68(
    .din0(tmp_532_fu_4863_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668),
    .dout(mul_ln1118_688_fu_6019_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U69(
    .din0(tmp_533_fu_4880_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691),
    .dout(mul_ln1118_689_fu_6025_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U70(
    .din0(tmp_534_fu_4897_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714),
    .dout(mul_ln1118_690_fu_6031_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U71(
    .din0(tmp_535_fu_4914_p4),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737),
    .dout(mul_ln1118_691_fu_6037_p2)
);

myproject_mul_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_10s_26_1_1_U72(
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760),
    .din1(tmp_536_fu_4931_p4),
    .dout(mul_ln1118_692_fu_6043_p2)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_0_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_0_V_TDATA),
    .vld_in(data_V_data_0_V_TVALID),
    .ack_in(regslice_both_data_V_data_0_V_U_ack_in),
    .data_out(data_V_data_0_V_TDATA_int),
    .vld_out(data_V_data_0_V_TVALID_int),
    .ack_out(data_V_data_0_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_0_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_1_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_1_V_TDATA),
    .vld_in(data_V_data_1_V_TVALID),
    .ack_in(regslice_both_data_V_data_1_V_U_ack_in),
    .data_out(data_V_data_1_V_TDATA_int),
    .vld_out(data_V_data_1_V_TVALID_int),
    .ack_out(data_V_data_1_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_1_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_2_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_2_V_TDATA),
    .vld_in(data_V_data_2_V_TVALID),
    .ack_in(regslice_both_data_V_data_2_V_U_ack_in),
    .data_out(data_V_data_2_V_TDATA_int),
    .vld_out(data_V_data_2_V_TVALID_int),
    .ack_out(data_V_data_2_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_2_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln78_fu_5755_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln64_fu_2476_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_10_reg_909 <= ap_phi_reg_pp0_iter1_phi_ln76_10_reg_909;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_11_reg_932 <= ap_phi_reg_pp0_iter1_phi_ln76_11_reg_932;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_12_reg_955 <= ap_phi_reg_pp0_iter1_phi_ln76_12_reg_955;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_13_reg_978 <= ap_phi_reg_pp0_iter1_phi_ln76_13_reg_978;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_14_reg_1001 <= ap_phi_reg_pp0_iter1_phi_ln76_14_reg_1001;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_15_reg_1024 <= ap_phi_reg_pp0_iter1_phi_ln76_15_reg_1024;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_16_reg_1047 <= ap_phi_reg_pp0_iter1_phi_ln76_16_reg_1047;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_17_reg_1070 <= ap_phi_reg_pp0_iter1_phi_ln76_17_reg_1070;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_18_reg_1093 <= ap_phi_reg_pp0_iter1_phi_ln76_18_reg_1093;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_19_reg_1116 <= ap_phi_reg_pp0_iter1_phi_ln76_19_reg_1116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_1_reg_702 <= ap_phi_reg_pp0_iter1_phi_ln76_1_reg_702;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_20_reg_1139 <= ap_phi_reg_pp0_iter1_phi_ln76_20_reg_1139;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_21_reg_1162 <= ap_phi_reg_pp0_iter1_phi_ln76_21_reg_1162;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_22_reg_1185 <= ap_phi_reg_pp0_iter1_phi_ln76_22_reg_1185;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_23_reg_1208 <= ap_phi_reg_pp0_iter1_phi_ln76_23_reg_1208;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_24_reg_1231 <= ap_phi_reg_pp0_iter1_phi_ln76_24_reg_1231;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_25_reg_1254 <= ap_phi_reg_pp0_iter1_phi_ln76_25_reg_1254;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_26_reg_1277 <= ap_phi_reg_pp0_iter1_phi_ln76_26_reg_1277;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_27_reg_1300 <= ap_phi_reg_pp0_iter1_phi_ln76_27_reg_1300;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_28_reg_1323 <= ap_phi_reg_pp0_iter1_phi_ln76_28_reg_1323;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_29_reg_1346 <= ap_phi_reg_pp0_iter1_phi_ln76_29_reg_1346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_2_reg_725 <= ap_phi_reg_pp0_iter1_phi_ln76_2_reg_725;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_30_reg_1369 <= ap_phi_reg_pp0_iter1_phi_ln76_30_reg_1369;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_31_reg_1392 <= ap_phi_reg_pp0_iter1_phi_ln76_31_reg_1392;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_32_reg_1415 <= ap_phi_reg_pp0_iter1_phi_ln76_32_reg_1415;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_33_reg_1438 <= ap_phi_reg_pp0_iter1_phi_ln76_33_reg_1438;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_34_reg_1461 <= ap_phi_reg_pp0_iter1_phi_ln76_34_reg_1461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_35_reg_1484 <= ap_phi_reg_pp0_iter1_phi_ln76_35_reg_1484;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_36_reg_1507 <= ap_phi_reg_pp0_iter1_phi_ln76_36_reg_1507;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_37_reg_1530 <= ap_phi_reg_pp0_iter1_phi_ln76_37_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_38_reg_1553 <= ap_phi_reg_pp0_iter1_phi_ln76_38_reg_1553;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_39_reg_1576 <= ap_phi_reg_pp0_iter1_phi_ln76_39_reg_1576;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_3_reg_748 <= ap_phi_reg_pp0_iter1_phi_ln76_3_reg_748;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_40_reg_1599 <= ap_phi_reg_pp0_iter1_phi_ln76_40_reg_1599;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_41_reg_1622 <= ap_phi_reg_pp0_iter1_phi_ln76_41_reg_1622;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_42_reg_1645 <= ap_phi_reg_pp0_iter1_phi_ln76_42_reg_1645;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_43_reg_1668 <= ap_phi_reg_pp0_iter1_phi_ln76_43_reg_1668;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_44_reg_1691 <= ap_phi_reg_pp0_iter1_phi_ln76_44_reg_1691;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_45_reg_1714 <= ap_phi_reg_pp0_iter1_phi_ln76_45_reg_1714;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_46_reg_1737 <= ap_phi_reg_pp0_iter1_phi_ln76_46_reg_1737;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_47_reg_1760 <= ap_phi_reg_pp0_iter1_phi_ln76_47_reg_1760;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_4_reg_771 <= ap_phi_reg_pp0_iter1_phi_ln76_4_reg_771;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_5_reg_794 <= ap_phi_reg_pp0_iter1_phi_ln76_5_reg_794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_6_reg_817 <= ap_phi_reg_pp0_iter1_phi_ln76_6_reg_817;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_17;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_16;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_15;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_14;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_13;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_12;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_11;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_10;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= kernel_data_V_2_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_7_reg_840 <= ap_phi_reg_pp0_iter1_phi_ln76_7_reg_840;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_26;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_25;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_24;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_23;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_22;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_21;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_20;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_19;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= kernel_data_V_2_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_8_reg_863 <= ap_phi_reg_pp0_iter1_phi_ln76_8_reg_863;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_9_reg_886 <= ap_phi_reg_pp0_iter1_phi_ln76_9_reg_886;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((1'b1 == ap_condition_424)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_8;
        end else if ((w_index38_reg_667 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_7;
        end else if ((w_index38_reg_667 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_6;
        end else if ((w_index38_reg_667 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_5;
        end else if ((w_index38_reg_667 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_4;
        end else if ((w_index38_reg_667 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_3;
        end else if ((w_index38_reg_667 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_2;
        end else if ((w_index38_reg_667 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_1;
        end else if ((w_index38_reg_667 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= kernel_data_V_2_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_679 <= ap_phi_reg_pp0_iter1_phi_ln76_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln78_fu_5755_p2 == 1'd0))) begin
        indvar_flatten39_reg_655 <= add_ln78_reg_6085;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten39_reg_655 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1489)) begin
        if ((icmp_ln293_fu_5668_p2 == 1'd1)) begin
            pX_3 <= 32'd0;
        end else if ((icmp_ln293_fu_5668_p2 == 1'd0)) begin
            pX_3 <= add_ln306_fu_5673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1741)) begin
        if ((icmp_ln297_fu_5714_p2 == 1'd1)) begin
            pY_3 <= 32'd0;
        end else if ((icmp_ln297_fu_5714_p2 == 1'd0)) begin
            pY_3 <= add_ln301_fu_5719_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1489)) begin
        if ((icmp_ln293_fu_5668_p2 == 1'd1)) begin
            sX_3 <= 32'd0;
        end else if ((icmp_ln293_fu_5668_p2 == 1'd0)) begin
            sX_3 <= select_ln308_fu_5689_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_0_V_2436_reg_1783 <= acc_0_V_fu_4987_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_0_V_2436_reg_1783 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_10_V_2116_reg_1893 <= acc_10_V_fu_5437_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_10_V_2116_reg_1893 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_11_V_2114_reg_1904 <= acc_11_V_fu_5482_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_11_V_2114_reg_1904 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_12_V_2112_reg_1915 <= acc_12_V_fu_5527_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_12_V_2112_reg_1915 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_13_V_2110_reg_1926 <= acc_13_V_fu_5572_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_13_V_2110_reg_1926 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_14_V_218_reg_1937 <= acc_14_V_fu_5617_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_14_V_218_reg_1937 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_15_V_216_reg_1948 <= acc_15_V_fu_5662_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_15_V_216_reg_1948 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_1_V_2434_reg_1794 <= acc_1_V_fu_5032_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_1_V_2434_reg_1794 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_2_V_2432_reg_1805 <= acc_2_V_fu_5077_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_2_V_2432_reg_1805 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_3_V_2430_reg_1816 <= acc_3_V_fu_5122_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_3_V_2430_reg_1816 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_4_V_2428_reg_1827 <= acc_4_V_fu_5167_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_4_V_2428_reg_1827 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_5_V_2426_reg_1838 <= acc_5_V_fu_5212_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_5_V_2426_reg_1838 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_6_V_2424_reg_1849 <= acc_6_V_fu_5257_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_6_V_2424_reg_1849 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_7_V_2422_reg_1860 <= acc_7_V_fu_5302_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_7_V_2422_reg_1860 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_8_V_2420_reg_1871 <= acc_8_V_fu_5347_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_8_V_2420_reg_1871 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_9_V_2418_reg_1882 <= acc_9_V_fu_5392_p2;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        tmp_data_9_V_2418_reg_1882 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_6100 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_index38_reg_667 <= w_index_reg_6090;
    end else if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
        w_index38_reg_667 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_0_V_reg_8560 <= acc_0_V_fu_4987_p2;
        acc_10_V_reg_8620 <= acc_10_V_fu_5437_p2;
        acc_11_V_reg_8626 <= acc_11_V_fu_5482_p2;
        acc_12_V_reg_8632 <= acc_12_V_fu_5527_p2;
        acc_13_V_reg_8638 <= acc_13_V_fu_5572_p2;
        acc_14_V_reg_8644 <= acc_14_V_fu_5617_p2;
        acc_15_V_reg_8650 <= acc_15_V_fu_5662_p2;
        acc_1_V_reg_8566 <= acc_1_V_fu_5032_p2;
        acc_2_V_reg_8572 <= acc_2_V_fu_5077_p2;
        acc_3_V_reg_8578 <= acc_3_V_fu_5122_p2;
        acc_4_V_reg_8584 <= acc_4_V_fu_5167_p2;
        acc_5_V_reg_8590 <= acc_5_V_fu_5212_p2;
        acc_6_V_reg_8596 <= acc_6_V_fu_5257_p2;
        acc_7_V_reg_8602 <= acc_7_V_fu_5302_p2;
        acc_8_V_reg_8608 <= acc_8_V_fu_5347_p2;
        acc_9_V_reg_8614 <= acc_9_V_fu_5392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln78_reg_6085 <= add_ln78_fu_2459_p2;
        and_ln272_2_reg_6081 <= and_ln272_2_fu_2453_p2;
        icmp_ln272_1_reg_6064 <= icmp_ln272_1_fu_2395_p2;
        icmp_ln272_reg_6054 <= icmp_ln272_fu_2385_p2;
        kernel_data_V_2_0 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_0;
        kernel_data_V_2_1 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_1;
        kernel_data_V_2_10 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_4;
        kernel_data_V_2_11 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_5;
        kernel_data_V_2_12 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_15;
        kernel_data_V_2_13 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_16;
        kernel_data_V_2_14 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_17;
        kernel_data_V_2_15 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_18;
        kernel_data_V_2_16 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_19;
        kernel_data_V_2_17 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_20;
        kernel_data_V_2_18 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_6;
        kernel_data_V_2_19 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_7;
        kernel_data_V_2_2 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_2;
        kernel_data_V_2_20 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_8;
        kernel_data_V_2_21 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_21;
        kernel_data_V_2_22 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_22;
        kernel_data_V_2_23 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_23;
        kernel_data_V_2_24 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_24;
        kernel_data_V_2_25 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_25;
        kernel_data_V_2_26 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_26;
        kernel_data_V_2_3 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_9;
        kernel_data_V_2_4 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_10;
        kernel_data_V_2_5 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_11;
        kernel_data_V_2_6 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_12;
        kernel_data_V_2_7 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_13;
        kernel_data_V_2_8 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_14;
        kernel_data_V_2_9 <= call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_return_3;
        pX_3_load_reg_6075 <= pX_3;
        pY_3_load_reg_6069 <= pY_3;
        sX_3_load_reg_6049 <= sX_3;
        sY_3_load_reg_6059 <= sY_3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln76_10_reg_909 <= ap_phi_reg_pp0_iter0_phi_ln76_10_reg_909;
        ap_phi_reg_pp0_iter1_phi_ln76_11_reg_932 <= ap_phi_reg_pp0_iter0_phi_ln76_11_reg_932;
        ap_phi_reg_pp0_iter1_phi_ln76_12_reg_955 <= ap_phi_reg_pp0_iter0_phi_ln76_12_reg_955;
        ap_phi_reg_pp0_iter1_phi_ln76_13_reg_978 <= ap_phi_reg_pp0_iter0_phi_ln76_13_reg_978;
        ap_phi_reg_pp0_iter1_phi_ln76_14_reg_1001 <= ap_phi_reg_pp0_iter0_phi_ln76_14_reg_1001;
        ap_phi_reg_pp0_iter1_phi_ln76_15_reg_1024 <= ap_phi_reg_pp0_iter0_phi_ln76_15_reg_1024;
        ap_phi_reg_pp0_iter1_phi_ln76_16_reg_1047 <= ap_phi_reg_pp0_iter0_phi_ln76_16_reg_1047;
        ap_phi_reg_pp0_iter1_phi_ln76_17_reg_1070 <= ap_phi_reg_pp0_iter0_phi_ln76_17_reg_1070;
        ap_phi_reg_pp0_iter1_phi_ln76_18_reg_1093 <= ap_phi_reg_pp0_iter0_phi_ln76_18_reg_1093;
        ap_phi_reg_pp0_iter1_phi_ln76_19_reg_1116 <= ap_phi_reg_pp0_iter0_phi_ln76_19_reg_1116;
        ap_phi_reg_pp0_iter1_phi_ln76_1_reg_702 <= ap_phi_reg_pp0_iter0_phi_ln76_1_reg_702;
        ap_phi_reg_pp0_iter1_phi_ln76_20_reg_1139 <= ap_phi_reg_pp0_iter0_phi_ln76_20_reg_1139;
        ap_phi_reg_pp0_iter1_phi_ln76_21_reg_1162 <= ap_phi_reg_pp0_iter0_phi_ln76_21_reg_1162;
        ap_phi_reg_pp0_iter1_phi_ln76_22_reg_1185 <= ap_phi_reg_pp0_iter0_phi_ln76_22_reg_1185;
        ap_phi_reg_pp0_iter1_phi_ln76_23_reg_1208 <= ap_phi_reg_pp0_iter0_phi_ln76_23_reg_1208;
        ap_phi_reg_pp0_iter1_phi_ln76_24_reg_1231 <= ap_phi_reg_pp0_iter0_phi_ln76_24_reg_1231;
        ap_phi_reg_pp0_iter1_phi_ln76_25_reg_1254 <= ap_phi_reg_pp0_iter0_phi_ln76_25_reg_1254;
        ap_phi_reg_pp0_iter1_phi_ln76_26_reg_1277 <= ap_phi_reg_pp0_iter0_phi_ln76_26_reg_1277;
        ap_phi_reg_pp0_iter1_phi_ln76_27_reg_1300 <= ap_phi_reg_pp0_iter0_phi_ln76_27_reg_1300;
        ap_phi_reg_pp0_iter1_phi_ln76_28_reg_1323 <= ap_phi_reg_pp0_iter0_phi_ln76_28_reg_1323;
        ap_phi_reg_pp0_iter1_phi_ln76_29_reg_1346 <= ap_phi_reg_pp0_iter0_phi_ln76_29_reg_1346;
        ap_phi_reg_pp0_iter1_phi_ln76_2_reg_725 <= ap_phi_reg_pp0_iter0_phi_ln76_2_reg_725;
        ap_phi_reg_pp0_iter1_phi_ln76_30_reg_1369 <= ap_phi_reg_pp0_iter0_phi_ln76_30_reg_1369;
        ap_phi_reg_pp0_iter1_phi_ln76_31_reg_1392 <= ap_phi_reg_pp0_iter0_phi_ln76_31_reg_1392;
        ap_phi_reg_pp0_iter1_phi_ln76_32_reg_1415 <= ap_phi_reg_pp0_iter0_phi_ln76_32_reg_1415;
        ap_phi_reg_pp0_iter1_phi_ln76_33_reg_1438 <= ap_phi_reg_pp0_iter0_phi_ln76_33_reg_1438;
        ap_phi_reg_pp0_iter1_phi_ln76_34_reg_1461 <= ap_phi_reg_pp0_iter0_phi_ln76_34_reg_1461;
        ap_phi_reg_pp0_iter1_phi_ln76_35_reg_1484 <= ap_phi_reg_pp0_iter0_phi_ln76_35_reg_1484;
        ap_phi_reg_pp0_iter1_phi_ln76_36_reg_1507 <= ap_phi_reg_pp0_iter0_phi_ln76_36_reg_1507;
        ap_phi_reg_pp0_iter1_phi_ln76_37_reg_1530 <= ap_phi_reg_pp0_iter0_phi_ln76_37_reg_1530;
        ap_phi_reg_pp0_iter1_phi_ln76_38_reg_1553 <= ap_phi_reg_pp0_iter0_phi_ln76_38_reg_1553;
        ap_phi_reg_pp0_iter1_phi_ln76_39_reg_1576 <= ap_phi_reg_pp0_iter0_phi_ln76_39_reg_1576;
        ap_phi_reg_pp0_iter1_phi_ln76_3_reg_748 <= ap_phi_reg_pp0_iter0_phi_ln76_3_reg_748;
        ap_phi_reg_pp0_iter1_phi_ln76_40_reg_1599 <= ap_phi_reg_pp0_iter0_phi_ln76_40_reg_1599;
        ap_phi_reg_pp0_iter1_phi_ln76_41_reg_1622 <= ap_phi_reg_pp0_iter0_phi_ln76_41_reg_1622;
        ap_phi_reg_pp0_iter1_phi_ln76_42_reg_1645 <= ap_phi_reg_pp0_iter0_phi_ln76_42_reg_1645;
        ap_phi_reg_pp0_iter1_phi_ln76_43_reg_1668 <= ap_phi_reg_pp0_iter0_phi_ln76_43_reg_1668;
        ap_phi_reg_pp0_iter1_phi_ln76_44_reg_1691 <= ap_phi_reg_pp0_iter0_phi_ln76_44_reg_1691;
        ap_phi_reg_pp0_iter1_phi_ln76_45_reg_1714 <= ap_phi_reg_pp0_iter0_phi_ln76_45_reg_1714;
        ap_phi_reg_pp0_iter1_phi_ln76_46_reg_1737 <= ap_phi_reg_pp0_iter0_phi_ln76_46_reg_1737;
        ap_phi_reg_pp0_iter1_phi_ln76_47_reg_1760 <= ap_phi_reg_pp0_iter0_phi_ln76_47_reg_1760;
        ap_phi_reg_pp0_iter1_phi_ln76_4_reg_771 <= ap_phi_reg_pp0_iter0_phi_ln76_4_reg_771;
        ap_phi_reg_pp0_iter1_phi_ln76_5_reg_794 <= ap_phi_reg_pp0_iter0_phi_ln76_5_reg_794;
        ap_phi_reg_pp0_iter1_phi_ln76_6_reg_817 <= ap_phi_reg_pp0_iter0_phi_ln76_6_reg_817;
        ap_phi_reg_pp0_iter1_phi_ln76_7_reg_840 <= ap_phi_reg_pp0_iter0_phi_ln76_7_reg_840;
        ap_phi_reg_pp0_iter1_phi_ln76_8_reg_863 <= ap_phi_reg_pp0_iter0_phi_ln76_8_reg_863;
        ap_phi_reg_pp0_iter1_phi_ln76_9_reg_886 <= ap_phi_reg_pp0_iter0_phi_ln76_9_reg_886;
        ap_phi_reg_pp0_iter1_phi_ln76_reg_679 <= ap_phi_reg_pp0_iter0_phi_ln76_reg_679;
        w_index_reg_6090 <= w_index_fu_2465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln64_reg_6100 <= icmp_ln64_fu_2476_p2;
        icmp_ln64_reg_6100_pp0_iter1_reg <= icmp_ln64_reg_6100;
        trunc_ln76_reg_6200 <= trunc_ln76_fu_2494_p1;
        w2_V_load_reg_6149 <= w2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln64_reg_6100_pp0_iter2_reg <= icmp_ln64_reg_6100_pp0_iter1_reg;
        mul_ln1118_646_reg_8325 <= mul_ln1118_646_fu_5767_p2;
        mul_ln1118_647_reg_8330 <= mul_ln1118_647_fu_5773_p2;
        mul_ln1118_648_reg_8335 <= mul_ln1118_648_fu_5779_p2;
        mul_ln1118_649_reg_8340 <= mul_ln1118_649_fu_5785_p2;
        mul_ln1118_650_reg_8345 <= mul_ln1118_650_fu_5791_p2;
        mul_ln1118_651_reg_8350 <= mul_ln1118_651_fu_5797_p2;
        mul_ln1118_652_reg_8355 <= mul_ln1118_652_fu_5803_p2;
        mul_ln1118_653_reg_8360 <= mul_ln1118_653_fu_5809_p2;
        mul_ln1118_654_reg_8365 <= mul_ln1118_654_fu_5815_p2;
        mul_ln1118_655_reg_8370 <= mul_ln1118_655_fu_5821_p2;
        mul_ln1118_656_reg_8375 <= mul_ln1118_656_fu_5827_p2;
        mul_ln1118_657_reg_8380 <= mul_ln1118_657_fu_5833_p2;
        mul_ln1118_658_reg_8385 <= mul_ln1118_658_fu_5839_p2;
        mul_ln1118_659_reg_8390 <= mul_ln1118_659_fu_5845_p2;
        mul_ln1118_660_reg_8395 <= mul_ln1118_660_fu_5851_p2;
        mul_ln1118_661_reg_8400 <= mul_ln1118_661_fu_5857_p2;
        mul_ln1118_662_reg_8405 <= mul_ln1118_662_fu_5863_p2;
        mul_ln1118_663_reg_8410 <= mul_ln1118_663_fu_5869_p2;
        mul_ln1118_664_reg_8415 <= mul_ln1118_664_fu_5875_p2;
        mul_ln1118_665_reg_8420 <= mul_ln1118_665_fu_5881_p2;
        mul_ln1118_666_reg_8425 <= mul_ln1118_666_fu_5887_p2;
        mul_ln1118_667_reg_8430 <= mul_ln1118_667_fu_5893_p2;
        mul_ln1118_668_reg_8435 <= mul_ln1118_668_fu_5899_p2;
        mul_ln1118_669_reg_8440 <= mul_ln1118_669_fu_5905_p2;
        mul_ln1118_670_reg_8445 <= mul_ln1118_670_fu_5911_p2;
        mul_ln1118_671_reg_8450 <= mul_ln1118_671_fu_5917_p2;
        mul_ln1118_672_reg_8455 <= mul_ln1118_672_fu_5923_p2;
        mul_ln1118_673_reg_8460 <= mul_ln1118_673_fu_5929_p2;
        mul_ln1118_674_reg_8465 <= mul_ln1118_674_fu_5935_p2;
        mul_ln1118_675_reg_8470 <= mul_ln1118_675_fu_5941_p2;
        mul_ln1118_676_reg_8475 <= mul_ln1118_676_fu_5947_p2;
        mul_ln1118_677_reg_8480 <= mul_ln1118_677_fu_5953_p2;
        mul_ln1118_678_reg_8485 <= mul_ln1118_678_fu_5959_p2;
        mul_ln1118_679_reg_8490 <= mul_ln1118_679_fu_5965_p2;
        mul_ln1118_680_reg_8495 <= mul_ln1118_680_fu_5971_p2;
        mul_ln1118_681_reg_8500 <= mul_ln1118_681_fu_5977_p2;
        mul_ln1118_682_reg_8505 <= mul_ln1118_682_fu_5983_p2;
        mul_ln1118_683_reg_8510 <= mul_ln1118_683_fu_5989_p2;
        mul_ln1118_684_reg_8515 <= mul_ln1118_684_fu_5995_p2;
        mul_ln1118_685_reg_8520 <= mul_ln1118_685_fu_6001_p2;
        mul_ln1118_686_reg_8525 <= mul_ln1118_686_fu_6007_p2;
        mul_ln1118_687_reg_8530 <= mul_ln1118_687_fu_6013_p2;
        mul_ln1118_688_reg_8535 <= mul_ln1118_688_fu_6019_p2;
        mul_ln1118_689_reg_8540 <= mul_ln1118_689_fu_6025_p2;
        mul_ln1118_690_reg_8545 <= mul_ln1118_690_fu_6031_p2;
        mul_ln1118_691_reg_8550 <= mul_ln1118_691_fu_6037_p2;
        mul_ln1118_692_reg_8555 <= mul_ln1118_692_fu_6043_p2;
        mul_ln1118_reg_8320 <= mul_ln1118_fu_5761_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_5668_p2 == 1'd1))) begin
        sY_3 <= ap_phi_mux_storemerge_i_i_phi_fu_1962_p4;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln78_fu_5755_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_5668_p2 == 1'd1))) begin
        if ((icmp_ln297_fu_5714_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_1962_p4 = 32'd0;
        end else if ((icmp_ln297_fu_5714_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_1962_p4 = select_ln303_fu_5735_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_1962_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_1962_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_6100 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_w_index38_phi_fu_671_p4 = w_index_reg_6090;
    end else begin
        ap_phi_mux_w_index38_phi_fu_671_p4 = w_index38_reg_667;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_start = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_fixed_3u_config2_s_fu_1969_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_0_V_TDATA_blk_n = data_V_data_0_V_TVALID_int;
    end else begin
        data_V_data_0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((regslice_both_data_V_data_0_V_U_ack_in == 1'b1) & (data_V_data_0_V_TVALID == 1'b1))) begin
        data_V_data_0_V_TREADY = 1'b1;
    end else begin
        data_V_data_0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_0_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_0_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_1_V_TDATA_blk_n = data_V_data_1_V_TVALID_int;
    end else begin
        data_V_data_1_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_V_data_1_V_TVALID == 1'b1) & (regslice_both_data_V_data_1_V_U_ack_in == 1'b1))) begin
        data_V_data_1_V_TREADY = 1'b1;
    end else begin
        data_V_data_1_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_1_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_1_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_2_V_TDATA_blk_n = data_V_data_2_V_TVALID_int;
    end else begin
        data_V_data_2_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_V_data_2_V_TVALID == 1'b1) & (regslice_both_data_V_data_2_V_U_ack_in == 1'b1))) begin
        data_V_data_2_V_TREADY = 1'b1;
    end else begin
        data_V_data_2_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_2_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_2_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln78_fu_5755_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln272_2_reg_6081))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w2_V_ce0 = 1'b1;
    end else begin
        w2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln272_2_fu_2453_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'd0 == and_ln272_2_fu_2453_p2) & (io_acc_block_signal_op32 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln78_fu_5755_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln78_fu_5755_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_4987_p2 = (tmp_data_0_V_2436_reg_1783 + add_ln703_639_fu_4981_p2);

assign acc_10_V_fu_5437_p2 = (tmp_data_10_V_2116_reg_1893 + add_ln703_669_fu_5431_p2);

assign acc_11_V_fu_5482_p2 = (tmp_data_11_V_2114_reg_1904 + add_ln703_672_fu_5476_p2);

assign acc_12_V_fu_5527_p2 = (tmp_data_12_V_2112_reg_1915 + add_ln703_675_fu_5521_p2);

assign acc_13_V_fu_5572_p2 = (tmp_data_13_V_2110_reg_1926 + add_ln703_678_fu_5566_p2);

assign acc_14_V_fu_5617_p2 = (tmp_data_14_V_218_reg_1937 + add_ln703_681_fu_5611_p2);

assign acc_15_V_fu_5662_p2 = (tmp_data_15_V_216_reg_1948 + add_ln703_684_fu_5656_p2);

assign acc_1_V_fu_5032_p2 = (tmp_data_1_V_2434_reg_1794 + add_ln703_642_fu_5026_p2);

assign acc_2_V_fu_5077_p2 = (tmp_data_2_V_2432_reg_1805 + add_ln703_645_fu_5071_p2);

assign acc_3_V_fu_5122_p2 = (tmp_data_3_V_2430_reg_1816 + add_ln703_648_fu_5116_p2);

assign acc_4_V_fu_5167_p2 = (tmp_data_4_V_2428_reg_1827 + add_ln703_651_fu_5161_p2);

assign acc_5_V_fu_5212_p2 = (tmp_data_5_V_2426_reg_1838 + add_ln703_654_fu_5206_p2);

assign acc_6_V_fu_5257_p2 = (tmp_data_6_V_2424_reg_1849 + add_ln703_657_fu_5251_p2);

assign acc_7_V_fu_5302_p2 = (tmp_data_7_V_2422_reg_1860 + add_ln703_660_fu_5296_p2);

assign acc_8_V_fu_5347_p2 = (tmp_data_8_V_2420_reg_1871 + add_ln703_663_fu_5341_p2);

assign acc_9_V_fu_5392_p2 = (tmp_data_9_V_2418_reg_1882 + add_ln703_666_fu_5386_p2);

assign add_ln301_fu_5719_p2 = (pY_3_load_reg_6069 + 32'd1);

assign add_ln303_fu_5730_p2 = (sY_3_load_reg_6059 + 32'd1);

assign add_ln306_fu_5673_p2 = (pX_3_load_reg_6075 + 32'd1);

assign add_ln308_fu_5684_p2 = (sX_3_load_reg_6049 + 32'd1);

assign add_ln703_639_fu_4981_p2 = (add_ln703_fu_4975_p2 + trunc_ln_fu_4948_p4);

assign add_ln703_641_fu_5020_p2 = (trunc_ln708_650_fu_5002_p4 + trunc_ln708_651_fu_5011_p4);

assign add_ln703_642_fu_5026_p2 = (add_ln703_641_fu_5020_p2 + trunc_ln708_649_fu_4993_p4);

assign add_ln703_644_fu_5065_p2 = (trunc_ln708_653_fu_5047_p4 + trunc_ln708_654_fu_5056_p4);

assign add_ln703_645_fu_5071_p2 = (add_ln703_644_fu_5065_p2 + trunc_ln708_652_fu_5038_p4);

assign add_ln703_647_fu_5110_p2 = (trunc_ln708_656_fu_5092_p4 + trunc_ln708_657_fu_5101_p4);

assign add_ln703_648_fu_5116_p2 = (add_ln703_647_fu_5110_p2 + trunc_ln708_655_fu_5083_p4);

assign add_ln703_650_fu_5155_p2 = (trunc_ln708_659_fu_5137_p4 + trunc_ln708_660_fu_5146_p4);

assign add_ln703_651_fu_5161_p2 = (add_ln703_650_fu_5155_p2 + trunc_ln708_658_fu_5128_p4);

assign add_ln703_653_fu_5200_p2 = (trunc_ln708_662_fu_5182_p4 + trunc_ln708_663_fu_5191_p4);

assign add_ln703_654_fu_5206_p2 = (add_ln703_653_fu_5200_p2 + trunc_ln708_661_fu_5173_p4);

assign add_ln703_656_fu_5245_p2 = (trunc_ln708_665_fu_5227_p4 + trunc_ln708_666_fu_5236_p4);

assign add_ln703_657_fu_5251_p2 = (add_ln703_656_fu_5245_p2 + trunc_ln708_664_fu_5218_p4);

assign add_ln703_659_fu_5290_p2 = (trunc_ln708_668_fu_5272_p4 + trunc_ln708_669_fu_5281_p4);

assign add_ln703_660_fu_5296_p2 = (add_ln703_659_fu_5290_p2 + trunc_ln708_667_fu_5263_p4);

assign add_ln703_662_fu_5335_p2 = (trunc_ln708_671_fu_5317_p4 + trunc_ln708_672_fu_5326_p4);

assign add_ln703_663_fu_5341_p2 = (add_ln703_662_fu_5335_p2 + trunc_ln708_670_fu_5308_p4);

assign add_ln703_665_fu_5380_p2 = (trunc_ln708_674_fu_5362_p4 + trunc_ln708_675_fu_5371_p4);

assign add_ln703_666_fu_5386_p2 = (add_ln703_665_fu_5380_p2 + trunc_ln708_673_fu_5353_p4);

assign add_ln703_668_fu_5425_p2 = (trunc_ln708_677_fu_5407_p4 + trunc_ln708_678_fu_5416_p4);

assign add_ln703_669_fu_5431_p2 = (add_ln703_668_fu_5425_p2 + trunc_ln708_676_fu_5398_p4);

assign add_ln703_671_fu_5470_p2 = (trunc_ln708_680_fu_5452_p4 + trunc_ln708_681_fu_5461_p4);

assign add_ln703_672_fu_5476_p2 = (add_ln703_671_fu_5470_p2 + trunc_ln708_679_fu_5443_p4);

assign add_ln703_674_fu_5515_p2 = (trunc_ln708_683_fu_5497_p4 + trunc_ln708_684_fu_5506_p4);

assign add_ln703_675_fu_5521_p2 = (add_ln703_674_fu_5515_p2 + trunc_ln708_682_fu_5488_p4);

assign add_ln703_677_fu_5560_p2 = (trunc_ln708_686_fu_5542_p4 + trunc_ln708_687_fu_5551_p4);

assign add_ln703_678_fu_5566_p2 = (add_ln703_677_fu_5560_p2 + trunc_ln708_685_fu_5533_p4);

assign add_ln703_680_fu_5605_p2 = (trunc_ln708_689_fu_5587_p4 + trunc_ln708_690_fu_5596_p4);

assign add_ln703_681_fu_5611_p2 = (add_ln703_680_fu_5605_p2 + trunc_ln708_688_fu_5578_p4);

assign add_ln703_683_fu_5650_p2 = (trunc_ln708_692_fu_5632_p4 + trunc_ln708_693_fu_5641_p4);

assign add_ln703_684_fu_5656_p2 = (add_ln703_683_fu_5650_p2 + trunc_ln708_691_fu_5623_p4);

assign add_ln703_fu_4975_p2 = (trunc_ln708_647_fu_4957_p4 + trunc_ln708_648_fu_4966_p4);

assign add_ln78_fu_2459_p2 = (indvar_flatten39_reg_655 + 10'd1);

assign and_ln272_1_fu_2447_p2 = (icmp_ln272_8_fu_2435_p2 & icmp_ln272_7_fu_2415_p2);

assign and_ln272_2_fu_2453_p2 = (and_ln272_fu_2441_p2 & and_ln272_1_fu_2447_p2);

assign and_ln272_fu_2441_p2 = (icmp_ln272_fu_2385_p2 & icmp_ln272_1_fu_2395_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7 = ((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081));
end

always @ (*) begin
    ap_condition_1489 = (~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7));
end

always @ (*) begin
    ap_condition_1741 = (~((io_acc_block_signal_op1404 == 1'b0) & (1'd1 == and_ln272_2_reg_6081)) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_5668_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_369 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_424 = (~(w_index38_reg_667 == 4'd0) & ~(w_index38_reg_667 == 4'd1) & ~(w_index38_reg_667 == 4'd2) & ~(w_index38_reg_667 == 4'd3) & ~(w_index38_reg_667 == 4'd4) & ~(w_index38_reg_667 == 4'd5) & ~(w_index38_reg_667 == 4'd6) & ~(w_index38_reg_667 == 4'd7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_phi_ln76_10_reg_909 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_11_reg_932 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_12_reg_955 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_13_reg_978 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_14_reg_1001 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_15_reg_1024 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_16_reg_1047 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_17_reg_1070 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_18_reg_1093 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_19_reg_1116 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_1_reg_702 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_20_reg_1139 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_21_reg_1162 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_22_reg_1185 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_23_reg_1208 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_24_reg_1231 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_25_reg_1254 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_26_reg_1277 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_27_reg_1300 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_28_reg_1323 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_29_reg_1346 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_2_reg_725 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_30_reg_1369 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_31_reg_1392 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_32_reg_1415 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_33_reg_1438 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_34_reg_1461 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_35_reg_1484 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_36_reg_1507 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_37_reg_1530 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_38_reg_1553 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_39_reg_1576 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_3_reg_748 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_40_reg_1599 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_41_reg_1622 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_42_reg_1645 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_43_reg_1668 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_44_reg_1691 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_45_reg_1714 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_46_reg_1737 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_47_reg_1760 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_4_reg_771 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_5_reg_794 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_6_reg_817 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_7_reg_840 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_8_reg_863 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_9_reg_886 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_reg_679 = 'bx;

assign ap_ready = internal_ap_ready;

assign icmp_ln272_1_fu_2395_p2 = ((sY_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln272_7_fu_2415_p2 = (($signed(tmp_fu_2405_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln272_8_fu_2435_p2 = (($signed(tmp_48_fu_2425_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_2385_p2 = ((sX_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_5668_p2 = ((pX_3_load_reg_6075 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_5714_p2 = ((pY_3_load_reg_6069 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_2476_p2 = ((ap_phi_mux_w_index38_phi_fu_671_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_5755_p2 = ((indvar_flatten39_reg_655 == 10'd1023) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op1404 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op32 = (data_V_data_2_V_TVALID_int & data_V_data_1_V_TVALID_int & data_V_data_0_V_TVALID_int);

assign res_V_data_0_V_din = acc_0_V_reg_8560;

assign res_V_data_10_V_din = acc_10_V_reg_8620;

assign res_V_data_11_V_din = acc_11_V_reg_8626;

assign res_V_data_12_V_din = acc_12_V_reg_8632;

assign res_V_data_13_V_din = acc_13_V_reg_8638;

assign res_V_data_14_V_din = acc_14_V_reg_8644;

assign res_V_data_15_V_din = acc_15_V_reg_8650;

assign res_V_data_1_V_din = acc_1_V_reg_8566;

assign res_V_data_2_V_din = acc_2_V_reg_8572;

assign res_V_data_3_V_din = acc_3_V_reg_8578;

assign res_V_data_4_V_din = acc_4_V_reg_8584;

assign res_V_data_5_V_din = acc_5_V_reg_8590;

assign res_V_data_6_V_din = acc_6_V_reg_8596;

assign res_V_data_7_V_din = acc_7_V_reg_8602;

assign res_V_data_8_V_din = acc_8_V_reg_8608;

assign res_V_data_9_V_din = acc_9_V_reg_8614;

assign select_ln303_fu_5735_p3 = ((icmp_ln272_1_reg_6064[0:0] === 1'b1) ? 32'd2 : add_ln303_fu_5730_p2);

assign select_ln308_fu_5689_p3 = ((icmp_ln272_reg_6054[0:0] === 1'b1) ? 32'd2 : add_ln308_fu_5684_p2);

assign start_out = real_start;

assign tmp_48_fu_2425_p4 = {{pX_3[31:1]}};

assign tmp_490_fu_4149_p4 = {{w2_V_load_reg_6149[31:16]}};

assign tmp_491_fu_4166_p4 = {{w2_V_load_reg_6149[47:32]}};

assign tmp_492_fu_4183_p4 = {{w2_V_load_reg_6149[63:48]}};

assign tmp_493_fu_4200_p4 = {{w2_V_load_reg_6149[79:64]}};

assign tmp_494_fu_4217_p4 = {{w2_V_load_reg_6149[95:80]}};

assign tmp_495_fu_4234_p4 = {{w2_V_load_reg_6149[111:96]}};

assign tmp_496_fu_4251_p4 = {{w2_V_load_reg_6149[127:112]}};

assign tmp_497_fu_4268_p4 = {{w2_V_load_reg_6149[143:128]}};

assign tmp_498_fu_4285_p4 = {{w2_V_load_reg_6149[159:144]}};

assign tmp_499_fu_4302_p4 = {{w2_V_load_reg_6149[175:160]}};

assign tmp_500_fu_4319_p4 = {{w2_V_load_reg_6149[191:176]}};

assign tmp_501_fu_4336_p4 = {{w2_V_load_reg_6149[207:192]}};

assign tmp_502_fu_4353_p4 = {{w2_V_load_reg_6149[223:208]}};

assign tmp_503_fu_4370_p4 = {{w2_V_load_reg_6149[239:224]}};

assign tmp_504_fu_4387_p4 = {{w2_V_load_reg_6149[255:240]}};

assign tmp_505_fu_4404_p4 = {{w2_V_load_reg_6149[271:256]}};

assign tmp_506_fu_4421_p4 = {{w2_V_load_reg_6149[287:272]}};

assign tmp_507_fu_4438_p4 = {{w2_V_load_reg_6149[303:288]}};

assign tmp_508_fu_4455_p4 = {{w2_V_load_reg_6149[319:304]}};

assign tmp_509_fu_4472_p4 = {{w2_V_load_reg_6149[335:320]}};

assign tmp_510_fu_4489_p4 = {{w2_V_load_reg_6149[351:336]}};

assign tmp_511_fu_4506_p4 = {{w2_V_load_reg_6149[367:352]}};

assign tmp_512_fu_4523_p4 = {{w2_V_load_reg_6149[383:368]}};

assign tmp_513_fu_4540_p4 = {{w2_V_load_reg_6149[399:384]}};

assign tmp_514_fu_4557_p4 = {{w2_V_load_reg_6149[415:400]}};

assign tmp_515_fu_4574_p4 = {{w2_V_load_reg_6149[431:416]}};

assign tmp_516_fu_4591_p4 = {{w2_V_load_reg_6149[447:432]}};

assign tmp_517_fu_4608_p4 = {{w2_V_load_reg_6149[463:448]}};

assign tmp_518_fu_4625_p4 = {{w2_V_load_reg_6149[479:464]}};

assign tmp_519_fu_4642_p4 = {{w2_V_load_reg_6149[495:480]}};

assign tmp_520_fu_4659_p4 = {{w2_V_load_reg_6149[511:496]}};

assign tmp_521_fu_4676_p4 = {{w2_V_load_reg_6149[527:512]}};

assign tmp_522_fu_4693_p4 = {{w2_V_load_reg_6149[543:528]}};

assign tmp_523_fu_4710_p4 = {{w2_V_load_reg_6149[559:544]}};

assign tmp_524_fu_4727_p4 = {{w2_V_load_reg_6149[575:560]}};

assign tmp_525_fu_4744_p4 = {{w2_V_load_reg_6149[591:576]}};

assign tmp_526_fu_4761_p4 = {{w2_V_load_reg_6149[607:592]}};

assign tmp_527_fu_4778_p4 = {{w2_V_load_reg_6149[623:608]}};

assign tmp_528_fu_4795_p4 = {{w2_V_load_reg_6149[639:624]}};

assign tmp_529_fu_4812_p4 = {{w2_V_load_reg_6149[655:640]}};

assign tmp_530_fu_4829_p4 = {{w2_V_load_reg_6149[671:656]}};

assign tmp_531_fu_4846_p4 = {{w2_V_load_reg_6149[687:672]}};

assign tmp_532_fu_4863_p4 = {{w2_V_load_reg_6149[703:688]}};

assign tmp_533_fu_4880_p4 = {{w2_V_load_reg_6149[719:704]}};

assign tmp_534_fu_4897_p4 = {{w2_V_load_reg_6149[735:720]}};

assign tmp_535_fu_4914_p4 = {{w2_V_load_reg_6149[751:736]}};

assign tmp_536_fu_4931_p4 = {{w2_V_load_reg_6149[761:752]}};

assign tmp_fu_2405_p4 = {{pY_3[31:1]}};

assign trunc_ln708_647_fu_4957_p4 = {{mul_ln1118_646_reg_8325[25:10]}};

assign trunc_ln708_648_fu_4966_p4 = {{mul_ln1118_647_reg_8330[25:10]}};

assign trunc_ln708_649_fu_4993_p4 = {{mul_ln1118_648_reg_8335[25:10]}};

assign trunc_ln708_650_fu_5002_p4 = {{mul_ln1118_649_reg_8340[25:10]}};

assign trunc_ln708_651_fu_5011_p4 = {{mul_ln1118_650_reg_8345[25:10]}};

assign trunc_ln708_652_fu_5038_p4 = {{mul_ln1118_651_reg_8350[25:10]}};

assign trunc_ln708_653_fu_5047_p4 = {{mul_ln1118_652_reg_8355[25:10]}};

assign trunc_ln708_654_fu_5056_p4 = {{mul_ln1118_653_reg_8360[25:10]}};

assign trunc_ln708_655_fu_5083_p4 = {{mul_ln1118_654_reg_8365[25:10]}};

assign trunc_ln708_656_fu_5092_p4 = {{mul_ln1118_655_reg_8370[25:10]}};

assign trunc_ln708_657_fu_5101_p4 = {{mul_ln1118_656_reg_8375[25:10]}};

assign trunc_ln708_658_fu_5128_p4 = {{mul_ln1118_657_reg_8380[25:10]}};

assign trunc_ln708_659_fu_5137_p4 = {{mul_ln1118_658_reg_8385[25:10]}};

assign trunc_ln708_660_fu_5146_p4 = {{mul_ln1118_659_reg_8390[25:10]}};

assign trunc_ln708_661_fu_5173_p4 = {{mul_ln1118_660_reg_8395[25:10]}};

assign trunc_ln708_662_fu_5182_p4 = {{mul_ln1118_661_reg_8400[25:10]}};

assign trunc_ln708_663_fu_5191_p4 = {{mul_ln1118_662_reg_8405[25:10]}};

assign trunc_ln708_664_fu_5218_p4 = {{mul_ln1118_663_reg_8410[25:10]}};

assign trunc_ln708_665_fu_5227_p4 = {{mul_ln1118_664_reg_8415[25:10]}};

assign trunc_ln708_666_fu_5236_p4 = {{mul_ln1118_665_reg_8420[25:10]}};

assign trunc_ln708_667_fu_5263_p4 = {{mul_ln1118_666_reg_8425[25:10]}};

assign trunc_ln708_668_fu_5272_p4 = {{mul_ln1118_667_reg_8430[25:10]}};

assign trunc_ln708_669_fu_5281_p4 = {{mul_ln1118_668_reg_8435[25:10]}};

assign trunc_ln708_670_fu_5308_p4 = {{mul_ln1118_669_reg_8440[25:10]}};

assign trunc_ln708_671_fu_5317_p4 = {{mul_ln1118_670_reg_8445[25:10]}};

assign trunc_ln708_672_fu_5326_p4 = {{mul_ln1118_671_reg_8450[25:10]}};

assign trunc_ln708_673_fu_5353_p4 = {{mul_ln1118_672_reg_8455[25:10]}};

assign trunc_ln708_674_fu_5362_p4 = {{mul_ln1118_673_reg_8460[25:10]}};

assign trunc_ln708_675_fu_5371_p4 = {{mul_ln1118_674_reg_8465[25:10]}};

assign trunc_ln708_676_fu_5398_p4 = {{mul_ln1118_675_reg_8470[25:10]}};

assign trunc_ln708_677_fu_5407_p4 = {{mul_ln1118_676_reg_8475[25:10]}};

assign trunc_ln708_678_fu_5416_p4 = {{mul_ln1118_677_reg_8480[25:10]}};

assign trunc_ln708_679_fu_5443_p4 = {{mul_ln1118_678_reg_8485[25:10]}};

assign trunc_ln708_680_fu_5452_p4 = {{mul_ln1118_679_reg_8490[25:10]}};

assign trunc_ln708_681_fu_5461_p4 = {{mul_ln1118_680_reg_8495[25:10]}};

assign trunc_ln708_682_fu_5488_p4 = {{mul_ln1118_681_reg_8500[25:10]}};

assign trunc_ln708_683_fu_5497_p4 = {{mul_ln1118_682_reg_8505[25:10]}};

assign trunc_ln708_684_fu_5506_p4 = {{mul_ln1118_683_reg_8510[25:10]}};

assign trunc_ln708_685_fu_5533_p4 = {{mul_ln1118_684_reg_8515[25:10]}};

assign trunc_ln708_686_fu_5542_p4 = {{mul_ln1118_685_reg_8520[25:10]}};

assign trunc_ln708_687_fu_5551_p4 = {{mul_ln1118_686_reg_8525[25:10]}};

assign trunc_ln708_688_fu_5578_p4 = {{mul_ln1118_687_reg_8530[25:10]}};

assign trunc_ln708_689_fu_5587_p4 = {{mul_ln1118_688_reg_8535[25:10]}};

assign trunc_ln708_690_fu_5596_p4 = {{mul_ln1118_689_reg_8540[25:10]}};

assign trunc_ln708_691_fu_5623_p4 = {{mul_ln1118_690_reg_8545[25:10]}};

assign trunc_ln708_692_fu_5632_p4 = {{mul_ln1118_691_reg_8550[25:10]}};

assign trunc_ln708_693_fu_5641_p4 = {{mul_ln1118_692_reg_8555[25:10]}};

assign trunc_ln76_fu_2494_p1 = w2_V_q0[15:0];

assign trunc_ln_fu_4948_p4 = {{mul_ln1118_reg_8320[25:10]}};

assign w2_V_address0 = zext_ln76_fu_2471_p1;

assign w_index_fu_2465_p2 = (ap_phi_mux_w_index38_phi_fu_671_p4 + 4'd1);

assign zext_ln76_fu_2471_p1 = ap_phi_mux_w_index38_phi_fu_671_p4;

endmodule //conv_2d_cl_array_array_ap_fixed_16u_config2_s
