# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.16

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/leu/Documents/dev/llvm-pass/build

# Utility rule file for AVRCommonTableGen.

# Include the progress variables for this target.
include lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/progress.make

lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenAsmMatcher.inc
lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenAsmWriter.inc
lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenCallingConv.inc
lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenDAGISel.inc
lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenDisassemblerTables.inc
lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenInstrInfo.inc
lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenMCCodeEmitter.inc
lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenRegisterInfo.inc
lib/Target/AVR/CMakeFiles/AVRCommonTableGen: lib/Target/AVR/AVRGenSubtargetInfo.inc


lib/Target/AVR/AVRGenAsmMatcher.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenAsmMatcher.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building AVRGenAsmMatcher.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-asm-matcher -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenAsmMatcher.inc

lib/Target/AVR/AVRGenAsmWriter.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenAsmWriter.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building AVRGenAsmWriter.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-asm-writer -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenAsmWriter.inc

lib/Target/AVR/AVRGenCallingConv.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenCallingConv.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenCallingConv.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building AVRGenCallingConv.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-callingconv -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenCallingConv.inc

lib/Target/AVR/AVRGenDAGISel.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenDAGISel.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Building AVRGenDAGISel.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-dag-isel -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenDAGISel.inc

lib/Target/AVR/AVRGenDisassemblerTables.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenDisassemblerTables.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Building AVRGenDisassemblerTables.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-disassembler -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenDisassemblerTables.inc

lib/Target/AVR/AVRGenInstrInfo.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenInstrInfo.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Building AVRGenInstrInfo.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-instr-info -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenInstrInfo.inc

lib/Target/AVR/AVRGenMCCodeEmitter.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenMCCodeEmitter.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_7) "Building AVRGenMCCodeEmitter.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-emitter -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc

lib/Target/AVR/AVRGenRegisterInfo.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenRegisterInfo.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_8) "Building AVRGenRegisterInfo.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-register-info -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenRegisterInfo.inc

lib/Target/AVR/AVRGenSubtargetInfo.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenSubtargetInfo.inc: bin/llvm-tblgen
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRCallingConv.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRDevices.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrFormats.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRInstrInfo.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVRRegisterInfo.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AVR/AVRGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_9) "Building AVRGenSubtargetInfo.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && ../../../bin/llvm-tblgen -gen-subtarget -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR/AVR.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/AVRGenSubtargetInfo.inc

AVRCommonTableGen: lib/Target/AVR/CMakeFiles/AVRCommonTableGen
AVRCommonTableGen: lib/Target/AVR/AVRGenAsmMatcher.inc
AVRCommonTableGen: lib/Target/AVR/AVRGenAsmWriter.inc
AVRCommonTableGen: lib/Target/AVR/AVRGenCallingConv.inc
AVRCommonTableGen: lib/Target/AVR/AVRGenDAGISel.inc
AVRCommonTableGen: lib/Target/AVR/AVRGenDisassemblerTables.inc
AVRCommonTableGen: lib/Target/AVR/AVRGenInstrInfo.inc
AVRCommonTableGen: lib/Target/AVR/AVRGenMCCodeEmitter.inc
AVRCommonTableGen: lib/Target/AVR/AVRGenRegisterInfo.inc
AVRCommonTableGen: lib/Target/AVR/AVRGenSubtargetInfo.inc
AVRCommonTableGen: lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/build.make

.PHONY : AVRCommonTableGen

# Rule to build all files generated by this target.
lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/build: AVRCommonTableGen

.PHONY : lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/build

lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/clean:
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR && $(CMAKE_COMMAND) -P CMakeFiles/AVRCommonTableGen.dir/cmake_clean.cmake
.PHONY : lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/clean

lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/depend:
	cd /home/leu/Documents/dev/llvm-pass/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/AVR /home/leu/Documents/dev/llvm-pass/build /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR /home/leu/Documents/dev/llvm-pass/build/lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : lib/Target/AVR/CMakeFiles/AVRCommonTableGen.dir/depend

