#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1977b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1977cd0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x196a2d0 .functor NOT 1, L_0x19c82c0, C4<0>, C4<0>, C4<0>;
L_0x19c80f0 .functor XOR 2, L_0x19c7b90, L_0x19c8050, C4<00>, C4<00>;
L_0x19c8200 .functor XOR 2, L_0x19c80f0, L_0x19c8160, C4<00>, C4<00>;
v0x19c32f0_0 .net *"_ivl_10", 1 0, L_0x19c8160;  1 drivers
v0x19c33f0_0 .net *"_ivl_12", 1 0, L_0x19c8200;  1 drivers
v0x19c34d0_0 .net *"_ivl_2", 1 0, L_0x19c66b0;  1 drivers
v0x19c3590_0 .net *"_ivl_4", 1 0, L_0x19c7b90;  1 drivers
v0x19c3670_0 .net *"_ivl_6", 1 0, L_0x19c8050;  1 drivers
v0x19c37a0_0 .net *"_ivl_8", 1 0, L_0x19c80f0;  1 drivers
v0x19c3880_0 .net "a", 0 0, v0x19bfe00_0;  1 drivers
v0x19c3920_0 .net "b", 0 0, v0x19bfea0_0;  1 drivers
v0x19c39c0_0 .net "c", 0 0, v0x19bff40_0;  1 drivers
v0x19c3a60_0 .var "clk", 0 0;
v0x19c3b00_0 .net "d", 0 0, v0x19c0080_0;  1 drivers
v0x19c3ba0_0 .net "out_pos_dut", 0 0, L_0x19c7db0;  1 drivers
v0x19c3c40_0 .net "out_pos_ref", 0 0, L_0x19c5170;  1 drivers
v0x19c3ce0_0 .net "out_sop_dut", 0 0, L_0x19c60d0;  1 drivers
v0x19c3d80_0 .net "out_sop_ref", 0 0, L_0x199a5b0;  1 drivers
v0x19c3e20_0 .var/2u "stats1", 223 0;
v0x19c3ec0_0 .var/2u "strobe", 0 0;
v0x19c3f60_0 .net "tb_match", 0 0, L_0x19c82c0;  1 drivers
v0x19c4030_0 .net "tb_mismatch", 0 0, L_0x196a2d0;  1 drivers
v0x19c40d0_0 .net "wavedrom_enable", 0 0, v0x19c0350_0;  1 drivers
v0x19c41a0_0 .net "wavedrom_title", 511 0, v0x19c03f0_0;  1 drivers
L_0x19c66b0 .concat [ 1 1 0 0], L_0x19c5170, L_0x199a5b0;
L_0x19c7b90 .concat [ 1 1 0 0], L_0x19c5170, L_0x199a5b0;
L_0x19c8050 .concat [ 1 1 0 0], L_0x19c7db0, L_0x19c60d0;
L_0x19c8160 .concat [ 1 1 0 0], L_0x19c5170, L_0x199a5b0;
L_0x19c82c0 .cmp/eeq 2, L_0x19c66b0, L_0x19c8200;
S_0x1977e60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1977cd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x196a6b0 .functor AND 1, v0x19bff40_0, v0x19c0080_0, C4<1>, C4<1>;
L_0x196aa90 .functor NOT 1, v0x19bfe00_0, C4<0>, C4<0>, C4<0>;
L_0x196ae70 .functor NOT 1, v0x19bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x196b0f0 .functor AND 1, L_0x196aa90, L_0x196ae70, C4<1>, C4<1>;
L_0x19827e0 .functor AND 1, L_0x196b0f0, v0x19bff40_0, C4<1>, C4<1>;
L_0x199a5b0 .functor OR 1, L_0x196a6b0, L_0x19827e0, C4<0>, C4<0>;
L_0x19c45f0 .functor NOT 1, v0x19bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x19c4660 .functor OR 1, L_0x19c45f0, v0x19c0080_0, C4<0>, C4<0>;
L_0x19c4770 .functor AND 1, v0x19bff40_0, L_0x19c4660, C4<1>, C4<1>;
L_0x19c4830 .functor NOT 1, v0x19bfe00_0, C4<0>, C4<0>, C4<0>;
L_0x19c4900 .functor OR 1, L_0x19c4830, v0x19bfea0_0, C4<0>, C4<0>;
L_0x19c4970 .functor AND 1, L_0x19c4770, L_0x19c4900, C4<1>, C4<1>;
L_0x19c4af0 .functor NOT 1, v0x19bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x19c4b60 .functor OR 1, L_0x19c4af0, v0x19c0080_0, C4<0>, C4<0>;
L_0x19c4a80 .functor AND 1, v0x19bff40_0, L_0x19c4b60, C4<1>, C4<1>;
L_0x19c4cf0 .functor NOT 1, v0x19bfe00_0, C4<0>, C4<0>, C4<0>;
L_0x19c4df0 .functor OR 1, L_0x19c4cf0, v0x19c0080_0, C4<0>, C4<0>;
L_0x19c4eb0 .functor AND 1, L_0x19c4a80, L_0x19c4df0, C4<1>, C4<1>;
L_0x19c5060 .functor XNOR 1, L_0x19c4970, L_0x19c4eb0, C4<0>, C4<0>;
v0x1969c00_0 .net *"_ivl_0", 0 0, L_0x196a6b0;  1 drivers
v0x196a000_0 .net *"_ivl_12", 0 0, L_0x19c45f0;  1 drivers
v0x196a3e0_0 .net *"_ivl_14", 0 0, L_0x19c4660;  1 drivers
v0x196a7c0_0 .net *"_ivl_16", 0 0, L_0x19c4770;  1 drivers
v0x196aba0_0 .net *"_ivl_18", 0 0, L_0x19c4830;  1 drivers
v0x196af80_0 .net *"_ivl_2", 0 0, L_0x196aa90;  1 drivers
v0x196b200_0 .net *"_ivl_20", 0 0, L_0x19c4900;  1 drivers
v0x19be370_0 .net *"_ivl_24", 0 0, L_0x19c4af0;  1 drivers
v0x19be450_0 .net *"_ivl_26", 0 0, L_0x19c4b60;  1 drivers
v0x19be530_0 .net *"_ivl_28", 0 0, L_0x19c4a80;  1 drivers
v0x19be610_0 .net *"_ivl_30", 0 0, L_0x19c4cf0;  1 drivers
v0x19be6f0_0 .net *"_ivl_32", 0 0, L_0x19c4df0;  1 drivers
v0x19be7d0_0 .net *"_ivl_36", 0 0, L_0x19c5060;  1 drivers
L_0x7f65fe1df018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19be890_0 .net *"_ivl_38", 0 0, L_0x7f65fe1df018;  1 drivers
v0x19be970_0 .net *"_ivl_4", 0 0, L_0x196ae70;  1 drivers
v0x19bea50_0 .net *"_ivl_6", 0 0, L_0x196b0f0;  1 drivers
v0x19beb30_0 .net *"_ivl_8", 0 0, L_0x19827e0;  1 drivers
v0x19bec10_0 .net "a", 0 0, v0x19bfe00_0;  alias, 1 drivers
v0x19becd0_0 .net "b", 0 0, v0x19bfea0_0;  alias, 1 drivers
v0x19bed90_0 .net "c", 0 0, v0x19bff40_0;  alias, 1 drivers
v0x19bee50_0 .net "d", 0 0, v0x19c0080_0;  alias, 1 drivers
v0x19bef10_0 .net "out_pos", 0 0, L_0x19c5170;  alias, 1 drivers
v0x19befd0_0 .net "out_sop", 0 0, L_0x199a5b0;  alias, 1 drivers
v0x19bf090_0 .net "pos0", 0 0, L_0x19c4970;  1 drivers
v0x19bf150_0 .net "pos1", 0 0, L_0x19c4eb0;  1 drivers
L_0x19c5170 .functor MUXZ 1, L_0x7f65fe1df018, L_0x19c4970, L_0x19c5060, C4<>;
S_0x19bf2d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1977cd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19bfe00_0 .var "a", 0 0;
v0x19bfea0_0 .var "b", 0 0;
v0x19bff40_0 .var "c", 0 0;
v0x19bffe0_0 .net "clk", 0 0, v0x19c3a60_0;  1 drivers
v0x19c0080_0 .var "d", 0 0;
v0x19c0170_0 .var/2u "fail", 0 0;
v0x19c0210_0 .var/2u "fail1", 0 0;
v0x19c02b0_0 .net "tb_match", 0 0, L_0x19c82c0;  alias, 1 drivers
v0x19c0350_0 .var "wavedrom_enable", 0 0;
v0x19c03f0_0 .var "wavedrom_title", 511 0;
E_0x19764b0/0 .event negedge, v0x19bffe0_0;
E_0x19764b0/1 .event posedge, v0x19bffe0_0;
E_0x19764b0 .event/or E_0x19764b0/0, E_0x19764b0/1;
S_0x19bf600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19bf2d0;
 .timescale -12 -12;
v0x19bf840_0 .var/2s "i", 31 0;
E_0x1976350 .event posedge, v0x19bffe0_0;
S_0x19bf940 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19bf2d0;
 .timescale -12 -12;
v0x19bfb40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19bfc20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19bf2d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19c05d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1977cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19c5320 .functor NOT 1, v0x19bfe00_0, C4<0>, C4<0>, C4<0>;
L_0x19c53b0 .functor NOT 1, v0x19bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x19c5550 .functor AND 1, L_0x19c5320, L_0x19c53b0, C4<1>, C4<1>;
L_0x19c5660 .functor AND 1, L_0x19c5550, v0x19bff40_0, C4<1>, C4<1>;
L_0x19c5860 .functor NOT 1, v0x19c0080_0, C4<0>, C4<0>, C4<0>;
L_0x19c59e0 .functor AND 1, L_0x19c5660, L_0x19c5860, C4<1>, C4<1>;
L_0x19c5b30 .functor NOT 1, v0x19bfe00_0, C4<0>, C4<0>, C4<0>;
L_0x19c5cb0 .functor AND 1, L_0x19c5b30, v0x19bfea0_0, C4<1>, C4<1>;
L_0x19c5dc0 .functor AND 1, L_0x19c5cb0, v0x19bff40_0, C4<1>, C4<1>;
L_0x19c5e80 .functor AND 1, L_0x19c5dc0, v0x19c0080_0, C4<1>, C4<1>;
L_0x19c5fa0 .functor OR 1, L_0x19c59e0, L_0x19c5e80, C4<0>, C4<0>;
L_0x19c6060 .functor AND 1, v0x19bfe00_0, v0x19bfea0_0, C4<1>, C4<1>;
L_0x19c6140 .functor AND 1, L_0x19c6060, v0x19bff40_0, C4<1>, C4<1>;
L_0x19c6200 .functor AND 1, L_0x19c6140, v0x19c0080_0, C4<1>, C4<1>;
L_0x19c60d0 .functor OR 1, L_0x19c5fa0, L_0x19c6200, C4<0>, C4<0>;
L_0x19c6430 .functor OR 1, v0x19bfe00_0, v0x19bfea0_0, C4<0>, C4<0>;
L_0x19c6530 .functor NOT 1, v0x19bff40_0, C4<0>, C4<0>, C4<0>;
L_0x19c65a0 .functor OR 1, L_0x19c6430, L_0x19c6530, C4<0>, C4<0>;
L_0x19c6750 .functor NOT 1, v0x19c0080_0, C4<0>, C4<0>, C4<0>;
L_0x19c67c0 .functor OR 1, L_0x19c65a0, L_0x19c6750, C4<0>, C4<0>;
L_0x19c6980 .functor NOT 1, v0x19bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x19c69f0 .functor OR 1, v0x19bfe00_0, L_0x19c6980, C4<0>, C4<0>;
L_0x19c6b70 .functor NOT 1, v0x19bff40_0, C4<0>, C4<0>, C4<0>;
L_0x19c6be0 .functor OR 1, L_0x19c69f0, L_0x19c6b70, C4<0>, C4<0>;
L_0x19c6dc0 .functor OR 1, L_0x19c6be0, v0x19c0080_0, C4<0>, C4<0>;
L_0x19c6e80 .functor AND 1, L_0x19c67c0, L_0x19c6dc0, C4<1>, C4<1>;
L_0x19c7070 .functor NOT 1, v0x19bfe00_0, C4<0>, C4<0>, C4<0>;
L_0x19c70e0 .functor OR 1, L_0x19c7070, v0x19bfea0_0, C4<0>, C4<0>;
L_0x19c7290 .functor OR 1, L_0x19c70e0, v0x19bff40_0, C4<0>, C4<0>;
L_0x19c7350 .functor OR 1, L_0x19c7290, v0x19c0080_0, C4<0>, C4<0>;
L_0x19c7510 .functor AND 1, L_0x19c6e80, L_0x19c7350, C4<1>, C4<1>;
L_0x19c7620 .functor NOT 1, v0x19bfe00_0, C4<0>, C4<0>, C4<0>;
L_0x19c77a0 .functor NOT 1, v0x19bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x19c7810 .functor OR 1, L_0x19c7620, L_0x19c77a0, C4<0>, C4<0>;
L_0x19c7a40 .functor OR 1, L_0x19c7810, v0x19bff40_0, C4<0>, C4<0>;
L_0x19c7b00 .functor NOT 1, v0x19c0080_0, C4<0>, C4<0>, C4<0>;
L_0x19c7ca0 .functor OR 1, L_0x19c7a40, L_0x19c7b00, C4<0>, C4<0>;
L_0x19c7db0 .functor AND 1, L_0x19c7510, L_0x19c7ca0, C4<1>, C4<1>;
v0x19c0790_0 .net *"_ivl_0", 0 0, L_0x19c5320;  1 drivers
v0x19c0870_0 .net *"_ivl_10", 0 0, L_0x19c59e0;  1 drivers
v0x19c0950_0 .net *"_ivl_12", 0 0, L_0x19c5b30;  1 drivers
v0x19c0a40_0 .net *"_ivl_14", 0 0, L_0x19c5cb0;  1 drivers
v0x19c0b20_0 .net *"_ivl_16", 0 0, L_0x19c5dc0;  1 drivers
v0x19c0c50_0 .net *"_ivl_18", 0 0, L_0x19c5e80;  1 drivers
v0x19c0d30_0 .net *"_ivl_2", 0 0, L_0x19c53b0;  1 drivers
v0x19c0e10_0 .net *"_ivl_20", 0 0, L_0x19c5fa0;  1 drivers
v0x19c0ef0_0 .net *"_ivl_22", 0 0, L_0x19c6060;  1 drivers
v0x19c1060_0 .net *"_ivl_24", 0 0, L_0x19c6140;  1 drivers
v0x19c1140_0 .net *"_ivl_26", 0 0, L_0x19c6200;  1 drivers
v0x19c1220_0 .net *"_ivl_30", 0 0, L_0x19c6430;  1 drivers
v0x19c1300_0 .net *"_ivl_32", 0 0, L_0x19c6530;  1 drivers
v0x19c13e0_0 .net *"_ivl_34", 0 0, L_0x19c65a0;  1 drivers
v0x19c14c0_0 .net *"_ivl_36", 0 0, L_0x19c6750;  1 drivers
v0x19c15a0_0 .net *"_ivl_38", 0 0, L_0x19c67c0;  1 drivers
v0x19c1680_0 .net *"_ivl_4", 0 0, L_0x19c5550;  1 drivers
v0x19c1870_0 .net *"_ivl_40", 0 0, L_0x19c6980;  1 drivers
v0x19c1950_0 .net *"_ivl_42", 0 0, L_0x19c69f0;  1 drivers
v0x19c1a30_0 .net *"_ivl_44", 0 0, L_0x19c6b70;  1 drivers
v0x19c1b10_0 .net *"_ivl_46", 0 0, L_0x19c6be0;  1 drivers
v0x19c1bf0_0 .net *"_ivl_48", 0 0, L_0x19c6dc0;  1 drivers
v0x19c1cd0_0 .net *"_ivl_50", 0 0, L_0x19c6e80;  1 drivers
v0x19c1db0_0 .net *"_ivl_52", 0 0, L_0x19c7070;  1 drivers
v0x19c1e90_0 .net *"_ivl_54", 0 0, L_0x19c70e0;  1 drivers
v0x19c1f70_0 .net *"_ivl_56", 0 0, L_0x19c7290;  1 drivers
v0x19c2050_0 .net *"_ivl_58", 0 0, L_0x19c7350;  1 drivers
v0x19c2130_0 .net *"_ivl_6", 0 0, L_0x19c5660;  1 drivers
v0x19c2210_0 .net *"_ivl_60", 0 0, L_0x19c7510;  1 drivers
v0x19c22f0_0 .net *"_ivl_62", 0 0, L_0x19c7620;  1 drivers
v0x19c23d0_0 .net *"_ivl_64", 0 0, L_0x19c77a0;  1 drivers
v0x19c24b0_0 .net *"_ivl_66", 0 0, L_0x19c7810;  1 drivers
v0x19c2590_0 .net *"_ivl_68", 0 0, L_0x19c7a40;  1 drivers
v0x19c2880_0 .net *"_ivl_70", 0 0, L_0x19c7b00;  1 drivers
v0x19c2960_0 .net *"_ivl_72", 0 0, L_0x19c7ca0;  1 drivers
v0x19c2a40_0 .net *"_ivl_8", 0 0, L_0x19c5860;  1 drivers
v0x19c2b20_0 .net "a", 0 0, v0x19bfe00_0;  alias, 1 drivers
v0x19c2bc0_0 .net "b", 0 0, v0x19bfea0_0;  alias, 1 drivers
v0x19c2cb0_0 .net "c", 0 0, v0x19bff40_0;  alias, 1 drivers
v0x19c2da0_0 .net "d", 0 0, v0x19c0080_0;  alias, 1 drivers
v0x19c2e90_0 .net "out_pos", 0 0, L_0x19c7db0;  alias, 1 drivers
v0x19c2f50_0 .net "out_sop", 0 0, L_0x19c60d0;  alias, 1 drivers
S_0x19c30d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1977cd0;
 .timescale -12 -12;
E_0x195f9f0 .event anyedge, v0x19c3ec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19c3ec0_0;
    %nor/r;
    %assign/vec4 v0x19c3ec0_0, 0;
    %wait E_0x195f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19bf2d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c0170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c0210_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19bf2d0;
T_4 ;
    %wait E_0x19764b0;
    %load/vec4 v0x19c02b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19c0170_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19bf2d0;
T_5 ;
    %wait E_0x1976350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %wait E_0x1976350;
    %load/vec4 v0x19c0170_0;
    %store/vec4 v0x19c0210_0, 0, 1;
    %fork t_1, S_0x19bf600;
    %jmp t_0;
    .scope S_0x19bf600;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19bf840_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x19bf840_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1976350;
    %load/vec4 v0x19bf840_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19bf840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19bf840_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19bf2d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19764b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19bfea0_0, 0;
    %assign/vec4 v0x19bfe00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19c0170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19c0210_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1977cd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c3a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c3ec0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1977cd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19c3a60_0;
    %inv;
    %store/vec4 v0x19c3a60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1977cd0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19bffe0_0, v0x19c4030_0, v0x19c3880_0, v0x19c3920_0, v0x19c39c0_0, v0x19c3b00_0, v0x19c3d80_0, v0x19c3ce0_0, v0x19c3c40_0, v0x19c3ba0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1977cd0;
T_9 ;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1977cd0;
T_10 ;
    %wait E_0x19764b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c3e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3e20_0, 4, 32;
    %load/vec4 v0x19c3f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3e20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c3e20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3e20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19c3d80_0;
    %load/vec4 v0x19c3d80_0;
    %load/vec4 v0x19c3ce0_0;
    %xor;
    %load/vec4 v0x19c3d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3e20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3e20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19c3c40_0;
    %load/vec4 v0x19c3c40_0;
    %load/vec4 v0x19c3ba0_0;
    %xor;
    %load/vec4 v0x19c3c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3e20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19c3e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3e20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter2/response2/top_module.sv";
