Conf,Model,Verification Time,Number Of Verif. Phases,Iterations in Verif Phase,NumAborted,NumInduceLowerBound,NumFailedVerif
G_OVI,AV18_18_2,2055,2,27,1,1,0
G_OVI,AV20_20_2,1734,2,27,1,1,0
G_OVI,dice200,1242,16,179,15,15,0
G_OVI,dice250,-,50,-,49,49,1
G_OVI,dice300,-,27,-,26,26,1
G_OVI,hallway18_18_2,8,1,1,0,0,0
G_OVI,hallway20_20_2,10,1,1,0,0,0
G_OVI,hallway22_22_2,33,1,1,0,0,0
OVI,AV18_18_2,2084,2,34,1,1,0
OVI,AV20_20_2,-,0,-,0,0,0
OVI,dice200,2747,29,360,28,28,0
OVI,dice250,-,25,-,24,24,1
OVI,dice300,-,15,-,14,14,1
OVI,hallway18_18_2,6,1,1,0,0,0
OVI,hallway20_20_2,31,1,1,0,0,0
OVI,hallway22_22_2,31,1,1,0,0,0
T_OVI,AV18_18_2,2047,4,1,2,0,2
T_OVI,AV20_20_2,-,0,-,0,0,0
T_OVI,dice200,646,0,-,0,0,0
T_OVI,dice250,780,0,-,0,0,0
T_OVI,dice300,1270,0,-,0,0,0
T_OVI,hallway18_18_2,25,0,-,0,0,0
T_OVI,hallway20_20_2,43,0,-,0,0,0
T_OVI,hallway22_22_2,60,0,-,0,0,0
