0.6
2018.2
Oct  1 2018
20:13:33
C:/Programiranje/ProgramiMAS/Projekt/camera/camera.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd,1545219960,vhdl,,,,\GPIO_Core__parameterized0\;\axi_crossbar_v2_1_18_splitter__parameterized0\;\axi_gpio__parameterized1\;\axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0\;\axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1\;\axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2\;\axi_register_slice_v2_1_17_axic_register_slice__parameterized1\;\axi_register_slice_v2_1_17_axic_register_slice__parameterized2\;\axi_register_slice_v2_1_17_axic_register_slice__parameterized7\;\cdc_sync__parameterized0\;\cdc_sync__parameterized1\;\cdc_sync__parameterized1_0\;\pselect_f__parameterized1\;address_decoder;address_decoder_8;axi_crossbar_v2_1_18_addr_arbiter_sasd;axi_crossbar_v2_1_18_axi_crossbar;axi_crossbar_v2_1_18_crossbar_sasd;axi_crossbar_v2_1_18_decerr_slave;axi_crossbar_v2_1_18_splitter;axi_gpio;axi_lite_ipif;axi_lite_ipif_5;axi_protocol_converter_v2_1_17_axi_protocol_converter;axi_protocol_converter_v2_1_17_b2s;axi_protocol_converter_v2_1_17_b2s_ar_channel;axi_protocol_converter_v2_1_17_b2s_aw_channel;axi_protocol_converter_v2_1_17_b2s_b_channel;axi_protocol_converter_v2_1_17_b2s_cmd_translator;axi_protocol_converter_v2_1_17_b2s_cmd_translator_2;axi_protocol_converter_v2_1_17_b2s_incr_cmd;axi_protocol_converter_v2_1_17_b2s_incr_cmd_3;axi_protocol_converter_v2_1_17_b2s_r_channel;axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm;axi_protocol_converter_v2_1_17_b2s_simple_fifo;axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm;axi_protocol_converter_v2_1_17_b2s_wrap_cmd;axi_protocol_converter_v2_1_17_b2s_wrap_cmd_4;axi_register_slice_v2_1_17_axi_register_slice;axi_register_slice_v2_1_17_axic_register_slice;axi_register_slice_v2_1_17_axic_register_slice_1;cdc_sync;cdc_sync_6;design_1;design_1_auto_pc_0;design_1_axi_gpio_0_0;design_1_axi_gpio_1_0;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0_clk_wiz;design_1_processing_system7_0_0;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100m_0;design_1_wrapper;design_1_xbar_0;gpio_core;lpf;proc_sys_reset;processing_system7_v5_5_processing_system7;pselect_f;s00_couplers_imp_uyskka;sequence_psr;slave_attachment;slave_attachment_7;upcnt_n,,,,,,,,
C:/Programiranje/ProgramiMAS/Projekt/camera/camera.sim/sim_1/synth/func/xsim/glbl.v,1529022455,verilog,,,,glbl,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,,,,,,
