// Seed: 474109155
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wand id_1;
  assign id_1 = id_6;
  wire id_8;
  assign id_1 = 1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd66
) (
    input  uwire id_0,
    output logic id_1,
    input  tri   _id_2,
    input  uwire id_3,
    input  wor   id_4
);
  assign id_1 = -1;
  tri [id_2 : ~ $realtime] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
  always_latch id_1 = -1;
  assign id_6 = -1;
endmodule
