<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-u300 › include › mach › syscon.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>syscon.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * arch/arm/mach-u300/include/mach/syscon.h</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 ST-Ericsson AB</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Rickard Andersson &lt;rickard.andersson@stericsson.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_SYSCON_H</span>
<span class="cp">#define __MACH_SYSCON_H</span>

<span class="cm">/*</span>
<span class="cm"> * All register defines for SYSCON registers that concerns individual</span>
<span class="cm"> * block clocks and reset lines are registered here. This is because</span>
<span class="cm"> * we don&#39;t want any other file to try to fool around with this stuff.</span>
<span class="cm"> */</span>

<span class="cm">/* APP side SYSCON registers */</span>
<span class="cm">/* TODO: this is incomplete. Add all from asic_syscon_map.h eventually. */</span>
<span class="cm">/* CLK Control Register 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CCR						(0x0000)</span>
<span class="cp">#define U300_SYSCON_CCR_I2S1_USE_VCXO				(0x0040)</span>
<span class="cp">#define U300_SYSCON_CCR_I2S0_USE_VCXO				(0x0020)</span>
<span class="cp">#define U300_SYSCON_CCR_TURN_VCXO_ON				(0x0008)</span>
<span class="cp">#define U300_SYSCON_CCR_CLKING_PERFORMANCE_MASK			(0x0007)</span>
<span class="cp">#define U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER		(0x04)</span>
<span class="cp">#define U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW			(0x03)</span>
<span class="cp">#define U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE		(0x02)</span>
<span class="cp">#define U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH			(0x01)</span>
<span class="cp">#define U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST			(0x00)</span>
<span class="cm">/* CLK Status Register 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CSR						(0x0004)</span>
<span class="cp">#define U300_SYSCON_CSR_PLL208_LOCK_IND				(0x0002)</span>
<span class="cp">#define U300_SYSCON_CSR_PLL13_LOCK_IND				(0x0001)</span>
<span class="cm">/* Reset lines for SLOW devices 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_RSR						(0x0014)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_RSR_PPM_RESET_EN				(0x0200)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_RSR_ACC_TMR_RESET_EN			(0x0100)</span>
<span class="cp">#define U300_SYSCON_RSR_APP_TMR_RESET_EN			(0x0080)</span>
<span class="cp">#define U300_SYSCON_RSR_RTC_RESET_EN				(0x0040)</span>
<span class="cp">#define U300_SYSCON_RSR_KEYPAD_RESET_EN				(0x0020)</span>
<span class="cp">#define U300_SYSCON_RSR_GPIO_RESET_EN				(0x0010)</span>
<span class="cp">#define U300_SYSCON_RSR_EH_RESET_EN				(0x0008)</span>
<span class="cp">#define U300_SYSCON_RSR_BTR_RESET_EN				(0x0004)</span>
<span class="cp">#define U300_SYSCON_RSR_UART_RESET_EN				(0x0002)</span>
<span class="cp">#define U300_SYSCON_RSR_SLOW_BRIDGE_RESET_EN			(0x0001)</span>
<span class="cm">/* Reset lines for FAST devices 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_RFR						(0x0018)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_RFR_UART1_RESET_ENABLE			(0x0080)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_RFR_SPI_RESET_ENABLE			(0x0040)</span>
<span class="cp">#define U300_SYSCON_RFR_MMC_RESET_ENABLE			(0x0020)</span>
<span class="cp">#define U300_SYSCON_RFR_PCM_I2S1_RESET_ENABLE			(0x0010)</span>
<span class="cp">#define U300_SYSCON_RFR_PCM_I2S0_RESET_ENABLE			(0x0008)</span>
<span class="cp">#define U300_SYSCON_RFR_I2C1_RESET_ENABLE			(0x0004)</span>
<span class="cp">#define U300_SYSCON_RFR_I2C0_RESET_ENABLE			(0x0002)</span>
<span class="cp">#define U300_SYSCON_RFR_FAST_BRIDGE_RESET_ENABLE		(0x0001)</span>
<span class="cm">/* Reset lines for the rest of the peripherals 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_RRR						(0x001c)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_RRR_CDS_RESET_EN				(0x4000)</span>
<span class="cp">#define U300_SYSCON_RRR_ISP_RESET_EN				(0x2000)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_RRR_INTCON_RESET_EN				(0x1000)</span>
<span class="cp">#define U300_SYSCON_RRR_MSPRO_RESET_EN				(0x0800)</span>
<span class="cp">#define U300_SYSCON_RRR_XGAM_RESET_EN				(0x0100)</span>
<span class="cp">#define U300_SYSCON_RRR_XGAM_VC_SYNC_RESET_EN			(0x0080)</span>
<span class="cp">#define U300_SYSCON_RRR_NANDIF_RESET_EN				(0x0040)</span>
<span class="cp">#define U300_SYSCON_RRR_EMIF_RESET_EN				(0x0020)</span>
<span class="cp">#define U300_SYSCON_RRR_DMAC_RESET_EN				(0x0010)</span>
<span class="cp">#define U300_SYSCON_RRR_CPU_RESET_EN				(0x0008)</span>
<span class="cp">#define U300_SYSCON_RRR_APEX_RESET_EN				(0x0004)</span>
<span class="cp">#define U300_SYSCON_RRR_AHB_RESET_EN				(0x0002)</span>
<span class="cp">#define U300_SYSCON_RRR_AAIF_RESET_EN				(0x0001)</span>
<span class="cm">/* Clock enable for SLOW peripherals 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CESR					(0x0020)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_CESR_PPM_CLK_EN				(0x0200)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_CESR_ACC_TMR_CLK_EN				(0x0100)</span>
<span class="cp">#define U300_SYSCON_CESR_APP_TMR_CLK_EN				(0x0080)</span>
<span class="cp">#define U300_SYSCON_CESR_KEYPAD_CLK_EN				(0x0040)</span>
<span class="cp">#define U300_SYSCON_CESR_GPIO_CLK_EN				(0x0010)</span>
<span class="cp">#define U300_SYSCON_CESR_EH_CLK_EN				(0x0008)</span>
<span class="cp">#define U300_SYSCON_CESR_BTR_CLK_EN				(0x0004)</span>
<span class="cp">#define U300_SYSCON_CESR_UART_CLK_EN				(0x0002)</span>
<span class="cp">#define U300_SYSCON_CESR_SLOW_BRIDGE_CLK_EN			(0x0001)</span>
<span class="cm">/* Clock enable for FAST peripherals 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CEFR					(0x0024)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_CEFR_UART1_CLK_EN				(0x0200)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_CEFR_I2S1_CORE_CLK_EN			(0x0100)</span>
<span class="cp">#define U300_SYSCON_CEFR_I2S0_CORE_CLK_EN			(0x0080)</span>
<span class="cp">#define U300_SYSCON_CEFR_SPI_CLK_EN				(0x0040)</span>
<span class="cp">#define U300_SYSCON_CEFR_MMC_CLK_EN				(0x0020)</span>
<span class="cp">#define U300_SYSCON_CEFR_I2S1_CLK_EN    			(0x0010)</span>
<span class="cp">#define U300_SYSCON_CEFR_I2S0_CLK_EN     			(0x0008)</span>
<span class="cp">#define U300_SYSCON_CEFR_I2C1_CLK_EN     			(0x0004)</span>
<span class="cp">#define U300_SYSCON_CEFR_I2C0_CLK_EN     			(0x0002)</span>
<span class="cp">#define U300_SYSCON_CEFR_FAST_BRIDGE_CLK_EN			(0x0001)</span>
<span class="cm">/* Clock enable for the rest of the peripherals 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CERR					(0x0028)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_CERR_CDS_CLK_EN				(0x2000)</span>
<span class="cp">#define U300_SYSCON_CERR_ISP_CLK_EN				(0x1000)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_CERR_MSPRO_CLK_EN				(0x0800)</span>
<span class="cp">#define U300_SYSCON_CERR_AHB_SUBSYS_BRIDGE_CLK_EN		(0x0400)</span>
<span class="cp">#define U300_SYSCON_CERR_SEMI_CLK_EN				(0x0200)</span>
<span class="cp">#define U300_SYSCON_CERR_XGAM_CLK_EN				(0x0100)</span>
<span class="cp">#define U300_SYSCON_CERR_VIDEO_ENC_CLK_EN			(0x0080)</span>
<span class="cp">#define U300_SYSCON_CERR_NANDIF_CLK_EN				(0x0040)</span>
<span class="cp">#define U300_SYSCON_CERR_EMIF_CLK_EN				(0x0020)</span>
<span class="cp">#define U300_SYSCON_CERR_DMAC_CLK_EN				(0x0010)</span>
<span class="cp">#define U300_SYSCON_CERR_CPU_CLK_EN				(0x0008)</span>
<span class="cp">#define U300_SYSCON_CERR_APEX_CLK_EN				(0x0004)</span>
<span class="cp">#define U300_SYSCON_CERR_AHB_CLK_EN				(0x0002)</span>
<span class="cp">#define U300_SYSCON_CERR_AAIF_CLK_EN				(0x0001)</span>
<span class="cm">/* Single block clock enable 16bit (-/W) */</span>
<span class="cp">#define U300_SYSCON_SBCER					(0x002c)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_SBCER_PPM_CLK_EN				(0x0009)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_SBCER_ACC_TMR_CLK_EN			(0x0008)</span>
<span class="cp">#define U300_SYSCON_SBCER_APP_TMR_CLK_EN			(0x0007)</span>
<span class="cp">#define U300_SYSCON_SBCER_KEYPAD_CLK_EN				(0x0006)</span>
<span class="cp">#define U300_SYSCON_SBCER_GPIO_CLK_EN				(0x0004)</span>
<span class="cp">#define U300_SYSCON_SBCER_EH_CLK_EN				(0x0003)</span>
<span class="cp">#define U300_SYSCON_SBCER_BTR_CLK_EN				(0x0002)</span>
<span class="cp">#define U300_SYSCON_SBCER_UART_CLK_EN				(0x0001)</span>
<span class="cp">#define U300_SYSCON_SBCER_SLOW_BRIDGE_CLK_EN			(0x0000)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_SBCER_UART1_CLK_EN				(0x0019)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_SBCER_I2S1_CORE_CLK_EN			(0x0018)</span>
<span class="cp">#define U300_SYSCON_SBCER_I2S0_CORE_CLK_EN			(0x0017)</span>
<span class="cp">#define U300_SYSCON_SBCER_SPI_CLK_EN				(0x0016)</span>
<span class="cp">#define U300_SYSCON_SBCER_MMC_CLK_EN				(0x0015)</span>
<span class="cp">#define U300_SYSCON_SBCER_I2S1_CLK_EN				(0x0014)</span>
<span class="cp">#define U300_SYSCON_SBCER_I2S0_CLK_EN				(0x0013)</span>
<span class="cp">#define U300_SYSCON_SBCER_I2C1_CLK_EN				(0x0012)</span>
<span class="cp">#define U300_SYSCON_SBCER_I2C0_CLK_EN				(0x0011)</span>
<span class="cp">#define U300_SYSCON_SBCER_FAST_BRIDGE_CLK_EN			(0x0010)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_SBCER_CDS_CLK_EN				(0x002D)</span>
<span class="cp">#define U300_SYSCON_SBCER_ISP_CLK_EN				(0x002C)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_SBCER_MSPRO_CLK_EN				(0x002B)</span>
<span class="cp">#define U300_SYSCON_SBCER_AHB_SUBSYS_BRIDGE_CLK_EN		(0x002A)</span>
<span class="cp">#define U300_SYSCON_SBCER_SEMI_CLK_EN				(0x0029)</span>
<span class="cp">#define U300_SYSCON_SBCER_XGAM_CLK_EN				(0x0028)</span>
<span class="cp">#define U300_SYSCON_SBCER_VIDEO_ENC_CLK_EN			(0x0027)</span>
<span class="cp">#define U300_SYSCON_SBCER_NANDIF_CLK_EN				(0x0026)</span>
<span class="cp">#define U300_SYSCON_SBCER_EMIF_CLK_EN				(0x0025)</span>
<span class="cp">#define U300_SYSCON_SBCER_DMAC_CLK_EN				(0x0024)</span>
<span class="cp">#define U300_SYSCON_SBCER_CPU_CLK_EN				(0x0023)</span>
<span class="cp">#define U300_SYSCON_SBCER_APEX_CLK_EN				(0x0022)</span>
<span class="cp">#define U300_SYSCON_SBCER_AHB_CLK_EN				(0x0021)</span>
<span class="cp">#define U300_SYSCON_SBCER_AAIF_CLK_EN				(0x0020)</span>
<span class="cm">/* Single block clock disable 16bit (-/W) */</span>
<span class="cp">#define U300_SYSCON_SBCDR					(0x0030)</span>
<span class="cm">/* Same values as above for SBCER */</span>
<span class="cm">/* Clock force SLOW peripherals 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CFSR					(0x003c)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_CFSR_PPM_CLK_FORCE_EN			(0x0200)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_CFSR_ACC_TMR_CLK_FORCE_EN			(0x0100)</span>
<span class="cp">#define U300_SYSCON_CFSR_APP_TMR_CLK_FORCE_EN			(0x0080)</span>
<span class="cp">#define U300_SYSCON_CFSR_KEYPAD_CLK_FORCE_EN			(0x0020)</span>
<span class="cp">#define U300_SYSCON_CFSR_GPIO_CLK_FORCE_EN			(0x0010)</span>
<span class="cp">#define U300_SYSCON_CFSR_EH_CLK_FORCE_EN			(0x0008)</span>
<span class="cp">#define U300_SYSCON_CFSR_BTR_CLK_FORCE_EN			(0x0004)</span>
<span class="cp">#define U300_SYSCON_CFSR_UART_CLK_FORCE_EN			(0x0002)</span>
<span class="cp">#define U300_SYSCON_CFSR_SLOW_BRIDGE_CLK_FORCE_EN		(0x0001)</span>
<span class="cm">/* Clock force FAST peripherals 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CFFR					(0x40)</span>
<span class="cm">/* Values not defined. Define if you want to use them. */</span>
<span class="cm">/* Clock force the rest of the peripherals 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CFRR					(0x44)</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SYSCON_CFRR_CDS_CLK_FORCE_EN			(0x2000)</span>
<span class="cp">#define U300_SYSCON_CFRR_ISP_CLK_FORCE_EN			(0x1000)</span>
<span class="cp">#endif</span>
<span class="cp">#define U300_SYSCON_CFRR_MSPRO_CLK_FORCE_EN			(0x0800)</span>
<span class="cp">#define U300_SYSCON_CFRR_AHB_SUBSYS_BRIDGE_CLK_FORCE_EN		(0x0400)</span>
<span class="cp">#define U300_SYSCON_CFRR_SEMI_CLK_FORCE_EN			(0x0200)</span>
<span class="cp">#define U300_SYSCON_CFRR_XGAM_CLK_FORCE_EN			(0x0100)</span>
<span class="cp">#define U300_SYSCON_CFRR_VIDEO_ENC_CLK_FORCE_EN			(0x0080)</span>
<span class="cp">#define U300_SYSCON_CFRR_NANDIF_CLK_FORCE_EN			(0x0040)</span>
<span class="cp">#define U300_SYSCON_CFRR_EMIF_CLK_FORCE_EN			(0x0020)</span>
<span class="cp">#define U300_SYSCON_CFRR_DMAC_CLK_FORCE_EN			(0x0010)</span>
<span class="cp">#define U300_SYSCON_CFRR_CPU_CLK_FORCE_EN			(0x0008)</span>
<span class="cp">#define U300_SYSCON_CFRR_APEX_CLK_FORCE_EN			(0x0004)</span>
<span class="cp">#define U300_SYSCON_CFRR_AHB_CLK_FORCE_EN			(0x0002)</span>
<span class="cp">#define U300_SYSCON_CFRR_AAIF_CLK_FORCE_EN			(0x0001)</span>
<span class="cm">/* PLL208 Frequency Control 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_PFCR					(0x48)</span>
<span class="cp">#define U300_SYSCON_PFCR_DPLL_MULT_NUM				(0x000F)</span>
<span class="cm">/* Power Management Control 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_PMCR					(0x50)</span>
<span class="cp">#define U300_SYSCON_PMCR_DCON_ENABLE				(0x0002)</span>
<span class="cp">#define U300_SYSCON_PMCR_PWR_MGNT_ENABLE			(0x0001)</span>
<span class="cm">/*</span>
<span class="cm"> * All other clocking registers moved to clock.c!</span>
<span class="cm"> */</span>
<span class="cm">/* Reset Out 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_RCR						(0x6c)</span>
<span class="cp">#define U300_SYSCON_RCR_RESOUT0_RST_N_DISABLE			(0x0001)</span>
<span class="cm">/* EMIF Slew Rate Control 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_SRCLR					(0x70)</span>
<span class="cp">#define U300_SYSCON_SRCLR_MASK					(0x03FF)</span>
<span class="cp">#define U300_SYSCON_SRCLR_VALUE					(0x03FF)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_5_B			(0x0200)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_5_A			(0x0100)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_4_B			(0x0080)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_4_A			(0x0040)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_3_B			(0x0020)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_3_A			(0x0010)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_2_B			(0x0008)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_2_A			(0x0004)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_1_B			(0x0002)</span>
<span class="cp">#define U300_SYSCON_SRCLR_EMIF_1_SLRC_1_A			(0x0001)</span>
<span class="cm">/* EMIF Clock Control Register 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_ECCR					(0x0078)</span>
<span class="cp">#define U300_SYSCON_ECCR_MASK					(0x000F)</span>
<span class="cp">#define U300_SYSCON_ECCR_EMIF_1_STATIC_CLK_EN_N_DISABLE		(0x0008)</span>
<span class="cp">#define U300_SYSCON_ECCR_EMIF_1_RET_OUT_CLK_EN_N_DISABLE	(0x0004)</span>
<span class="cp">#define U300_SYSCON_ECCR_EMIF_MEMCLK_RET_EN_N_DISABLE		(0x0002)</span>
<span class="cp">#define U300_SYSCON_ECCR_EMIF_SDRCLK_RET_EN_N_DISABLE		(0x0001)</span>
<span class="cm">/* Step one for killing the applications system 16bit (-/W) */</span>
<span class="cp">#define U300_SYSCON_KA1R					(0x0080)</span>
<span class="cp">#define U300_SYSCON_KA1R_MASK					(0xFFFF)</span>
<span class="cp">#define U300_SYSCON_KA1R_VALUE					(0xFFFF)</span>
<span class="cm">/* Step two for killing the application system 16bit (-/W) */</span>
<span class="cp">#define U300_SYSCON_KA2R					(0x0084)</span>
<span class="cp">#define U300_SYSCON_KA2R_MASK					(0xFFFF)</span>
<span class="cp">#define U300_SYSCON_KA2R_VALUE					(0xFFFF)</span>
<span class="cm">/* MMC/MSPRO frequency divider register 0 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_MMF0R					(0x90)</span>
<span class="cp">#define U300_SYSCON_MMF0R_MASK					(0x00FF)</span>
<span class="cp">#define U300_SYSCON_MMF0R_FREQ_0_HIGH_MASK			(0x00F0)</span>
<span class="cp">#define U300_SYSCON_MMF0R_FREQ_0_LOW_MASK			(0x000F)</span>
<span class="cm">/* MMC/MSPRO frequency divider register 1 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_MMF1R					(0x94)</span>
<span class="cp">#define U300_SYSCON_MMF1R_MASK					(0x00FF)</span>
<span class="cp">#define U300_SYSCON_MMF1R_FREQ_1_HIGH_MASK			(0x00F0)</span>
<span class="cp">#define U300_SYSCON_MMF1R_FREQ_1_LOW_MASK			(0x000F)</span>
<span class="cm">/* AAIF control register 16 bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_AAIFCR					(0x98)</span>
<span class="cp">#define U300_SYSCON_AAIFCR_MASK					(0x0003)</span>
<span class="cp">#define U300_SYSCON_AAIFCR_AASW_CTRL_MASK			(0x0003)</span>
<span class="cp">#define U300_SYSCON_AAIFCR_AASW_CTRL_FUNCTIONAL			(0x0000)</span>
<span class="cp">#define U300_SYSCON_AAIFCR_AASW_CTRL_MONITORING			(0x0001)</span>
<span class="cp">#define U300_SYSCON_AAIFCR_AASW_CTRL_ACC_TO_EXT			(0x0002)</span>
<span class="cp">#define U300_SYSCON_AAIFCR_AASW_CTRL_APP_TO_EXT			(0x0003)</span>
<span class="cm">/* Clock control for the MMC and MSPRO blocks 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_MMCR					(0x9C)</span>
<span class="cp">#define U300_SYSCON_MMCR_MASK					(0x0003)</span>
<span class="cp">#define U300_SYSCON_MMCR_MMC_FB_CLK_SEL_ENABLE			(0x0002)</span>
<span class="cp">#define U300_SYSCON_MMCR_MSPRO_FREQSEL_ENABLE			(0x0001)</span>
<span class="cm">/* Pull up/down control (R/W) */</span>
<span class="cp">#define U300_SYSCON_PUCR					(0x104)</span>
<span class="cp">#define U300_SYSCON_PUCR_EMIF_1_WAIT_N_PU_ENABLE		(0x0200)</span>
<span class="cp">#define U300_SYSCON_PUCR_EMIF_1_NFIF_READY_PU_ENABLE		(0x0100)</span>
<span class="cp">#define U300_SYSCON_PUCR_EMIF_1_16BIT_PU_ENABLE			(0x0080)</span>
<span class="cp">#define U300_SYSCON_PUCR_EMIF_1_8BIT_PU_ENABLE			(0x0040)</span>
<span class="cp">#define U300_SYSCON_PUCR_KEY_IN_PU_EN_MASK			(0x003F)</span>
<span class="cm">/* SYS_0_CLK_CONTROL first clock control 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_S0CCR					(0x120)</span>
<span class="cp">#define U300_SYSCON_S0CCR_FIELD_MASK				(0x43FF)</span>
<span class="cp">#define U300_SYSCON_S0CCR_CLOCK_REQ				(0x4000)</span>
<span class="cp">#define U300_SYSCON_S0CCR_CLOCK_REQ_MONITOR			(0x2000)</span>
<span class="cp">#define U300_SYSCON_S0CCR_CLOCK_INV				(0x0200)</span>
<span class="cp">#define U300_SYSCON_S0CCR_CLOCK_FREQ_MASK			(0x01E0)</span>
<span class="cp">#define U300_SYSCON_S0CCR_CLOCK_SELECT_MASK			(0x001E)</span>
<span class="cp">#define U300_SYSCON_S0CCR_CLOCK_ENABLE				(0x0001)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_MCLK				(0x8&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_ACC_FSM_CLK			(0xA&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_PLL60_48_CLK			(0xC&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_PLL60_60_CLK			(0xD&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_ACC_PLL208_CLK			(0xE&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_APP_PLL13_CLK			(0x0&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_APP_FSM_CLK			(0x2&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_RTC_CLK				(0x4&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S0CCR_SEL_APP_PLL208_CLK			(0x6&lt;&lt;1)</span>
<span class="cm">/* SYS_1_CLK_CONTROL second clock control 16 bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_S1CCR					(0x124)</span>
<span class="cp">#define U300_SYSCON_S1CCR_FIELD_MASK				(0x43FF)</span>
<span class="cp">#define U300_SYSCON_S1CCR_CLOCK_REQ				(0x4000)</span>
<span class="cp">#define U300_SYSCON_S1CCR_CLOCK_REQ_MONITOR			(0x2000)</span>
<span class="cp">#define U300_SYSCON_S1CCR_CLOCK_INV				(0x0200)</span>
<span class="cp">#define U300_SYSCON_S1CCR_CLOCK_FREQ_MASK			(0x01E0)</span>
<span class="cp">#define U300_SYSCON_S1CCR_CLOCK_SELECT_MASK			(0x001E)</span>
<span class="cp">#define U300_SYSCON_S1CCR_CLOCK_ENABLE				(0x0001)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_MCLK				(0x8&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_ACC_FSM_CLK			(0xA&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_PLL60_48_CLK			(0xC&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_PLL60_60_CLK			(0xD&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_ACC_PLL208_CLK			(0xE&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_ACC_PLL13_CLK			(0x0&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_APP_FSM_CLK			(0x2&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_RTC_CLK				(0x4&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S1CCR_SEL_APP_PLL208_CLK			(0x6&lt;&lt;1)</span>
<span class="cm">/* SYS_2_CLK_CONTROL third clock contol 16 bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_S2CCR					(0x128)</span>
<span class="cp">#define U300_SYSCON_S2CCR_FIELD_MASK				(0xC3FF)</span>
<span class="cp">#define U300_SYSCON_S2CCR_CLK_STEAL				(0x8000)</span>
<span class="cp">#define U300_SYSCON_S2CCR_CLOCK_REQ				(0x4000)</span>
<span class="cp">#define U300_SYSCON_S2CCR_CLOCK_REQ_MONITOR			(0x2000)</span>
<span class="cp">#define U300_SYSCON_S2CCR_CLOCK_INV				(0x0200)</span>
<span class="cp">#define U300_SYSCON_S2CCR_CLOCK_FREQ_MASK			(0x01E0)</span>
<span class="cp">#define U300_SYSCON_S2CCR_CLOCK_SELECT_MASK			(0x001E)</span>
<span class="cp">#define U300_SYSCON_S2CCR_CLOCK_ENABLE				(0x0001)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_MCLK				(0x8&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_ACC_FSM_CLK			(0xA&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_PLL60_48_CLK			(0xC&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_PLL60_60_CLK			(0xD&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_ACC_PLL208_CLK			(0xE&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_ACC_PLL13_CLK			(0x0&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_APP_FSM_CLK			(0x2&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_RTC_CLK				(0x4&lt;&lt;1)</span>
<span class="cp">#define U300_SYSCON_S2CCR_SEL_APP_PLL208_CLK			(0x6&lt;&lt;1)</span>
<span class="cm">/* SYS_MISC_CONTROL, miscellaneous 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_MCR						(0x12c)</span>
<span class="cp">#define U300_SYSCON_MCR_FIELD_MASK				(0x00FF)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_4_MASK				(0x00C0)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_4_GPIO				(0x0000)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_4_SPI				(0x0040)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_4_AAIF				(0x00C0)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_2_MASK				(0x0030)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_2_GPIO				(0x0000)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_2_EMIF_1_STATIC		(0x0010)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_2_DSP				(0x0020)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_2_AAIF				(0x0030)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_0_MASK				(0x000C)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_0_EMIF_1_SDRAM_M1		(0x0000)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_0_EMIF_1_SDRAM_M2		(0x0004)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_0_EMIF_1_SDRAM_M3		(0x0008)</span>
<span class="cp">#define U300_SYSCON_MCR_PMGEN_CR_0_EMIF_0_SDRAM			(0x000C)</span>
<span class="cp">#define U300_SYSCON_MCR_PM1G_MODE_ENABLE			(0x0002)</span>
<span class="cp">#define U300_SYSCON_MCR_PMTG5_MODE_ENABLE			(0x0001)</span>
<span class="cm">/* SC_PLL_IRQ_CONTROL 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_PICR					(0x0130)</span>
<span class="cp">#define U300_SYSCON_PICR_MASK					(0x00FF)</span>
<span class="cp">#define U300_SYSCON_PICR_FORCE_PLL208_LOCK_LOW_ENABLE		(0x0080)</span>
<span class="cp">#define U300_SYSCON_PICR_FORCE_PLL208_LOCK_HIGH_ENABLE		(0x0040)</span>
<span class="cp">#define U300_SYSCON_PICR_FORCE_PLL13_LOCK_LOW_ENABLE		(0x0020)</span>
<span class="cp">#define U300_SYSCON_PICR_FORCE_PLL13_LOCK_HIGH_ENABLE		(0x0010)</span>
<span class="cp">#define U300_SYSCON_PICR_IRQMASK_PLL13_UNLOCK_ENABLE		(0x0008)</span>
<span class="cp">#define U300_SYSCON_PICR_IRQMASK_PLL13_LOCK_ENABLE		(0x0004)</span>
<span class="cp">#define U300_SYSCON_PICR_IRQMASK_PLL208_UNLOCK_ENABLE		(0x0002)</span>
<span class="cp">#define U300_SYSCON_PICR_IRQMASK_PLL208_LOCK_ENABLE		(0x0001)</span>
<span class="cm">/* SC_PLL_IRQ_STATUS 16 bit (R/-) */</span>
<span class="cp">#define U300_SYSCON_PISR					(0x0134)</span>
<span class="cp">#define U300_SYSCON_PISR_MASK					(0x000F)</span>
<span class="cp">#define U300_SYSCON_PISR_PLL13_UNLOCK_IND			(0x0008)</span>
<span class="cp">#define U300_SYSCON_PISR_PLL13_LOCK_IND				(0x0004)</span>
<span class="cp">#define U300_SYSCON_PISR_PLL208_UNLOCK_IND			(0x0002)</span>
<span class="cp">#define U300_SYSCON_PISR_PLL208_LOCK_IND			(0x0001)</span>
<span class="cm">/* SC_PLL_IRQ_CLEAR 16 bit (-/W) */</span>
<span class="cp">#define U300_SYSCON_PICLR					(0x0138)</span>
<span class="cp">#define U300_SYSCON_PICLR_MASK					(0x000F)</span>
<span class="cp">#define U300_SYSCON_PICLR_RWMASK				(0x0000)</span>
<span class="cp">#define U300_SYSCON_PICLR_PLL13_UNLOCK_SC			(0x0008)</span>
<span class="cp">#define U300_SYSCON_PICLR_PLL13_LOCK_SC				(0x0004)</span>
<span class="cp">#define U300_SYSCON_PICLR_PLL208_UNLOCK_SC			(0x0002)</span>
<span class="cp">#define U300_SYSCON_PICLR_PLL208_LOCK_SC			(0x0001)</span>
<span class="cm">/* CAMIF_CONTROL 16 bit (-/W) */</span>
<span class="cp">#define U300_SYSCON_CICR					(0x013C)</span>
<span class="cp">#define U300_SYSCON_CICR_MASK					(0x0FFF)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_TESTMODE_MASK		(0x0F00)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_TESTMODE_PORT1		(0x0C00)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_TESTMODE_PORT0		(0x0300)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_RESCON_MASK		(0x00F0)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_RESCON_PORT1		(0x00C0)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_RESCON_PORT0		(0x0030)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_PWR_DWN_N_MASK		(0x000F)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_PWR_DWN_N_PORT1		(0x000C)</span>
<span class="cp">#define U300_SYSCON_CICR_APP_SUBLVDS_PWR_DWN_N_PORT0		(0x0003)</span>
<span class="cm">/* Clock activity observability register 0 */</span>
<span class="cp">#define U300_SYSCON_C0OAR					(0x140)</span>
<span class="cp">#define U300_SYSCON_C0OAR_MASK					(0xFFFF)</span>
<span class="cp">#define U300_SYSCON_C0OAR_VALUE					(0xFFFF)</span>
<span class="cp">#define U300_SYSCON_C0OAR_BT_H_CLK				(0x8000)</span>
<span class="cp">#define U300_SYSCON_C0OAR_ASPB_P_CLK				(0x4000)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_SEMI_H_CLK			(0x2000)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_SEMI_CLK				(0x1000)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_MMC_MSPRO_CLK			(0x0800)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_I2S1_CLK				(0x0400)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_I2S0_CLK				(0x0200)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_CPU_CLK				(0x0100)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_52_CLK				(0x0080)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_208_CLK				(0x0040)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APP_104_CLK				(0x0020)</span>
<span class="cp">#define U300_SYSCON_C0OAR_APEX_CLK				(0x0010)</span>
<span class="cp">#define U300_SYSCON_C0OAR_AHPB_M_H_CLK				(0x0008)</span>
<span class="cp">#define U300_SYSCON_C0OAR_AHB_CLK				(0x0004)</span>
<span class="cp">#define U300_SYSCON_C0OAR_AFPB_P_CLK				(0x0002)</span>
<span class="cp">#define U300_SYSCON_C0OAR_AAIF_CLK				(0x0001)</span>
<span class="cm">/* Clock activity observability register 1 */</span>
<span class="cp">#define U300_SYSCON_C1OAR					(0x144)</span>
<span class="cp">#define U300_SYSCON_C1OAR_MASK					(0x3FFE)</span>
<span class="cp">#define U300_SYSCON_C1OAR_VALUE					(0x3FFE)</span>
<span class="cp">#define U300_SYSCON_C1OAR_NFIF_F_CLK				(0x2000)</span>
<span class="cp">#define U300_SYSCON_C1OAR_MSPRO_CLK				(0x1000)</span>
<span class="cp">#define U300_SYSCON_C1OAR_MMC_P_CLK				(0x0800)</span>
<span class="cp">#define U300_SYSCON_C1OAR_MMC_CLK				(0x0400)</span>
<span class="cp">#define U300_SYSCON_C1OAR_KP_P_CLK				(0x0200)</span>
<span class="cp">#define U300_SYSCON_C1OAR_I2C1_P_CLK				(0x0100)</span>
<span class="cp">#define U300_SYSCON_C1OAR_I2C0_P_CLK				(0x0080)</span>
<span class="cp">#define U300_SYSCON_C1OAR_GPIO_CLK				(0x0040)</span>
<span class="cp">#define U300_SYSCON_C1OAR_EMIF_MPMC_CLK				(0x0020)</span>
<span class="cp">#define U300_SYSCON_C1OAR_EMIF_H_CLK				(0x0010)</span>
<span class="cp">#define U300_SYSCON_C1OAR_EVHIST_CLK				(0x0008)</span>
<span class="cp">#define U300_SYSCON_C1OAR_PPM_CLK				(0x0004)</span>
<span class="cp">#define U300_SYSCON_C1OAR_DMA_CLK				(0x0002)</span>
<span class="cm">/* Clock activity observability register 2 */</span>
<span class="cp">#define U300_SYSCON_C2OAR					(0x148)</span>
<span class="cp">#define U300_SYSCON_C2OAR_MASK					(0x0FFF)</span>
<span class="cp">#define U300_SYSCON_C2OAR_VALUE					(0x0FFF)</span>
<span class="cp">#define U300_SYSCON_C2OAR_XGAM_CDI_CLK				(0x0800)</span>
<span class="cp">#define U300_SYSCON_C2OAR_XGAM_CLK				(0x0400)</span>
<span class="cp">#define U300_SYSCON_C2OAR_VC_H_CLK				(0x0200)</span>
<span class="cp">#define U300_SYSCON_C2OAR_VC_CLK				(0x0100)</span>
<span class="cp">#define U300_SYSCON_C2OAR_UA_P_CLK				(0x0080)</span>
<span class="cp">#define U300_SYSCON_C2OAR_TMR1_CLK				(0x0040)</span>
<span class="cp">#define U300_SYSCON_C2OAR_TMR0_CLK				(0x0020)</span>
<span class="cp">#define U300_SYSCON_C2OAR_SPI_P_CLK				(0x0010)</span>
<span class="cp">#define U300_SYSCON_C2OAR_PCM_I2S1_CORE_CLK			(0x0008)</span>
<span class="cp">#define U300_SYSCON_C2OAR_PCM_I2S1_CLK				(0x0004)</span>
<span class="cp">#define U300_SYSCON_C2OAR_PCM_I2S0_CORE_CLK			(0x0002)</span>
<span class="cp">#define U300_SYSCON_C2OAR_PCM_I2S0_CLK				(0x0001)</span>

<span class="cm">/* Chip ID register 16bit (R/-) */</span>
<span class="cp">#define U300_SYSCON_CIDR					(0x400)</span>
<span class="cm">/* Video IRQ clear 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_VICR					(0x404)</span>
<span class="cp">#define U300_SYSCON_VICR_VIDEO1_IRQ_CLEAR_ENABLE		(0x0002)</span>
<span class="cp">#define U300_SYSCON_VICR_VIDEO0_IRQ_CLEAR_ENABLE		(0x0001)</span>
<span class="cm">/* SMCR */</span>
<span class="cp">#define U300_SYSCON_SMCR					(0x4d0)</span>
<span class="cp">#define U300_SYSCON_SMCR_FIELD_MASK				(0x000e)</span>
<span class="cp">#define U300_SYSCON_SMCR_SEMI_SREFACK_IND			(0x0008)</span>
<span class="cp">#define U300_SYSCON_SMCR_SEMI_SREFREQ_ENABLE			(0x0004)</span>
<span class="cp">#define U300_SYSCON_SMCR_SEMI_EXT_BOOT_MODE_ENABLE		(0x0002)</span>
<span class="cm">/* CPU_SW_DBGEN Software Debug Enable 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_CSDR					(0x4f0)</span>
<span class="cp">#define U300_SYSCON_CSDR_SW_DEBUG_ENABLE			(0x0001)</span>
<span class="cm">/* PRINT_CONTROL Print Control 16bit (R/-) */</span>
<span class="cp">#define U300_SYSCON_PCR						(0x4f8)</span>
<span class="cp">#define U300_SYSCON_PCR_SERV_IND				(0x0001)</span>
<span class="cm">/* BOOT_CONTROL 16bit (R/-) */</span>
<span class="cp">#define U300_SYSCON_BCR						(0x4fc)</span>
<span class="cp">#define U300_SYSCON_BCR_ACC_CPU_SUBSYS_VINITHI_IND		(0x0400)</span>
<span class="cp">#define U300_SYSCON_BCR_APP_CPU_SUBSYS_VINITHI_IND		(0x0200)</span>
<span class="cp">#define U300_SYSCON_BCR_EXTRA_BOOT_OPTION_MASK			(0x01FC)</span>
<span class="cp">#define U300_SYSCON_BCR_APP_BOOT_SERV_MASK			(0x0003)</span>


<span class="cm">/* CPU clock defines */</span>
<span class="cm">/**</span>
<span class="cm"> * CPU high frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_CPU_CLOCK_HIGH    208</span>
<span class="cm">/**</span>
<span class="cm"> * CPU medium frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_CPU_CLOCK_MEDIUM   52</span>
<span class="cm">/**</span>
<span class="cm"> * CPU low frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_CPU_CLOCK_LOW      13</span>

<span class="cm">/* EMIF clock defines */</span>
<span class="cm">/**</span>
<span class="cm"> * EMIF high frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_EMIF_CLOCK_HIGH   104</span>
<span class="cm">/**</span>
<span class="cm"> * EMIF medium frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_EMIF_CLOCK_MEDIUM  52</span>
<span class="cm">/**</span>
<span class="cm"> * EMIF low frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_EMIF_CLOCK_LOW     13</span>

<span class="cm">/* AHB clock defines */</span>
<span class="cm">/**</span>
<span class="cm"> * AHB high frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_AHB_CLOCK_HIGH     52</span>
<span class="cm">/**</span>
<span class="cm"> * AHB medium frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_AHB_CLOCK_MEDIUM   26</span>
<span class="cm">/**</span>
<span class="cm"> * AHB low frequency in MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCON_AHB_CLOCK_LOW       7  </span><span class="cm">/* i.e 13/2=6.5MHz */</span><span class="cp"></span>

<span class="k">enum</span> <span class="n">syscon_busmaster</span> <span class="p">{</span>
  <span class="n">SYSCON_BM_DMAC</span><span class="p">,</span>
  <span class="n">SYSCON_BM_XGAM</span><span class="p">,</span>
  <span class="n">SYSCON_BM_VIDEO_ENC</span>
<span class="p">};</span>

<span class="cm">/* Selectr a resistor or a set of resistors */</span>
<span class="k">enum</span> <span class="n">syscon_pull_up_down</span> <span class="p">{</span>
  <span class="n">SYSCON_PU_KEY_IN_EN</span><span class="p">,</span>
  <span class="n">SYSCON_PU_EMIF_1_8_BIT_EN</span><span class="p">,</span>
  <span class="n">SYSCON_PU_EMIF_1_16_BIT_EN</span><span class="p">,</span>
  <span class="n">SYSCON_PU_EMIF_1_NFIF_READY_EN</span><span class="p">,</span>
  <span class="n">SYSCON_PU_EMIF_1_NFIF_WAIT_N_EN</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Note that this array must match the order of the array &quot;clk_reg&quot;</span>
<span class="cm"> * in syscon.c</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">syscon_clk</span> <span class="p">{</span>
  <span class="n">SYSCON_CLKCONTROL_SLOW_BRIDGE</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_UART</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_BTR</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_EH</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_GPIO</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_KEYPAD</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_APP_TIMER</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_ACC_TIMER</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_FAST_BRIDGE</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_I2C0</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_I2C1</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_I2S0</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_I2S1</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_MMC</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_SPI</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_I2S0_CORE</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_I2S1_CORE</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_UART1</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_AAIF</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_AHB</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_APEX</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_CPU</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_DMA</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_EMIF</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_NAND_IF</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_VIDEO_ENC</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_XGAM</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_SEMI</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_AHB_SUBSYS</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCONTROL_MSPRO</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">syscon_sysclk_mode</span> <span class="p">{</span>
  <span class="n">SYSCON_SYSCLK_DISABLED</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_M_CLK</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_ACC_FSM</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_PLL60_48</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_PLL60_60</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_ACC_PLL208</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_APP_PLL13</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_APP_FSM</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_RTC</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLK_APP_PLL208</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">syscon_sysclk_req</span> <span class="p">{</span>
  <span class="n">SYSCON_SYSCLKREQ_DISABLED</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLKREQ_ACTIVE_LOW</span><span class="p">,</span>
  <span class="n">SYSCON_SYSCLKREQ_MONITOR</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">syscon_clk_mode</span> <span class="p">{</span>
  <span class="n">SYSCON_CLKMODE_OFF</span><span class="p">,</span>
  <span class="n">SYSCON_CLKMODE_DEFAULT</span><span class="p">,</span>
  <span class="n">SYSCON_CLKMODE_LOW</span><span class="p">,</span>
  <span class="n">SYSCON_CLKMODE_MEDIUM</span><span class="p">,</span>
  <span class="n">SYSCON_CLKMODE_HIGH</span><span class="p">,</span>
  <span class="n">SYSCON_CLKMODE_PERMANENT</span><span class="p">,</span>
  <span class="n">SYSCON_CLKMODE_ON</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">syscon_call_mode</span> <span class="p">{</span>
  <span class="n">SYSCON_CLKCALL_NOWAIT</span><span class="p">,</span>
  <span class="n">SYSCON_CLKCALL_WAIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">syscon_dc_on</span><span class="p">(</span><span class="n">bool</span> <span class="n">keep_power_on</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">syscon_set_busmaster_active_state</span><span class="p">(</span><span class="k">enum</span> <span class="n">syscon_busmaster</span> <span class="n">busmaster</span><span class="p">,</span>
				      <span class="n">bool</span> <span class="n">active</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">syscon_get_busmaster_active_state</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">syscon_set_sleep_mask</span><span class="p">(</span><span class="k">enum</span> <span class="n">syscon_clk</span><span class="p">,</span>
			  <span class="n">bool</span> <span class="n">sleep_ctrl</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">syscon_config_sysclk</span><span class="p">(</span><span class="n">u32</span> <span class="n">sysclk</span><span class="p">,</span>
			 <span class="k">enum</span> <span class="n">syscon_sysclk_mode</span> <span class="n">sysclkmode</span><span class="p">,</span>
			 <span class="n">bool</span> <span class="n">inverse</span><span class="p">,</span>
			 <span class="n">u32</span> <span class="n">divisor</span><span class="p">,</span>
			 <span class="k">enum</span> <span class="n">syscon_sysclk_req</span> <span class="n">sysclkreq</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">syscon_can_turn_off_semi_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* This function is restricted to core.c */</span>
<span class="kt">int</span> <span class="n">syscon_request_normal_power</span><span class="p">(</span><span class="n">bool</span> <span class="n">req</span><span class="p">);</span>

<span class="cm">/* This function is restricted to be used by platform_speed.c */</span>
<span class="kt">int</span> <span class="n">syscon_speed_request</span><span class="p">(</span><span class="k">enum</span> <span class="n">syscon_call_mode</span> <span class="n">wait_mode</span><span class="p">,</span>
			 <span class="k">enum</span> <span class="n">syscon_clk_mode</span> <span class="n">req_clk_mode</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* __MACH_SYSCON_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
