#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017cb55dd500 .scope module, "read_reg_tb" "read_reg_tb" 2 24;
 .timescale 0 0;
v0000017cb55d6560_0 .net "busa", 3 0, v0000017cb55d64c0_0;  1 drivers
v0000017cb55d6600_0 .net "busb", 3 0, v0000017cb55dbdd0_0;  1 drivers
v0000017cb55d66a0_0 .var "clk", 0 0;
v0000017cb55d6740_0 .var "ra", 3 0;
v0000017cb55d67e0_0 .var "rb", 3 0;
v0000017cb566cf60_0 .var "rst", 0 0;
S_0000017cb55dd690 .scope module, "t1" "read_reg" 2 28, 2 1 0, S_0000017cb55dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "ra";
    .port_info 3 /INPUT 4 "rb";
    .port_info 4 /OUTPUT 4 "busa";
    .port_info 5 /OUTPUT 4 "busb";
v0000017cb55d64c0_0 .var "busa", 3 0;
v0000017cb55dbdd0_0 .var "busb", 3 0;
v0000017cb55dbe70_0 .net "clk", 0 0, v0000017cb55d66a0_0;  1 drivers
v0000017cb566cc40_0 .var/i "i", 31 0;
v0000017cb566cce0_0 .net "ra", 3 0, v0000017cb55d6740_0;  1 drivers
v0000017cb566cd80_0 .net "rb", 3 0, v0000017cb55d67e0_0;  1 drivers
v0000017cb566ce20 .array "register_file", 0 15, 3 0;
v0000017cb566cec0_0 .net "rst", 0 0, v0000017cb566cf60_0;  1 drivers
E_0000017cb5628ec0 .event negedge, v0000017cb55dbe70_0;
E_0000017cb5628bc0 .event posedge, v0000017cb55dbe70_0;
    .scope S_0000017cb55dd690;
T_0 ;
    %wait E_0000017cb5628bc0;
    %load/vec4 v0000017cb566cec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017cb566cc40_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000017cb566cc40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0000017cb566cc40_0;
    %store/vec4a v0000017cb566ce20, 4, 0;
    %load/vec4 v0000017cb566cc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017cb566cc40_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017cb55dd690;
T_1 ;
    %wait E_0000017cb5628ec0;
    %load/vec4 v0000017cb566cce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000017cb566ce20, 4;
    %store/vec4 v0000017cb55d64c0_0, 0, 4;
    %load/vec4 v0000017cb566cd80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000017cb566ce20, 4;
    %store/vec4 v0000017cb55dbdd0_0, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017cb55dd500;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000017cb55d66a0_0;
    %inv;
    %store/vec4 v0000017cb55d66a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017cb55dd500;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cb55d66a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cb566cf60_0, 0, 1;
    %vpi_call 2 33 "$monitor", "Time=%f, clk=%b, rst =%b, ra=%4b, rb=%4b busa=%4b, busb=%4b", $time, v0000017cb55d66a0_0, v0000017cb566cf60_0, v0000017cb55d6740_0, v0000017cb55d67e0_0, v0000017cb55d6560_0, v0000017cb55d6600_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cb566cf60_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000017cb55d6740_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000017cb55d67e0_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "read_reg.v";
