Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 13 10:07:46 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     99          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               44          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1044)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (366)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (1044)
---------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: N3/eaten_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (366)
--------------------------------------------------
 There are 366 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.520        0.000                      0                   14        0.214        0.000                      0                   14        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.520        0.000                      0                   14        0.214        0.000                      0                   14        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.606ns (28.327%)  route 1.533ns (71.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.552     5.073    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  N1/lfsr_out_reg[3]/Q
                         net (fo=17, routed)          1.009     6.539    N1/Q[3]
    SLICE_X47Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.689 r  N1/lfsr_out[0]_i_1/O
                         net (fo=1, routed)           0.524     7.213    N1/p_0_out[0]
    SLICE_X47Y28         FDPE                                         r  N1/lfsr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.436    14.777    N1/CLK_IBUF_BUFG
    SLICE_X47Y28         FDPE                                         r  N1/lfsr_out_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y28         FDPE (Setup_fdpe_C_D)       -0.269    14.733    N1/lfsr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.456ns (27.386%)  route 1.209ns (72.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[6]/Q
                         net (fo=14, routed)          1.209     6.739    N1/Q[6]
    SLICE_X45Y29         FDPE                                         r  N1/lfsr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.437    14.778    N1/CLK_IBUF_BUFG
    SLICE_X45Y29         FDPE                                         r  N1/lfsr_out_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y29         FDPE (Setup_fdpe_C_D)       -0.105    14.898    N1/lfsr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.746ns (41.551%)  route 1.049ns (58.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.549     5.070    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           1.049     6.539    A0/p_1_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.327     6.866 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.866    A0/cnt[1]_i_1_n_1
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.433    14.774    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.075    15.110    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 S0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.746ns (41.551%)  route 1.049ns (58.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  S0/cnt_reg[1]/Q
                         net (fo=2, routed)           1.049     6.555    S0/cnt_reg_n_1_[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.327     6.882 r  S0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.882    S0/cnt[1]_i_1__0_n_1
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.261ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.456ns (28.113%)  route 1.166ns (71.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.166     6.696    N1/Q[4]
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.435    14.776    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[5]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y28         FDPE (Setup_fdpe_C_D)       -0.058    14.957    N1/lfsr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  8.261    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.456ns (28.379%)  route 1.151ns (71.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.552     5.073    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.151     6.680    N1/Q[2]
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.435    14.776    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/C
                         clock pessimism              0.297    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X43Y28         FDPE (Setup_fdpe_C_D)       -0.061    14.977    N1/lfsr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.718ns (44.984%)  route 0.878ns (55.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.549     5.070    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.878     6.367    A0/p_1_in
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.299     6.666 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.666    A0/PIXEL_CLK_i_1_n_1
    SLICE_X40Y27         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.433    14.774    A0/CLK_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)        0.029    15.042    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 S0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.718ns (44.984%)  route 0.878ns (55.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  S0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.878     6.383    S0/cnt_reg_n_1_[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.299     6.682 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.682    S0/SNAKE_CLK_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.058    S0/SNAKE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.549     5.070    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.332    A0/cnt_reg_n_1_[0]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.456 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.456    A0/cnt[0]_i_1_n_1
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.433    14.774    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.029    15.064    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 S0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  S0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.348    S0/cnt_reg_n_1_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.472 r  S0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.472    S0/cnt[0]_i_1__0_n_1
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.029    15.080    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  8.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.729%)  route 0.154ns (52.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[5]/Q
                         net (fo=13, routed)          0.154     1.732    N1/Q[5]
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[6]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X43Y29         FDPE (Hold_fdpe_C_D)         0.066     1.517    N1/lfsr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.911%)  route 0.212ns (60.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[3]/Q
                         net (fo=17, routed)          0.212     1.789    N1/Q[3]
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X43Y29         FDPE (Hold_fdpe_C_D)         0.070     1.521    N1/lfsr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.763%)  route 0.232ns (62.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.554     1.437    N1/CLK_IBUF_BUFG
    SLICE_X47Y28         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  N1/lfsr_out_reg[0]/Q
                         net (fo=13, routed)          0.232     1.811    N1/Q[0]
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X43Y28         FDPE (Hold_fdpe_C_D)         0.070     1.540    N1/lfsr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 S0/SNAKE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.563     1.446    S0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  S0/SNAKE_CLK_reg/Q
                         net (fo=2, routed)           0.185     1.772    S0/snake_clk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.817    S0/SNAKE_CLK_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    S0/SNAKE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.779%)  route 0.213ns (60.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[1]/Q
                         net (fo=13, routed)          0.213     1.791    N1/Q[1]
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[2]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X43Y28         FDPE (Hold_fdpe_C_D)         0.066     1.502    N1/lfsr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.115%)  route 0.236ns (55.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    A0/CLK_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  A0/PIXEL_CLK_reg/Q
                         net (fo=29, routed)          0.236     1.813    A0/pixel_clk
    SLICE_X40Y27         LUT3 (Prop_lut3_I2_O)        0.045     1.858 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.858    A0/PIXEL_CLK_i_1_n_1
    SLICE_X40Y27         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.820     1.947    A0/CLK_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.091     1.527    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 S0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.563     1.446    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  S0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    S0/cnt_reg_n_1_[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.906 r  S0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.906    S0/cnt[1]_i_1__0_n_1
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.852    A0/cnt_reg_n_1_[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.044     1.896 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    A0/cnt[1]_i_1_n_1
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.820     1.947    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X41Y27         FDCE (Hold_fdce_C_D)         0.107     1.543    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 S0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.563     1.446    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  S0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    S0/cnt_reg_n_1_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  S0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    S0/cnt[0]_i_1__0_n_1
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.852    A0/cnt_reg_n_1_[0]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    A0/cnt[0]_i_1_n_1
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.820     1.947    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X41Y27         FDCE (Hold_fdce_C_D)         0.091     1.527    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   A0/cnt_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   N1/lfsr_out_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   N1/lfsr_out_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   N1/lfsr_out_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   N1/lfsr_out_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y29   N1/lfsr_out_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   N1/lfsr_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   N1/lfsr_out_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   N1/lfsr_out_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y28   N1/lfsr_out_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y28   N1/lfsr_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   N1/lfsr_out_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   N1/lfsr_out_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y28   N1/lfsr_out_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y28   N1/lfsr_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           365 Endpoints
Min Delay           365 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/ySnake_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.766ns  (logic 6.348ns (46.117%)  route 7.417ns (53.883%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  S1/ySnake_reg[3]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  S1/ySnake_reg[3]/Q
                         net (fo=13, routed)          1.289     1.745    S1/ySnake_reg[31]_0[2]
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.869 r  S1/geqOp_carry_i_17/O
                         net (fo=1, routed)           0.000     1.869    S1/geqOp_carry_i_17_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.419 r  S1/geqOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.419    S1/geqOp_carry_i_10_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.533 r  S1/geqOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.533    S1/geqOp_carry_i_9_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.867 f  S1/geqOp_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.846     3.713    S1/geqOp_carry__0_i_1_n_7
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303     4.016 r  S1/geqOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.016    S1/geqOp_carry__0_i_3_n_1
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.508 f  S1/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.006     5.514    A1/BLUE[0]_0[0]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.332     5.846 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.574     6.421    A1/RED_OBUF[3]_inst_i_2_n_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.702    10.246    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.766 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.766    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.629ns  (logic 6.353ns (46.612%)  route 7.276ns (53.388%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  S1/ySnake_reg[3]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  S1/ySnake_reg[3]/Q
                         net (fo=13, routed)          1.289     1.745    S1/ySnake_reg[31]_0[2]
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.869 r  S1/geqOp_carry_i_17/O
                         net (fo=1, routed)           0.000     1.869    S1/geqOp_carry_i_17_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.419 r  S1/geqOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.419    S1/geqOp_carry_i_10_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.533 r  S1/geqOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.533    S1/geqOp_carry_i_9_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.867 f  S1/geqOp_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.846     3.713    S1/geqOp_carry__0_i_1_n_7
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303     4.016 r  S1/geqOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.016    S1/geqOp_carry__0_i_3_n_1
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.508 f  S1/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.006     5.514    A1/BLUE[0]_0[0]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.332     5.846 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.574     6.421    A1/RED_OBUF[3]_inst_i_2_n_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.561    10.105    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.629 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.629    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.195ns  (logic 6.353ns (48.146%)  route 6.842ns (51.854%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  S1/ySnake_reg[3]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  S1/ySnake_reg[3]/Q
                         net (fo=13, routed)          1.289     1.745    S1/ySnake_reg[31]_0[2]
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.869 r  S1/geqOp_carry_i_17/O
                         net (fo=1, routed)           0.000     1.869    S1/geqOp_carry_i_17_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.419 r  S1/geqOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.419    S1/geqOp_carry_i_10_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.533 r  S1/geqOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.533    S1/geqOp_carry_i_9_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.867 f  S1/geqOp_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.846     3.713    S1/geqOp_carry__0_i_1_n_7
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303     4.016 r  S1/geqOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.016    S1/geqOp_carry__0_i_3_n_1
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.508 f  S1/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.006     5.514    A1/BLUE[0]_0[0]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.332     5.846 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.574     6.421    A1/RED_OBUF[3]_inst_i_2_n_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.127     9.671    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.195 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.195    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.042ns  (logic 5.442ns (41.725%)  route 7.600ns (58.275%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          3.708     5.149    A1/RST_IBUF
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.273 f  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.658     5.931    A1/RED_OBUF[3]_inst_i_3_n_1
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.150     6.081 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.235     9.316    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.727    13.042 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.042    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.965ns  (logic 6.331ns (48.834%)  route 6.634ns (51.166%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  S1/ySnake_reg[3]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  S1/ySnake_reg[3]/Q
                         net (fo=13, routed)          1.289     1.745    S1/ySnake_reg[31]_0[2]
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.869 r  S1/geqOp_carry_i_17/O
                         net (fo=1, routed)           0.000     1.869    S1/geqOp_carry_i_17_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.419 r  S1/geqOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.419    S1/geqOp_carry_i_10_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.533 r  S1/geqOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.533    S1/geqOp_carry_i_9_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.867 f  S1/geqOp_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.846     3.713    S1/geqOp_carry__0_i_1_n_7
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303     4.016 r  S1/geqOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.016    S1/geqOp_carry__0_i_3_n_1
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.508 f  S1/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.006     5.514    A1/BLUE[0]_0[0]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.332     5.846 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.574     6.421    A1/RED_OBUF[3]_inst_i_2_n_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.918     9.463    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.965 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.965    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.880ns  (logic 5.421ns (42.086%)  route 7.459ns (57.914%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          3.708     5.149    A1/RST_IBUF
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.273 f  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.658     5.931    A1/RED_OBUF[3]_inst_i_3_n_1
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.150     6.081 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.094     9.175    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705    12.880 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.880    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.745ns  (logic 5.436ns (42.654%)  route 7.308ns (57.346%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          3.708     5.149    A1/RST_IBUF
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.273 f  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.658     5.931    A1/RED_OBUF[3]_inst_i_3_n_1
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.150     6.081 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.943     9.024    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721    12.745 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.745    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.570ns  (logic 5.413ns (43.059%)  route 7.158ns (56.941%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          3.708     5.149    A1/RST_IBUF
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.273 f  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.658     5.931    A1/RED_OBUF[3]_inst_i_3_n_1
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.150     6.081 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.792     8.873    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    12.570 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.570    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.798ns  (logic 5.877ns (49.814%)  route 5.921ns (50.185%))
  Logic Levels:           23  (CARRY4=17 FDPE=1 LUT2=2 LUT3=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[0]/C
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  N2/lfsr_out_reg[0]/Q
                         net (fo=9, routed)           0.814     1.332    N2/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I1_O)        0.124     1.456 r  N2/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     1.456    N3/i__carry_i_22_0[0]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.006 r  N3/rand_int3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.006    N3/rand_int3_inferred__0/i__carry_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.340 r  N3/rand_int3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.805     3.145    N3/rand_int3_inferred__0/i__carry__0_n_7
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.303     3.448 r  N3/i___54_carry__0_i_4/O
                         net (fo=2, routed)           0.672     4.120    N3/i___54_carry__0_i_4_n_1
    SLICE_X38Y29         LUT4 (Prop_lut4_I3_O)        0.124     4.244 r  N3/i___54_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.244    N3/i___54_carry__0_i_8_n_1
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.757 r  N3/rand_int3_inferred__0/i___54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.757    N3/rand_int3_inferred__0/i___54_carry__0_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  N3/rand_int3_inferred__0/i___54_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.874    N3/rand_int3_inferred__0/i___54_carry__1_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  N3/rand_int3_inferred__0/i___54_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.991    N3/rand_int3_inferred__0/i___54_carry__2_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  N3/rand_int3_inferred__0/i___54_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.108    N3/rand_int3_inferred__0/i___54_carry__3_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  N3/rand_int3_inferred__0/i___54_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.225    N3/rand_int3_inferred__0/i___54_carry__4_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.342 r  N3/rand_int3_inferred__0/i___54_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.342    N3/rand_int3_inferred__0/i___54_carry__5_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.561 r  N3/rand_int3_inferred__0/i___54_carry__6/O[0]
                         net (fo=55, routed)          2.086     7.647    N3/rand_int3_inferred__0/i___54_carry__6_n_8
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.295     7.942 r  N3/i__carry_i_7/O
                         net (fo=1, routed)           0.532     8.474    N3/i__carry_i_7_n_1
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.054 r  N3/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     9.054    N3/i__carry_i_5__3_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  N3/i__carry__0_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     9.168    N3/i__carry__0_i_5__4_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  N3/i__carry__1_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     9.282    N3/i__carry__1_i_5__3_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  N3/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.396    N3/i__carry__2_i_5__0_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  N3/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.510    N3/i__carry__3_i_5_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  N3/i__carry__4_i_5/CO[2]
                         net (fo=9, routed)           1.012    10.750    N3/i__carry__4_i_5_n_2
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.313    11.063 r  N3/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    11.063    N3/i__carry__5_i_1_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.464 r  N3/rand_int_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.464    N3/rand_int_inferred__0/i__carry__5_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.798 r  N3/rand_int_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.798    N3/rand_int_inferred__0/i__carry__6_n_7
    SLICE_X33Y36         LDCE                                         r  N3/yFood_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.777ns  (logic 5.856ns (49.725%)  route 5.921ns (50.275%))
  Logic Levels:           23  (CARRY4=17 FDPE=1 LUT2=2 LUT3=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[0]/C
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  N2/lfsr_out_reg[0]/Q
                         net (fo=9, routed)           0.814     1.332    N2/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I1_O)        0.124     1.456 r  N2/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     1.456    N3/i__carry_i_22_0[0]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.006 r  N3/rand_int3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.006    N3/rand_int3_inferred__0/i__carry_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.340 r  N3/rand_int3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.805     3.145    N3/rand_int3_inferred__0/i__carry__0_n_7
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.303     3.448 r  N3/i___54_carry__0_i_4/O
                         net (fo=2, routed)           0.672     4.120    N3/i___54_carry__0_i_4_n_1
    SLICE_X38Y29         LUT4 (Prop_lut4_I3_O)        0.124     4.244 r  N3/i___54_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.244    N3/i___54_carry__0_i_8_n_1
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.757 r  N3/rand_int3_inferred__0/i___54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.757    N3/rand_int3_inferred__0/i___54_carry__0_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  N3/rand_int3_inferred__0/i___54_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.874    N3/rand_int3_inferred__0/i___54_carry__1_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  N3/rand_int3_inferred__0/i___54_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.991    N3/rand_int3_inferred__0/i___54_carry__2_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  N3/rand_int3_inferred__0/i___54_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.108    N3/rand_int3_inferred__0/i___54_carry__3_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  N3/rand_int3_inferred__0/i___54_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.225    N3/rand_int3_inferred__0/i___54_carry__4_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.342 r  N3/rand_int3_inferred__0/i___54_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.342    N3/rand_int3_inferred__0/i___54_carry__5_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.561 r  N3/rand_int3_inferred__0/i___54_carry__6/O[0]
                         net (fo=55, routed)          2.086     7.647    N3/rand_int3_inferred__0/i___54_carry__6_n_8
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.295     7.942 r  N3/i__carry_i_7/O
                         net (fo=1, routed)           0.532     8.474    N3/i__carry_i_7_n_1
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.054 r  N3/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     9.054    N3/i__carry_i_5__3_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  N3/i__carry__0_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     9.168    N3/i__carry__0_i_5__4_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  N3/i__carry__1_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     9.282    N3/i__carry__1_i_5__3_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  N3/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.396    N3/i__carry__2_i_5__0_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  N3/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.510    N3/i__carry__3_i_5_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  N3/i__carry__4_i_5/CO[2]
                         net (fo=9, routed)           1.012    10.750    N3/i__carry__4_i_5_n_2
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.313    11.063 r  N3/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    11.063    N3/i__carry__5_i_1_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.464 r  N3/rand_int_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.464    N3/rand_int_inferred__0/i__carry__5_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.777 r  N3/rand_int_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    11.777    N3/rand_int_inferred__0/i__carry__6_n_5
    SLICE_X33Y36         LDCE                                         r  N3/yFood_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/yDirSnake_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/yDirSnake_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.688%)  route 0.106ns (36.312%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE                         0.000     0.000 r  S1/yDirSnake_reg[0]/C
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  S1/yDirSnake_reg[0]/Q
                         net (fo=3, routed)           0.106     0.247    S1/ySnake1[1]
    SLICE_X37Y33         LUT5 (Prop_lut5_I2_O)        0.045     0.292 r  S1/yDirSnake[1]_i_1/O
                         net (fo=1, routed)           0.000     0.292    S1/yDirSnake[1]_i_1_n_1
    SLICE_X37Y33         FDCE                                         r  S1/yDirSnake_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE                         0.000     0.000 r  A1/countY_reg[7]/C
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  A1/countY_reg[7]/Q
                         net (fo=12, routed)          0.085     0.213    A1/countY_reg[9]_0[7]
    SLICE_X43Y32         LUT6 (Prop_lut6_I2_O)        0.099     0.312 r  A1/countY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.312    A1/p_0_in[8]
    SLICE_X43Y32         FDCE                                         r  A1/countY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/prev_PBD_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xDirSnake_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE                         0.000     0.000 r  S1/prev_PBD_reg/C
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  S1/prev_PBD_reg/Q
                         net (fo=3, routed)           0.104     0.268    S1/prev_PBD
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  S1/xDirSnake[1]_i_2/O
                         net (fo=1, routed)           0.000     0.313    S1/xDirSnake[1]_i_2_n_1
    SLICE_X39Y33         FDCE                                         r  S1/xDirSnake_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/prev_PBD_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/yDirSnake_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE                         0.000     0.000 r  S1/prev_PBD_reg/C
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  S1/prev_PBD_reg/Q
                         net (fo=3, routed)           0.105     0.269    S1/prev_PBD
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  S1/yDirSnake[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    S1/yDirSnake[0]_i_1_n_1
    SLICE_X39Y33         FDCE                                         r  S1/yDirSnake_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.227ns (72.091%)  route 0.088ns (27.909%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE                         0.000     0.000 r  A1/countX_reg[6]/C
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  A1/countX_reg[6]/Q
                         net (fo=14, routed)          0.088     0.216    A1/Q[6]
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.099     0.315 r  A1/countX[7]_i_1/O
                         net (fo=1, routed)           0.000     0.315    A1/countX[7]_i_1_n_1
    SLICE_X45Y37         FDCE                                         r  A1/countX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.818%)  route 0.204ns (59.182%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[5]/C
    SLICE_X37Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  N2/lfsr_out_reg[5]/Q
                         net (fo=9, routed)           0.204     0.345    N2/Q[5]
    SLICE_X37Y29         FDPE                                         r  N2/lfsr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/snake_life_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/snake_life_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE                         0.000     0.000 r  S1/snake_life_reg/C
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  S1/snake_life_reg/Q
                         net (fo=2, routed)           0.167     0.308    S1/snake_life_reg_n_1
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  S1/snake_life_i_1/O
                         net (fo=1, routed)           0.000     0.353    S1/snake_life_i_1_n_1
    SLICE_X37Y41         FDCE                                         r  S1/snake_life_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE                         0.000     0.000 r  S1/xSnake_reg[20]/C
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  S1/xSnake_reg[20]/Q
                         net (fo=9, routed)           0.090     0.231    S1/Q[19]
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.355 r  S1/xSnake0_carry__4/O[1]
                         net (fo=1, routed)           0.000     0.355    S1/p_1_in[21]
    SLICE_X39Y40         FDCE                                         r  S1/xSnake_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE                         0.000     0.000 r  S1/xSnake_reg[12]/C
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  S1/xSnake_reg[12]/Q
                         net (fo=9, routed)           0.091     0.232    S1/Q[11]
    SLICE_X39Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  S1/xSnake0_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.356    S1/p_1_in[13]
    SLICE_X39Y38         FDCE                                         r  S1/xSnake_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDPE                         0.000     0.000 r  S1/xSnake_reg[8]/C
    SLICE_X39Y37         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[8]/Q
                         net (fo=12, routed)          0.091     0.232    S1/Q[7]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  S1/xSnake0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.356    S1/p_1_in[9]
    SLICE_X39Y37         FDCE                                         r  S1/xSnake_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 3.594ns (45.816%)  route 4.250ns (54.184%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.467     6.998    N3/rand_int3__45_carry_i_2_0[4]
    SLICE_X45Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.383 r  N3/rand_int3__21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.383    N3/rand_int3__21_carry_n_1
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  N3/rand_int3__21_carry__0/O[1]
                         net (fo=4, routed)           0.994     8.710    N1/rand_int3__45_carry__1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331     9.041 r  N1/rand_int3__45_carry__0_i_11/O
                         net (fo=1, routed)           0.808     9.850    N3/rand_int3__45_carry__0_1
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.326    10.176 r  N3/rand_int3__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.176    N3/rand_int3__45_carry__0_i_7_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.816 f  N3/rand_int3__45_carry__0/O[3]
                         net (fo=2, routed)           0.981    11.797    N3/rand_int3__45_carry__0_n_5
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.306    12.103 r  N3/rand_int_carry_i_1/O
                         net (fo=1, routed)           0.000    12.103    N3/rand_int_carry_i_1_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.479 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.479    N3/rand_int_carry_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.596 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.596    N3/rand_int_carry__0_n_1
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.919 r  N3/rand_int_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.919    N3/rand_int[9]
    SLICE_X46Y31         LDCE                                         r  N3/xFood_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 3.500ns (45.159%)  route 4.250ns (54.841%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.467     6.998    N3/rand_int3__45_carry_i_2_0[4]
    SLICE_X45Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.383 r  N3/rand_int3__21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.383    N3/rand_int3__21_carry_n_1
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  N3/rand_int3__21_carry__0/O[1]
                         net (fo=4, routed)           0.994     8.710    N1/rand_int3__45_carry__1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331     9.041 r  N1/rand_int3__45_carry__0_i_11/O
                         net (fo=1, routed)           0.808     9.850    N3/rand_int3__45_carry__0_1
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.326    10.176 r  N3/rand_int3__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.176    N3/rand_int3__45_carry__0_i_7_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.816 f  N3/rand_int3__45_carry__0/O[3]
                         net (fo=2, routed)           0.981    11.797    N3/rand_int3__45_carry__0_n_5
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.306    12.103 r  N3/rand_int_carry_i_1/O
                         net (fo=1, routed)           0.000    12.103    N3/rand_int_carry_i_1_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.479 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.479    N3/rand_int_carry_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.596 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.596    N3/rand_int_carry__0_n_1
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.825 r  N3/rand_int_carry__1/CO[2]
                         net (fo=1, routed)           0.000    12.825    N3/rand_int[10]
    SLICE_X46Y31         LDCE                                         r  N3/xFood_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.740ns  (logic 3.490ns (45.088%)  route 4.250ns (54.912%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.467     6.998    N3/rand_int3__45_carry_i_2_0[4]
    SLICE_X45Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.383 r  N3/rand_int3__21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.383    N3/rand_int3__21_carry_n_1
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  N3/rand_int3__21_carry__0/O[1]
                         net (fo=4, routed)           0.994     8.710    N1/rand_int3__45_carry__1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331     9.041 r  N1/rand_int3__45_carry__0_i_11/O
                         net (fo=1, routed)           0.808     9.850    N3/rand_int3__45_carry__0_1
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.326    10.176 r  N3/rand_int3__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.176    N3/rand_int3__45_carry__0_i_7_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.816 f  N3/rand_int3__45_carry__0/O[3]
                         net (fo=2, routed)           0.981    11.797    N3/rand_int3__45_carry__0_n_5
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.306    12.103 r  N3/rand_int_carry_i_1/O
                         net (fo=1, routed)           0.000    12.103    N3/rand_int_carry_i_1_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.479 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.479    N3/rand_int_carry_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.596 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.596    N3/rand_int_carry__0_n_1
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.815 r  N3/rand_int_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.815    N3/rand_int[8]
    SLICE_X46Y31         LDPE                                         r  N3/xFood_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.727ns  (logic 3.477ns (44.996%)  route 4.250ns (55.004%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.467     6.998    N3/rand_int3__45_carry_i_2_0[4]
    SLICE_X45Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.383 r  N3/rand_int3__21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.383    N3/rand_int3__21_carry_n_1
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  N3/rand_int3__21_carry__0/O[1]
                         net (fo=4, routed)           0.994     8.710    N1/rand_int3__45_carry__1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331     9.041 r  N1/rand_int3__45_carry__0_i_11/O
                         net (fo=1, routed)           0.808     9.850    N3/rand_int3__45_carry__0_1
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.326    10.176 r  N3/rand_int3__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.176    N3/rand_int3__45_carry__0_i_7_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.816 f  N3/rand_int3__45_carry__0/O[3]
                         net (fo=2, routed)           0.981    11.797    N3/rand_int3__45_carry__0_n_5
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.306    12.103 r  N3/rand_int_carry_i_1/O
                         net (fo=1, routed)           0.000    12.103    N3/rand_int_carry_i_1_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.479 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.479    N3/rand_int_carry_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.802 r  N3/rand_int_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.802    N3/rand_int[5]
    SLICE_X46Y30         LDPE                                         r  N3/xFood_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.719ns  (logic 3.469ns (44.939%)  route 4.250ns (55.061%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.467     6.998    N3/rand_int3__45_carry_i_2_0[4]
    SLICE_X45Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.383 r  N3/rand_int3__21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.383    N3/rand_int3__21_carry_n_1
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  N3/rand_int3__21_carry__0/O[1]
                         net (fo=4, routed)           0.994     8.710    N1/rand_int3__45_carry__1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331     9.041 r  N1/rand_int3__45_carry__0_i_11/O
                         net (fo=1, routed)           0.808     9.850    N3/rand_int3__45_carry__0_1
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.326    10.176 r  N3/rand_int3__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.176    N3/rand_int3__45_carry__0_i_7_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.816 f  N3/rand_int3__45_carry__0/O[3]
                         net (fo=2, routed)           0.981    11.797    N3/rand_int3__45_carry__0_n_5
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.306    12.103 r  N3/rand_int_carry_i_1/O
                         net (fo=1, routed)           0.000    12.103    N3/rand_int_carry_i_1_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.479 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.479    N3/rand_int_carry_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.794 r  N3/rand_int_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.794    N3/rand_int[7]
    SLICE_X46Y30         LDPE                                         r  N3/xFood_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.643ns  (logic 3.393ns (44.392%)  route 4.250ns (55.608%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.467     6.998    N3/rand_int3__45_carry_i_2_0[4]
    SLICE_X45Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.383 r  N3/rand_int3__21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.383    N3/rand_int3__21_carry_n_1
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  N3/rand_int3__21_carry__0/O[1]
                         net (fo=4, routed)           0.994     8.710    N1/rand_int3__45_carry__1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331     9.041 r  N1/rand_int3__45_carry__0_i_11/O
                         net (fo=1, routed)           0.808     9.850    N3/rand_int3__45_carry__0_1
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.326    10.176 r  N3/rand_int3__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.176    N3/rand_int3__45_carry__0_i_7_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.816 f  N3/rand_int3__45_carry__0/O[3]
                         net (fo=2, routed)           0.981    11.797    N3/rand_int3__45_carry__0_n_5
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.306    12.103 r  N3/rand_int_carry_i_1/O
                         net (fo=1, routed)           0.000    12.103    N3/rand_int_carry_i_1_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.479 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.479    N3/rand_int_carry_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.718 r  N3/rand_int_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.718    N3/rand_int[6]
    SLICE_X46Y30         LDCE                                         r  N3/xFood_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.623ns  (logic 3.373ns (44.246%)  route 4.250ns (55.754%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.467     6.998    N3/rand_int3__45_carry_i_2_0[4]
    SLICE_X45Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.383 r  N3/rand_int3__21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.383    N3/rand_int3__21_carry_n_1
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  N3/rand_int3__21_carry__0/O[1]
                         net (fo=4, routed)           0.994     8.710    N1/rand_int3__45_carry__1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331     9.041 r  N1/rand_int3__45_carry__0_i_11/O
                         net (fo=1, routed)           0.808     9.850    N3/rand_int3__45_carry__0_1
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.326    10.176 r  N3/rand_int3__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.176    N3/rand_int3__45_carry__0_i_7_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.816 f  N3/rand_int3__45_carry__0/O[3]
                         net (fo=2, routed)           0.981    11.797    N3/rand_int3__45_carry__0_n_5
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.306    12.103 r  N3/rand_int_carry_i_1/O
                         net (fo=1, routed)           0.000    12.103    N3/rand_int_carry_i_1_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.479 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.479    N3/rand_int_carry_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.698 r  N3/rand_int_carry__0/O[0]
                         net (fo=1, routed)           0.000    12.698    N3/rand_int[4]
    SLICE_X46Y30         LDCE                                         r  N3/xFood_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.283ns  (logic 3.033ns (41.643%)  route 4.250ns (58.357%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          1.467     6.998    N3/rand_int3__45_carry_i_2_0[4]
    SLICE_X45Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.383 r  N3/rand_int3__21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.383    N3/rand_int3__21_carry_n_1
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  N3/rand_int3__21_carry__0/O[1]
                         net (fo=4, routed)           0.994     8.710    N1/rand_int3__45_carry__1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331     9.041 r  N1/rand_int3__45_carry__0_i_11/O
                         net (fo=1, routed)           0.808     9.850    N3/rand_int3__45_carry__0_1
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.326    10.176 r  N3/rand_int3__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.176    N3/rand_int3__45_carry__0_i_7_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.816 f  N3/rand_int3__45_carry__0/O[3]
                         net (fo=2, routed)           0.981    11.797    N3/rand_int3__45_carry__0_n_5
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.306    12.103 r  N3/rand_int_carry_i_1/O
                         net (fo=1, routed)           0.000    12.103    N3/rand_int_carry_i_1_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.358 r  N3/rand_int_carry/O[3]
                         net (fo=1, routed)           0.000    12.358    N3/rand_int[3]
    SLICE_X46Y29         LDPE                                         r  N3/xFood_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 3.447ns (47.880%)  route 3.752ns (52.120%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.552     5.073    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  N1/lfsr_out_reg[3]/Q
                         net (fo=17, routed)          1.132     6.661    N1/Q[3]
    SLICE_X46Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  N1/rand_int3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.785    N3/rand_int3__45_carry_i_8_0[1]
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.165 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    N3/rand_int3_carry_n_1
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.384 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.804     8.187    N3/rand_int3_carry__0_n_8
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.323     8.510 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.382    N3/rand_int3__45_carry_i_2_n_1
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.332     9.714 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.714    N3/rand_int3__45_carry_i_6_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.112 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.112    N3/rand_int3__45_carry_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.446 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           0.945    11.392    N3/rand_int3__45_carry__0_n_7
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.303    11.695 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    11.695    N3/rand_int_carry_i_2_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.273 r  N3/rand_int_carry/O[2]
                         net (fo=1, routed)           0.000    12.273    N3/rand_int[2]
    SLICE_X46Y29         LDCE                                         r  N3/xFood_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 3.099ns (45.232%)  route 3.752ns (54.768%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.552     5.073    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.529 r  N1/lfsr_out_reg[3]/Q
                         net (fo=17, routed)          1.132     6.661    N1/Q[3]
    SLICE_X46Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  N1/rand_int3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.785    N3/rand_int3__45_carry_i_8_0[1]
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.165 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    N3/rand_int3_carry_n_1
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.384 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.804     8.187    N3/rand_int3_carry__0_n_8
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.323     8.510 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.382    N3/rand_int3__45_carry_i_2_n_1
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.332     9.714 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.714    N3/rand_int3__45_carry_i_6_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.112 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.112    N3/rand_int3__45_carry_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.446 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           0.945    11.392    N3/rand_int3__45_carry__0_n_7
    SLICE_X46Y29         LUT1 (Prop_lut1_I0_O)        0.303    11.695 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    11.695    N3/rand_int_carry_i_2_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.925 r  N3/rand_int_carry/O[1]
                         net (fo=1, routed)           0.000    11.925    N3/rand_int[1]
    SLICE_X46Y29         LDPE                                         r  N3/xFood_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N1/lfsr_out_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.433ns (58.246%)  route 0.310ns (41.754%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.438    N1/CLK_IBUF_BUFG
    SLICE_X45Y29         FDPE                                         r  N1/lfsr_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  N1/lfsr_out_reg[7]/Q
                         net (fo=13, routed)          0.206     1.785    N3/rand_int3__45_carry_i_2_0[7]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  N3/rand_int3__45_carry__2/O[0]
                         net (fo=1, routed)           0.104     2.005    N3/rand_int3__45_carry__2_n_8
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.177     2.182 r  N3/rand_int_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.182    N3/rand_int[8]
    SLICE_X46Y31         LDPE                                         r  N3/xFood_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.778ns  (logic 0.468ns (60.124%)  route 0.310ns (39.876%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.438    N1/CLK_IBUF_BUFG
    SLICE_X45Y29         FDPE                                         r  N1/lfsr_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  N1/lfsr_out_reg[7]/Q
                         net (fo=13, routed)          0.206     1.785    N3/rand_int3__45_carry_i_2_0[7]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  N3/rand_int3__45_carry__2/O[0]
                         net (fo=1, routed)           0.104     2.005    N3/rand_int3__45_carry__2_n_8
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.212     2.217 r  N3/rand_int_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.217    N3/rand_int[9]
    SLICE_X46Y31         LDCE                                         r  N3/xFood_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.433ns (54.878%)  route 0.356ns (45.122%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.252     1.829    N3/rand_int3__45_carry_i_2_0[2]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.874 r  N3/rand_int3__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.874    N3/rand_int3__45_carry__0_i_8_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.944 r  N3/rand_int3__45_carry__0/O[0]
                         net (fo=1, routed)           0.104     2.048    N3/rand_int3__45_carry__0_n_8
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.177     2.225 r  N3/rand_int_carry/O[0]
                         net (fo=1, routed)           0.000     2.225    N3/rand_int[0]
    SLICE_X46Y29         LDCE                                         r  N3/xFood_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.532ns (66.376%)  route 0.269ns (33.624%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[1]/Q
                         net (fo=13, routed)          0.165     1.743    N1/Q[1]
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  N1/rand_int3__45_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.788    N3/rand_int_carry_1[0]
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.903 r  N3/rand_int3__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    N3/rand_int3__45_carry__0_n_1
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.957 r  N3/rand_int3__45_carry__1/O[0]
                         net (fo=1, routed)           0.104     2.061    N3/rand_int3__45_carry__1_n_8
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.177     2.238 r  N3/rand_int_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.238    N3/rand_int[4]
    SLICE_X46Y30         LDCE                                         r  N3/xFood_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.424ns (51.506%)  route 0.399ns (48.494%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[3]/Q
                         net (fo=17, routed)          0.230     1.808    N1/Q[3]
    SLICE_X44Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.853 r  N1/rand_int3__45_carry__1_i_6/O
                         net (fo=1, routed)           0.000     1.853    N3/rand_int_carry__0_1[1]
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.918 r  N3/rand_int3__45_carry__1/O[1]
                         net (fo=1, routed)           0.169     2.086    N3/rand_int3__45_carry__1_n_7
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.173     2.259 r  N3/rand_int_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.259    N3/rand_int[5]
    SLICE_X46Y30         LDPE                                         r  N3/xFood_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.468ns (56.794%)  route 0.356ns (43.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.252     1.829    N3/rand_int3__45_carry_i_2_0[2]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.874 r  N3/rand_int3__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.874    N3/rand_int3__45_carry__0_i_8_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.944 r  N3/rand_int3__45_carry__0/O[0]
                         net (fo=1, routed)           0.104     2.048    N3/rand_int3__45_carry__0_n_8
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.212     2.260 r  N3/rand_int_carry/O[1]
                         net (fo=1, routed)           0.000     2.260    N3/rand_int[1]
    SLICE_X46Y29         LDPE                                         r  N3/xFood_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.517ns (62.485%)  route 0.310ns (37.515%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.438    N1/CLK_IBUF_BUFG
    SLICE_X45Y29         FDPE                                         r  N1/lfsr_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  N1/lfsr_out_reg[7]/Q
                         net (fo=13, routed)          0.206     1.785    N3/rand_int3__45_carry_i_2_0[7]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  N3/rand_int3__45_carry__2/O[0]
                         net (fo=1, routed)           0.104     2.005    N3/rand_int3__45_carry__2_n_8
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     2.266 r  N3/rand_int_carry__1/CO[2]
                         net (fo=1, routed)           0.000     2.266    N3/rand_int[10]
    SLICE_X46Y31         LDCE                                         r  N3/xFood_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.508ns (58.794%)  route 0.356ns (41.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.252     1.829    N3/rand_int3__45_carry_i_2_0[2]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.874 r  N3/rand_int3__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.874    N3/rand_int3__45_carry__0_i_8_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.944 r  N3/rand_int3__45_carry__0/O[0]
                         net (fo=1, routed)           0.104     2.048    N3/rand_int3__45_carry__0_n_8
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.252     2.300 r  N3/rand_int_carry/O[2]
                         net (fo=1, routed)           0.000     2.300    N3/rand_int[2]
    SLICE_X46Y29         LDCE                                         r  N3/xFood_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.425ns (49.203%)  route 0.439ns (50.797%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.554     1.437    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          0.224     1.802    N1/Q[4]
    SLICE_X44Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.847 r  N1/rand_int3__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.847    N3/rand_int_carry__0_1[2]
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.913 r  N3/rand_int3__45_carry__1/O[2]
                         net (fo=1, routed)           0.215     2.128    N3/rand_int3__45_carry__1_n_6
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.173     2.301 r  N3/rand_int_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.301    N3/rand_int[6]
    SLICE_X46Y30         LDCE                                         r  N3/xFood_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.423ns (48.738%)  route 0.445ns (51.262%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.554     1.437    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          0.225     1.803    N1/Q[4]
    SLICE_X44Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  N1/rand_int3__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.848    N3/rand_int_carry__0_1[3]
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.911 r  N3/rand_int3__45_carry__1/O[3]
                         net (fo=1, routed)           0.220     2.131    N3/rand_int3__45_carry__1_n_5
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.174     2.305 r  N3/rand_int_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.305    N3/rand_int[7]
    SLICE_X46Y30         LDPE                                         r  N3/xFood_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.690ns  (logic 1.565ns (23.397%)  route 5.125ns (76.603%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=88, routed)          5.125     6.566    S0/RST_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.690    S0/SNAKE_CLK_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  S0/SNAKE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.921ns  (logic 1.441ns (24.343%)  route 4.479ns (75.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          4.479     5.921    S0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  S0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.921ns  (logic 1.441ns (24.343%)  route 4.479ns (75.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          4.479     5.921    S0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  S0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  S0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.441ns (31.062%)  route 3.199ns (68.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          3.199     4.640    N1/RST_IBUF
    SLICE_X45Y29         FDPE                                         f  N1/lfsr_out_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.437     4.778    N1/CLK_IBUF_BUFG
    SLICE_X45Y29         FDPE                                         r  N1/lfsr_out_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.370ns  (logic 1.441ns (32.984%)  route 2.928ns (67.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          2.928     4.370    N1/RST_IBUF
    SLICE_X47Y28         FDPE                                         f  N1/lfsr_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.436     4.777    N1/CLK_IBUF_BUFG
    SLICE_X47Y28         FDPE                                         r  N1/lfsr_out_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.441ns (33.026%)  route 2.923ns (66.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          2.923     4.364    N1/RST_IBUF
    SLICE_X43Y29         FDPE                                         f  N1/lfsr_out_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.436     4.777    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.441ns (33.026%)  route 2.923ns (66.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          2.923     4.364    N1/RST_IBUF
    SLICE_X43Y29         FDPE                                         f  N1/lfsr_out_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.436     4.777    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.441ns (34.188%)  route 2.774ns (65.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          2.774     4.216    N1/RST_IBUF
    SLICE_X43Y28         FDPE                                         f  N1/lfsr_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.435     4.776    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.441ns (34.188%)  route 2.774ns (65.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          2.774     4.216    N1/RST_IBUF
    SLICE_X43Y28         FDPE                                         f  N1/lfsr_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.435     4.776    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.441ns (34.188%)  route 2.774ns (65.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=88, routed)          2.774     4.216    N1/RST_IBUF
    SLICE_X43Y28         FDPE                                         f  N1/lfsr_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.435     4.776    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.255ns (17.258%)  route 1.220ns (82.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=88, routed)          1.220     1.430    A0/RST_IBUF
    SLICE_X40Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.475 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.475    A0/PIXEL_CLK_i_1_n_1
    SLICE_X40Y27         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.820     1.947    A0/CLK_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.210ns (14.138%)  route 1.272ns (85.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.272     1.482    A0/RST_IBUF
    SLICE_X41Y27         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.820     1.947    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.210ns (14.138%)  route 1.272ns (85.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.272     1.482    A0/RST_IBUF
    SLICE_X41Y27         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.820     1.947    A0/CLK_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.210ns (14.090%)  route 1.277ns (85.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.277     1.487    N1/RST_IBUF
    SLICE_X43Y28         FDPE                                         f  N1/lfsr_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.210ns (14.090%)  route 1.277ns (85.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.277     1.487    N1/RST_IBUF
    SLICE_X43Y28         FDPE                                         f  N1/lfsr_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.210ns (14.090%)  route 1.277ns (85.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.277     1.487    N1/RST_IBUF
    SLICE_X43Y28         FDPE                                         f  N1/lfsr_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.210ns (14.090%)  route 1.277ns (85.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.277     1.487    N1/RST_IBUF
    SLICE_X43Y28         FDPE                                         f  N1/lfsr_out_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    N1/CLK_IBUF_BUFG
    SLICE_X43Y28         FDPE                                         r  N1/lfsr_out_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.210ns (13.515%)  route 1.341ns (86.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.341     1.550    N1/RST_IBUF
    SLICE_X43Y29         FDPE                                         f  N1/lfsr_out_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.210ns (13.515%)  route 1.341ns (86.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.341     1.550    N1/RST_IBUF
    SLICE_X43Y29         FDPE                                         f  N1/lfsr_out_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    N1/CLK_IBUF_BUFG
    SLICE_X43Y29         FDPE                                         r  N1/lfsr_out_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.210ns (13.457%)  route 1.347ns (86.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=88, routed)          1.347     1.557    N1/RST_IBUF
    SLICE_X47Y28         FDPE                                         f  N1/lfsr_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    N1/CLK_IBUF_BUFG
    SLICE_X47Y28         FDPE                                         r  N1/lfsr_out_reg[0]/C





