<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/r3_port_riscv/src/plic/plic_regs.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>plic_regs.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script><script defer src="../../../main.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"><style type="text/css">
/* Cover image, something that is definitely relevant to the subject */
.distractor {
    margin: 0 auto;
    max-width: 600px;
}
.distractor > a {
    display: block;
    background-size: cover;
    /* background: ...; — specified by inline style */
    /* padding-bottom: ...; — specified by inline style */
}

/* #![doc(html_logo_url = ...)] */
body.theme-dark .logo-container > img[src$="logo-small.svg"] {
    filter: brightness(0) invert(1) brightness(0.9);
}
body.theme-ayu .logo-container > img[src$="logo-small.svg"] {
    filter: brightness(0) invert(1) brightness(0.85);
}

/* Table of contents */
.toc-header + ul {
    background: rgba(128, 128, 128, 0.1);
    margin: 1em 0; padding: 1em;
    width: 40%;
    min-width: 280px;
    border: 1px solid rgba(128, 128, 128, 0.2);
    font-family: 'Fira Sans'; /* The UI/heading font of rustdoc */
    font-size: 95%;
}
.toc-header + ul::before {
    content: "Contents";
    font-weight: bold;
}
.toc-header + ul ul { margin-bottom: 0; }
.toc-header + ul li { list-style: none; }

/* Poor man's admonition
 *
 * # Usage
 *
 * ## Normal
 *
 *     <div class="admonition-follows"></div>
 *
 *     > **Title:** lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum
 *     > lorem ipsum
 *
 * ## Collapsible
 *
 *     <div class="admonition-follows"></div>
 *
 *     > <details>
 *     > <summary>Title</summary>
 *     >
 *     > lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum
 *     >
 *     > </details>
 */
.admonition-follows + blockquote {
    background: rgba(128, 128, 128, 0.1) !important;
    margin: 1em !important; padding: 1em 1em 0 !important;
    color: inherit !important; overflow: hidden;
}
.admonition-follows + blockquote::after { /* collapsible padding */
    content: ""; display: block; margin-top: 1em;
}

.admonition-follows + blockquote summary {
    cursor: pointer;
    will-change: opacity;
    user-select: none;
    -webkit-user-select: none;
    font-weight: bold;
}
.admonition-follows + blockquote summary:not([open]):not(:hover) {
    opacity: 0.5;
}
.admonition-follows + blockquote summary + * {
    margin-top: 1em;
}

/* Display a warning if some Cargo features are disabled. */
.disabled-feature-warning > p > span:before { content: "Warning:"; font-weight: bold; }
.disabled-feature-warning > p > span:after { content: " This documentation was built without a "; }
.disabled-feature-warning > p > code:before { content: "--all-features"; }
.disabled-feature-warning > p:after { content: " build option. Some items might be missing."; }

/* Center an inline image
 *
 * # Usage
 *
 *    <span class="center">![kernel-traits]</span>
 *
 *    [kernel-traits]: data:image/svg+xml;base64,< super long base64 data >
 *
 * The image wouldn't render if `![kernel-traits]` were wrapped with `<center>`
 * because the Markdown processor doesn't do Markdown processing inside a block
 * element. On the other hand, it thinks `<span>` is an inline element (by
 * default), so markups inside `<span>` are processed.
 *
 * For diagrams processed by `::svgbobdoc`, just use `<center>`.
 */
span.center {
    display: block;
    text-align: center;
}

/* Add margins to SvgBob images */
span.center img, center img {
    border: 10px solid white;
    background: white;
}

/* Auto-invert SvgBob images in a dark theme */
body.theme-dark span.center img, body.theme-dark center img {
    filter: invert(88%);
}

body.theme-ayu span.center img, body.theme-ayu center img {
    filter: invert(89%) sepia(90%) hue-rotate(180deg);
}

/* FIXME: rustdoc's intra-doc processor generates a warning when it encounters a
   bracketed text with an unknown link target. This misfires for CSS attribute
   selectors. Make rustdoc happy by defining a fake link target. I'm not sure if
   it's worth reporting.

[open]: #dummy

*/
</style>
<script type="application/javascript">
<!--
// Monitors the current rustdoc theme and adds `.theme-NAME` to `<body>`
function initThemeMonitor() {
    if (typeof switchTheme !== 'function' ||
        typeof themeStyle !== 'object' ||
        typeof document.body.classList === 'undefined')
    {
        // Something is wrong, don't do anything
        return;
    }

    var currentClassName = null;
    function onApplyTheme(name) {
        if (currentClassName != null) {
            document.body.classList.remove(currentClassName);
        }
        currentClassName = "theme-" + name;
        document.body.classList.add(currentClassName);
    }

    var match = themeStyle.href.match(/\/([a-z]+)(-[-a-zA-Z0-9.]*)?\.css$/);
    var currentStyle = (match && match[1]) || "light";
    onApplyTheme(currentStyle);

    // Intercept calls to `switchTheme`
    var originalSwitchTheme = switchTheme;
    switchTheme = function (_0, _1, newTheme) {
        onApplyTheme(newTheme);
        originalSwitchTheme.apply(this, arguments);
    };
}

if (document.readyState === 'interactive' || document.readyState === 'complete') {
    initThemeMonitor();
} else {
    document.addEventListener('DOMContentLoaded', initThemeMonitor);
}
-->
</script>
</head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../r3_port_riscv/index.html"><div class="logo-container"><img src="https://r3-os.github.io/r3/logo-small.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../r3_port_riscv/index.html"><div class="logo-container">
                    <img src="https://r3-os.github.io/r3/logo-small.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../r3_port_riscv/index.html">
                        <img src="https://r3-os.github.io/r3/logo-small.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
</pre><pre class="rust"><code><span class="attribute">#![<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
<span class="kw">use</span> <span class="ident">tock_registers::registers</span>::{<span class="ident">ReadOnly</span>, <span class="ident">ReadWrite</span>};

<span class="doccomment">/// RISC-V Platform-Level Interrupt Controller</span>
<span class="doccomment">///</span>
<span class="doccomment">/// &lt;https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc&gt;</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Plic</span> {
    <span class="comment">// +0x000000</span>
    <span class="doccomment">/// The interrupt priority for each interrupt source.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &gt; If PLIC supports Interrupt Priorities, then each PLIC interrupt source</span>
    <span class="doccomment">/// &gt; can be assigned a priority by writing to its 32-bit memory-mapped</span>
    <span class="doccomment">/// &gt; priority register. A priority value of 0 is reserved to mean &#39;&#39;never</span>
    <span class="doccomment">/// &gt; interrupt&#39;&#39; and effectively disables the interrupt. Priority 1 is the</span>
    <span class="doccomment">/// &gt; lowest active priority while the maximun level of priority depends on</span>
    <span class="doccomment">/// &gt; PLIC implementation. Ties between global interrupts of the same</span>
    <span class="doccomment">/// &gt; priority are broken by the Interrupt ID; interrupts with the lowest ID</span>
    <span class="doccomment">/// &gt; have the highest effective priority.</span>
    <span class="doccomment">/// &gt;</span>
    <span class="doccomment">/// &gt; The base address of Interrupt Source Priority block within PLIC Memory</span>
    <span class="doccomment">/// &gt; Map region is fixed at 0x000000.</span>
    <span class="kw">pub</span> <span class="ident">interrupt_priority</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, ()<span class="op">&gt;</span>; <span class="number">1024</span>],

    <span class="comment">// +0x001000</span>
    <span class="doccomment">/// The interrupt pending status of each interrupt source.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &gt; The current status of the interrupt source pending bits in the PLIC</span>
    <span class="doccomment">/// &gt; core can be read from the pending array, organized as 32-bit register.</span>
    <span class="doccomment">/// &gt; The pending bit for interrupt ID N is stored in bit (N mod 32) of word</span>
    <span class="doccomment">/// &gt; (N/32). Bit 0 of word 0, which represents the non-existent interrupt</span>
    <span class="doccomment">/// &gt; source 0, is hardwired to zero.</span>
    <span class="doccomment">/// &gt;</span>
    <span class="doccomment">/// &gt; A pending bit in the PLIC core can be cleared by setting the</span>
    <span class="doccomment">/// &gt; associated enable bit then performing a claim.</span>
    <span class="doccomment">/// &gt; The base address of Interrupt Pending Bits block within PLIC Memory</span>
    <span class="doccomment">/// &gt; Map region is fixed at 0x001000.</span>
    <span class="kw">pub</span> <span class="ident">interrupt_pending</span>: [<span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, ()<span class="op">&gt;</span>; <span class="number">1024</span> <span class="op">/</span> <span class="number">32</span>],

    <span class="ident">_reserved1</span>: [<span class="ident">u32</span>; <span class="number">1024</span> <span class="op">-</span> <span class="number">1024</span> <span class="op">/</span> <span class="number">32</span>],

    <span class="comment">// +0x002000</span>
    <span class="doccomment">/// The enablement of interrupt source of each context.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &gt; Each global interrupt can be enabled by setting the corresponding bit</span>
    <span class="doccomment">/// &gt; in the enables register. The enables registers are accessed as a</span>
    <span class="doccomment">/// &gt; contiguous array of 32-bit registers, packed the same way as the</span>
    <span class="doccomment">/// &gt; pending bits. Bit 0 of enable register 0 represents the non-existent</span>
    <span class="doccomment">/// &gt; interrupt ID 0 and is hardwired to 0. PLIC has 15872 Interrupt Enable</span>
    <span class="doccomment">/// &gt; blocks for the contexts. The context is referred to the specific</span>
    <span class="doccomment">/// &gt; privilege mode in the specific Hart of specific RISC-V processor</span>
    <span class="doccomment">/// &gt; instance. How PLIC organizes interrupts for the contexts (Hart and</span>
    <span class="doccomment">/// &gt; privilege mode) is out of RISC-V PLIC specification scope, however it</span>
    <span class="doccomment">/// &gt; must be spec-out in vendor’s PLIC specification.</span>
    <span class="doccomment">/// &gt;</span>
    <span class="doccomment">/// &gt; The base address of Interrupt Enable Bits block within PLIC Memory Map</span>
    <span class="doccomment">/// &gt; region is fixed at 0x002000.</span>
    <span class="kw">pub</span> <span class="ident">interrupt_enable</span>: [[<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, ()<span class="op">&gt;</span>; <span class="number">1024</span> <span class="op">/</span> <span class="number">32</span>]; <span class="number">15872</span>],

    <span class="ident">_reserved2</span>: [<span class="ident">u32</span>; (<span class="number">0x200000</span> <span class="op">-</span> <span class="number">0x1f2000</span>) <span class="op">/</span> <span class="number">4</span>],

    <span class="comment">// +0x200000</span>
    <span class="kw">pub</span> <span class="ident">ctxs</span>: [<span class="ident">PlicCtx</span>; <span class="number">15872</span>],
}

<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PlicCtx</span> {
    <span class="doccomment">/// The interrupt priority threshold of each context.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &gt; PLIC provides context based threshold register for the settings of a</span>
    <span class="doccomment">/// &gt; interrupt priority threshold of each context. The threshold register</span>
    <span class="doccomment">/// &gt; is a WARL field. The PLIC will mask all PLIC interrupts of a priority</span>
    <span class="doccomment">/// &gt; less than or equal to threshold. For example, a`threshold` value of</span>
    <span class="doccomment">/// &gt; zero permits all interrupts with non-zero priority.</span>
    <span class="doccomment">/// &gt;</span>
    <span class="doccomment">/// &gt; The base address of Priority Thresholds register block is located at</span>
    <span class="doccomment">/// &gt; 4K alignement starts from offset 0x200000.</span>
    <span class="kw">pub</span> <span class="ident">priority_threshold</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, ()<span class="op">&gt;</span>,

    <span class="doccomment">/// The claim/complete register.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &gt; # Interrupt Claim Process</span>
    <span class="doccomment">/// &gt;</span>
    <span class="doccomment">/// &gt; The PLIC can perform an interrupt claim by reading the</span>
    <span class="doccomment">/// &gt; `claim/complete` register, which returns the ID of the highest</span>
    <span class="doccomment">/// &gt; priority pending interrupt or zero if there is no pending interrupt. A</span>
    <span class="doccomment">/// &gt; successful claim will also atomically clear the corresponding pending</span>
    <span class="doccomment">/// &gt; bit on the interrupt source.</span>
    <span class="doccomment">/// &gt;</span>
    <span class="doccomment">/// &gt; The PLIC can perform a claim at any time and the claim operation is</span>
    <span class="doccomment">/// &gt; not affected by the setting of the priority threshold register.</span>
    <span class="doccomment">/// &gt; The Interrupt Claim Process register is context based and is located</span>
    <span class="doccomment">/// &gt; at (4K alignement + 4) starts from offset 0x200000.</span>
    <span class="doccomment">/// &gt;</span>
    <span class="doccomment">/// &gt; # Interrupt Completion</span>
    <span class="doccomment">/// &gt;</span>
    <span class="doccomment">/// &gt; The PLIC signals it has completed executing an interrupt handler by</span>
    <span class="doccomment">/// &gt; writing the interrupt ID it received from the claim to the</span>
    <span class="doccomment">/// &gt; `claim/complete` register. The PLIC does not check whether the</span>
    <span class="doccomment">/// &gt; completion ID is the same as the last claim ID for that target. If the</span>
    <span class="doccomment">/// &gt; completion ID does not match an interrupt source that is currently</span>
    <span class="doccomment">/// &gt; enabled for the target, the completion is silently ignored.</span>
    <span class="doccomment">/// &gt; The Interrupt Completion registers are context based and located at</span>
    <span class="doccomment">/// &gt; the same address with Interrupt Claim Process register, which is at</span>
    <span class="doccomment">/// &gt; (4K alignement + 4) starts from offset 0x200000.</span>
    <span class="kw">pub</span> <span class="ident">claim_complete</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, ()<span class="op">&gt;</span>,

    <span class="ident">_reserved</span>: [<span class="ident">u32</span>; <span class="number">0x400</span> <span class="op">-</span> <span class="number">2</span>],
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="r3_port_riscv" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0-nightly (29e4a9ee0 2022-08-10)" ></div></body></html>