void * F_1 ( T_1 V_1 )\r\n{\r\nunsigned long V_2 ;\r\nif ( ! V_3 )\r\nreturn NULL ;\r\nV_2 = F_2 ( V_3 , V_1 ) ;\r\nif ( ! V_2 )\r\nreturn NULL ;\r\nreturn ( void * ) V_2 ;\r\n}\r\nvoid F_3 ( void * V_4 , T_1 V_1 )\r\n{\r\nF_4 ( V_3 , ( unsigned long ) V_4 , V_1 ) ;\r\n}\r\nbool F_5 ( void )\r\n{\r\nreturn V_5 ;\r\n}\r\nbool F_6 ( void )\r\n{\r\nreturn V_6 ;\r\n}\r\nstatic int T_2 F_7 ( T_3 type , T_3 V_7 , T_3 V_8 ,\r\nT_4 * V_9 )\r\n{\r\nconst int V_10 [ 16 ] = { 0 , - 1 , - 1 , 4 , 8 , 16 , 32 , 64 , 128 ,\r\n256 , 512 , 1024 , - 1 , - 1 , - 1 , - 1 } ;\r\nT_4 V_11 ;\r\nint V_12 ;\r\nif ( V_8 > 1 )\r\nasm("mcr p15, 0, %0, c9, c2, 0"\r\n:\r\n: "r" (bank));\r\nif ( ! type )\r\nasm("mrc p15, 0, %0, c9, c1, 0"\r\n: "=r" (tcm_region));\r\nelse\r\nasm("mrc p15, 0, %0, c9, c1, 1"\r\n: "=r" (tcm_region));\r\nV_12 = V_10 [ ( V_11 >> 2 ) & 0x0f ] ;\r\nif ( V_12 < 0 ) {\r\nF_8 ( L_1 ,\r\ntype ? L_2 : L_3 , V_7 ) ;\r\nreturn - V_13 ;\r\n} else if ( V_12 > 32 ) {\r\nF_8 ( L_4 ,\r\ntype ? L_2 : L_3 , V_7 ) ;\r\nreturn - V_13 ;\r\n} else {\r\nF_9 ( L_5 ,\r\ntype ? L_2 : L_3 ,\r\nV_7 ,\r\nV_12 ,\r\n( V_11 & 0xfffff000U ) ,\r\n( V_11 & 1 ) ? L_6 : L_7 ) ;\r\n}\r\nif ( V_12 == 0 )\r\nreturn 0 ;\r\nV_11 = * V_9 | ( V_11 & 0x00000ffeU ) | 1 ;\r\nif ( ! type )\r\nasm("mcr p15, 0, %0, c9, c1, 0"\r\n:\r\n: "r" (tcm_region));\r\nelse\r\nasm("mcr p15, 0, %0, c9, c1, 1"\r\n:\r\n: "r" (tcm_region));\r\n* V_9 += ( V_12 << 10 ) ;\r\nF_9 ( L_8 ,\r\ntype ? L_2 : L_3 ,\r\nV_7 ,\r\nV_12 ,\r\n( V_11 & 0xfffff000U ) ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_10 ( void )\r\n{\r\nT_4 V_14 = F_11 () ;\r\nT_3 V_15 = ( V_14 >> 16 ) & 0x03 ;\r\nT_3 V_16 = ( V_14 & 0x03 ) ;\r\nT_1 V_17 = & V_18 - & V_19 ;\r\nT_1 V_20 = & V_21 - & V_22 ;\r\nchar * V_23 ;\r\nchar * V_24 ;\r\nchar * V_25 ;\r\nint V_26 ;\r\nint V_27 ;\r\nif ( V_15 > 2 )\r\nV_15 = 0 ;\r\nif ( V_16 > 2 )\r\nV_16 = 0 ;\r\nif ( V_15 > 0 ) {\r\nfor ( V_27 = 0 ; V_27 < V_15 ; V_27 ++ ) {\r\nV_26 = F_7 ( 0 , V_27 , V_15 , & V_28 ) ;\r\nif ( V_26 )\r\nreturn;\r\n}\r\nif ( V_17 > ( V_28 - V_29 ) ) {\r\nF_9 ( L_9\r\nL_10 ,\r\nV_17 , ( V_28 - V_29 ) ) ;\r\ngoto V_30;\r\n}\r\nV_31 . V_24 = V_28 - 1 ;\r\nF_12 ( & V_32 , & V_31 ) ;\r\nV_33 [ 0 ] . V_34 = V_28 - V_29 ;\r\nF_13 ( V_33 , 1 ) ;\r\nV_23 = & V_19 ;\r\nV_24 = & V_18 ;\r\nV_25 = & V_35 ;\r\nmemcpy ( V_23 , V_25 , V_17 ) ;\r\nF_14 ( L_11 ,\r\nV_23 , V_24 ) ;\r\nV_5 = true ;\r\n} else if ( V_17 ) {\r\nF_9 ( L_12\r\nL_13 , V_17 ) ;\r\n}\r\nV_30:\r\nif ( V_16 > 0 ) {\r\nfor ( V_27 = 0 ; V_27 < V_16 ; V_27 ++ ) {\r\nV_26 = F_7 ( 1 , V_27 , V_16 , & V_36 ) ;\r\nif ( V_26 )\r\nreturn;\r\n}\r\nif ( V_20 > ( V_36 - V_37 ) ) {\r\nF_9 ( L_14\r\nL_15 ,\r\nV_20 , ( V_36 - V_37 ) ) ;\r\nreturn;\r\n}\r\nV_38 . V_24 = V_36 - 1 ;\r\nF_12 ( & V_32 , & V_38 ) ;\r\nV_39 [ 0 ] . V_34 = V_36 - V_37 ;\r\nF_13 ( V_39 , 1 ) ;\r\nV_23 = & V_22 ;\r\nV_24 = & V_21 ;\r\nV_25 = & V_40 ;\r\nmemcpy ( V_23 , V_25 , V_20 ) ;\r\nF_14 ( L_16 ,\r\nV_23 , V_24 ) ;\r\nV_6 = true ;\r\n} else if ( V_20 ) {\r\nF_9 ( L_17\r\nL_18 , V_20 ) ;\r\n}\r\n}\r\nstatic int T_2 F_15 ( void )\r\n{\r\nT_4 V_41 = ( T_4 ) & V_18 ;\r\nT_4 V_42 = ( T_4 ) & V_21 ;\r\nint V_26 ;\r\nV_3 = F_16 ( 2 , - 1 ) ;\r\nF_14 ( L_19 ) ;\r\nif ( V_5 ) {\r\nif ( V_41 < V_28 ) {\r\nV_26 = F_17 ( V_3 , V_41 ,\r\nV_28 - V_41 , - 1 ) ;\r\nif ( V_26 ) {\r\nF_8 ( L_20 \\r\nL_21 ) ;\r\nreturn V_26 ;\r\n}\r\nF_14 ( L_22 \\r\nL_23 ,\r\nV_28 - V_41 ,\r\nV_41 ) ;\r\n}\r\n}\r\nif ( V_6 ) {\r\nif ( V_42 < V_36 ) {\r\nV_26 = F_17 ( V_3 , V_42 ,\r\nV_36 - V_42 , - 1 ) ;\r\nif ( V_26 ) {\r\nF_8 ( L_24 \\r\nL_21 ) ;\r\nreturn V_26 ;\r\n}\r\nF_14 ( L_25 \\r\nL_23 ,\r\nV_36 - V_42 ,\r\nV_42 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}
