<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64ISelLowering.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AArch64ISelLowering_8cpp.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64ISelLowering.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64_8h_source.html">AArch64.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetObjectFile_8h_source.html">AArch64TargetObjectFile.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_2Analysis_8h_source.html">llvm/CodeGen/Analysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConvLower_8h_source.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLoweringObjectFileImpl_8h_source.html">llvm/CodeGen/TargetLoweringObjectFileImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenCallingConv.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64ISelLowering.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64ISelLowering_8cpp__incl.png" border="0" usemap="#AArch64ISelLowering_8cpp" alt=""/></div>
<map name="AArch64ISelLowering_8cpp" id="AArch64ISelLowering_8cpp">
<area shape="rect" id="node2" href="AArch64_8h.html" title="AArch64.h" alt="" coords="280,155,363,181"/>
<area shape="rect" id="node11" href="AArch64ISelLowering_8h.html" title="AArch64ISelLowering.h" alt="" coords="1226,155,1382,181"/>
<area shape="rect" id="node12" href="AArch64BaseInfo_8h.html" title="Utils/AArch64BaseInfo.h" alt="" coords="1395,415,1557,442"/>
<area shape="rect" id="node16" href="CallingConvLower_8h.html" title="llvm/CodeGen/CallingConv\lLower.h" alt="" coords="814,319,989,360"/>
<area shape="rect" id="node18" href="MachineFrameInfo_8h.html" title="llvm/CodeGen/MachineFrame\lInfo.h" alt="" coords="313,408,506,449"/>
<area shape="rect" id="node22" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="1683,497,1827,524"/>
<area shape="rect" id="node31" href="AArch64MachineFunctionInfo_8h.html" title="AArch64MachineFunctionInfo.h" alt="" coords="2240,80,2443,107"/>
<area shape="rect" id="node32" href="AArch64TargetMachine_8h.html" title="AArch64TargetMachine.h" alt="" coords="781,80,949,107"/>
<area shape="rect" id="node38" href="AArch64TargetObjectFile_8h.html" title="AArch64TargetObjectFile.h" alt="" coords="2857,237,3036,263"/>
<area shape="rect" id="node39" href="TargetLoweringObjectFileImpl_8h.html" title="llvm/CodeGen/TargetLowering\lObjectFileImpl.h" alt="" coords="3155,319,3349,360"/>
<area shape="rect" id="node42" href="CodeGen_2Analysis_8h.html" title="llvm/CodeGen/Analysis.h" alt="" coords="1814,237,1978,263"/>
<area shape="rect" id="node44" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="2384,229,2565,271"/>
<area shape="rect" id="node46" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2631,229,2833,271"/>
<area shape="rect" id="node3" href="AArch64MCTargetDesc_8h.html" title="MCTargetDesc/AArch64MCTarget\lDesc.h" alt="" coords="160,229,379,271"/>
<area shape="rect" id="node8" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="1165,326,1352,353"/>
<area shape="rect" id="node9" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1375,572,1518,599"/>
<area shape="rect" id="node24" href="SelectionDAG_8h.html" title="llvm/CodeGen/SelectionDAG.h" alt="" coords="1205,237,1403,263"/>
<area shape="rect" id="node25" href="TargetLowering_8h.html" title="llvm/Target/TargetLowering.h" alt="" coords="942,237,1130,263"/>
<area shape="rect" id="node30" href="Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="2018,237,2145,263"/>
<area shape="rect" id="node13" href="StringSwitch_8h.html" title="llvm/ADT/StringSwitch.h" alt="" coords="1187,497,1349,524"/>
<area shape="rect" id="node14" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="2111,497,2259,524"/>
<area shape="rect" id="node15" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1902,497,2087,524"/>
<area shape="rect" id="node17" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1070,572,1229,599"/>
<area shape="rect" id="node20" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2260,415,2476,442"/>
<area shape="rect" id="node21" href="ValueTypes_8h.html" title="llvm/CodeGen/ValueTypes.h" alt="" coords="1951,415,2134,442"/>
<area shape="rect" id="node23" href="TargetCallingConv_8h.html" title="llvm/Target/TargetCalling\lConv.h" alt="" coords="747,408,914,449"/>
<area shape="rect" id="node26" href="InlineAsm_8h.html" title="llvm/IR/InlineAsm.h" alt="" coords="1373,497,1507,524"/>
<area shape="rect" id="node27" href="CallSite_8h.html" title="llvm/Support/CallSite.h" alt="" coords="1681,326,1834,353"/>
<area shape="rect" id="node28" href="Instructions_8h.html" title="llvm/IR/Instructions.h" alt="" coords="1785,415,1927,442"/>
<area shape="rect" id="node29" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="2335,497,2473,524"/>
<area shape="rect" id="node33" href="AArch64FrameLowering_8h.html" title="AArch64FrameLowering.h" alt="" coords="437,155,608,181"/>
<area shape="rect" id="node34" href="AArch64Subtarget_8h.html" title="AArch64Subtarget.h" alt="" coords="453,237,592,263"/>
<area shape="rect" id="node35" href="AArch64InstrInfo_8h.html" title="AArch64InstrInfo.h" alt="" coords="633,155,762,181"/>
<area shape="rect" id="node36" href="AArch64SelectionDAGInfo_8h.html" title="AArch64SelectionDAGInfo.h" alt="" coords="837,155,1024,181"/>
<area shape="rect" id="node37" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="581,415,723,442"/>
<area shape="rect" id="node41" href="TargetLoweringObjectFile_8h.html" title="llvm/Target/TargetLowering\lObjectFile.h" alt="" coords="3104,408,3283,449"/>
<area shape="rect" id="node40" href="SectionKind_8h.html" title="llvm/MC/SectionKind.h" alt="" coords="3147,497,3301,524"/>
<area shape="rect" id="node43" href="ISDOpcodes_8h.html" title="llvm/CodeGen/ISDOpcodes.h" alt="" coords="2011,326,2202,353"/>
<area shape="rect" id="node45" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="2480,319,2661,360"/>
<area shape="rect" id="node47" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="2703,415,2846,442"/>
<area shape="rect" id="node48" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="2870,415,3029,442"/>
<area shape="rect" id="node49" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2686,319,2861,360"/>
</map>
</div>
</div>
<p><a href="AArch64ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-isel&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aab0c6d18992d8c1707b721dd3c2fb14e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1TargetLoweringObjectFile.html">TargetLoweringObjectFile</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aab0c6d18992d8c1707b721dd3c2fb14e">createTLOF</a> (<a class="el" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;TM)</td></tr>
<tr class="separator:aab0c6d18992d8c1707b721dd3c2fb14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9225ed37f3e0e1f2ef1ea596fbd7ad11"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9225ed37f3e0e1f2ef1ea596fbd7ad11">getExclusiveOperation</a> (unsigned Size, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord, unsigned &amp;LdrOpc, unsigned &amp;StrOpc)</td></tr>
<tr class="separator:a9225ed37f3e0e1f2ef1ea596fbd7ad11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5bb835f5d708c790c8eab3bfc14d5f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2e5bb835f5d708c790c8eab3bfc14d5f">CC_AArch64NoMoreRegs</a> (unsigned ValNo, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> LocVT, <a class="el" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> ArgFlags, <a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;State)</td></tr>
<tr class="separator:a2e5bb835f5d708c790c8eab3bfc14d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c02ba800dddb4d5007eb62c5cacef2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46">A64CC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a00c02ba800dddb4d5007eb62c5cacef2">IntCCToA64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>)</td></tr>
<tr class="separator:a00c02ba800dddb4d5007eb62c5cacef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88203d2e528535253232d0ae4911f47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46">A64CC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac88203d2e528535253232d0ae4911f47">FPCCToA64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>, <a class="el" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46">A64CC::CondCodes</a> &amp;Alternative)</td></tr>
<tr class="separator:ac88203d2e528535253232d0ae4911f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf09cc21dafd7fa01190a45c066ca5e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aadf09cc21dafd7fa01190a45c066ca5e">LowerVectorSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aadf09cc21dafd7fa01190a45c066ca5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cf287f7b17eb7bceb63ff5fbc2273a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a39cf287f7b17eb7bceb63ff5fbc2273a">isNeonModifiedImm</a> (uint64_t SplatBits, uint64_t SplatUndef, unsigned SplatBitSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool is128Bits, <a class="el" href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cc">NeonModImmType</a> <a class="el" href="README-X86-64_8txt.html#aac3add0badd5c39bebc02df0b5d9bdcf">type</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;VT, unsigned &amp;Imm, unsigned &amp;OpCmode)</td></tr>
<tr class="separator:a39cf287f7b17eb7bceb63ff5fbc2273a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c02410f9bb19b5b6eb61c9711ae4156"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6c02410f9bb19b5b6eb61c9711ae4156">PerformANDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a6c02410f9bb19b5b6eb61c9711ae4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf52d948cde68060a29f1355c44ae81d"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#acf52d948cde68060a29f1355c44ae81d">getLSBForBFI</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;MaskedVal, uint64_t Mask)</td></tr>
<tr class="separator:acf52d948cde68060a29f1355c44ae81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d31337a4936c4780aae0fc78a60e58"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a64d31337a4936c4780aae0fc78a60e58">findMaskedBFI</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BFI, uint64_t &amp;Mask, bool &amp;Extended)</td></tr>
<tr class="separator:a64d31337a4936c4780aae0fc78a60e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210c4fa2ef1f14e81e71687136503ab6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a210c4fa2ef1f14e81e71687136503ab6">tryCombineToBFI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, const <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a210c4fa2ef1f14e81e71687136503ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca7f04c0abd7a26ca13061c5c44fd82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0ca7f04c0abd7a26ca13061c5c44fd82">tryCombineToLargerBFI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, const <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a0ca7f04c0abd7a26ca13061c5c44fd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, uint32_t &amp;ShiftAmount, bool &amp;FromHi)</td></tr>
<tr class="separator:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0bfa9fd5808df2b26473b9c35972753"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad0bfa9fd5808df2b26473b9c35972753">PerformORCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, const <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:ad0bfa9fd5808df2b26473b9c35972753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific dag combine xforms for ISD::OR.  <a href="#ad0bfa9fd5808df2b26473b9c35972753">More...</a><br /></td></tr>
<tr class="separator:ad0bfa9fd5808df2b26473b9c35972753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00d952a6960dba631e0c05d5f1736a1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab00d952a6960dba631e0c05d5f1736a1">PerformSRACombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:ab00d952a6960dba631e0c05d5f1736a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific dag combine xforms for ISD::SRA.  <a href="#ab00d952a6960dba631e0c05d5f1736a1">More...</a><br /></td></tr>
<tr class="separator:ab00d952a6960dba631e0c05d5f1736a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8488e7918427cbc59c4216e0249bc8ee"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, unsigned ElementBits, int64_t &amp;Cnt)</td></tr>
<tr class="separator:a8488e7918427cbc59c4216e0249bc8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e6926852730f40631c548df46d5fdb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac0e6926852730f40631c548df46d5fdb">isVShiftLImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, int64_t &amp;Cnt)</td></tr>
<tr class="separator:ac0e6926852730f40631c548df46d5fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b62ff22161d1ed46d271924e0032ff0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0b62ff22161d1ed46d271924e0032ff0">isVShiftRImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, int64_t &amp;Cnt)</td></tr>
<tr class="separator:a0b62ff22161d1ed46d271924e0032ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1861ed869b67a686ab4c7ed4987e381f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a1861ed869b67a686ab4c7ed4987e381f">PerformShiftCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, const <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST)</td></tr>
<tr class="memdesc:a1861ed869b67a686ab4c7ed4987e381f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for immediate versions of vector shifts and lowers them.  <a href="#a1861ed869b67a686ab4c7ed4987e381f">More...</a><br /></td></tr>
<tr class="separator:a1861ed869b67a686ab4c7ed4987e381f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf85c170109b647e40d55678410f2775"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abf85c170109b647e40d55678410f2775">PerformIntrinsicCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:abf85c170109b647e40d55678410f2775"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM-specific DAG combining for intrinsics.  <a href="#abf85c170109b647e40d55678410f2775">More...</a><br /></td></tr>
<tr class="separator:abf85c170109b647e40d55678410f2775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c17cc7964441daaea8b4bee6c18f93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa4c17cc7964441daaea8b4bee6c18f93">CombineBaseUpdate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:aa4c17cc7964441daaea8b4bee6c18f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c91e3ce973fc8b75965cc27ca17f36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a03c91e3ce973fc8b75965cc27ca17f36">CombineVLDDUP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a03c91e3ce973fc8b75965cc27ca17f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195d7dc249759221f9ee792a901a462c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, unsigned BlockSize)</td></tr>
<tr class="separator:a195d7dc249759221f9ee792a901a462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1a0ad75b025eb549f8e0a42a13a2bc"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#adb1a0ad75b025eb549f8e0a42a13a2bc">isPermuteMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:adb1a0ad75b025eb549f8e0a42a13a2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:abf11cf495bf3e702bec83cb18bb58b77"><td class="memItemLeft" align="right" valign="top">static const uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abf11cf495bf3e702bec83cb18bb58b77">AArch64FPRArgRegs</a> []</td></tr>
<tr class="separator:abf11cf495bf3e702bec83cb18bb58b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2d2fea6c79d393524da712ec0f4fa8"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3b2d2fea6c79d393524da712ec0f4fa8">NumFPRArgRegs</a> = <a class="el" href="namespacellvm.html#a370ed0e0f2bb66d17cd13f84be54e867">llvm::array_lengthof</a>(<a class="el" href="AArch64ISelLowering_8cpp.html#abf11cf495bf3e702bec83cb18bb58b77">AArch64FPRArgRegs</a>)</td></tr>
<tr class="separator:a3b2d2fea6c79d393524da712ec0f4fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4802022fdbc4de6b7b147eafbda5f33"><td class="memItemLeft" align="right" valign="top">static const uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab4802022fdbc4de6b7b147eafbda5f33">AArch64ArgRegs</a> []</td></tr>
<tr class="separator:ab4802022fdbc4de6b7b147eafbda5f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef2f286698b5a56193e290b89b76636"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3ef2f286698b5a56193e290b89b76636">NumArgRegs</a> = <a class="el" href="namespacellvm.html#a370ed0e0f2bb66d17cd13f84be54e867">llvm::array_lengthof</a>(<a class="el" href="AArch64ISelLowering_8cpp.html#ab4802022fdbc4de6b7b147eafbda5f33">AArch64ArgRegs</a>)</td></tr>
<tr class="separator:a3ef2f286698b5a56193e290b89b76636"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-isel&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00015">15</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a2e5bb835f5d708c790c8eab3bfc14d5f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool CC_AArch64NoMoreRegs </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>ValVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>LocVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a>&#160;</td>
          <td class="paramname"><em>LocInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a>&#160;</td>
          <td class="paramname"><em>ArgFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>State</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01036">1036</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01030">AArch64ArgRegs</a>, <a class="el" href="CallingConvLower_8h_source.html#l00291">llvm::CCState::AllocateReg()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01034">NumArgRegs</a>.</p>

</div>
</div>
<a class="anchor" id="aa4c17cc7964441daaea8b4bee6c18f93"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CombineBaseUpdate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03580">3580</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Intrinsics_8h_source.html#l00113">llvm::Intrinsic::aarch64_neon_vld1x2</a>, <a class="el" href="Intrinsics_8h_source.html#l00114">llvm::Intrinsic::aarch64_neon_vld1x3</a>, <a class="el" href="Intrinsics_8h_source.html#l00115">llvm::Intrinsic::aarch64_neon_vld1x4</a>, <a class="el" href="Intrinsics_8h_source.html#l00168">llvm::Intrinsic::aarch64_neon_vst1x2</a>, <a class="el" href="Intrinsics_8h_source.html#l00169">llvm::Intrinsic::aarch64_neon_vst1x3</a>, <a class="el" href="Intrinsics_8h_source.html#l00170">llvm::Intrinsic::aarch64_neon_vst1x4</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::ADD</a>, <a class="el" href="Intrinsics_8h_source.html#l00252">llvm::Intrinsic::arm_neon_vld1</a>, <a class="el" href="Intrinsics_8h_source.html#l00253">llvm::Intrinsic::arm_neon_vld2</a>, <a class="el" href="Intrinsics_8h_source.html#l00254">llvm::Intrinsic::arm_neon_vld2lane</a>, <a class="el" href="Intrinsics_8h_source.html#l00255">llvm::Intrinsic::arm_neon_vld3</a>, <a class="el" href="Intrinsics_8h_source.html#l00256">llvm::Intrinsic::arm_neon_vld3lane</a>, <a class="el" href="Intrinsics_8h_source.html#l00257">llvm::Intrinsic::arm_neon_vld4</a>, <a class="el" href="Intrinsics_8h_source.html#l00258">llvm::Intrinsic::arm_neon_vld4lane</a>, <a class="el" href="Intrinsics_8h_source.html#l00324">llvm::Intrinsic::arm_neon_vst1</a>, <a class="el" href="Intrinsics_8h_source.html#l00325">llvm::Intrinsic::arm_neon_vst2</a>, <a class="el" href="Intrinsics_8h_source.html#l00326">llvm::Intrinsic::arm_neon_vst2lane</a>, <a class="el" href="Intrinsics_8h_source.html#l00327">llvm::Intrinsic::arm_neon_vst3</a>, <a class="el" href="Intrinsics_8h_source.html#l00328">llvm::Intrinsic::arm_neon_vst3lane</a>, <a class="el" href="Intrinsics_8h_source.html#l00329">llvm::Intrinsic::arm_neon_vst4</a>, <a class="el" href="Intrinsics_8h_source.html#l00330">llvm::Intrinsic::arm_neon_vst4lane</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00400">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SmallVector_8h_source.html#l00135">llvm::SmallVectorTemplateCommon&lt; T &gt;::data()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04377">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01034">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01030">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00105">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00548">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00369">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00102">llvm::SDValue::getResNo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00408">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00843">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00771">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04977">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00142">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00135">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l01838">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l01844">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00523">llvm::SDNode::isPredecessorOf()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="Target_2README_8txt_source.html#l00723">n</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00169">llvm::AArch64ISD::NEON_LD1_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00173">llvm::AArch64ISD::NEON_LD1x2_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00174">llvm::AArch64ISD::NEON_LD1x3_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00175">llvm::AArch64ISD::NEON_LD1x4_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00170">llvm::AArch64ISD::NEON_LD2_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00164">llvm::AArch64ISD::NEON_LD2DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00187">llvm::AArch64ISD::NEON_LD2DUP_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00192">llvm::AArch64ISD::NEON_LD2LN_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00171">llvm::AArch64ISD::NEON_LD3_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00165">llvm::AArch64ISD::NEON_LD3DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00188">llvm::AArch64ISD::NEON_LD3DUP_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00193">llvm::AArch64ISD::NEON_LD3LN_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::NEON_LD4_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::NEON_LD4DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00189">llvm::AArch64ISD::NEON_LD4DUP_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00194">llvm::AArch64ISD::NEON_LD4LN_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00178">llvm::AArch64ISD::NEON_ST1_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00182">llvm::AArch64ISD::NEON_ST1x2_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00183">llvm::AArch64ISD::NEON_ST1x3_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00184">llvm::AArch64ISD::NEON_ST1x4_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00179">llvm::AArch64ISD::NEON_ST2_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00197">llvm::AArch64ISD::NEON_ST2LN_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00180">llvm::AArch64ISD::NEON_ST3_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00198">llvm::AArch64ISD::NEON_ST3LN_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00181">llvm::AArch64ISD::NEON_ST4_UPD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::NEON_ST4LN_UPD</a>, <a class="el" href="ValueTypes_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00496">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00500">llvm::SDNode::use_end()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03800">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a03c91e3ce973fc8b75965cc27ca17f36"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CombineVLDDUP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>For a VDUPLANE node N, check if its source operand is a vldN-lane (N &gt; 1) intrinsic, and if all the other uses of that intrinsic are also VDUPLANEs. If so, combine them to a vldN-dup operation and return true. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03725">3725</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Intrinsics_8h_source.html#l00254">llvm::Intrinsic::arm_neon_vld2lane</a>, <a class="el" href="Intrinsics_8h_source.html#l00256">llvm::Intrinsic::arm_neon_vld3lane</a>, <a class="el" href="Intrinsics_8h_source.html#l00258">llvm::Intrinsic::arm_neon_vld4lane</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00400">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04377">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01034">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01030">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00105">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00369">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00102">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04977">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00135">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="Target_2README_8txt_source.html#l00723">n</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00164">llvm::AArch64ISD::NEON_LD2DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00165">llvm::AArch64ISD::NEON_LD3DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::NEON_LD4DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::NEON_VDUPLANE</a>, <a class="el" href="ValueTypes_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00496">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00500">llvm::SDNode::use_end()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03800">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="aab0c6d18992d8c1707b721dd3c2fb14e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1TargetLoweringObjectFile.html">TargetLoweringObjectFile</a>* createTLOF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00032">32</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00132">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00061">llvm::AArch64Subtarget::isTargetELF()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00062">llvm::AArch64Subtarget::isTargetLinux()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a4c7c1562b50655523bd71e7f3b04d3eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool findEXTRHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&#160;</td>
          <td class="paramname"><em>ShiftAmount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>FromHi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>An EXTR instruction is made up of two shifts, ORed together. This helper searches for and classifies those shifts. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03300">3300</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l06248">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SRL</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03322">tryCombineToEXTR()</a>.</p>

</div>
</div>
<a class="anchor" id="a64d31337a4936c4780aae0fc78a60e58"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool findMaskedBFI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>BFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Extended</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Searches from N for an existing AArch64ISD::BFI node, possibly surrounded by a mask and an extension. Returns true if a BFI was found and provides information on its surroundings. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03130">3130</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::BFI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06248">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00843">llvm::SDValue::getValueType()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00357">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03239">tryCombineToLargerBFI()</a>.</p>

</div>
</div>
<a class="anchor" id="ac88203d2e528535253232d0ae4911f47"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46">A64CC::CondCodes</a> FPCCToA64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46">A64CC::CondCodes</a> &amp;&#160;</td>
          <td class="paramname"><em>Alternative</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01872">1872</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64BaseInfo_8h_source.html#l00031">llvm::A64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00041">llvm::A64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00043">llvm::A64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00039">llvm::A64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00049">llvm::A64CC::Invalid</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00044">llvm::A64CC::LE</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00040">llvm::A64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00042">llvm::A64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00032">llvm::A64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00036">llvm::A64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00739">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00741">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00740">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00743">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00742">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00728">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00724">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00723">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00725">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00730">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00731">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00734">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00733">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::SETUO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00038">llvm::A64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00037">llvm::A64CC::VS</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01957">llvm::AArch64TargetLowering::LowerBR_CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02441">llvm::AArch64TargetLowering::LowerSELECT_CC()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02726">llvm::AArch64TargetLowering::LowerSETCC()</a>.</p>

</div>
</div>
<a class="anchor" id="a9225ed37f3e0e1f2ef1ea596fbd7ad11"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getExclusiveOperation </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>LdrOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>StrOpc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00382">382</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Instructions_8h_source.html#l00041">llvm::Acquire</a>, <a class="el" href="Instructions_8h_source.html#l00043">llvm::AcquireRelease</a>, <a class="el" href="MathExtras_8h_source.html#l00354">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00443">llvm::Log2_32()</a>, <a class="el" href="Instructions_8h_source.html#l00042">llvm::Release</a>, and <a class="el" href="Instructions_8h_source.html#l00044">llvm::SequentiallyConsistent</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00436">llvm::AArch64TargetLowering::emitAtomicBinary()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00520">llvm::AArch64TargetLowering::emitAtomicBinaryMinMax()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00612">llvm::AArch64TargetLowering::emitAtomicCmpSwap()</a>.</p>

</div>
</div>
<a class="anchor" id="acf52d948cde68060a29f1355c44ae81d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t getLSBForBFI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>MaskedVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>For a true bitfield insert, the bits getting into that contiguous mask should come from the low part of an existing value: they must be formed from a compatible SHL operation (unless they're already low). This function checks that condition and returns the least-significant bit that's intended. If the operation not a field preparation, -1 is returned. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03086">3086</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00049">llvm::countTrailingZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00852">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00348">llvm::isShiftedMask_64()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SRL</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03158">tryCombineToBFI()</a>.</p>

</div>
</div>
<a class="anchor" id="a8488e7918427cbc59c4216e0249bc8ee"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getVShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ElementBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03471">3471</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00420">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00266">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00105">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="APInt_8h_source.html#l01318">llvm::APInt::getSExtValue()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l06455">llvm::BuildVectorSDNode::isConstantSplat()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03490">isVShiftLImm()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03501">isVShiftRImm()</a>.</p>

</div>
</div>
<a class="anchor" id="a00c02ba800dddb4d5007eb62c5cacef2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46">A64CC::CondCodes</a> IntCCToA64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01783">1783</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64BaseInfo_8h_source.html#l00031">llvm::A64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00041">llvm::A64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00043">llvm::A64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00039">llvm::A64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00033">llvm::A64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00044">llvm::A64CC::LE</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00034">llvm::A64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00040">llvm::A64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00042">llvm::A64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00032">llvm::A64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00739">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00741">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00740">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00743">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00742">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00731">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00734">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00733">llvm::ISD::SETULT</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01810">llvm::AArch64TargetLowering::getSelectableIntSetCC()</a>.</p>

</div>
</div>
<a class="anchor" id="a39cf287f7b17eb7bceb63ff5fbc2273a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNeonModifiedImm </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>SplatBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>SplatUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SplatBitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is128Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cc">NeonModImmType</a>&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>OpCmode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Check if the specified splat value corresponds to a valid vector constant for a Neon instruction with a "modified immediate" operand (e.g., MOVI). If so, return the encoded 8-bit immediate and the OpCmode instruction fields values. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02906">2906</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86BaseInfo_8h_source.html#l00373">llvm::X86II::ImmMask</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::Neon_Mov_Imm</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::MVT::v16i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00088">llvm::MVT::v1i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00084">llvm::MVT::v2i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00089">llvm::MVT::v2i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00079">llvm::MVT::v4i16</a>, <a class="el" href="ValueTypes_8h_source.html#l00085">llvm::MVT::v4i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00080">llvm::MVT::v8i16</a>, and <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::MVT::v8i8</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03926">llvm::AArch64TargetLowering::LowerBUILD_VECTOR()</a>.</p>

</div>
</div>
<a class="anchor" id="adb1a0ad75b025eb549f8e0a42a13a2bc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned isPermuteMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04134">4134</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00771">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00133">llvm::AArch64ISD::NEON_TRN1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00134">llvm::AArch64ISD::NEON_TRN2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00129">llvm::AArch64ISD::NEON_UZP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::NEON_UZP2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00131">llvm::AArch64ISD::NEON_ZIP1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00132">llvm::AArch64ISD::NEON_ZIP2</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04210">llvm::AArch64TargetLowering::LowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a class="anchor" id="a195d7dc249759221f9ee792a901a462c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BlockSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. (The order of the elements within each block of the vector is reversed.) </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04105">4105</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00762">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00771">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04210">llvm::AArch64TargetLowering::LowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0e6926852730f40631c548df46d5fdb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVShiftLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Check if this is a valid build_vector for the immediate operand of a vector shift left operation. That value must be in the range: 0 &lt;= Value &lt; ElementBits </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03490">3490</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00762">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03471">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00661">llvm::EVT::isVector()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03554">PerformIntrinsicCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03510">PerformShiftCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b62ff22161d1ed46d271924e0032ff0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Check if this is a valid build_vector for the immediate operand of a vector shift right operation. The value must be in the range: 1 &lt;= Value &lt;= ElementBits </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03501">3501</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00762">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03471">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00661">llvm::EVT::isVector()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03510">PerformShiftCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="aadf09cc21dafd7fa01190a45c066ca5e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02517">2517</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00420">llvm::ISD::BITCAST</a>, <a class="el" href="Target_2PowerPC_2README_8txt_source.html#l00247">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00054">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01324">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01108">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00105">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00952">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00222">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00843">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00656">llvm::EVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00758">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::NEON_CMP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::NEON_CMPZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00148">llvm::AArch64ISD::NEON_TST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00739">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00741">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00740">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00743">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00742">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00728">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00724">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00723">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00725">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00730">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00731">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00734">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00733">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::SETUO</a>, and <a class="el" href="BitVector_8h_source.html#l00591">std::swap()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02726">llvm::AArch64TargetLowering::LowerSETCC()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c02410f9bb19b5b6eb61c9711ae4156"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformANDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03044">3044</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00429">llvm::CountPopulation_64()</a>, <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06248">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00335">llvm::isMask_64()</a>, <a class="el" href="Target_2README_8txt_source.html#l00506">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SRL</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00103">llvm::AArch64ISD::UBFX</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03800">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="abf85c170109b647e40d55678410f2775"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformIntrinsicCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM-specific DAG combining for intrinsics. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03554">3554</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Intrinsics_8h_source.html#l00296">llvm::Intrinsic::arm_neon_vqshifts</a>, <a class="el" href="Intrinsics_8h_source.html#l00298">llvm::Intrinsic::arm_neon_vqshiftu</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00843">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03490">isVShiftLImm()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::NEON_QSHLs</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00152">llvm::AArch64ISD::NEON_QSHLu</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03800">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0bfa9fd5808df2b26473b9c35972753"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformORCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific dag combine xforms for ISD::OR. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03364">3364</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00420">llvm::ISD::BITCAST</a>, <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="Casting_8h_source.html#l00266">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00105">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00065">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="ValueTypes_8h_source.html#l00681">llvm::EVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06455">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="TargetLowering_8h_source.html#l00285">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00661">llvm::EVT::isVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00117">llvm::AArch64ISD::NEON_BSL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03158">tryCombineToBFI()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03322">tryCombineToEXTR()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03239">tryCombineToLargerBFI()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::MVT::v16i8</a>, and <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::MVT::v8i8</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03800">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a1861ed869b67a686ab4c7ed4987e381f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformShiftCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks for immediate versions of vector shifts and lowers them. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03510">3510</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00369">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00065">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l00285">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03490">isVShiftLImm()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03501">isVShiftRImm()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::NEON_VDUP</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03432">PerformSRACombine()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SRL</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03800">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ab00d952a6960dba631e0c05d5f1736a1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSRACombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific dag combine xforms for ISD::SRA. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03432">3432</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06248">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00066">llvm::AArch64ISD::SBFX</a>, <a class="el" href="Target_2README_8txt_source.html#l00506">Shift</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SHL</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03510">PerformShiftCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a210c4fa2ef1f14e81e71687136503ab6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToBFI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Try to combine a subtree (rooted at an OR) into a "masked BFI" node, which is roughly equivalent to (and (BFI ...), mask). This form is used because it can often be further combined with a larger mask. Ultimately, we want mask to be 2^32-1 or 2^64-1 so the AND can be skipped. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03158">3158</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::BFI</a>, <a class="el" href="MathExtras_8h_source.html#l00429">llvm::CountPopulation_64()</a>, <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06248">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03086">getLSBForBFI()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00369">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::OR</a>, and <a class="el" href="BitVector_8h_source.html#l00591">std::swap()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03364">PerformORCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ade8a40121f849c1f24906dfb1a4ecfd3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair. This function looks for the pattern: (or (shl VAL1, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>), (srl VAL2, #RegWidth-N)) and replaces it with an EXTR. Can't quite be done in TableGen because the two immediates aren't independent. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03322">3322</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00046">llvm::AArch64ISD::EXTR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03300">findEXTRHalf()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00369">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::OR</a>, and <a class="el" href="BitVector_8h_source.html#l00591">std::swap()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03364">PerformORCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ca7f04c0abd7a26ca13061c5c44fd82"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToLargerBFI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Search for the bitwise combining (with careful masks) of a MaskedBFI and its original input. This is surprisingly common because SROA splits things up into i8 chunks, so the originally detected MaskedBFI may actually only act on the low (say) byte of a word. This is then orred into the rest of the word afterwards.</p>
<p>Basic input: (or (and OLDFIELD, MASK1), (MaskedBFI MASK2, OLDFIELD, ...)).</p>
<p>If MASK1 and MASK2 are compatible, we can fold the whole thing into the MaskedBFI. We can also deal with a certain amount of extend/truncate being involved. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03239">3239</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00360">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::BFI</a>, <a class="el" href="TargetLowering_8h_source.html#l01833">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03130">findMaskedBFI()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00959">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06248">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02485">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00840">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00779">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00843">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00609">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, and <a class="el" href="ValueTypes_8h_source.html#l00047">llvm::MVT::i64</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03364">PerformORCombine()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ab4802022fdbc4de6b7b147eafbda5f33"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t AArch64ArgRegs[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">  AArch64::X0, AArch64::X1, AArch64::X2, AArch64::X3,</div><div class="line">  AArch64::X4, AArch64::X5, AArch64::X6, AArch64::X7</div><div class="line">}</div></div><!-- fragment -->
<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01030">1030</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01036">CC_AArch64NoMoreRegs()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01061">llvm::AArch64TargetLowering::SaveVarArgRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="abf11cf495bf3e702bec83cb18bb58b77"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t AArch64FPRArgRegs[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">  AArch64::Q0, AArch64::Q1, AArch64::Q2, AArch64::Q3,</div><div class="line">  AArch64::Q4, AArch64::Q5, AArch64::Q6, AArch64::Q7</div><div class="line">}</div></div><!-- fragment -->
<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01024">1024</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01061">llvm::AArch64TargetLowering::SaveVarArgRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ef2f286698b5a56193e290b89b76636"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned NumArgRegs = <a class="el" href="namespacellvm.html#a370ed0e0f2bb66d17cd13f84be54e867">llvm::array_lengthof</a>(<a class="el" href="AArch64ISelLowering_8cpp.html#ab4802022fdbc4de6b7b147eafbda5f33">AArch64ArgRegs</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01034">1034</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01036">CC_AArch64NoMoreRegs()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01856">llvm::CC_PPC32_SVR4_Custom_AlignArgRegs()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01883">llvm::CC_PPC32_SVR4_Custom_AlignFPArgRegs()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01061">llvm::AArch64TargetLowering::SaveVarArgRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a3b2d2fea6c79d393524da712ec0f4fa8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned NumFPRArgRegs = <a class="el" href="namespacellvm.html#a370ed0e0f2bb66d17cd13f84be54e867">llvm::array_lengthof</a>(<a class="el" href="AArch64ISelLowering_8cpp.html#abf11cf495bf3e702bec83cb18bb58b77">AArch64FPRArgRegs</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01028">1028</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01061">llvm::AArch64TargetLowering::SaveVarArgRegisters()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:32 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
