

================================================================
== Synthesis Summary Report of 'setMem'
================================================================
+ General Information: 
    * Date:           Tue Apr 23 22:56:19 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+------------+-----+
    |+ setMem                            |     -|  0.00|      214|  2.140e+03|         -|      215|     -|        no|  20 (7%)|  3 (1%)|  7949 (7%)|  6964 (13%)|    -|
    | + setMem_Pipeline_VITIS_LOOP_34_1  |     -|  0.00|       61|    610.000|         -|       61|     -|        no|        -|       -|  385 (~0%)|   371 (~0%)|    -|
    |  o VITIS_LOOP_34_1                 |     -|  7.30|       59|    590.000|        11|        1|    50|       yes|        -|       -|          -|           -|    -|
    | + setMem_Pipeline_VITIS_LOOP_42_2  |     -|  0.39|       90|    900.000|         -|       90|     -|        no|        -|  3 (1%)|  3546 (3%)|   2671 (5%)|    -|
    |  o VITIS_LOOP_42_2                 |     -|  7.30|       88|    880.000|        40|        1|    50|       yes|        -|       -|          -|           -|    -|
    | + setMem_Pipeline_VITIS_LOOP_97_3  |     -|  0.00|       58|    580.000|         -|       58|     -|        no|        -|       -|  117 (~0%)|   168 (~0%)|    -|
    |  o VITIS_LOOP_97_3                 |     -|  7.30|       56|    560.000|         8|        1|    50|       yes|        -|       -|          -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | a_1      | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | a_2      | 0x14   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | b_1      | 0x1c   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | b_2      | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | c_1      | 0x28   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | c_2      | 0x2c   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | op_1     | 0x34   | 32    | W      | Data signal of op                |                                                                      |
| s_axi_control | op_2     | 0x38   | 32    | W      | Data signal of op                |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | pointer  |
| b        | in        | pointer  |
| c        | out       | pointer  |
| op       | in        | pointer  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                        |
+----------+---------------+-----------+----------+--------------------------------+
| a        | m_axi_gmem0   | interface |          |                                |
| a        | s_axi_control | register  | offset   | name=a_1 offset=0x10 range=32  |
| a        | s_axi_control | register  | offset   | name=a_2 offset=0x14 range=32  |
| b        | m_axi_gmem1   | interface |          |                                |
| b        | s_axi_control | register  | offset   | name=b_1 offset=0x1c range=32  |
| b        | s_axi_control | register  | offset   | name=b_2 offset=0x20 range=32  |
| c        | m_axi_gmem2   | interface |          |                                |
| c        | s_axi_control | register  | offset   | name=c_1 offset=0x28 range=32  |
| c        | s_axi_control | register  | offset   | name=c_2 offset=0x2c range=32  |
| op       | m_axi_gmem3   | interface |          |                                |
| op       | s_axi_control | register  | offset   | name=op_1 offset=0x34 range=32 |
| op       | s_axi_control | register  | offset   | name=op_2 offset=0x38 range=32 |
+----------+---------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+----------+--------------------+-----------+--------------+------------+-------------------------------------------------+
| HW Interface | Variable | Access Location    | Direction | Burst Status | Resolution | Problem                                         |
+--------------+----------+--------------------+-----------+--------------+------------+-------------------------------------------------+
| m_axi_gmem0  | a        | HLS/core.cpp:36:15 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem1  | b        | HLS/core.cpp:37:15 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | c        | HLS/core.cpp:99:8  | write     | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem3  | op       | HLS/core.cpp:38:22 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
+--------------+----------+--------------------+-----------+--------------+------------+-------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------+-----+--------+------------+-----+--------+---------+
| + setMem                           | 3   |        |            |     |        |         |
|  + setMem_Pipeline_VITIS_LOOP_34_1 | 0   |        |            |     |        |         |
|    add_ln34_fu_189_p2              |     |        | add_ln34   | add | fabric | 0       |
|    add_ln36_fu_207_p2              |     |        | add_ln36   | add | fabric | 0       |
|    add_ln37_fu_233_p2              |     |        | add_ln37   | add | fabric | 0       |
|    add_ln38_fu_259_p2              |     |        | add_ln38   | add | fabric | 0       |
|  + setMem_Pipeline_VITIS_LOOP_42_2 | 3   |        |            |     |        |         |
|    add_ln42_fu_238_p2              |     |        | add_ln42   | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U10          | 3   |        | mul_ln81   | mul | auto   | 1       |
|    sub_ln77_fu_254_p2              |     |        | sub_ln77   | sub | fabric | 0       |
|    add_ln73_fu_260_p2              |     |        | add_ln73   | add | fabric | 0       |
|    sub_ln69_fu_274_p2              |     |        | sub_ln69   | sub | fabric | 0       |
|    sub_ln69_1_fu_343_p2            |     |        | sub_ln69_1 | sub | fabric | 0       |
|    sub_ln65_fu_308_p2              |     |        | sub_ln65   | sub | fabric | 0       |
|    sub_ln65_1_fu_362_p2            |     |        | sub_ln65_1 | sub | fabric | 0       |
|    add_ln53_fu_392_p2              |     |        | add_ln53   | add | fabric | 0       |
|    add_ln49_fu_399_p2              |     |        | add_ln49   | add | fabric | 0       |
|  + setMem_Pipeline_VITIS_LOOP_97_3 | 0   |        |            |     |        |         |
|    add_ln97_fu_119_p2              |     |        | add_ln97   | add | fabric | 0       |
|    add_ln99_fu_142_p2              |     |        | add_ln99   | add | fabric | 0       |
+------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-----------+------+------+--------+---------------+------+---------+------------------+
| Name              | Usage        | Type      | BRAM | URAM | Pragma | Variable      | Impl | Latency | Bitwidth, Depth, |
|                   |              |           |      |      |        |               |      |         | Banks            |
+-------------------+--------------+-----------+------+------+--------+---------------+------+---------+------------------+
| + setMem          |              |           | 20   | 0    |        |               |      |         |                  |
|   control_s_axi_U | interface    | s_axilite |      |      |        |               |      |         |                  |
|   gmem0_m_axi_U   | interface    | m_axi     | 4    |      |        |               |      |         |                  |
|   gmem1_m_axi_U   | interface    | m_axi     | 4    |      |        |               |      |         |                  |
|   gmem2_m_axi_U   | interface    | m_axi     | 4    |      |        |               |      |         |                  |
|   gmem3_m_axi_U   | interface    | m_axi     | 4    |      |        |               |      |         |                  |
|   data_a_U        | ram_1p array |           | 2    |      |        | data_a        | auto | 1       | 32, 50, 1        |
|   data_b_U        | ram_1p array |           | 2    |      |        | data_b        | auto | 1       | 32, 50, 1        |
|   data_result_U   | ram_1p array |           | 2    |      |        | data_result   | auto | 1       | 32, 50, 1        |
|   ALU_operation_U | ram_1p array |           | 2    |      |        | ALU_operation | auto | 1       | 32, 50, 1        |
+-------------------+--------------+-----------+------+------+--------+---------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------------+-----------------------------------+
| Type      | Options                                               | Location                          |
+-----------+-------------------------------------------------------+-----------------------------------+
| interface | mode=s_axilite bundle=control port=op                 | HLS/core.cpp:9 in setmem, op      |
| interface | mode=s_axilite bundle=control port=a                  | HLS/core.cpp:10 in setmem, a      |
| interface | mode=s_axilite bundle=control port=b                  | HLS/core.cpp:11 in setmem, b      |
| interface | mode=s_axilite bundle=control port=c                  | HLS/core.cpp:12 in setmem, c      |
| interface | mode=s_axilite bundle=control port=return             | HLS/core.cpp:14 in setmem, return |
| interface | mode=m_axi port=a bundle=gmem0 depth=50 offset=slave  | HLS/core.cpp:16 in setmem, a      |
| interface | mode=m_axi port=b bundle=gmem1 depth=50 offset=slave  | HLS/core.cpp:17 in setmem, b      |
| interface | mode=m_axi port=c bundle=gmem2 depth=50 offset=slave  | HLS/core.cpp:18 in setmem, c      |
| interface | mode=m_axi port=op bundle=gmem3 depth=50 offset=slave | HLS/core.cpp:19 in setmem, op     |
+-----------+-------------------------------------------------------+-----------------------------------+


