-- Testbench automatically generated online
-- at https://vhdl.lapinoo.net
-- Generation date : 17.6.2022 09:32:52 UTC

library ieee;
use ieee.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tb_comparador is
end tb_comparador;

architecture tb of tb_comparador is

    component comparador
        port (in_1  : in unsigned (255 downto 0);
              igual : out std_logic;
              mayor : out std_logic;
              menor : out std_logic);
    end component;

    signal in_1  : unsigned (255 downto 0);
    signal igual : std_logic;
    signal mayor : std_logic;
    signal menor : std_logic;

begin

    dut : comparador
    port map (in_1  => in_1,
              igual => igual,
              mayor => mayor,
              menor => menor);

    stimuli : process
    begin
        -- EDIT Adapt initialization as needed
        in_1 <= (others => '0');

        -- EDIT Add stimuli here
        in_1 <= to_unsigned(7, in_1'length);
        wait for 10 ns;
        in_1 <= to_unsigned(0, in_1'length);
        wait for 10 ns;
        in_1 <= to_unsigned(9, in_1'length);
        wait for 10 ns;

        wait;
    end process;

end tb;

-- Configuration block below is required by some simulators. Usually no need to edit.

configuration cfg_tb_comparador of tb_comparador is
    for tb
    end for;
end cfg_tb_comparador;