<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>GTX transceivers &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration registers" href="config.html" />
    <link rel="prev" title="PCI Express cores" href="pcie.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 6</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="emac.html">Ethernet MACs</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express cores</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">GTX transceivers</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 6</a></li>
      <li class="breadcrumb-item active">GTX transceivers</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex6/gtx.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="gtx-transceivers">
<span id="virtex6-gtx"></span><h1>GTX transceivers<a class="headerlink" href="#gtx-transceivers" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[0]">GTX0:DRP00[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[0]">GTX0:PMA_RX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[1]">GTX0:DRP00[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[1]">GTX0:PMA_RX_CFG[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[2]">GTX0:DRP00[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[2]">GTX0:PMA_RX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[3]">GTX0:DRP00[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[3]">GTX0:PMA_RX_CFG[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[4]">GTX0:DRP00[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[4]">GTX0:PMA_RX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[5]">GTX0:DRP00[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[5]">GTX0:PMA_RX_CFG[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[6]">GTX0:DRP00[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[6]">GTX0:PMA_RX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[7]">GTX0:DRP00[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[7]">GTX0:PMA_RX_CFG[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[8]">GTX0:DRP00[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[8]">GTX0:PMA_RX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[9]">GTX0:DRP00[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[9]">GTX0:PMA_RX_CFG[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[10]">GTX0:DRP00[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[10]">GTX0:PMA_RX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[11]">GTX0:DRP00[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[11]">GTX0:PMA_RX_CFG[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[12]">GTX0:DRP00[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[12]">GTX0:PMA_RX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[13]">GTX0:DRP00[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[13]">GTX0:PMA_RX_CFG[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[14]">GTX0:DRP00[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[14]">GTX0:PMA_RX_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP00" title="GTX0:DRP00[15]">GTX0:DRP00[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[15]">GTX0:PMA_RX_CFG[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[0]">GTX0:DRP01[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[16]">GTX0:PMA_RX_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[1]">GTX0:DRP01[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[17]">GTX0:PMA_RX_CFG[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[2]">GTX0:DRP01[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[18]">GTX0:PMA_RX_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[3]">GTX0:DRP01[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[19]">GTX0:PMA_RX_CFG[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[4]">GTX0:DRP01[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[20]">GTX0:PMA_RX_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[5]">GTX0:DRP01[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[21]">GTX0:PMA_RX_CFG[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[6]">GTX0:DRP01[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[22]">GTX0:PMA_RX_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[7]">GTX0:DRP01[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[23]">GTX0:PMA_RX_CFG[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[8]">GTX0:DRP01[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RX_CFG" title="GTX0:PMA_RX_CFG[24]">GTX0:PMA_RX_CFG[24]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[9]">GTX0:DRP01[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RXSYNC_CFG" title="GTX0:PMA_RXSYNC_CFG[0]">GTX0:PMA_RXSYNC_CFG[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[10]">GTX0:DRP01[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RXSYNC_CFG" title="GTX0:PMA_RXSYNC_CFG[1]">GTX0:PMA_RXSYNC_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[11]">GTX0:DRP01[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RXSYNC_CFG" title="GTX0:PMA_RXSYNC_CFG[2]">GTX0:PMA_RXSYNC_CFG[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[12]">GTX0:DRP01[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RXSYNC_CFG" title="GTX0:PMA_RXSYNC_CFG[3]">GTX0:PMA_RXSYNC_CFG[3]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[13]">GTX0:DRP01[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RXSYNC_CFG" title="GTX0:PMA_RXSYNC_CFG[4]">GTX0:PMA_RXSYNC_CFG[4]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[14]">GTX0:DRP01[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RXSYNC_CFG" title="GTX0:PMA_RXSYNC_CFG[5]">GTX0:PMA_RXSYNC_CFG[5]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP01" title="GTX0:DRP01[15]">GTX0:DRP01[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_RXSYNC_CFG" title="GTX0:PMA_RXSYNC_CFG[6]">GTX0:PMA_RXSYNC_CFG[6]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[0]">GTX0:DRP02[0]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[0]">GTX0:RXUSRCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[1]">GTX0:DRP02[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[1]">GTX0:RXUSRCLK_DLY[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[2]">GTX0:DRP02[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[2]">GTX0:RXUSRCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[3]">GTX0:DRP02[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[3]">GTX0:RXUSRCLK_DLY[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[4]">GTX0:DRP02[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[4]">GTX0:RXUSRCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[5]">GTX0:DRP02[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[5]">GTX0:RXUSRCLK_DLY[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[6]">GTX0:DRP02[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[6]">GTX0:RXUSRCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[7]">GTX0:DRP02[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[7]">GTX0:RXUSRCLK_DLY[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[8]">GTX0:DRP02[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[8]">GTX0:RXUSRCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[9]">GTX0:DRP02[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[9]">GTX0:RXUSRCLK_DLY[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[10]">GTX0:DRP02[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[10]">GTX0:RXUSRCLK_DLY[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[11]">GTX0:DRP02[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[11]">GTX0:RXUSRCLK_DLY[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[12]">GTX0:DRP02[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[12]">GTX0:RXUSRCLK_DLY[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[13]">GTX0:DRP02[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[13]">GTX0:RXUSRCLK_DLY[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[14]">GTX0:DRP02[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[14]">GTX0:RXUSRCLK_DLY[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP02" title="GTX0:DRP02[15]">GTX0:DRP02[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RXUSRCLK_DLY" title="GTX0:RXUSRCLK_DLY[15]">GTX0:RXUSRCLK_DLY[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[0]">GTX0:BIAS_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[0]">GTX0:DRP03[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[1]">GTX0:BIAS_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[1]">GTX0:DRP03[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[2]">GTX0:BIAS_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[2]">GTX0:DRP03[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[3]">GTX0:BIAS_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[3]">GTX0:DRP03[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[4]">GTX0:BIAS_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[4]">GTX0:DRP03[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[5]">GTX0:BIAS_CFG[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[5]">GTX0:DRP03[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[6]">GTX0:BIAS_CFG[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[6]">GTX0:DRP03[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[7]">GTX0:BIAS_CFG[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[7]">GTX0:DRP03[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[8]">GTX0:BIAS_CFG[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[8]">GTX0:DRP03[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[9]">GTX0:BIAS_CFG[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[9]">GTX0:DRP03[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[10]">GTX0:BIAS_CFG[10]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[10]">GTX0:DRP03[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[11]">GTX0:BIAS_CFG[11]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[11]">GTX0:DRP03[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[12]">GTX0:BIAS_CFG[12]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[12]">GTX0:DRP03[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[13]">GTX0:BIAS_CFG[13]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[13]">GTX0:DRP03[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[14]">GTX0:BIAS_CFG[14]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[14]">GTX0:DRP03[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[15]">GTX0:BIAS_CFG[15]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP03" title="GTX0:DRP03[15]">GTX0:DRP03[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[0]">GTX0:CHAN_BOND_SEQ_1_1[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[0]">GTX0:DRP04[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[1]">GTX0:CHAN_BOND_SEQ_1_1[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[1]">GTX0:DRP04[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[2]">GTX0:CHAN_BOND_SEQ_1_1[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[2]">GTX0:DRP04[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[3]">GTX0:CHAN_BOND_SEQ_1_1[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[3]">GTX0:DRP04[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[4]">GTX0:CHAN_BOND_SEQ_1_1[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[4]">GTX0:DRP04[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[5]">GTX0:CHAN_BOND_SEQ_1_1[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[5]">GTX0:DRP04[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[6]">GTX0:CHAN_BOND_SEQ_1_1[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[6]">GTX0:DRP04[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[7]">GTX0:CHAN_BOND_SEQ_1_1[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[7]">GTX0:DRP04[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[8]">GTX0:CHAN_BOND_SEQ_1_1[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[8]">GTX0:DRP04[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1" title="GTX0:CHAN_BOND_SEQ_1_1[9]">GTX0:CHAN_BOND_SEQ_1_1[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[9]">GTX0:DRP04[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE" title="GTX0:CHAN_BOND_SEQ_1_ENABLE[0]">GTX0:CHAN_BOND_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[10]">GTX0:DRP04[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE" title="GTX0:CHAN_BOND_SEQ_1_ENABLE[1]">GTX0:CHAN_BOND_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[11]">GTX0:DRP04[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE" title="GTX0:CHAN_BOND_SEQ_1_ENABLE[2]">GTX0:CHAN_BOND_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[12]">GTX0:DRP04[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE" title="GTX0:CHAN_BOND_SEQ_1_ENABLE[3]">GTX0:CHAN_BOND_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[13]">GTX0:DRP04[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[14]">GTX0:DRP04[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_BUFFER_USE" title="GTX0:RX_BUFFER_USE">GTX0:RX_BUFFER_USE</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP04" title="GTX0:DRP04[15]">GTX0:DRP04[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_LOSS_OF_SYNC_FSM" title="GTX0:RX_LOSS_OF_SYNC_FSM">GTX0:RX_LOSS_OF_SYNC_FSM</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[0]">GTX0:CHAN_BOND_SEQ_1_2[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[0]">GTX0:DRP05[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[1]">GTX0:CHAN_BOND_SEQ_1_2[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[1]">GTX0:DRP05[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[2]">GTX0:CHAN_BOND_SEQ_1_2[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[2]">GTX0:DRP05[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[3]">GTX0:CHAN_BOND_SEQ_1_2[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[3]">GTX0:DRP05[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[4]">GTX0:CHAN_BOND_SEQ_1_2[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[4]">GTX0:DRP05[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[5]">GTX0:CHAN_BOND_SEQ_1_2[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[5]">GTX0:DRP05[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[6]">GTX0:CHAN_BOND_SEQ_1_2[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[6]">GTX0:DRP05[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[7]">GTX0:CHAN_BOND_SEQ_1_2[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[7]">GTX0:DRP05[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[8]">GTX0:CHAN_BOND_SEQ_1_2[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[8]">GTX0:DRP05[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2" title="GTX0:CHAN_BOND_SEQ_1_2[9]">GTX0:CHAN_BOND_SEQ_1_2[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[9]">GTX0:DRP05[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_1_MAX_SKEW" title="GTX0:CHAN_BOND_1_MAX_SKEW[0]">GTX0:CHAN_BOND_1_MAX_SKEW[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[10]">GTX0:DRP05[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_1_MAX_SKEW" title="GTX0:CHAN_BOND_1_MAX_SKEW[1]">GTX0:CHAN_BOND_1_MAX_SKEW[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[11]">GTX0:DRP05[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_1_MAX_SKEW" title="GTX0:CHAN_BOND_1_MAX_SKEW[2]">GTX0:CHAN_BOND_1_MAX_SKEW[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[12]">GTX0:DRP05[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_1_MAX_SKEW" title="GTX0:CHAN_BOND_1_MAX_SKEW[3]">GTX0:CHAN_BOND_1_MAX_SKEW[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[13]">GTX0:DRP05[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[14]">GTX0:DRP05[14]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.RXUSRCLK" title="~GTX0:INV.RXUSRCLK">~GTX0:INV.RXUSRCLK</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP05" title="GTX0:DRP05[15]">GTX0:DRP05[15]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.RXUSRCLK2" title="~GTX0:INV.RXUSRCLK2">~GTX0:INV.RXUSRCLK2</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[0]">GTX0:CHAN_BOND_SEQ_1_3[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[0]">GTX0:DRP06[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[1]">GTX0:CHAN_BOND_SEQ_1_3[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[1]">GTX0:DRP06[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[2]">GTX0:CHAN_BOND_SEQ_1_3[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[2]">GTX0:DRP06[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[3]">GTX0:CHAN_BOND_SEQ_1_3[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[3]">GTX0:DRP06[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[4]">GTX0:CHAN_BOND_SEQ_1_3[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[4]">GTX0:DRP06[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[5]">GTX0:CHAN_BOND_SEQ_1_3[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[5]">GTX0:DRP06[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[6]">GTX0:CHAN_BOND_SEQ_1_3[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[6]">GTX0:DRP06[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[7]">GTX0:CHAN_BOND_SEQ_1_3[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[7]">GTX0:DRP06[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[8]">GTX0:CHAN_BOND_SEQ_1_3[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[8]">GTX0:DRP06[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3" title="GTX0:CHAN_BOND_SEQ_1_3[9]">GTX0:CHAN_BOND_SEQ_1_3[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[9]">GTX0:DRP06[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[10]">GTX0:DRP06[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_LOS_THRESHOLD" title="GTX0:RX_LOS_THRESHOLD[0]">GTX0:RX_LOS_THRESHOLD[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[11]">GTX0:DRP06[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_LOS_THRESHOLD" title="GTX0:RX_LOS_THRESHOLD[1]">GTX0:RX_LOS_THRESHOLD[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[12]">GTX0:DRP06[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_LOS_THRESHOLD" title="GTX0:RX_LOS_THRESHOLD[2]">GTX0:RX_LOS_THRESHOLD[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[13]">GTX0:DRP06[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_LOS_INVALID_INCR" title="GTX0:RX_LOS_INVALID_INCR[0]">GTX0:RX_LOS_INVALID_INCR[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[14]">GTX0:DRP06[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_LOS_INVALID_INCR" title="GTX0:RX_LOS_INVALID_INCR[1]">GTX0:RX_LOS_INVALID_INCR[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP06" title="GTX0:DRP06[15]">GTX0:DRP06[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_LOS_INVALID_INCR" title="GTX0:RX_LOS_INVALID_INCR[2]">GTX0:RX_LOS_INVALID_INCR[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[0]">GTX0:CHAN_BOND_SEQ_1_4[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[0]">GTX0:DRP07[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[1]">GTX0:CHAN_BOND_SEQ_1_4[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[1]">GTX0:DRP07[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[2]">GTX0:CHAN_BOND_SEQ_1_4[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[2]">GTX0:DRP07[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[3]">GTX0:CHAN_BOND_SEQ_1_4[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[3]">GTX0:DRP07[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[4]">GTX0:CHAN_BOND_SEQ_1_4[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[4]">GTX0:DRP07[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[5]">GTX0:CHAN_BOND_SEQ_1_4[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[5]">GTX0:DRP07[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[6]">GTX0:CHAN_BOND_SEQ_1_4[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[6]">GTX0:DRP07[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[7]">GTX0:CHAN_BOND_SEQ_1_4[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[7]">GTX0:DRP07[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[8]">GTX0:CHAN_BOND_SEQ_1_4[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[8]">GTX0:DRP07[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4" title="GTX0:CHAN_BOND_SEQ_1_4[9]">GTX0:CHAN_BOND_SEQ_1_4[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[9]">GTX0:DRP07[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_LEN" title="GTX0:CHAN_BOND_SEQ_LEN[0]">GTX0:CHAN_BOND_SEQ_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[10]">GTX0:DRP07[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_LEN" title="GTX0:CHAN_BOND_SEQ_LEN[1]">GTX0:CHAN_BOND_SEQ_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[11]">GTX0:DRP07[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[12]">GTX0:DRP07[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_IDLE_LO_CNT" title="GTX0:RX_IDLE_LO_CNT[0]">GTX0:RX_IDLE_LO_CNT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[13]">GTX0:DRP07[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_IDLE_LO_CNT" title="GTX0:RX_IDLE_LO_CNT[1]">GTX0:RX_IDLE_LO_CNT[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[14]">GTX0:DRP07[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_IDLE_LO_CNT" title="GTX0:RX_IDLE_LO_CNT[2]">GTX0:RX_IDLE_LO_CNT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP07" title="GTX0:DRP07[15]">GTX0:DRP07[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_IDLE_LO_CNT" title="GTX0:RX_IDLE_LO_CNT[3]">GTX0:RX_IDLE_LO_CNT[3]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[0]">GTX0:CHAN_BOND_SEQ_2_1[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[0]">GTX0:DRP08[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[1]">GTX0:CHAN_BOND_SEQ_2_1[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[1]">GTX0:DRP08[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[2]">GTX0:CHAN_BOND_SEQ_2_1[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[2]">GTX0:DRP08[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[3]">GTX0:CHAN_BOND_SEQ_2_1[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[3]">GTX0:DRP08[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[4]">GTX0:CHAN_BOND_SEQ_2_1[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[4]">GTX0:DRP08[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[5]">GTX0:CHAN_BOND_SEQ_2_1[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[5]">GTX0:DRP08[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[6]">GTX0:CHAN_BOND_SEQ_2_1[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[6]">GTX0:DRP08[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[7]">GTX0:CHAN_BOND_SEQ_2_1[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[7]">GTX0:DRP08[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[8]">GTX0:CHAN_BOND_SEQ_2_1[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[8]">GTX0:DRP08[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1" title="GTX0:CHAN_BOND_SEQ_2_1[9]">GTX0:CHAN_BOND_SEQ_2_1[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[9]">GTX0:DRP08[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE" title="GTX0:CHAN_BOND_SEQ_2_ENABLE[0]">GTX0:CHAN_BOND_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[10]">GTX0:DRP08[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE" title="GTX0:CHAN_BOND_SEQ_2_ENABLE[1]">GTX0:CHAN_BOND_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[11]">GTX0:DRP08[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE" title="GTX0:CHAN_BOND_SEQ_2_ENABLE[2]">GTX0:CHAN_BOND_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[12]">GTX0:DRP08[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE" title="GTX0:CHAN_BOND_SEQ_2_ENABLE[3]">GTX0:CHAN_BOND_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[13]">GTX0:DRP08[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[14]">GTX0:DRP08[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_REALIGN_RESET_BUF" title="GTX0:RX_EN_REALIGN_RESET_BUF">GTX0:RX_EN_REALIGN_RESET_BUF</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP08" title="GTX0:DRP08[15]">GTX0:DRP08[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_RATE_RESET_BUF" title="GTX0:RX_EN_RATE_RESET_BUF">GTX0:RX_EN_RATE_RESET_BUF</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[0]">GTX0:CHAN_BOND_SEQ_2_2[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[0]">GTX0:DRP09[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[1]">GTX0:CHAN_BOND_SEQ_2_2[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[1]">GTX0:DRP09[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[2]">GTX0:CHAN_BOND_SEQ_2_2[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[2]">GTX0:DRP09[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[3]">GTX0:CHAN_BOND_SEQ_2_2[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[3]">GTX0:DRP09[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[4]">GTX0:CHAN_BOND_SEQ_2_2[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[4]">GTX0:DRP09[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[5]">GTX0:CHAN_BOND_SEQ_2_2[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[5]">GTX0:DRP09[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[6]">GTX0:CHAN_BOND_SEQ_2_2[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[6]">GTX0:DRP09[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[7]">GTX0:CHAN_BOND_SEQ_2_2[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[7]">GTX0:DRP09[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[8]">GTX0:CHAN_BOND_SEQ_2_2[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[8]">GTX0:DRP09[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2" title="GTX0:CHAN_BOND_SEQ_2_2[9]">GTX0:CHAN_BOND_SEQ_2_2[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[9]">GTX0:DRP09[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_2_MAX_SKEW" title="GTX0:CHAN_BOND_2_MAX_SKEW[0]">GTX0:CHAN_BOND_2_MAX_SKEW[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[10]">GTX0:DRP09[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_2_MAX_SKEW" title="GTX0:CHAN_BOND_2_MAX_SKEW[1]">GTX0:CHAN_BOND_2_MAX_SKEW[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[11]">GTX0:DRP09[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_2_MAX_SKEW" title="GTX0:CHAN_BOND_2_MAX_SKEW[2]">GTX0:CHAN_BOND_2_MAX_SKEW[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[12]">GTX0:DRP09[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_2_MAX_SKEW" title="GTX0:CHAN_BOND_2_MAX_SKEW[3]">GTX0:CHAN_BOND_2_MAX_SKEW[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[13]">GTX0:DRP09[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_KEEP_ALIGN" title="GTX0:CHAN_BOND_KEEP_ALIGN">GTX0:CHAN_BOND_KEEP_ALIGN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[14]">GTX0:DRP09[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP09" title="GTX0:DRP09[15]">GTX0:DRP09[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_MODE_RESET_BUF" title="GTX0:RX_EN_MODE_RESET_BUF">GTX0:RX_EN_MODE_RESET_BUF</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[0]">GTX0:CHAN_BOND_SEQ_2_3[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[0]">GTX0:DRP0A[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[1]">GTX0:CHAN_BOND_SEQ_2_3[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[1]">GTX0:DRP0A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[2]">GTX0:CHAN_BOND_SEQ_2_3[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[2]">GTX0:DRP0A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[3]">GTX0:CHAN_BOND_SEQ_2_3[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[3]">GTX0:DRP0A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[4]">GTX0:CHAN_BOND_SEQ_2_3[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[4]">GTX0:DRP0A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[5]">GTX0:CHAN_BOND_SEQ_2_3[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[5]">GTX0:DRP0A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[6]">GTX0:CHAN_BOND_SEQ_2_3[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[6]">GTX0:DRP0A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[7]">GTX0:CHAN_BOND_SEQ_2_3[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[7]">GTX0:DRP0A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[8]">GTX0:CHAN_BOND_SEQ_2_3[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[8]">GTX0:DRP0A[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3" title="GTX0:CHAN_BOND_SEQ_2_3[9]">GTX0:CHAN_BOND_SEQ_2_3[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[9]">GTX0:DRP0A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_CFG" title="GTX0:CHAN_BOND_SEQ_2_CFG[0]">GTX0:CHAN_BOND_SEQ_2_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[10]">GTX0:DRP0A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_CFG" title="GTX0:CHAN_BOND_SEQ_2_CFG[1]">GTX0:CHAN_BOND_SEQ_2_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[11]">GTX0:DRP0A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_CFG" title="GTX0:CHAN_BOND_SEQ_2_CFG[2]">GTX0:CHAN_BOND_SEQ_2_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[12]">GTX0:DRP0A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_CFG" title="GTX0:CHAN_BOND_SEQ_2_CFG[3]">GTX0:CHAN_BOND_SEQ_2_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[13]">GTX0:DRP0A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_USE" title="GTX0:CHAN_BOND_SEQ_2_USE">GTX0:CHAN_BOND_SEQ_2_USE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[14]">GTX0:DRP0A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0A" title="GTX0:DRP0A[15]">GTX0:DRP0A[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_IDLE_RESET_PH" title="GTX0:RX_EN_IDLE_RESET_PH">GTX0:RX_EN_IDLE_RESET_PH</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[0]">GTX0:CHAN_BOND_SEQ_2_4[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[0]">GTX0:DRP0B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[1]">GTX0:CHAN_BOND_SEQ_2_4[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[1]">GTX0:DRP0B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[2]">GTX0:CHAN_BOND_SEQ_2_4[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[2]">GTX0:DRP0B[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[3]">GTX0:CHAN_BOND_SEQ_2_4[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[3]">GTX0:DRP0B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[4]">GTX0:CHAN_BOND_SEQ_2_4[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[4]">GTX0:DRP0B[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[5]">GTX0:CHAN_BOND_SEQ_2_4[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[5]">GTX0:DRP0B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[6]">GTX0:CHAN_BOND_SEQ_2_4[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[6]">GTX0:DRP0B[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[7]">GTX0:CHAN_BOND_SEQ_2_4[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[7]">GTX0:DRP0B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[8]">GTX0:CHAN_BOND_SEQ_2_4[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[8]">GTX0:DRP0B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4" title="GTX0:CHAN_BOND_SEQ_2_4[9]">GTX0:CHAN_BOND_SEQ_2_4[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[9]">GTX0:DRP0B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[10]">GTX0:DRP0B[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_IDLE_RESET_BUF" title="GTX0:RX_EN_IDLE_RESET_BUF">GTX0:RX_EN_IDLE_RESET_BUF</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[11]">GTX0:DRP0B[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_XCLK_SEL" title="GTX0:RX_XCLK_SEL">GTX0:RX_XCLK_SEL</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[12]">GTX0:DRP0B[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_IDLE_HI_CNT" title="GTX0:RX_IDLE_HI_CNT[0]">GTX0:RX_IDLE_HI_CNT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[13]">GTX0:DRP0B[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_IDLE_HI_CNT" title="GTX0:RX_IDLE_HI_CNT[1]">GTX0:RX_IDLE_HI_CNT[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[14]">GTX0:DRP0B[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_IDLE_HI_CNT" title="GTX0:RX_IDLE_HI_CNT[2]">GTX0:RX_IDLE_HI_CNT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0B" title="GTX0:DRP0B[15]">GTX0:DRP0B[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_IDLE_HI_CNT" title="GTX0:RX_IDLE_HI_CNT[3]">GTX0:RX_IDLE_HI_CNT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[0]">GTX0:DRP0C[0]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_OVFL_THRESH" title="GTX0:RXBUF_OVFL_THRESH[0]">GTX0:RXBUF_OVFL_THRESH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[1]">GTX0:DRP0C[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_OVFL_THRESH" title="GTX0:RXBUF_OVFL_THRESH[1]">GTX0:RXBUF_OVFL_THRESH[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[2]">GTX0:DRP0C[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_OVFL_THRESH" title="GTX0:RXBUF_OVFL_THRESH[2]">GTX0:RXBUF_OVFL_THRESH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[3]">GTX0:DRP0C[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_OVFL_THRESH" title="GTX0:RXBUF_OVFL_THRESH[3]">GTX0:RXBUF_OVFL_THRESH[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[4]">GTX0:DRP0C[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_OVFL_THRESH" title="GTX0:RXBUF_OVFL_THRESH[4]">GTX0:RXBUF_OVFL_THRESH[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[5]">GTX0:DRP0C[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_OVFL_THRESH" title="GTX0:RXBUF_OVFL_THRESH[5]">GTX0:RXBUF_OVFL_THRESH[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[6]">GTX0:DRP0C[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_UDFL_THRESH" title="GTX0:RXBUF_UDFL_THRESH[0]">GTX0:RXBUF_UDFL_THRESH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[7]">GTX0:DRP0C[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_UDFL_THRESH" title="GTX0:RXBUF_UDFL_THRESH[1]">GTX0:RXBUF_UDFL_THRESH[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[8]">GTX0:DRP0C[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_UDFL_THRESH" title="GTX0:RXBUF_UDFL_THRESH[2]">GTX0:RXBUF_UDFL_THRESH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[9]">GTX0:DRP0C[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_UDFL_THRESH" title="GTX0:RXBUF_UDFL_THRESH[3]">GTX0:RXBUF_UDFL_THRESH[3]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[10]">GTX0:DRP0C[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_UDFL_THRESH" title="GTX0:RXBUF_UDFL_THRESH[4]">GTX0:RXBUF_UDFL_THRESH[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[11]">GTX0:DRP0C[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_UDFL_THRESH" title="GTX0:RXBUF_UDFL_THRESH[5]">GTX0:RXBUF_UDFL_THRESH[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[12]">GTX0:DRP0C[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RXBUF_OVRD_THRESH" title="GTX0:RXBUF_OVRD_THRESH">GTX0:RXBUF_OVRD_THRESH</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[13]">GTX0:DRP0C[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_FIFO_ADDR_MODE" title="GTX0:RX_FIFO_ADDR_MODE">GTX0:RX_FIFO_ADDR_MODE</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[14]">GTX0:DRP0C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP0C" title="GTX0:DRP0C[15]">GTX0:DRP0C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[0]">GTX0:CLK_COR_SEQ_1_1[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[0]">GTX0:DRP0D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[1]">GTX0:CLK_COR_SEQ_1_1[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[1]">GTX0:DRP0D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[2]">GTX0:CLK_COR_SEQ_1_1[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[2]">GTX0:DRP0D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[3]">GTX0:CLK_COR_SEQ_1_1[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[3]">GTX0:DRP0D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[4]">GTX0:CLK_COR_SEQ_1_1[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[4]">GTX0:DRP0D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[5]">GTX0:CLK_COR_SEQ_1_1[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[5]">GTX0:DRP0D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[6]">GTX0:CLK_COR_SEQ_1_1[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[6]">GTX0:DRP0D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[7]">GTX0:CLK_COR_SEQ_1_1[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[7]">GTX0:DRP0D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[8]">GTX0:CLK_COR_SEQ_1_1[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[8]">GTX0:DRP0D[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1" title="GTX0:CLK_COR_SEQ_1_1[9]">GTX0:CLK_COR_SEQ_1_1[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[9]">GTX0:DRP0D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_ENABLE" title="GTX0:CLK_COR_SEQ_1_ENABLE[0]">GTX0:CLK_COR_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[10]">GTX0:DRP0D[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_ENABLE" title="GTX0:CLK_COR_SEQ_1_ENABLE[1]">GTX0:CLK_COR_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[11]">GTX0:DRP0D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_ENABLE" title="GTX0:CLK_COR_SEQ_1_ENABLE[2]">GTX0:CLK_COR_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[12]">GTX0:DRP0D[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_ENABLE" title="GTX0:CLK_COR_SEQ_1_ENABLE[3]">GTX0:CLK_COR_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[13]">GTX0:DRP0D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_CORRECT_USE" title="GTX0:CLK_CORRECT_USE">GTX0:CLK_CORRECT_USE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[14]">GTX0:DRP0D[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_PRECEDENCE" title="GTX0:CLK_COR_PRECEDENCE">GTX0:CLK_COR_PRECEDENCE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0D" title="GTX0:DRP0D[15]">GTX0:DRP0D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[0]">GTX0:CLK_COR_SEQ_1_2[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[0]">GTX0:DRP0E[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[1]">GTX0:CLK_COR_SEQ_1_2[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[1]">GTX0:DRP0E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[2]">GTX0:CLK_COR_SEQ_1_2[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[2]">GTX0:DRP0E[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[3]">GTX0:CLK_COR_SEQ_1_2[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[3]">GTX0:DRP0E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[4]">GTX0:CLK_COR_SEQ_1_2[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[4]">GTX0:DRP0E[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[5]">GTX0:CLK_COR_SEQ_1_2[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[5]">GTX0:DRP0E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[6]">GTX0:CLK_COR_SEQ_1_2[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[6]">GTX0:DRP0E[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[7]">GTX0:CLK_COR_SEQ_1_2[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[7]">GTX0:DRP0E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[8]">GTX0:CLK_COR_SEQ_1_2[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[8]">GTX0:DRP0E[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2" title="GTX0:CLK_COR_SEQ_1_2[9]">GTX0:CLK_COR_SEQ_1_2[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[9]">GTX0:DRP0E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_REPEAT_WAIT" title="GTX0:CLK_COR_REPEAT_WAIT[0]">GTX0:CLK_COR_REPEAT_WAIT[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[10]">GTX0:DRP0E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_REPEAT_WAIT" title="GTX0:CLK_COR_REPEAT_WAIT[1]">GTX0:CLK_COR_REPEAT_WAIT[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[11]">GTX0:DRP0E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_REPEAT_WAIT" title="GTX0:CLK_COR_REPEAT_WAIT[2]">GTX0:CLK_COR_REPEAT_WAIT[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[12]">GTX0:DRP0E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_REPEAT_WAIT" title="GTX0:CLK_COR_REPEAT_WAIT[3]">GTX0:CLK_COR_REPEAT_WAIT[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[13]">GTX0:DRP0E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_REPEAT_WAIT" title="GTX0:CLK_COR_REPEAT_WAIT[4]">GTX0:CLK_COR_REPEAT_WAIT[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[14]">GTX0:DRP0E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_KEEP_IDLE" title="GTX0:CLK_COR_KEEP_IDLE">GTX0:CLK_COR_KEEP_IDLE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0E" title="GTX0:DRP0E[15]">GTX0:DRP0E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[0]">GTX0:CLK_COR_SEQ_1_3[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[0]">GTX0:DRP0F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[1]">GTX0:CLK_COR_SEQ_1_3[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[1]">GTX0:DRP0F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[2]">GTX0:CLK_COR_SEQ_1_3[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[2]">GTX0:DRP0F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[3]">GTX0:CLK_COR_SEQ_1_3[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[3]">GTX0:DRP0F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[4]">GTX0:CLK_COR_SEQ_1_3[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[4]">GTX0:DRP0F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[5]">GTX0:CLK_COR_SEQ_1_3[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[5]">GTX0:DRP0F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[6]">GTX0:CLK_COR_SEQ_1_3[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[6]">GTX0:DRP0F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[7]">GTX0:CLK_COR_SEQ_1_3[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[7]">GTX0:DRP0F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[8]">GTX0:CLK_COR_SEQ_1_3[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[8]">GTX0:DRP0F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3" title="GTX0:CLK_COR_SEQ_1_3[9]">GTX0:CLK_COR_SEQ_1_3[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[9]">GTX0:DRP0F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MIN_LAT" title="GTX0:CLK_COR_MIN_LAT[0]">GTX0:CLK_COR_MIN_LAT[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[10]">GTX0:DRP0F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MIN_LAT" title="GTX0:CLK_COR_MIN_LAT[1]">GTX0:CLK_COR_MIN_LAT[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[11]">GTX0:DRP0F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MIN_LAT" title="GTX0:CLK_COR_MIN_LAT[2]">GTX0:CLK_COR_MIN_LAT[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[12]">GTX0:DRP0F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MIN_LAT" title="GTX0:CLK_COR_MIN_LAT[3]">GTX0:CLK_COR_MIN_LAT[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[13]">GTX0:DRP0F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MIN_LAT" title="GTX0:CLK_COR_MIN_LAT[4]">GTX0:CLK_COR_MIN_LAT[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[14]">GTX0:DRP0F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MIN_LAT" title="GTX0:CLK_COR_MIN_LAT[5]">GTX0:CLK_COR_MIN_LAT[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP0F" title="GTX0:DRP0F[15]">GTX0:DRP0F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[0]">GTX0:CLK_COR_SEQ_1_4[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[0]">GTX0:DRP10[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[1]">GTX0:CLK_COR_SEQ_1_4[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[1]">GTX0:DRP10[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[2]">GTX0:CLK_COR_SEQ_1_4[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[2]">GTX0:DRP10[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[3]">GTX0:CLK_COR_SEQ_1_4[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[3]">GTX0:DRP10[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[4]">GTX0:CLK_COR_SEQ_1_4[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[4]">GTX0:DRP10[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[5]">GTX0:CLK_COR_SEQ_1_4[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[5]">GTX0:DRP10[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[6]">GTX0:CLK_COR_SEQ_1_4[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[6]">GTX0:DRP10[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[7]">GTX0:CLK_COR_SEQ_1_4[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[7]">GTX0:DRP10[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[8]">GTX0:CLK_COR_SEQ_1_4[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[8]">GTX0:DRP10[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4" title="GTX0:CLK_COR_SEQ_1_4[9]">GTX0:CLK_COR_SEQ_1_4[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[9]">GTX0:DRP10[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MAX_LAT" title="GTX0:CLK_COR_MAX_LAT[0]">GTX0:CLK_COR_MAX_LAT[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[10]">GTX0:DRP10[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MAX_LAT" title="GTX0:CLK_COR_MAX_LAT[1]">GTX0:CLK_COR_MAX_LAT[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[11]">GTX0:DRP10[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MAX_LAT" title="GTX0:CLK_COR_MAX_LAT[2]">GTX0:CLK_COR_MAX_LAT[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[12]">GTX0:DRP10[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MAX_LAT" title="GTX0:CLK_COR_MAX_LAT[3]">GTX0:CLK_COR_MAX_LAT[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[13]">GTX0:DRP10[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MAX_LAT" title="GTX0:CLK_COR_MAX_LAT[4]">GTX0:CLK_COR_MAX_LAT[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[14]">GTX0:DRP10[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_MAX_LAT" title="GTX0:CLK_COR_MAX_LAT[5]">GTX0:CLK_COR_MAX_LAT[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP10" title="GTX0:DRP10[15]">GTX0:DRP10[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[0]">GTX0:CLK_COR_SEQ_2_1[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[0]">GTX0:DRP11[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[1]">GTX0:CLK_COR_SEQ_2_1[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[1]">GTX0:DRP11[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[2]">GTX0:CLK_COR_SEQ_2_1[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[2]">GTX0:DRP11[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[3]">GTX0:CLK_COR_SEQ_2_1[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[3]">GTX0:DRP11[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[4]">GTX0:CLK_COR_SEQ_2_1[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[4]">GTX0:DRP11[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[5]">GTX0:CLK_COR_SEQ_2_1[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[5]">GTX0:DRP11[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[6]">GTX0:CLK_COR_SEQ_2_1[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[6]">GTX0:DRP11[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[7]">GTX0:CLK_COR_SEQ_2_1[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[7]">GTX0:DRP11[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[8]">GTX0:CLK_COR_SEQ_2_1[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[8]">GTX0:DRP11[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1" title="GTX0:CLK_COR_SEQ_2_1[9]">GTX0:CLK_COR_SEQ_2_1[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[9]">GTX0:DRP11[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_ENABLE" title="GTX0:CLK_COR_SEQ_2_ENABLE[0]">GTX0:CLK_COR_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[10]">GTX0:DRP11[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_ENABLE" title="GTX0:CLK_COR_SEQ_2_ENABLE[1]">GTX0:CLK_COR_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[11]">GTX0:DRP11[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_ENABLE" title="GTX0:CLK_COR_SEQ_2_ENABLE[2]">GTX0:CLK_COR_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[12]">GTX0:DRP11[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_ENABLE" title="GTX0:CLK_COR_SEQ_2_ENABLE[3]">GTX0:CLK_COR_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[13]">GTX0:DRP11[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_USE" title="GTX0:CLK_COR_SEQ_2_USE">GTX0:CLK_COR_SEQ_2_USE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[14]">GTX0:DRP11[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_INSERT_IDLE_FLAG" title="GTX0:CLK_COR_INSERT_IDLE_FLAG">GTX0:CLK_COR_INSERT_IDLE_FLAG</a><br><a href="#bits-xc6v-GTX-GTX0:DRP11" title="GTX0:DRP11[15]">GTX0:DRP11[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[0]">GTX0:CLK_COR_SEQ_2_2[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[0]">GTX0:DRP12[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[1]">GTX0:CLK_COR_SEQ_2_2[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[1]">GTX0:DRP12[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[2]">GTX0:CLK_COR_SEQ_2_2[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[2]">GTX0:DRP12[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[3]">GTX0:CLK_COR_SEQ_2_2[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[3]">GTX0:DRP12[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[4]">GTX0:CLK_COR_SEQ_2_2[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[4]">GTX0:DRP12[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[5]">GTX0:CLK_COR_SEQ_2_2[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[5]">GTX0:DRP12[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[6]">GTX0:CLK_COR_SEQ_2_2[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[6]">GTX0:DRP12[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[7]">GTX0:CLK_COR_SEQ_2_2[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[7]">GTX0:DRP12[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[8]">GTX0:CLK_COR_SEQ_2_2[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[8]">GTX0:DRP12[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2" title="GTX0:CLK_COR_SEQ_2_2[9]">GTX0:CLK_COR_SEQ_2_2[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[9]">GTX0:DRP12[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_ADJ_LEN" title="GTX0:CLK_COR_ADJ_LEN[0]">GTX0:CLK_COR_ADJ_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[10]">GTX0:DRP12[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_ADJ_LEN" title="GTX0:CLK_COR_ADJ_LEN[1]">GTX0:CLK_COR_ADJ_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[11]">GTX0:DRP12[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[12]">GTX0:DRP12[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_SLIDE_MODE" title="GTX0:RX_SLIDE_MODE[0]">GTX0:RX_SLIDE_MODE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[13]">GTX0:DRP12[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_SLIDE_MODE" title="GTX0:RX_SLIDE_MODE[1]">GTX0:RX_SLIDE_MODE[1]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[14]">GTX0:DRP12[14]</a><br><a href="#bits-xc6v-GTX-GTX0:SHOW_REALIGN_COMMA" title="GTX0:SHOW_REALIGN_COMMA">GTX0:SHOW_REALIGN_COMMA</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP12" title="GTX0:DRP12[15]">GTX0:DRP12[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_CDR_FORCE_ROTATE" title="GTX0:RX_CDR_FORCE_ROTATE">GTX0:RX_CDR_FORCE_ROTATE</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[0]">GTX0:CLK_COR_SEQ_2_3[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[0]">GTX0:DRP13[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[1]">GTX0:CLK_COR_SEQ_2_3[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[1]">GTX0:DRP13[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[2]">GTX0:CLK_COR_SEQ_2_3[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[2]">GTX0:DRP13[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[3]">GTX0:CLK_COR_SEQ_2_3[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[3]">GTX0:DRP13[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[4]">GTX0:CLK_COR_SEQ_2_3[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[4]">GTX0:DRP13[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[5]">GTX0:CLK_COR_SEQ_2_3[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[5]">GTX0:DRP13[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[6]">GTX0:CLK_COR_SEQ_2_3[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[6]">GTX0:DRP13[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[7]">GTX0:CLK_COR_SEQ_2_3[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[7]">GTX0:DRP13[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[8]">GTX0:CLK_COR_SEQ_2_3[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[8]">GTX0:DRP13[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3" title="GTX0:CLK_COR_SEQ_2_3[9]">GTX0:CLK_COR_SEQ_2_3[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[9]">GTX0:DRP13[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_DET_LEN" title="GTX0:CLK_COR_DET_LEN[0]">GTX0:CLK_COR_DET_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[10]">GTX0:DRP13[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_DET_LEN" title="GTX0:CLK_COR_DET_LEN[1]">GTX0:CLK_COR_DET_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[11]">GTX0:DRP13[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[12]">GTX0:DRP13[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_SLIDE_AUTO_WAIT" title="GTX0:RX_SLIDE_AUTO_WAIT[0]">GTX0:RX_SLIDE_AUTO_WAIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[13]">GTX0:DRP13[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_SLIDE_AUTO_WAIT" title="GTX0:RX_SLIDE_AUTO_WAIT[1]">GTX0:RX_SLIDE_AUTO_WAIT[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[14]">GTX0:DRP13[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_SLIDE_AUTO_WAIT" title="GTX0:RX_SLIDE_AUTO_WAIT[2]">GTX0:RX_SLIDE_AUTO_WAIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP13" title="GTX0:DRP13[15]">GTX0:DRP13[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_SLIDE_AUTO_WAIT" title="GTX0:RX_SLIDE_AUTO_WAIT[3]">GTX0:RX_SLIDE_AUTO_WAIT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[0]">GTX0:CLK_COR_SEQ_2_4[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[0]">GTX0:DRP14[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[1]">GTX0:CLK_COR_SEQ_2_4[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[1]">GTX0:DRP14[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[2]">GTX0:CLK_COR_SEQ_2_4[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[2]">GTX0:DRP14[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[3]">GTX0:CLK_COR_SEQ_2_4[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[3]">GTX0:DRP14[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[4]">GTX0:CLK_COR_SEQ_2_4[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[4]">GTX0:DRP14[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[5]">GTX0:CLK_COR_SEQ_2_4[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[5]">GTX0:DRP14[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[6]">GTX0:CLK_COR_SEQ_2_4[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[6]">GTX0:DRP14[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[7]">GTX0:CLK_COR_SEQ_2_4[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[7]">GTX0:DRP14[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[8]">GTX0:CLK_COR_SEQ_2_4[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[8]">GTX0:DRP14[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4" title="GTX0:CLK_COR_SEQ_2_4[9]">GTX0:CLK_COR_SEQ_2_4[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[9]">GTX0:DRP14[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DEC_PCOMMA_DETECT" title="GTX0:DEC_PCOMMA_DETECT">GTX0:DEC_PCOMMA_DETECT</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[10]">GTX0:DRP14[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DEC_MCOMMA_DETECT" title="GTX0:DEC_MCOMMA_DETECT">GTX0:DEC_MCOMMA_DETECT</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[11]">GTX0:DRP14[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[12]">GTX0:DRP14[12]</a><br><a href="#bits-xc6v-GTX-GTX0:USR_CODE_ERR_CLR" title="GTX0:USR_CODE_ERR_CLR">GTX0:USR_CODE_ERR_CLR</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[13]">GTX0:DRP14[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DECODE_SEQ_MATCH" title="GTX0:RX_DECODE_SEQ_MATCH">GTX0:RX_DECODE_SEQ_MATCH</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:ALIGN_COMMA_WORD" title="GTX0:ALIGN_COMMA_WORD">GTX0:ALIGN_COMMA_WORD</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[14]">GTX0:DRP14[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DEC_VALID_COMMA_ONLY" title="GTX0:DEC_VALID_COMMA_ONLY">GTX0:DEC_VALID_COMMA_ONLY</a><br><a href="#bits-xc6v-GTX-GTX0:DRP14" title="GTX0:DRP14[15]">GTX0:DRP14[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[0]">GTX0:DRP15[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[0]">GTX0:PMA_CDR_SCAN[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[1]">GTX0:DRP15[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[1]">GTX0:PMA_CDR_SCAN[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[2]">GTX0:DRP15[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[2]">GTX0:PMA_CDR_SCAN[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[3]">GTX0:DRP15[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[3]">GTX0:PMA_CDR_SCAN[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[4]">GTX0:DRP15[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[4]">GTX0:PMA_CDR_SCAN[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[5]">GTX0:DRP15[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[5]">GTX0:PMA_CDR_SCAN[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[6]">GTX0:DRP15[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[6]">GTX0:PMA_CDR_SCAN[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[7]">GTX0:DRP15[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[7]">GTX0:PMA_CDR_SCAN[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[8]">GTX0:DRP15[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[8]">GTX0:PMA_CDR_SCAN[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[9]">GTX0:DRP15[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[9]">GTX0:PMA_CDR_SCAN[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[10]">GTX0:DRP15[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[10]">GTX0:PMA_CDR_SCAN[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[11]">GTX0:DRP15[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[11]">GTX0:PMA_CDR_SCAN[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[12]">GTX0:DRP15[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[12]">GTX0:PMA_CDR_SCAN[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[13]">GTX0:DRP15[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[13]">GTX0:PMA_CDR_SCAN[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[14]">GTX0:DRP15[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[14]">GTX0:PMA_CDR_SCAN[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP15" title="GTX0:DRP15[15]">GTX0:DRP15[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[15]">GTX0:PMA_CDR_SCAN[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[0]">GTX0:DRP16[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[16]">GTX0:PMA_CDR_SCAN[16]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[1]">GTX0:DRP16[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[17]">GTX0:PMA_CDR_SCAN[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[2]">GTX0:DRP16[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[18]">GTX0:PMA_CDR_SCAN[18]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[3]">GTX0:DRP16[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[19]">GTX0:PMA_CDR_SCAN[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[4]">GTX0:DRP16[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[20]">GTX0:PMA_CDR_SCAN[20]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[5]">GTX0:DRP16[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[21]">GTX0:PMA_CDR_SCAN[21]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[6]">GTX0:DRP16[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[22]">GTX0:PMA_CDR_SCAN[22]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[7]">GTX0:DRP16[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[23]">GTX0:PMA_CDR_SCAN[23]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[8]">GTX0:DRP16[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[24]">GTX0:PMA_CDR_SCAN[24]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[9]">GTX0:DRP16[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[25]">GTX0:PMA_CDR_SCAN[25]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[10]">GTX0:DRP16[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CDR_SCAN" title="GTX0:PMA_CDR_SCAN[26]">GTX0:PMA_CDR_SCAN[26]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CDR_PH_ADJ_TIME" title="GTX0:CDR_PH_ADJ_TIME[0]">GTX0:CDR_PH_ADJ_TIME[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[11]">GTX0:DRP16[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CDR_PH_ADJ_TIME" title="GTX0:CDR_PH_ADJ_TIME[1]">GTX0:CDR_PH_ADJ_TIME[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[12]">GTX0:DRP16[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CDR_PH_ADJ_TIME" title="GTX0:CDR_PH_ADJ_TIME[2]">GTX0:CDR_PH_ADJ_TIME[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[13]">GTX0:DRP16[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CDR_PH_ADJ_TIME" title="GTX0:CDR_PH_ADJ_TIME[3]">GTX0:CDR_PH_ADJ_TIME[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[14]">GTX0:DRP16[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CDR_PH_ADJ_TIME" title="GTX0:CDR_PH_ADJ_TIME[4]">GTX0:CDR_PH_ADJ_TIME[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP16" title="GTX0:DRP16[15]">GTX0:DRP16[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[0]">GTX0:DRP17[0]</a><br><a href="#bits-xc6v-GTX-GTX0:OOBDETECT_THRESHOLD" title="GTX0:OOBDETECT_THRESHOLD[0]">GTX0:OOBDETECT_THRESHOLD[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[1]">GTX0:DRP17[1]</a><br><a href="#bits-xc6v-GTX-GTX0:OOBDETECT_THRESHOLD" title="GTX0:OOBDETECT_THRESHOLD[1]">GTX0:OOBDETECT_THRESHOLD[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[2]">GTX0:DRP17[2]</a><br><a href="#bits-xc6v-GTX-GTX0:OOBDETECT_THRESHOLD" title="GTX0:OOBDETECT_THRESHOLD[2]">GTX0:OOBDETECT_THRESHOLD[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[3]">GTX0:DRP17[3]</a><br><a href="#bits-xc6v-GTX-GTX0:GTX_CFG_PWRUP" title="GTX0:GTX_CFG_PWRUP">GTX0:GTX_CFG_PWRUP</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:AC_CAP_DIS" title="GTX0:AC_CAP_DIS">GTX0:AC_CAP_DIS</a><br><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[4]">GTX0:DRP17[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[5]">GTX0:DRP17[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_CLK25_DIVIDER" title="GTX0:RX_CLK25_DIVIDER[0]">GTX0:RX_CLK25_DIVIDER[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[6]">GTX0:DRP17[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_CLK25_DIVIDER" title="GTX0:RX_CLK25_DIVIDER[1]">GTX0:RX_CLK25_DIVIDER[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[7]">GTX0:DRP17[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_CLK25_DIVIDER" title="GTX0:RX_CLK25_DIVIDER[2]">GTX0:RX_CLK25_DIVIDER[2]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[8]">GTX0:DRP17[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_CLK25_DIVIDER" title="GTX0:RX_CLK25_DIVIDER[3]">GTX0:RX_CLK25_DIVIDER[3]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[9]">GTX0:DRP17[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_CLK25_DIVIDER" title="GTX0:RX_CLK25_DIVIDER[4]">GTX0:RX_CLK25_DIVIDER[4]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BIAS_CFG" title="GTX0:BIAS_CFG[16]">GTX0:BIAS_CFG[16]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[10]">GTX0:DRP17[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_CFG" title="GTX0:CHAN_BOND_SEQ_2_CFG[4]">GTX0:CHAN_BOND_SEQ_2_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[11]">GTX0:DRP17[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[12]">GTX0:DRP17[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DATA_WIDTH" title="GTX0:RX_DATA_WIDTH[0]">GTX0:RX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[13]">GTX0:DRP17[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DATA_WIDTH" title="GTX0:RX_DATA_WIDTH[1]">GTX0:RX_DATA_WIDTH[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[14]">GTX0:DRP17[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DATA_WIDTH" title="GTX0:RX_DATA_WIDTH[2]">GTX0:RX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP17" title="GTX0:DRP17[15]">GTX0:DRP17[15]</a><br><a href="#bits-xc6v-GTX-GTX0:GEN_RXUSRCLK" title="GTX0:GEN_RXUSRCLK">GTX0:GEN_RXUSRCLK</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[0]">GTX0:DRP18[0]</a><br><a href="#bits-xc6v-GTX-GTX0:GEARBOX_ENDEC" title="GTX0:GEARBOX_ENDEC[0]">GTX0:GEARBOX_ENDEC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[1]">GTX0:DRP18[1]</a><br><a href="#bits-xc6v-GTX-GTX0:GEARBOX_ENDEC" title="GTX0:GEARBOX_ENDEC[1]">GTX0:GEARBOX_ENDEC[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[2]">GTX0:DRP18[2]</a><br><a href="#bits-xc6v-GTX-GTX0:GEARBOX_ENDEC" title="GTX0:GEARBOX_ENDEC[2]">GTX0:GEARBOX_ENDEC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[3]">GTX0:DRP18[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXGEARBOX_USE" title="GTX0:RXGEARBOX_USE">GTX0:RXGEARBOX_USE</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXCDRRESET" title="GTX0:A_RXCDRRESET">GTX0:A_RXCDRRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[4]">GTX0:DRP18[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_GTXTXRESET" title="GTX0:A_GTXTXRESET">GTX0:A_GTXTXRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[5]">GTX0:DRP18[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_GTXRXRESET" title="GTX0:A_GTXRXRESET">GTX0:A_GTXRXRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[6]">GTX0:DRP18[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXBUFRESET" title="GTX0:A_RXBUFRESET">GTX0:A_RXBUFRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[7]">GTX0:DRP18[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXRESET" title="GTX0:A_RXRESET">GTX0:A_RXRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[8]">GTX0:DRP18[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXRESET" title="GTX0:A_TXRESET">GTX0:A_TXRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[9]">GTX0:DRP18[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXCDRHOLD" title="GTX0:A_RXCDRHOLD">GTX0:A_RXCDRHOLD</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[10]">GTX0:DRP18[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXCDRFREQRESET" title="GTX0:A_RXCDRFREQRESET">GTX0:A_RXCDRFREQRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[11]">GTX0:DRP18[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXCDRPHASERESET" title="GTX0:A_RXCDRPHASERESET">GTX0:A_RXCDRPHASERESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[12]">GTX0:DRP18[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXDFERESET" title="GTX0:A_RXDFERESET">GTX0:A_RXDFERESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[13]">GTX0:DRP18[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[14]">GTX0:DRP18[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RESET_DRP_EN" title="GTX0:RESET_DRP_EN">GTX0:RESET_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP18" title="GTX0:DRP18[15]">GTX0:DRP18[15]</a><br><a href="#bits-xc6v-GTX-GTX0:MASTER_DRP_EN" title="GTX0:MASTER_DRP_EN">GTX0:MASTER_DRP_EN</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[0]">GTX0:DRP19[0]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[0]">GTX0:RXPLL_COM_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[1]">GTX0:DRP19[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[1]">GTX0:RXPLL_COM_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[2]">GTX0:DRP19[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[2]">GTX0:RXPLL_COM_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[3]">GTX0:DRP19[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[3]">GTX0:RXPLL_COM_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[4]">GTX0:DRP19[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[4]">GTX0:RXPLL_COM_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[5]">GTX0:DRP19[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[5]">GTX0:RXPLL_COM_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[6]">GTX0:DRP19[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[6]">GTX0:RXPLL_COM_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[7]">GTX0:DRP19[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[7]">GTX0:RXPLL_COM_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[8]">GTX0:DRP19[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[8]">GTX0:RXPLL_COM_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[9]">GTX0:DRP19[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[9]">GTX0:RXPLL_COM_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[10]">GTX0:DRP19[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[10]">GTX0:RXPLL_COM_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[11]">GTX0:DRP19[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[11]">GTX0:RXPLL_COM_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[12]">GTX0:DRP19[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[12]">GTX0:RXPLL_COM_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[13]">GTX0:DRP19[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[13]">GTX0:RXPLL_COM_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[14]">GTX0:DRP19[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[14]">GTX0:RXPLL_COM_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP19" title="GTX0:DRP19[15]">GTX0:DRP19[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[15]">GTX0:RXPLL_COM_CFG[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[0]">GTX0:DRP1A[0]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[16]">GTX0:RXPLL_COM_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[1]">GTX0:DRP1A[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[17]">GTX0:RXPLL_COM_CFG[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[2]">GTX0:DRP1A[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[18]">GTX0:RXPLL_COM_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[3]">GTX0:DRP1A[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[19]">GTX0:RXPLL_COM_CFG[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[4]">GTX0:DRP1A[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[20]">GTX0:RXPLL_COM_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[5]">GTX0:DRP1A[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[21]">GTX0:RXPLL_COM_CFG[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[6]">GTX0:DRP1A[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[22]">GTX0:RXPLL_COM_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[7]">GTX0:DRP1A[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_COM_CFG" title="GTX0:RXPLL_COM_CFG[23]">GTX0:RXPLL_COM_CFG[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[8]">GTX0:DRP1A[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_CP_CFG" title="GTX0:RXPLL_CP_CFG[0]">GTX0:RXPLL_CP_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[9]">GTX0:DRP1A[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_CP_CFG" title="GTX0:RXPLL_CP_CFG[1]">GTX0:RXPLL_CP_CFG[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[10]">GTX0:DRP1A[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_CP_CFG" title="GTX0:RXPLL_CP_CFG[2]">GTX0:RXPLL_CP_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[11]">GTX0:DRP1A[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_CP_CFG" title="GTX0:RXPLL_CP_CFG[3]">GTX0:RXPLL_CP_CFG[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[12]">GTX0:DRP1A[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_CP_CFG" title="GTX0:RXPLL_CP_CFG[4]">GTX0:RXPLL_CP_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[13]">GTX0:DRP1A[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_CP_CFG" title="GTX0:RXPLL_CP_CFG[5]">GTX0:RXPLL_CP_CFG[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[14]">GTX0:DRP1A[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_CP_CFG" title="GTX0:RXPLL_CP_CFG[6]">GTX0:RXPLL_CP_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1A" title="GTX0:DRP1A[15]">GTX0:DRP1A[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_CP_CFG" title="GTX0:RXPLL_CP_CFG[7]">GTX0:RXPLL_CP_CFG[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[0]">GTX0:DRP1B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[1]">GTX0:DRP1B[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_FB" title="GTX0:RXPLL_DIVSEL_FB[1]">GTX0:RXPLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[2]">GTX0:DRP1B[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_FB" title="GTX0:RXPLL_DIVSEL_FB[2]">GTX0:RXPLL_DIVSEL_FB[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[3]">GTX0:DRP1B[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_FB" title="GTX0:RXPLL_DIVSEL_FB[3]">GTX0:RXPLL_DIVSEL_FB[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[4]">GTX0:DRP1B[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_FB" title="GTX0:RXPLL_DIVSEL_FB[4]">GTX0:RXPLL_DIVSEL_FB[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[5]">GTX0:DRP1B[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_FB" title="GTX0:RXPLL_DIVSEL_FB[0]">GTX0:RXPLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[6]">GTX0:DRP1B[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL45_FB" title="GTX0:RXPLL_DIVSEL45_FB">GTX0:RXPLL_DIVSEL45_FB</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[7]">GTX0:DRP1B[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_STARTUP_EN" title="GTX0:RXPLL_STARTUP_EN">GTX0:RXPLL_STARTUP_EN</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[8]">GTX0:DRP1B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXPOWERDOWN" title="GTX0:A_RXPOWERDOWN[0]">GTX0:A_RXPOWERDOWN[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[9]">GTX0:DRP1B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXPOWERDOWN" title="GTX0:A_RXPOWERDOWN[1]">GTX0:A_RXPOWERDOWN[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[10]">GTX0:DRP1B[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[11]">GTX0:DRP1B[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_LKDET_CFG" title="GTX0:RXPLL_LKDET_CFG[0]">GTX0:RXPLL_LKDET_CFG[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[12]">GTX0:DRP1B[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_LKDET_CFG" title="GTX0:RXPLL_LKDET_CFG[1]">GTX0:RXPLL_LKDET_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[13]">GTX0:DRP1B[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_LKDET_CFG" title="GTX0:RXPLL_LKDET_CFG[2]">GTX0:RXPLL_LKDET_CFG[2]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[14]">GTX0:DRP1B[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_OUT" title="GTX0:RXPLL_DIVSEL_OUT[0]">GTX0:RXPLL_DIVSEL_OUT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1B" title="GTX0:DRP1B[15]">GTX0:DRP1B[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_OUT" title="GTX0:RXPLL_DIVSEL_OUT[1]">GTX0:RXPLL_DIVSEL_OUT[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[0]">GTX0:DRP1C[0]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLLREFSEL_TESTCLK" title="GTX0:RXPLLREFSEL_TESTCLK">GTX0:RXPLLREFSEL_TESTCLK</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[1]">GTX0:DRP1C[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_REF" title="GTX0:RXPLL_DIVSEL_REF[1]">GTX0:RXPLL_DIVSEL_REF[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[2]">GTX0:DRP1C[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_REF" title="GTX0:RXPLL_DIVSEL_REF[2]">GTX0:RXPLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[3]">GTX0:DRP1C[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_REF" title="GTX0:RXPLL_DIVSEL_REF[3]">GTX0:RXPLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[4]">GTX0:DRP1C[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_REF" title="GTX0:RXPLL_DIVSEL_REF[4]">GTX0:RXPLL_DIVSEL_REF[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[5]">GTX0:DRP1C[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_REF" title="GTX0:RXPLL_DIVSEL_REF[0]">GTX0:RXPLL_DIVSEL_REF[0]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[6]">GTX0:DRP1C[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLLREFSEL_MODE" title="GTX0:RXPLLREFSEL_MODE">GTX0:RXPLLREFSEL_MODE</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[7]">GTX0:DRP1C[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLLREFSEL_STATIC" title="GTX0:RXPLLREFSEL_STATIC[0]">GTX0:RXPLLREFSEL_STATIC[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[8]">GTX0:DRP1C[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLLREFSEL_STATIC" title="GTX0:RXPLLREFSEL_STATIC[1]">GTX0:RXPLLREFSEL_STATIC[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[9]">GTX0:DRP1C[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPLLREFSEL_STATIC" title="GTX0:RXPLLREFSEL_STATIC[2]">GTX0:RXPLLREFSEL_STATIC[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_PLLRXRESET" title="GTX0:A_PLLRXRESET">GTX0:A_PLLRXRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[10]">GTX0:DRP1C[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXPLLLKDETEN" title="GTX0:A_RXPLLLKDETEN">GTX0:A_RXPLLLKDETEN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[11]">GTX0:DRP1C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_PLLCLKRXRESET" title="GTX0:A_PLLCLKRXRESET">GTX0:A_PLLCLKRXRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[12]">GTX0:DRP1C[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[13]">GTX0:DRP1C[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PLL_DRP_EN" title="GTX0:PLL_DRP_EN">GTX0:PLL_DRP_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXPLLPOWERDOWN" title="GTX0:A_RXPLLPOWERDOWN">GTX0:A_RXPLLPOWERDOWN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[14]">GTX0:DRP1C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1C" title="GTX0:DRP1C[15]">GTX0:DRP1C[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_OVERSAMPLE_MODE" title="GTX0:RX_OVERSAMPLE_MODE">GTX0:RX_OVERSAMPLE_MODE</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[0]">GTX0:DRP1D[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[0]">GTX0:TXPLL_COM_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[1]">GTX0:DRP1D[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[1]">GTX0:TXPLL_COM_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[2]">GTX0:DRP1D[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[2]">GTX0:TXPLL_COM_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[3]">GTX0:DRP1D[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[3]">GTX0:TXPLL_COM_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[4]">GTX0:DRP1D[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[4]">GTX0:TXPLL_COM_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[5]">GTX0:DRP1D[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[5]">GTX0:TXPLL_COM_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[6]">GTX0:DRP1D[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[6]">GTX0:TXPLL_COM_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[7]">GTX0:DRP1D[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[7]">GTX0:TXPLL_COM_CFG[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[8]">GTX0:DRP1D[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[8]">GTX0:TXPLL_COM_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[9]">GTX0:DRP1D[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[9]">GTX0:TXPLL_COM_CFG[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[10]">GTX0:DRP1D[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[10]">GTX0:TXPLL_COM_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[11]">GTX0:DRP1D[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[11]">GTX0:TXPLL_COM_CFG[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[12]">GTX0:DRP1D[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[12]">GTX0:TXPLL_COM_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[13]">GTX0:DRP1D[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[13]">GTX0:TXPLL_COM_CFG[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[14]">GTX0:DRP1D[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[14]">GTX0:TXPLL_COM_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1D" title="GTX0:DRP1D[15]">GTX0:DRP1D[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[15]">GTX0:TXPLL_COM_CFG[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[0]">GTX0:DRP1E[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[16]">GTX0:TXPLL_COM_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[1]">GTX0:DRP1E[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[17]">GTX0:TXPLL_COM_CFG[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[2]">GTX0:DRP1E[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[18]">GTX0:TXPLL_COM_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[3]">GTX0:DRP1E[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[19]">GTX0:TXPLL_COM_CFG[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[4]">GTX0:DRP1E[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[20]">GTX0:TXPLL_COM_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[5]">GTX0:DRP1E[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[21]">GTX0:TXPLL_COM_CFG[21]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[6]">GTX0:DRP1E[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[22]">GTX0:TXPLL_COM_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[7]">GTX0:DRP1E[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_COM_CFG" title="GTX0:TXPLL_COM_CFG[23]">GTX0:TXPLL_COM_CFG[23]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[8]">GTX0:DRP1E[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_CP_CFG" title="GTX0:TXPLL_CP_CFG[0]">GTX0:TXPLL_CP_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[9]">GTX0:DRP1E[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_CP_CFG" title="GTX0:TXPLL_CP_CFG[1]">GTX0:TXPLL_CP_CFG[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[10]">GTX0:DRP1E[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_CP_CFG" title="GTX0:TXPLL_CP_CFG[2]">GTX0:TXPLL_CP_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[11]">GTX0:DRP1E[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_CP_CFG" title="GTX0:TXPLL_CP_CFG[3]">GTX0:TXPLL_CP_CFG[3]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[12]">GTX0:DRP1E[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_CP_CFG" title="GTX0:TXPLL_CP_CFG[4]">GTX0:TXPLL_CP_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[13]">GTX0:DRP1E[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_CP_CFG" title="GTX0:TXPLL_CP_CFG[5]">GTX0:TXPLL_CP_CFG[5]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[14]">GTX0:DRP1E[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_CP_CFG" title="GTX0:TXPLL_CP_CFG[6]">GTX0:TXPLL_CP_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1E" title="GTX0:DRP1E[15]">GTX0:DRP1E[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_CP_CFG" title="GTX0:TXPLL_CP_CFG[7]">GTX0:TXPLL_CP_CFG[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[0]">GTX0:DRP1F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[1]">GTX0:DRP1F[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_FB" title="GTX0:TXPLL_DIVSEL_FB[1]">GTX0:TXPLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[2]">GTX0:DRP1F[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_FB" title="GTX0:TXPLL_DIVSEL_FB[2]">GTX0:TXPLL_DIVSEL_FB[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[3]">GTX0:DRP1F[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_FB" title="GTX0:TXPLL_DIVSEL_FB[3]">GTX0:TXPLL_DIVSEL_FB[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[4]">GTX0:DRP1F[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_FB" title="GTX0:TXPLL_DIVSEL_FB[4]">GTX0:TXPLL_DIVSEL_FB[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[5]">GTX0:DRP1F[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_FB" title="GTX0:TXPLL_DIVSEL_FB[0]">GTX0:TXPLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[6]">GTX0:DRP1F[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL45_FB" title="GTX0:TXPLL_DIVSEL45_FB">GTX0:TXPLL_DIVSEL45_FB</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[7]">GTX0:DRP1F[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_STARTUP_EN" title="GTX0:TXPLL_STARTUP_EN">GTX0:TXPLL_STARTUP_EN</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[8]">GTX0:DRP1F[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_CLK_SOURCE" title="GTX0:TX_CLK_SOURCE">GTX0:TX_CLK_SOURCE</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPOWERDOWN" title="GTX0:A_TXPOWERDOWN[0]">GTX0:A_TXPOWERDOWN[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[9]">GTX0:DRP1F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPOWERDOWN" title="GTX0:A_TXPOWERDOWN[1]">GTX0:A_TXPOWERDOWN[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[10]">GTX0:DRP1F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[11]">GTX0:DRP1F[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_LKDET_CFG" title="GTX0:TXPLL_LKDET_CFG[0]">GTX0:TXPLL_LKDET_CFG[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[12]">GTX0:DRP1F[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_LKDET_CFG" title="GTX0:TXPLL_LKDET_CFG[1]">GTX0:TXPLL_LKDET_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[13]">GTX0:DRP1F[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_LKDET_CFG" title="GTX0:TXPLL_LKDET_CFG[2]">GTX0:TXPLL_LKDET_CFG[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[14]">GTX0:DRP1F[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_OUT" title="GTX0:TXPLL_DIVSEL_OUT[0]">GTX0:TXPLL_DIVSEL_OUT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP1F" title="GTX0:DRP1F[15]">GTX0:DRP1F[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_OUT" title="GTX0:TXPLL_DIVSEL_OUT[1]">GTX0:TXPLL_DIVSEL_OUT[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[0]">GTX0:DRP20[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLLREFSEL_TESTCLK" title="GTX0:TXPLLREFSEL_TESTCLK">GTX0:TXPLLREFSEL_TESTCLK</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[1]">GTX0:DRP20[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_REF" title="GTX0:TXPLL_DIVSEL_REF[1]">GTX0:TXPLL_DIVSEL_REF[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[2]">GTX0:DRP20[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_REF" title="GTX0:TXPLL_DIVSEL_REF[2]">GTX0:TXPLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[3]">GTX0:DRP20[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_REF" title="GTX0:TXPLL_DIVSEL_REF[3]">GTX0:TXPLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[4]">GTX0:DRP20[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_REF" title="GTX0:TXPLL_DIVSEL_REF[4]">GTX0:TXPLL_DIVSEL_REF[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[5]">GTX0:DRP20[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_REF" title="GTX0:TXPLL_DIVSEL_REF[0]">GTX0:TXPLL_DIVSEL_REF[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[6]">GTX0:DRP20[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLLREFSEL_MODE" title="GTX0:TXPLLREFSEL_MODE">GTX0:TXPLLREFSEL_MODE</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[7]">GTX0:DRP20[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLLREFSEL_STATIC" title="GTX0:TXPLLREFSEL_STATIC[0]">GTX0:TXPLLREFSEL_STATIC[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[8]">GTX0:DRP20[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLLREFSEL_STATIC" title="GTX0:TXPLLREFSEL_STATIC[1]">GTX0:TXPLLREFSEL_STATIC[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[9]">GTX0:DRP20[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLLREFSEL_STATIC" title="GTX0:TXPLLREFSEL_STATIC[2]">GTX0:TXPLLREFSEL_STATIC[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_PLLTXRESET" title="GTX0:A_PLLTXRESET">GTX0:A_PLLTXRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[10]">GTX0:DRP20[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPLLLKDETEN" title="GTX0:A_TXPLLLKDETEN">GTX0:A_TXPLLLKDETEN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[11]">GTX0:DRP20[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_PLLCLKTXRESET" title="GTX0:A_PLLCLKTXRESET">GTX0:A_PLLCLKTXRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[12]">GTX0:DRP20[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[13]">GTX0:DRP20[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PDELIDLE_DRP_EN" title="GTX0:PDELIDLE_DRP_EN">GTX0:PDELIDLE_DRP_EN</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPLLPOWERDOWN" title="GTX0:A_TXPLLPOWERDOWN">GTX0:A_TXPLLPOWERDOWN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[14]">GTX0:DRP20[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP20" title="GTX0:DRP20[15]">GTX0:DRP20[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_OVERSAMPLE_MODE" title="GTX0:TX_OVERSAMPLE_MODE">GTX0:TX_OVERSAMPLE_MODE</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[0]">GTX0:DRP21[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[0]">GTX0:TX_DETECT_RX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[1]">GTX0:DRP21[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[1]">GTX0:TX_DETECT_RX_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[2]">GTX0:DRP21[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[2]">GTX0:TX_DETECT_RX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[3]">GTX0:DRP21[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[3]">GTX0:TX_DETECT_RX_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[4]">GTX0:DRP21[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[4]">GTX0:TX_DETECT_RX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[5]">GTX0:DRP21[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[5]">GTX0:TX_DETECT_RX_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[6]">GTX0:DRP21[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[6]">GTX0:TX_DETECT_RX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[7]">GTX0:DRP21[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[7]">GTX0:TX_DETECT_RX_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[8]">GTX0:DRP21[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[8]">GTX0:TX_DETECT_RX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[9]">GTX0:DRP21[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[9]">GTX0:TX_DETECT_RX_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[10]">GTX0:DRP21[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[10]">GTX0:TX_DETECT_RX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[11]">GTX0:DRP21[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[11]">GTX0:TX_DETECT_RX_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[12]">GTX0:DRP21[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[12]">GTX0:TX_DETECT_RX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[13]">GTX0:DRP21[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG" title="GTX0:TX_DETECT_RX_CFG[13]">GTX0:TX_DETECT_RX_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXELECIDLE" title="GTX0:A_TXELECIDLE">GTX0:A_TXELECIDLE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[14]">GTX0:DRP21[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP21" title="GTX0:DRP21[15]">GTX0:DRP21[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PCI_EXPRESS_MODE" title="GTX0:PCI_EXPRESS_MODE">GTX0:PCI_EXPRESS_MODE</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[0]">GTX0:DRP22[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[1]">GTX0:DRP22[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[2]">GTX0:DRP22[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[3]">GTX0:DRP22[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[4]">GTX0:DRP22[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[5]">GTX0:DRP22[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[6]">GTX0:DRP22[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[7]">GTX0:DRP22[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[8]">GTX0:DRP22[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[9]">GTX0:DRP22[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[10]">GTX0:DRP22[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[11]">GTX0:DRP22[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[12]">GTX0:DRP22[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[13]">GTX0:DRP22[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[14]">GTX0:DRP22[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP22" title="GTX0:DRP22[15]">GTX0:DRP22[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CAS_CLK_EN" title="GTX0:PMA_CAS_CLK_EN">GTX0:PMA_CAS_CLK_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[0]">GTX0:DRP23[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[0]">GTX0:TRANS_TIME_TO_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[1]">GTX0:DRP23[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[1]">GTX0:TRANS_TIME_TO_P2[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[2]">GTX0:DRP23[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[2]">GTX0:TRANS_TIME_TO_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[3]">GTX0:DRP23[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[3]">GTX0:TRANS_TIME_TO_P2[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[4]">GTX0:DRP23[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[4]">GTX0:TRANS_TIME_TO_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[5]">GTX0:DRP23[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[5]">GTX0:TRANS_TIME_TO_P2[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[6]">GTX0:DRP23[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[6]">GTX0:TRANS_TIME_TO_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[7]">GTX0:DRP23[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[7]">GTX0:TRANS_TIME_TO_P2[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[8]">GTX0:DRP23[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[8]">GTX0:TRANS_TIME_TO_P2[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[9]">GTX0:DRP23[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2" title="GTX0:TRANS_TIME_TO_P2[9]">GTX0:TRANS_TIME_TO_P2[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[10]">GTX0:DRP23[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_CLK25_DIVIDER" title="GTX0:TX_CLK25_DIVIDER[0]">GTX0:TX_CLK25_DIVIDER[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[11]">GTX0:DRP23[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_CLK25_DIVIDER" title="GTX0:TX_CLK25_DIVIDER[1]">GTX0:TX_CLK25_DIVIDER[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[12]">GTX0:DRP23[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_CLK25_DIVIDER" title="GTX0:TX_CLK25_DIVIDER[2]">GTX0:TX_CLK25_DIVIDER[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[13]">GTX0:DRP23[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_CLK25_DIVIDER" title="GTX0:TX_CLK25_DIVIDER[3]">GTX0:TX_CLK25_DIVIDER[3]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[14]">GTX0:DRP23[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_CLK25_DIVIDER" title="GTX0:TX_CLK25_DIVIDER[4]">GTX0:TX_CLK25_DIVIDER[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP23" title="GTX0:DRP23[15]">GTX0:DRP23[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[0]">GTX0:DRP24[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[0]">GTX0:TRANS_TIME_FROM_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[1]">GTX0:DRP24[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[1]">GTX0:TRANS_TIME_FROM_P2[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[2]">GTX0:DRP24[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[2]">GTX0:TRANS_TIME_FROM_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[3]">GTX0:DRP24[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[3]">GTX0:TRANS_TIME_FROM_P2[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[4]">GTX0:DRP24[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[4]">GTX0:TRANS_TIME_FROM_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[5]">GTX0:DRP24[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[5]">GTX0:TRANS_TIME_FROM_P2[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[6]">GTX0:DRP24[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[6]">GTX0:TRANS_TIME_FROM_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[7]">GTX0:DRP24[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[7]">GTX0:TRANS_TIME_FROM_P2[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[8]">GTX0:DRP24[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[8]">GTX0:TRANS_TIME_FROM_P2[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[9]">GTX0:DRP24[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[9]">GTX0:TRANS_TIME_FROM_P2[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[10]">GTX0:DRP24[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[10]">GTX0:TRANS_TIME_FROM_P2[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[11]">GTX0:DRP24[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2" title="GTX0:TRANS_TIME_FROM_P2[11]">GTX0:TRANS_TIME_FROM_P2[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:COM_BURST_VAL" title="GTX0:COM_BURST_VAL[0]">GTX0:COM_BURST_VAL[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[12]">GTX0:DRP24[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:COM_BURST_VAL" title="GTX0:COM_BURST_VAL[1]">GTX0:COM_BURST_VAL[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[13]">GTX0:DRP24[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:COM_BURST_VAL" title="GTX0:COM_BURST_VAL[2]">GTX0:COM_BURST_VAL[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[14]">GTX0:DRP24[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:COM_BURST_VAL" title="GTX0:COM_BURST_VAL[3]">GTX0:COM_BURST_VAL[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP24" title="GTX0:DRP24[15]">GTX0:DRP24[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[0]">GTX0:DRP25[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2" title="GTX0:TRANS_TIME_NON_P2[0]">GTX0:TRANS_TIME_NON_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[1]">GTX0:DRP25[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2" title="GTX0:TRANS_TIME_NON_P2[1]">GTX0:TRANS_TIME_NON_P2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[2]">GTX0:DRP25[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2" title="GTX0:TRANS_TIME_NON_P2[2]">GTX0:TRANS_TIME_NON_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[3]">GTX0:DRP25[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2" title="GTX0:TRANS_TIME_NON_P2[3]">GTX0:TRANS_TIME_NON_P2[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[4]">GTX0:DRP25[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2" title="GTX0:TRANS_TIME_NON_P2[4]">GTX0:TRANS_TIME_NON_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[5]">GTX0:DRP25[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2" title="GTX0:TRANS_TIME_NON_P2[5]">GTX0:TRANS_TIME_NON_P2[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[6]">GTX0:DRP25[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2" title="GTX0:TRANS_TIME_NON_P2[6]">GTX0:TRANS_TIME_NON_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[7]">GTX0:DRP25[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2" title="GTX0:TRANS_TIME_NON_P2[7]">GTX0:TRANS_TIME_NON_P2[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:CM_TRIM" title="GTX0:CM_TRIM[0]">GTX0:CM_TRIM[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[8]">GTX0:DRP25[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:CM_TRIM" title="GTX0:CM_TRIM[1]">GTX0:CM_TRIM[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[9]">GTX0:DRP25[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXPOLARITY" title="GTX0:A_RXPOLARITY">GTX0:A_RXPOLARITY</a><br><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[10]">GTX0:DRP25[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPOLARITY" title="GTX0:A_TXPOLARITY">GTX0:A_TXPOLARITY</a><br><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[11]">GTX0:DRP25[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[12]">GTX0:DRP25[12]</a><br><a href="#bits-xc6v-GTX-GTX0:POLARITY_DRP_EN" title="GTX0:POLARITY_DRP_EN">GTX0:POLARITY_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXPMASETPHASE" title="GTX0:A_RXPMASETPHASE">GTX0:A_RXPMASETPHASE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[13]">GTX0:DRP25[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXENPMAPHASEALIGN" title="GTX0:A_RXENPMAPHASEALIGN">GTX0:A_RXENPMAPHASEALIGN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[14]">GTX0:DRP25[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP25" title="GTX0:DRP25[15]">GTX0:DRP25[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_PMADATA_OPT" title="GTX0:TX_PMADATA_OPT">GTX0:TX_PMADATA_OPT</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[0]">GTX0:DRP26[0]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_WAKE" title="GTX0:SATA_MAX_WAKE[0]">GTX0:SATA_MAX_WAKE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[1]">GTX0:DRP26[1]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_WAKE" title="GTX0:SATA_MAX_WAKE[1]">GTX0:SATA_MAX_WAKE[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[2]">GTX0:DRP26[2]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_WAKE" title="GTX0:SATA_MAX_WAKE[2]">GTX0:SATA_MAX_WAKE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[3]">GTX0:DRP26[3]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_WAKE" title="GTX0:SATA_MAX_WAKE[3]">GTX0:SATA_MAX_WAKE[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[4]">GTX0:DRP26[4]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_WAKE" title="GTX0:SATA_MAX_WAKE[4]">GTX0:SATA_MAX_WAKE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[5]">GTX0:DRP26[5]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_WAKE" title="GTX0:SATA_MAX_WAKE[5]">GTX0:SATA_MAX_WAKE[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[6]">GTX0:DRP26[6]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_WAKE" title="GTX0:SATA_MIN_WAKE[0]">GTX0:SATA_MIN_WAKE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[7]">GTX0:DRP26[7]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_WAKE" title="GTX0:SATA_MIN_WAKE[1]">GTX0:SATA_MIN_WAKE[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[8]">GTX0:DRP26[8]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_WAKE" title="GTX0:SATA_MIN_WAKE[2]">GTX0:SATA_MIN_WAKE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[9]">GTX0:DRP26[9]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_WAKE" title="GTX0:SATA_MIN_WAKE[3]">GTX0:SATA_MIN_WAKE[3]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[10]">GTX0:DRP26[10]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_WAKE" title="GTX0:SATA_MIN_WAKE[4]">GTX0:SATA_MIN_WAKE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[11]">GTX0:DRP26[11]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_WAKE" title="GTX0:SATA_MIN_WAKE[5]">GTX0:SATA_MIN_WAKE[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[12]">GTX0:DRP26[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_SATA" title="GTX0:TXPLL_SATA[0]">GTX0:TXPLL_SATA[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[13]">GTX0:DRP26[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TXPLL_SATA" title="GTX0:TXPLL_SATA[1]">GTX0:TXPLL_SATA[1]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:BGTEST_CFG" title="GTX0:BGTEST_CFG[0]">GTX0:BGTEST_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[14]">GTX0:DRP26[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:BGTEST_CFG" title="GTX0:BGTEST_CFG[1]">GTX0:BGTEST_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP26" title="GTX0:DRP26[15]">GTX0:DRP26[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[0]">GTX0:DRP27[0]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_INIT" title="GTX0:SATA_MAX_INIT[0]">GTX0:SATA_MAX_INIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[1]">GTX0:DRP27[1]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_INIT" title="GTX0:SATA_MAX_INIT[1]">GTX0:SATA_MAX_INIT[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[2]">GTX0:DRP27[2]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_INIT" title="GTX0:SATA_MAX_INIT[2]">GTX0:SATA_MAX_INIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[3]">GTX0:DRP27[3]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_INIT" title="GTX0:SATA_MAX_INIT[3]">GTX0:SATA_MAX_INIT[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[4]">GTX0:DRP27[4]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_INIT" title="GTX0:SATA_MAX_INIT[4]">GTX0:SATA_MAX_INIT[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[5]">GTX0:DRP27[5]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_INIT" title="GTX0:SATA_MAX_INIT[5]">GTX0:SATA_MAX_INIT[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[6]">GTX0:DRP27[6]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_INIT" title="GTX0:SATA_MIN_INIT[0]">GTX0:SATA_MIN_INIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[7]">GTX0:DRP27[7]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_INIT" title="GTX0:SATA_MIN_INIT[1]">GTX0:SATA_MIN_INIT[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[8]">GTX0:DRP27[8]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_INIT" title="GTX0:SATA_MIN_INIT[2]">GTX0:SATA_MIN_INIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[9]">GTX0:DRP27[9]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_INIT" title="GTX0:SATA_MIN_INIT[3]">GTX0:SATA_MIN_INIT[3]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[10]">GTX0:DRP27[10]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_INIT" title="GTX0:SATA_MIN_INIT[4]">GTX0:SATA_MIN_INIT[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[11]">GTX0:DRP27[11]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_INIT" title="GTX0:SATA_MIN_INIT[5]">GTX0:SATA_MIN_INIT[5]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[12]">GTX0:DRP27[12]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_IDLE_VAL" title="GTX0:SATA_IDLE_VAL[0]">GTX0:SATA_IDLE_VAL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[13]">GTX0:DRP27[13]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_IDLE_VAL" title="GTX0:SATA_IDLE_VAL[1]">GTX0:SATA_IDLE_VAL[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[14]">GTX0:DRP27[14]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_IDLE_VAL" title="GTX0:SATA_IDLE_VAL[2]">GTX0:SATA_IDLE_VAL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP27" title="GTX0:DRP27[15]">GTX0:DRP27[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_EN_RATE_RESET_BUF" title="GTX0:TX_EN_RATE_RESET_BUF">GTX0:TX_EN_RATE_RESET_BUF</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[0]">GTX0:DRP28[0]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_BURST" title="GTX0:SATA_MAX_BURST[0]">GTX0:SATA_MAX_BURST[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[1]">GTX0:DRP28[1]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_BURST" title="GTX0:SATA_MAX_BURST[1]">GTX0:SATA_MAX_BURST[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[2]">GTX0:DRP28[2]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_BURST" title="GTX0:SATA_MAX_BURST[2]">GTX0:SATA_MAX_BURST[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[3]">GTX0:DRP28[3]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_BURST" title="GTX0:SATA_MAX_BURST[3]">GTX0:SATA_MAX_BURST[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[4]">GTX0:DRP28[4]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_BURST" title="GTX0:SATA_MAX_BURST[4]">GTX0:SATA_MAX_BURST[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[5]">GTX0:DRP28[5]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MAX_BURST" title="GTX0:SATA_MAX_BURST[5]">GTX0:SATA_MAX_BURST[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[6]">GTX0:DRP28[6]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_BURST" title="GTX0:SATA_MIN_BURST[0]">GTX0:SATA_MIN_BURST[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[7]">GTX0:DRP28[7]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_BURST" title="GTX0:SATA_MIN_BURST[1]">GTX0:SATA_MIN_BURST[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[8]">GTX0:DRP28[8]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_BURST" title="GTX0:SATA_MIN_BURST[2]">GTX0:SATA_MIN_BURST[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[9]">GTX0:DRP28[9]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_BURST" title="GTX0:SATA_MIN_BURST[3]">GTX0:SATA_MIN_BURST[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[10]">GTX0:DRP28[10]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_BURST" title="GTX0:SATA_MIN_BURST[4]">GTX0:SATA_MIN_BURST[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[11]">GTX0:DRP28[11]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_MIN_BURST" title="GTX0:SATA_MIN_BURST[5]">GTX0:SATA_MIN_BURST[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[12]">GTX0:DRP28[12]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_BURST_VAL" title="GTX0:SATA_BURST_VAL[0]">GTX0:SATA_BURST_VAL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[13]">GTX0:DRP28[13]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_BURST_VAL" title="GTX0:SATA_BURST_VAL[1]">GTX0:SATA_BURST_VAL[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[14]">GTX0:DRP28[14]</a><br><a href="#bits-xc6v-GTX-GTX0:SATA_BURST_VAL" title="GTX0:SATA_BURST_VAL[2]">GTX0:SATA_BURST_VAL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP28" title="GTX0:DRP28[15]">GTX0:DRP28[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[0]">GTX0:DRP29[0]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MAX_COMSAS" title="GTX0:SAS_MAX_COMSAS[0]">GTX0:SAS_MAX_COMSAS[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[1]">GTX0:DRP29[1]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MAX_COMSAS" title="GTX0:SAS_MAX_COMSAS[1]">GTX0:SAS_MAX_COMSAS[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[2]">GTX0:DRP29[2]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MAX_COMSAS" title="GTX0:SAS_MAX_COMSAS[2]">GTX0:SAS_MAX_COMSAS[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[3]">GTX0:DRP29[3]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MAX_COMSAS" title="GTX0:SAS_MAX_COMSAS[3]">GTX0:SAS_MAX_COMSAS[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[4]">GTX0:DRP29[4]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MAX_COMSAS" title="GTX0:SAS_MAX_COMSAS[4]">GTX0:SAS_MAX_COMSAS[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[5]">GTX0:DRP29[5]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MAX_COMSAS" title="GTX0:SAS_MAX_COMSAS[5]">GTX0:SAS_MAX_COMSAS[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[6]">GTX0:DRP29[6]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MIN_COMSAS" title="GTX0:SAS_MIN_COMSAS[0]">GTX0:SAS_MIN_COMSAS[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[7]">GTX0:DRP29[7]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MIN_COMSAS" title="GTX0:SAS_MIN_COMSAS[1]">GTX0:SAS_MIN_COMSAS[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[8]">GTX0:DRP29[8]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MIN_COMSAS" title="GTX0:SAS_MIN_COMSAS[2]">GTX0:SAS_MIN_COMSAS[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[9]">GTX0:DRP29[9]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MIN_COMSAS" title="GTX0:SAS_MIN_COMSAS[3]">GTX0:SAS_MIN_COMSAS[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[10]">GTX0:DRP29[10]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MIN_COMSAS" title="GTX0:SAS_MIN_COMSAS[4]">GTX0:SAS_MIN_COMSAS[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[11]">GTX0:DRP29[11]</a><br><a href="#bits-xc6v-GTX-GTX0:SAS_MIN_COMSAS" title="GTX0:SAS_MIN_COMSAS[5]">GTX0:SAS_MIN_COMSAS[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPMASETPHASE" title="GTX0:A_TXPMASETPHASE">GTX0:A_TXPMASETPHASE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[12]">GTX0:DRP29[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXENPMAPHASEALIGN" title="GTX0:A_TXENPMAPHASEALIGN">GTX0:A_TXENPMAPHASEALIGN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[13]">GTX0:DRP29[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXENSAMPLEALIGN" title="GTX0:A_RXENSAMPLEALIGN">GTX0:A_RXENSAMPLEALIGN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[14]">GTX0:DRP29[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP29" title="GTX0:DRP29[15]">GTX0:DRP29[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PHASEALIGN_DRP_EN" title="GTX0:PHASEALIGN_DRP_EN">GTX0:PHASEALIGN_DRP_EN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[0]">GTX0:DRP2A[0]</a><br><a href="#bits-xc6v-GTX-GTX0:LOOPBACK_DRP_EN" title="GTX0:LOOPBACK_DRP_EN">GTX0:LOOPBACK_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_LOOPBACK" title="GTX0:A_LOOPBACK[0]">GTX0:A_LOOPBACK[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[1]">GTX0:DRP2A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_LOOPBACK" title="GTX0:A_LOOPBACK[1]">GTX0:A_LOOPBACK[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[2]">GTX0:DRP2A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_LOOPBACK" title="GTX0:A_LOOPBACK[2]">GTX0:A_LOOPBACK[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[3]">GTX0:DRP2A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[4]">GTX0:DRP2A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXENPRBSTST" title="GTX0:A_RXENPRBSTST[0]">GTX0:A_RXENPRBSTST[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[5]">GTX0:DRP2A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXENPRBSTST" title="GTX0:A_RXENPRBSTST[1]">GTX0:A_RXENPRBSTST[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[6]">GTX0:DRP2A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXENPRBSTST" title="GTX0:A_RXENPRBSTST[2]">GTX0:A_RXENPRBSTST[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[7]">GTX0:DRP2A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[8]">GTX0:DRP2A[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RXPRBSERR_LOOPBACK" title="GTX0:RXPRBSERR_LOOPBACK">GTX0:RXPRBSERR_LOOPBACK</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[9]">GTX0:DRP2A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPRBSFORCEERR" title="GTX0:A_TXPRBSFORCEERR">GTX0:A_TXPRBSFORCEERR</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[10]">GTX0:DRP2A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXENPRBSTST" title="GTX0:A_TXENPRBSTST[0]">GTX0:A_TXENPRBSTST[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[11]">GTX0:DRP2A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXENPRBSTST" title="GTX0:A_TXENPRBSTST[1]">GTX0:A_TXENPRBSTST[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[12]">GTX0:DRP2A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXENPRBSTST" title="GTX0:A_TXENPRBSTST[2]">GTX0:A_TXENPRBSTST[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[13]">GTX0:DRP2A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_PRBSCNTRESET" title="GTX0:A_PRBSCNTRESET">GTX0:A_PRBSCNTRESET</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[14]">GTX0:DRP2A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2A" title="GTX0:DRP2A[15]">GTX0:DRP2A[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PRBS_DRP_EN" title="GTX0:PRBS_DRP_EN">GTX0:PRBS_DRP_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP1" title="GTX0:A_DFETAP1[0]">GTX0:A_DFETAP1[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[0]">GTX0:DRP2B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP1" title="GTX0:A_DFETAP1[1]">GTX0:A_DFETAP1[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[1]">GTX0:DRP2B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP1" title="GTX0:A_DFETAP1[2]">GTX0:A_DFETAP1[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[2]">GTX0:DRP2B[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP1" title="GTX0:A_DFETAP1[3]">GTX0:A_DFETAP1[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[3]">GTX0:DRP2B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP1" title="GTX0:A_DFETAP1[4]">GTX0:A_DFETAP1[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[4]">GTX0:DRP2B[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP3" title="GTX0:A_DFETAP3[0]">GTX0:A_DFETAP3[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[5]">GTX0:DRP2B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP3" title="GTX0:A_DFETAP3[1]">GTX0:A_DFETAP3[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[6]">GTX0:DRP2B[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP3" title="GTX0:A_DFETAP3[2]">GTX0:A_DFETAP3[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[7]">GTX0:DRP2B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP3" title="GTX0:A_DFETAP3[3]">GTX0:A_DFETAP3[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[8]">GTX0:DRP2B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[9]">GTX0:DRP2B[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_IDLE_HOLD_CDR" title="GTX0:RX_EN_IDLE_HOLD_CDR">GTX0:RX_EN_IDLE_HOLD_CDR</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[10]">GTX0:DRP2B[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_IDLE_RESET_FR" title="GTX0:RX_EN_IDLE_RESET_FR">GTX0:RX_EN_IDLE_RESET_FR</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[11]">GTX0:DRP2B[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_IDLE_HOLD_DFE" title="GTX0:RX_EN_IDLE_HOLD_DFE">GTX0:RX_EN_IDLE_HOLD_DFE</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[12]">GTX0:DRP2B[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[13]">GTX0:DRP2B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFEDLYOVRD" title="GTX0:A_DFEDLYOVRD">GTX0:A_DFEDLYOVRD</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[14]">GTX0:DRP2B[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAPOVRD" title="GTX0:A_DFETAPOVRD">GTX0:A_DFETAPOVRD</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2B" title="GTX0:DRP2B[15]">GTX0:DRP2B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP2" title="GTX0:A_DFETAP2[0]">GTX0:A_DFETAP2[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[0]">GTX0:DRP2C[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP2" title="GTX0:A_DFETAP2[1]">GTX0:A_DFETAP2[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[1]">GTX0:DRP2C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP2" title="GTX0:A_DFETAP2[2]">GTX0:A_DFETAP2[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[2]">GTX0:DRP2C[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP2" title="GTX0:A_DFETAP2[3]">GTX0:A_DFETAP2[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[3]">GTX0:DRP2C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP2" title="GTX0:A_DFETAP2[4]">GTX0:A_DFETAP2[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[4]">GTX0:DRP2C[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP4" title="GTX0:A_DFETAP4[0]">GTX0:A_DFETAP4[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[5]">GTX0:DRP2C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP4" title="GTX0:A_DFETAP4[1]">GTX0:A_DFETAP4[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[6]">GTX0:DRP2C[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP4" title="GTX0:A_DFETAP4[2]">GTX0:A_DFETAP4[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[7]">GTX0:DRP2C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFETAP4" title="GTX0:A_DFETAP4[3]">GTX0:A_DFETAP4[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[8]">GTX0:DRP2C[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFECLKDLYADJ" title="GTX0:A_DFECLKDLYADJ[0]">GTX0:A_DFECLKDLYADJ[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[9]">GTX0:DRP2C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFECLKDLYADJ" title="GTX0:A_DFECLKDLYADJ[1]">GTX0:A_DFECLKDLYADJ[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[10]">GTX0:DRP2C[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFECLKDLYADJ" title="GTX0:A_DFECLKDLYADJ[2]">GTX0:A_DFECLKDLYADJ[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[11]">GTX0:DRP2C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFECLKDLYADJ" title="GTX0:A_DFECLKDLYADJ[3]">GTX0:A_DFECLKDLYADJ[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[12]">GTX0:DRP2C[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_DFECLKDLYADJ" title="GTX0:A_DFECLKDLYADJ[4]">GTX0:A_DFECLKDLYADJ[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[13]">GTX0:DRP2C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_DFECLKDLYADJ" title="GTX0:A_DFECLKDLYADJ[5]">GTX0:A_DFECLKDLYADJ[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[14]">GTX0:DRP2C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DFE_DRP_EN" title="GTX0:DFE_DRP_EN">GTX0:DFE_DRP_EN</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2C" title="GTX0:DRP2C[15]">GTX0:DRP2C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CFG" title="GTX0:DFE_CFG[0]">GTX0:DFE_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[0]">GTX0:DRP2D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CFG" title="GTX0:DFE_CFG[1]">GTX0:DFE_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[1]">GTX0:DRP2D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CFG" title="GTX0:DFE_CFG[2]">GTX0:DFE_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[2]">GTX0:DRP2D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CFG" title="GTX0:DFE_CFG[3]">GTX0:DFE_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[3]">GTX0:DRP2D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CFG" title="GTX0:DFE_CFG[4]">GTX0:DFE_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[4]">GTX0:DRP2D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CFG" title="GTX0:DFE_CFG[5]">GTX0:DFE_CFG[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[5]">GTX0:DRP2D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CFG" title="GTX0:DFE_CFG[6]">GTX0:DFE_CFG[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[6]">GTX0:DRP2D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CFG" title="GTX0:DFE_CFG[7]">GTX0:DFE_CFG[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[7]">GTX0:DRP2D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[8]">GTX0:DRP2D[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_OFFSET" title="GTX0:RX_EYE_OFFSET[0]">GTX0:RX_EYE_OFFSET[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[9]">GTX0:DRP2D[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_OFFSET" title="GTX0:RX_EYE_OFFSET[1]">GTX0:RX_EYE_OFFSET[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[10]">GTX0:DRP2D[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_OFFSET" title="GTX0:RX_EYE_OFFSET[2]">GTX0:RX_EYE_OFFSET[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[11]">GTX0:DRP2D[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_OFFSET" title="GTX0:RX_EYE_OFFSET[3]">GTX0:RX_EYE_OFFSET[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[12]">GTX0:DRP2D[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_OFFSET" title="GTX0:RX_EYE_OFFSET[4]">GTX0:RX_EYE_OFFSET[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[13]">GTX0:DRP2D[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_OFFSET" title="GTX0:RX_EYE_OFFSET[5]">GTX0:RX_EYE_OFFSET[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[14]">GTX0:DRP2D[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_OFFSET" title="GTX0:RX_EYE_OFFSET[6]">GTX0:RX_EYE_OFFSET[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2D" title="GTX0:DRP2D[15]">GTX0:DRP2D[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_OFFSET" title="GTX0:RX_EYE_OFFSET[7]">GTX0:RX_EYE_OFFSET[7]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[0]">GTX0:DRP2E[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TERMINATION_CTRL" title="GTX0:TERMINATION_CTRL[0]">GTX0:TERMINATION_CTRL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[1]">GTX0:DRP2E[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TERMINATION_CTRL" title="GTX0:TERMINATION_CTRL[1]">GTX0:TERMINATION_CTRL[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[2]">GTX0:DRP2E[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TERMINATION_CTRL" title="GTX0:TERMINATION_CTRL[2]">GTX0:TERMINATION_CTRL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[3]">GTX0:DRP2E[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TERMINATION_CTRL" title="GTX0:TERMINATION_CTRL[3]">GTX0:TERMINATION_CTRL[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[4]">GTX0:DRP2E[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TERMINATION_CTRL" title="GTX0:TERMINATION_CTRL[4]">GTX0:TERMINATION_CTRL[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[5]">GTX0:DRP2E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[6]">GTX0:DRP2E[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TERMINATION_OVRD" title="GTX0:TERMINATION_OVRD">GTX0:TERMINATION_OVRD</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[7]">GTX0:DRP2E[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RCV_TERM_GND" title="GTX0:RCV_TERM_GND">GTX0:RCV_TERM_GND</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[8]">GTX0:DRP2E[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RCV_TERM_VTTRX" title="GTX0:RCV_TERM_VTTRX">GTX0:RCV_TERM_VTTRX</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[9]">GTX0:DRP2E[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_SCANMODE" title="GTX0:RX_EYE_SCANMODE[0]">GTX0:RX_EYE_SCANMODE[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[10]">GTX0:DRP2E[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EYE_SCANMODE" title="GTX0:RX_EYE_SCANMODE[1]">GTX0:RX_EYE_SCANMODE[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CAL_TIME" title="GTX0:DFE_CAL_TIME[0]">GTX0:DFE_CAL_TIME[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[11]">GTX0:DRP2E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CAL_TIME" title="GTX0:DFE_CAL_TIME[1]">GTX0:DFE_CAL_TIME[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[12]">GTX0:DRP2E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CAL_TIME" title="GTX0:DFE_CAL_TIME[2]">GTX0:DFE_CAL_TIME[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[13]">GTX0:DRP2E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CAL_TIME" title="GTX0:DFE_CAL_TIME[3]">GTX0:DFE_CAL_TIME[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[14]">GTX0:DRP2E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DFE_CAL_TIME" title="GTX0:DFE_CAL_TIME[4]">GTX0:DFE_CAL_TIME[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2E" title="GTX0:DRP2E[15]">GTX0:DRP2E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[0]">GTX0:COMMA_10B_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[0]">GTX0:DRP2F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[1]">GTX0:COMMA_10B_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[1]">GTX0:DRP2F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[2]">GTX0:COMMA_10B_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[2]">GTX0:DRP2F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[3]">GTX0:COMMA_10B_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[3]">GTX0:DRP2F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[4]">GTX0:COMMA_10B_ENABLE[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[4]">GTX0:DRP2F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[5]">GTX0:COMMA_10B_ENABLE[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[5]">GTX0:DRP2F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[6]">GTX0:COMMA_10B_ENABLE[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[6]">GTX0:DRP2F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[7]">GTX0:COMMA_10B_ENABLE[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[7]">GTX0:DRP2F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[8]">GTX0:COMMA_10B_ENABLE[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[8]">GTX0:DRP2F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE" title="GTX0:COMMA_10B_ENABLE[9]">GTX0:COMMA_10B_ENABLE[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[9]">GTX0:DRP2F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:COMMA_DOUBLE" title="GTX0:COMMA_DOUBLE">GTX0:COMMA_DOUBLE</a><br><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[10]">GTX0:DRP2F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[11]">GTX0:DRP2F[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_IDLE_ASSERT_DELAY" title="GTX0:TX_IDLE_ASSERT_DELAY[0]">GTX0:TX_IDLE_ASSERT_DELAY[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[12]">GTX0:DRP2F[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_IDLE_ASSERT_DELAY" title="GTX0:TX_IDLE_ASSERT_DELAY[1]">GTX0:TX_IDLE_ASSERT_DELAY[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[13]">GTX0:DRP2F[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_IDLE_ASSERT_DELAY" title="GTX0:TX_IDLE_ASSERT_DELAY[2]">GTX0:TX_IDLE_ASSERT_DELAY[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[14]">GTX0:DRP2F[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_XCLK_SEL" title="GTX0:TX_XCLK_SEL">GTX0:TX_XCLK_SEL</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP2F" title="GTX0:DRP2F[15]">GTX0:DRP2F[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TXGEARBOX_USE" title="GTX0:TXGEARBOX_USE">GTX0:TXGEARBOX_USE</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 6</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[0]">GTX0:DRP30[0]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[0]">GTX0:MCOMMA_10B_VALUE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[1]">GTX0:DRP30[1]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[1]">GTX0:MCOMMA_10B_VALUE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[2]">GTX0:DRP30[2]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[2]">GTX0:MCOMMA_10B_VALUE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[3]">GTX0:DRP30[3]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[3]">GTX0:MCOMMA_10B_VALUE[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[4]">GTX0:DRP30[4]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[4]">GTX0:MCOMMA_10B_VALUE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[5]">GTX0:DRP30[5]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[5]">GTX0:MCOMMA_10B_VALUE[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[6]">GTX0:DRP30[6]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[6]">GTX0:MCOMMA_10B_VALUE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[7]">GTX0:DRP30[7]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[7]">GTX0:MCOMMA_10B_VALUE[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[8]">GTX0:DRP30[8]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[8]">GTX0:MCOMMA_10B_VALUE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[9]">GTX0:DRP30[9]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE" title="GTX0:MCOMMA_10B_VALUE[9]">GTX0:MCOMMA_10B_VALUE[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[10]">GTX0:DRP30[10]</a><br><a href="#bits-xc6v-GTX-GTX0:MCOMMA_DETECT" title="GTX0:MCOMMA_DETECT">GTX0:MCOMMA_DETECT</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[11]">GTX0:DRP30[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_IDLE_DEASSERT_DELAY" title="GTX0:TX_IDLE_DEASSERT_DELAY[0]">GTX0:TX_IDLE_DEASSERT_DELAY[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[12]">GTX0:DRP30[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_IDLE_DEASSERT_DELAY" title="GTX0:TX_IDLE_DEASSERT_DELAY[1]">GTX0:TX_IDLE_DEASSERT_DELAY[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[13]">GTX0:DRP30[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_IDLE_DEASSERT_DELAY" title="GTX0:TX_IDLE_DEASSERT_DELAY[2]">GTX0:TX_IDLE_DEASSERT_DELAY[2]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[14]">GTX0:DRP30[14]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.TXUSRCLK" title="~GTX0:INV.TXUSRCLK">~GTX0:INV.TXUSRCLK</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP30" title="GTX0:DRP30[15]">GTX0:DRP30[15]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.TXUSRCLK2" title="~GTX0:INV.TXUSRCLK2">~GTX0:INV.TXUSRCLK2</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[0]">GTX0:DRP31[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[0]">GTX0:PCOMMA_10B_VALUE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[1]">GTX0:DRP31[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[1]">GTX0:PCOMMA_10B_VALUE[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[2]">GTX0:DRP31[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[2]">GTX0:PCOMMA_10B_VALUE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[3]">GTX0:DRP31[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[3]">GTX0:PCOMMA_10B_VALUE[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[4]">GTX0:DRP31[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[4]">GTX0:PCOMMA_10B_VALUE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[5]">GTX0:DRP31[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[5]">GTX0:PCOMMA_10B_VALUE[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[6]">GTX0:DRP31[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[6]">GTX0:PCOMMA_10B_VALUE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[7]">GTX0:DRP31[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[7]">GTX0:PCOMMA_10B_VALUE[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[8]">GTX0:DRP31[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[8]">GTX0:PCOMMA_10B_VALUE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[9]">GTX0:DRP31[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE" title="GTX0:PCOMMA_10B_VALUE[9]">GTX0:PCOMMA_10B_VALUE[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[10]">GTX0:DRP31[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PCOMMA_DETECT" title="GTX0:PCOMMA_DETECT">GTX0:PCOMMA_DETECT</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[11]">GTX0:DRP31[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_BUFFER_USE" title="GTX0:TX_BUFFER_USE">GTX0:TX_BUFFER_USE</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[12]">GTX0:DRP31[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DATA_WIDTH" title="GTX0:TX_DATA_WIDTH[0]">GTX0:TX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[13]">GTX0:DRP31[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DATA_WIDTH" title="GTX0:TX_DATA_WIDTH[1]">GTX0:TX_DATA_WIDTH[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[14]">GTX0:DRP31[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DATA_WIDTH" title="GTX0:TX_DATA_WIDTH[2]">GTX0:TX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP31" title="GTX0:DRP31[15]">GTX0:DRP31[15]</a><br><a href="#bits-xc6v-GTX-GTX0:GEN_TXUSRCLK" title="GTX0:GEN_TXUSRCLK">GTX0:GEN_TXUSRCLK</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[0]">GTX0:DRP32[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[0]">GTX0:PMA_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[1]">GTX0:DRP32[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[1]">GTX0:PMA_CFG[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[2]">GTX0:DRP32[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[2]">GTX0:PMA_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[3]">GTX0:DRP32[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[3]">GTX0:PMA_CFG[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[4]">GTX0:DRP32[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[4]">GTX0:PMA_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[5]">GTX0:DRP32[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[5]">GTX0:PMA_CFG[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[6]">GTX0:DRP32[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[6]">GTX0:PMA_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[7]">GTX0:DRP32[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[7]">GTX0:PMA_CFG[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[8]">GTX0:DRP32[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[8]">GTX0:PMA_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[9]">GTX0:DRP32[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[9]">GTX0:PMA_CFG[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[10]">GTX0:DRP32[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[10]">GTX0:PMA_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[11]">GTX0:DRP32[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[11]">GTX0:PMA_CFG[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[12]">GTX0:DRP32[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[12]">GTX0:PMA_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[13]">GTX0:DRP32[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[13]">GTX0:PMA_CFG[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[14]">GTX0:DRP32[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[14]">GTX0:PMA_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP32" title="GTX0:DRP32[15]">GTX0:DRP32[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[15]">GTX0:PMA_CFG[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[0]">GTX0:DRP33[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[16]">GTX0:PMA_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[1]">GTX0:DRP33[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[17]">GTX0:PMA_CFG[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[2]">GTX0:DRP33[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[18]">GTX0:PMA_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[3]">GTX0:DRP33[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[19]">GTX0:PMA_CFG[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[4]">GTX0:DRP33[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[20]">GTX0:PMA_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[5]">GTX0:DRP33[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[21]">GTX0:PMA_CFG[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[6]">GTX0:DRP33[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[22]">GTX0:PMA_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[7]">GTX0:DRP33[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[23]">GTX0:PMA_CFG[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[8]">GTX0:DRP33[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[24]">GTX0:PMA_CFG[24]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[9]">GTX0:DRP33[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[25]">GTX0:PMA_CFG[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[10]">GTX0:DRP33[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[26]">GTX0:PMA_CFG[26]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[11]">GTX0:DRP33[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[27]">GTX0:PMA_CFG[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[12]">GTX0:DRP33[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[28]">GTX0:PMA_CFG[28]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[13]">GTX0:DRP33[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[29]">GTX0:PMA_CFG[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[14]">GTX0:DRP33[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[30]">GTX0:PMA_CFG[30]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP33" title="GTX0:DRP33[15]">GTX0:DRP33[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[31]">GTX0:PMA_CFG[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[0]">GTX0:DRP34[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[32]">GTX0:PMA_CFG[32]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[1]">GTX0:DRP34[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[33]">GTX0:PMA_CFG[33]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[2]">GTX0:DRP34[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[34]">GTX0:PMA_CFG[34]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[3]">GTX0:DRP34[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[35]">GTX0:PMA_CFG[35]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[4]">GTX0:DRP34[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[36]">GTX0:PMA_CFG[36]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[5]">GTX0:DRP34[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[37]">GTX0:PMA_CFG[37]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[6]">GTX0:DRP34[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[38]">GTX0:PMA_CFG[38]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[7]">GTX0:DRP34[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[39]">GTX0:PMA_CFG[39]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[8]">GTX0:DRP34[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[40]">GTX0:PMA_CFG[40]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[9]">GTX0:DRP34[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[41]">GTX0:PMA_CFG[41]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[10]">GTX0:DRP34[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[42]">GTX0:PMA_CFG[42]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[11]">GTX0:DRP34[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[43]">GTX0:PMA_CFG[43]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[12]">GTX0:DRP34[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[44]">GTX0:PMA_CFG[44]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[13]">GTX0:DRP34[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[45]">GTX0:PMA_CFG[45]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[14]">GTX0:DRP34[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[46]">GTX0:PMA_CFG[46]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP34" title="GTX0:DRP34[15]">GTX0:DRP34[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[47]">GTX0:PMA_CFG[47]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[0]">GTX0:DRP35[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[48]">GTX0:PMA_CFG[48]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[1]">GTX0:DRP35[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[49]">GTX0:PMA_CFG[49]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[2]">GTX0:DRP35[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[50]">GTX0:PMA_CFG[50]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[3]">GTX0:DRP35[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[51]">GTX0:PMA_CFG[51]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[4]">GTX0:DRP35[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[52]">GTX0:PMA_CFG[52]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[5]">GTX0:DRP35[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[53]">GTX0:PMA_CFG[53]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[6]">GTX0:DRP35[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[54]">GTX0:PMA_CFG[54]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[7]">GTX0:DRP35[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[55]">GTX0:PMA_CFG[55]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[8]">GTX0:DRP35[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[56]">GTX0:PMA_CFG[56]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[9]">GTX0:DRP35[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[57]">GTX0:PMA_CFG[57]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[10]">GTX0:DRP35[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[58]">GTX0:PMA_CFG[58]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[11]">GTX0:DRP35[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[59]">GTX0:PMA_CFG[59]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[12]">GTX0:DRP35[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[60]">GTX0:PMA_CFG[60]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[13]">GTX0:DRP35[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[61]">GTX0:PMA_CFG[61]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[14]">GTX0:DRP35[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[62]">GTX0:PMA_CFG[62]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP35" title="GTX0:DRP35[15]">GTX0:DRP35[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[63]">GTX0:PMA_CFG[63]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[0]">GTX0:DRP36[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[16]">GTX0:PMA_TX_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[1]">GTX0:DRP36[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[17]">GTX0:PMA_TX_CFG[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[2]">GTX0:DRP36[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[18]">GTX0:PMA_TX_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[3]">GTX0:DRP36[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[19]">GTX0:PMA_TX_CFG[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[4]">GTX0:DRP36[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[64]">GTX0:PMA_CFG[64]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[5]">GTX0:DRP36[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[65]">GTX0:PMA_CFG[65]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[6]">GTX0:DRP36[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[66]">GTX0:PMA_CFG[66]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[7]">GTX0:DRP36[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[67]">GTX0:PMA_CFG[67]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[8]">GTX0:DRP36[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[68]">GTX0:PMA_CFG[68]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[9]">GTX0:DRP36[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[69]">GTX0:PMA_CFG[69]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[10]">GTX0:DRP36[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[70]">GTX0:PMA_CFG[70]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[11]">GTX0:DRP36[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[71]">GTX0:PMA_CFG[71]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[12]">GTX0:DRP36[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[72]">GTX0:PMA_CFG[72]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[13]">GTX0:DRP36[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[73]">GTX0:PMA_CFG[73]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[14]">GTX0:DRP36[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[74]">GTX0:PMA_CFG[74]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP36" title="GTX0:DRP36[15]">GTX0:DRP36[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_CFG" title="GTX0:PMA_CFG[75]">GTX0:PMA_CFG[75]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[0]">GTX0:DRP37[0]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[0]">GTX0:PMA_TX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[1]">GTX0:DRP37[1]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[1]">GTX0:PMA_TX_CFG[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[2]">GTX0:DRP37[2]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[2]">GTX0:PMA_TX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[3]">GTX0:DRP37[3]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[3]">GTX0:PMA_TX_CFG[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[4]">GTX0:DRP37[4]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[4]">GTX0:PMA_TX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[5]">GTX0:DRP37[5]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[5]">GTX0:PMA_TX_CFG[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[6]">GTX0:DRP37[6]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[6]">GTX0:PMA_TX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[7]">GTX0:DRP37[7]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[7]">GTX0:PMA_TX_CFG[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[8]">GTX0:DRP37[8]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[8]">GTX0:PMA_TX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[9]">GTX0:DRP37[9]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[9]">GTX0:PMA_TX_CFG[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[10]">GTX0:DRP37[10]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[10]">GTX0:PMA_TX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[11]">GTX0:DRP37[11]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[11]">GTX0:PMA_TX_CFG[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[12]">GTX0:DRP37[12]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[12]">GTX0:PMA_TX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[13]">GTX0:DRP37[13]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[13]">GTX0:PMA_TX_CFG[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[14]">GTX0:DRP37[14]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[14]">GTX0:PMA_TX_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP37" title="GTX0:DRP37[15]">GTX0:DRP37[15]</a><br><a href="#bits-xc6v-GTX-GTX0:PMA_TX_CFG" title="GTX0:PMA_TX_CFG[15]">GTX0:PMA_TX_CFG[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 7</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[0]">GTX0:DRP38[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_0" title="GTX0:TX_MARGIN_LOW_0[0]">GTX0:TX_MARGIN_LOW_0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[1]">GTX0:DRP38[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_0" title="GTX0:TX_MARGIN_LOW_0[1]">GTX0:TX_MARGIN_LOW_0[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[2]">GTX0:DRP38[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_0" title="GTX0:TX_MARGIN_LOW_0[2]">GTX0:TX_MARGIN_LOW_0[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[3]">GTX0:DRP38[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_0" title="GTX0:TX_MARGIN_LOW_0[3]">GTX0:TX_MARGIN_LOW_0[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[4]">GTX0:DRP38[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_0" title="GTX0:TX_MARGIN_LOW_0[4]">GTX0:TX_MARGIN_LOW_0[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[5]">GTX0:DRP38[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_0" title="GTX0:TX_MARGIN_LOW_0[5]">GTX0:TX_MARGIN_LOW_0[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[6]">GTX0:DRP38[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_0" title="GTX0:TX_MARGIN_LOW_0[6]">GTX0:TX_MARGIN_LOW_0[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[7]">GTX0:DRP38[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_0" title="GTX0:TX_MARGIN_FULL_0[0]">GTX0:TX_MARGIN_FULL_0[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[8]">GTX0:DRP38[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_0" title="GTX0:TX_MARGIN_FULL_0[1]">GTX0:TX_MARGIN_FULL_0[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[9]">GTX0:DRP38[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_0" title="GTX0:TX_MARGIN_FULL_0[2]">GTX0:TX_MARGIN_FULL_0[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[10]">GTX0:DRP38[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_0" title="GTX0:TX_MARGIN_FULL_0[3]">GTX0:TX_MARGIN_FULL_0[3]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[11]">GTX0:DRP38[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_0" title="GTX0:TX_MARGIN_FULL_0[4]">GTX0:TX_MARGIN_FULL_0[4]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[12]">GTX0:DRP38[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_0" title="GTX0:TX_MARGIN_FULL_0[5]">GTX0:TX_MARGIN_FULL_0[5]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[13]">GTX0:DRP38[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_0" title="GTX0:TX_MARGIN_FULL_0[6]">GTX0:TX_MARGIN_FULL_0[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[14]">GTX0:DRP38[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLKPCS_SEL" title="GTX0:TXOUTCLKPCS_SEL">GTX0:TXOUTCLKPCS_SEL</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP38" title="GTX0:DRP38[15]">GTX0:DRP38[15]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.DCLK" title="~GTX0:INV.DCLK">~GTX0:INV.DCLK</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[0]">GTX0:DRP39[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_1" title="GTX0:TX_MARGIN_LOW_1[0]">GTX0:TX_MARGIN_LOW_1[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[1]">GTX0:DRP39[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_1" title="GTX0:TX_MARGIN_LOW_1[1]">GTX0:TX_MARGIN_LOW_1[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[2]">GTX0:DRP39[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_1" title="GTX0:TX_MARGIN_LOW_1[2]">GTX0:TX_MARGIN_LOW_1[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[3]">GTX0:DRP39[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_1" title="GTX0:TX_MARGIN_LOW_1[3]">GTX0:TX_MARGIN_LOW_1[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[4]">GTX0:DRP39[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_1" title="GTX0:TX_MARGIN_LOW_1[4]">GTX0:TX_MARGIN_LOW_1[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[5]">GTX0:DRP39[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_1" title="GTX0:TX_MARGIN_LOW_1[5]">GTX0:TX_MARGIN_LOW_1[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[6]">GTX0:DRP39[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_1" title="GTX0:TX_MARGIN_LOW_1[6]">GTX0:TX_MARGIN_LOW_1[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[7]">GTX0:DRP39[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_1" title="GTX0:TX_MARGIN_FULL_1[0]">GTX0:TX_MARGIN_FULL_1[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[8]">GTX0:DRP39[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_1" title="GTX0:TX_MARGIN_FULL_1[1]">GTX0:TX_MARGIN_FULL_1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[9]">GTX0:DRP39[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_1" title="GTX0:TX_MARGIN_FULL_1[2]">GTX0:TX_MARGIN_FULL_1[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[10]">GTX0:DRP39[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_1" title="GTX0:TX_MARGIN_FULL_1[3]">GTX0:TX_MARGIN_FULL_1[3]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[11]">GTX0:DRP39[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_1" title="GTX0:TX_MARGIN_FULL_1[4]">GTX0:TX_MARGIN_FULL_1[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[12]">GTX0:DRP39[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_1" title="GTX0:TX_MARGIN_FULL_1[5]">GTX0:TX_MARGIN_FULL_1[5]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[13]">GTX0:DRP39[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_1" title="GTX0:TX_MARGIN_FULL_1[6]">GTX0:TX_MARGIN_FULL_1[6]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[14]">GTX0:DRP39[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_TDCC_CFG" title="GTX0:TX_TDCC_CFG[0]">GTX0:TX_TDCC_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP39" title="GTX0:DRP39[15]">GTX0:DRP39[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_TDCC_CFG" title="GTX0:TX_TDCC_CFG[1]">GTX0:TX_TDCC_CFG[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[0]">GTX0:DRP3A[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_2" title="GTX0:TX_MARGIN_LOW_2[0]">GTX0:TX_MARGIN_LOW_2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[1]">GTX0:DRP3A[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_2" title="GTX0:TX_MARGIN_LOW_2[1]">GTX0:TX_MARGIN_LOW_2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[2]">GTX0:DRP3A[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_2" title="GTX0:TX_MARGIN_LOW_2[2]">GTX0:TX_MARGIN_LOW_2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[3]">GTX0:DRP3A[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_2" title="GTX0:TX_MARGIN_LOW_2[3]">GTX0:TX_MARGIN_LOW_2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[4]">GTX0:DRP3A[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_2" title="GTX0:TX_MARGIN_LOW_2[4]">GTX0:TX_MARGIN_LOW_2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[5]">GTX0:DRP3A[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_2" title="GTX0:TX_MARGIN_LOW_2[5]">GTX0:TX_MARGIN_LOW_2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[6]">GTX0:DRP3A[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_2" title="GTX0:TX_MARGIN_LOW_2[6]">GTX0:TX_MARGIN_LOW_2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[7]">GTX0:DRP3A[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_2" title="GTX0:TX_MARGIN_FULL_2[0]">GTX0:TX_MARGIN_FULL_2[0]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[8]">GTX0:DRP3A[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_2" title="GTX0:TX_MARGIN_FULL_2[1]">GTX0:TX_MARGIN_FULL_2[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[9]">GTX0:DRP3A[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_2" title="GTX0:TX_MARGIN_FULL_2[2]">GTX0:TX_MARGIN_FULL_2[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[10]">GTX0:DRP3A[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_2" title="GTX0:TX_MARGIN_FULL_2[3]">GTX0:TX_MARGIN_FULL_2[3]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[11]">GTX0:DRP3A[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_2" title="GTX0:TX_MARGIN_FULL_2[4]">GTX0:TX_MARGIN_FULL_2[4]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[12]">GTX0:DRP3A[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_2" title="GTX0:TX_MARGIN_FULL_2[5]">GTX0:TX_MARGIN_FULL_2[5]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[13]">GTX0:DRP3A[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_2" title="GTX0:TX_MARGIN_FULL_2[6]">GTX0:TX_MARGIN_FULL_2[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[14]">GTX0:DRP3A[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TXDRIVE_LOOPBACK_HIZ" title="~GTX0:TXDRIVE_LOOPBACK_HIZ">~GTX0:TXDRIVE_LOOPBACK_HIZ</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3A" title="GTX0:DRP3A[15]">GTX0:DRP3A[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TXDRIVE_LOOPBACK_PD" title="~GTX0:TXDRIVE_LOOPBACK_PD">~GTX0:TXDRIVE_LOOPBACK_PD</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[0]">GTX0:DRP3B[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_3" title="GTX0:TX_MARGIN_LOW_3[0]">GTX0:TX_MARGIN_LOW_3[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[1]">GTX0:DRP3B[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_3" title="GTX0:TX_MARGIN_LOW_3[1]">GTX0:TX_MARGIN_LOW_3[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[2]">GTX0:DRP3B[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_3" title="GTX0:TX_MARGIN_LOW_3[2]">GTX0:TX_MARGIN_LOW_3[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[3]">GTX0:DRP3B[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_3" title="GTX0:TX_MARGIN_LOW_3[3]">GTX0:TX_MARGIN_LOW_3[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[4]">GTX0:DRP3B[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_3" title="GTX0:TX_MARGIN_LOW_3[4]">GTX0:TX_MARGIN_LOW_3[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[5]">GTX0:DRP3B[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_3" title="GTX0:TX_MARGIN_LOW_3[5]">GTX0:TX_MARGIN_LOW_3[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[6]">GTX0:DRP3B[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_3" title="GTX0:TX_MARGIN_LOW_3[6]">GTX0:TX_MARGIN_LOW_3[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[7]">GTX0:DRP3B[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_3" title="GTX0:TX_MARGIN_FULL_3[0]">GTX0:TX_MARGIN_FULL_3[0]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[8]">GTX0:DRP3B[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_3" title="GTX0:TX_MARGIN_FULL_3[1]">GTX0:TX_MARGIN_FULL_3[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[9]">GTX0:DRP3B[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_3" title="GTX0:TX_MARGIN_FULL_3[2]">GTX0:TX_MARGIN_FULL_3[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[10]">GTX0:DRP3B[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_3" title="GTX0:TX_MARGIN_FULL_3[3]">GTX0:TX_MARGIN_FULL_3[3]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[11]">GTX0:DRP3B[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_3" title="GTX0:TX_MARGIN_FULL_3[4]">GTX0:TX_MARGIN_FULL_3[4]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[12]">GTX0:DRP3B[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_3" title="GTX0:TX_MARGIN_FULL_3[5]">GTX0:TX_MARGIN_FULL_3[5]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[13]">GTX0:DRP3B[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_3" title="GTX0:TX_MARGIN_FULL_3[6]">GTX0:TX_MARGIN_FULL_3[6]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXSWING" title="GTX0:A_TXSWING">GTX0:A_TXSWING</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[14]">GTX0:DRP3B[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXDEEMPH" title="GTX0:A_TXDEEMPH">GTX0:A_TXDEEMPH</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3B" title="GTX0:DRP3B[15]">GTX0:DRP3B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[0]">GTX0:DRP3C[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_4" title="GTX0:TX_MARGIN_LOW_4[0]">GTX0:TX_MARGIN_LOW_4[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[1]">GTX0:DRP3C[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_4" title="GTX0:TX_MARGIN_LOW_4[1]">GTX0:TX_MARGIN_LOW_4[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[2]">GTX0:DRP3C[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_4" title="GTX0:TX_MARGIN_LOW_4[2]">GTX0:TX_MARGIN_LOW_4[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[3]">GTX0:DRP3C[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_4" title="GTX0:TX_MARGIN_LOW_4[3]">GTX0:TX_MARGIN_LOW_4[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[4]">GTX0:DRP3C[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_4" title="GTX0:TX_MARGIN_LOW_4[4]">GTX0:TX_MARGIN_LOW_4[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[5]">GTX0:DRP3C[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_4" title="GTX0:TX_MARGIN_LOW_4[5]">GTX0:TX_MARGIN_LOW_4[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[6]">GTX0:DRP3C[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_4" title="GTX0:TX_MARGIN_LOW_4[6]">GTX0:TX_MARGIN_LOW_4[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[7]">GTX0:DRP3C[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_4" title="GTX0:TX_MARGIN_FULL_4[0]">GTX0:TX_MARGIN_FULL_4[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[8]">GTX0:DRP3C[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_4" title="GTX0:TX_MARGIN_FULL_4[1]">GTX0:TX_MARGIN_FULL_4[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[9]">GTX0:DRP3C[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_4" title="GTX0:TX_MARGIN_FULL_4[2]">GTX0:TX_MARGIN_FULL_4[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[10]">GTX0:DRP3C[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_4" title="GTX0:TX_MARGIN_FULL_4[3]">GTX0:TX_MARGIN_FULL_4[3]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[11]">GTX0:DRP3C[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_4" title="GTX0:TX_MARGIN_FULL_4[4]">GTX0:TX_MARGIN_FULL_4[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[12]">GTX0:DRP3C[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_4" title="GTX0:TX_MARGIN_FULL_4[5]">GTX0:TX_MARGIN_FULL_4[5]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[13]">GTX0:DRP3C[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_4" title="GTX0:TX_MARGIN_FULL_4[6]">GTX0:TX_MARGIN_FULL_4[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[14]">GTX0:DRP3C[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TXDRIVE_DRP_EN" title="GTX0:TXDRIVE_DRP_EN">GTX0:TXDRIVE_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3C" title="GTX0:DRP3C[15]">GTX0:DRP3C[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DRIVE_MODE" title="GTX0:TX_DRIVE_MODE">GTX0:TX_DRIVE_MODE</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXDIFFCTRL" title="GTX0:A_TXDIFFCTRL[0]">GTX0:A_TXDIFFCTRL[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[0]">GTX0:DRP3D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXDIFFCTRL" title="GTX0:A_TXDIFFCTRL[1]">GTX0:A_TXDIFFCTRL[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[1]">GTX0:DRP3D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXDIFFCTRL" title="GTX0:A_TXDIFFCTRL[2]">GTX0:A_TXDIFFCTRL[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[2]">GTX0:DRP3D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXDIFFCTRL" title="GTX0:A_TXDIFFCTRL[3]">GTX0:A_TXDIFFCTRL[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[3]">GTX0:DRP3D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXBUFDIFFCTRL" title="GTX0:A_TXBUFDIFFCTRL[0]">GTX0:A_TXBUFDIFFCTRL[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[4]">GTX0:DRP3D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXBUFDIFFCTRL" title="GTX0:A_TXBUFDIFFCTRL[1]">GTX0:A_TXBUFDIFFCTRL[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[5]">GTX0:DRP3D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXBUFDIFFCTRL" title="GTX0:A_TXBUFDIFFCTRL[2]">GTX0:A_TXBUFDIFFCTRL[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[6]">GTX0:DRP3D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPREEMPHASIS" title="GTX0:A_TXPREEMPHASIS[0]">GTX0:A_TXPREEMPHASIS[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[7]">GTX0:DRP3D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPREEMPHASIS" title="GTX0:A_TXPREEMPHASIS[1]">GTX0:A_TXPREEMPHASIS[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[8]">GTX0:DRP3D[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPREEMPHASIS" title="GTX0:A_TXPREEMPHASIS[2]">GTX0:A_TXPREEMPHASIS[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[9]">GTX0:DRP3D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPREEMPHASIS" title="GTX0:A_TXPREEMPHASIS[3]">GTX0:A_TXPREEMPHASIS[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[10]">GTX0:DRP3D[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPOSTEMPHASIS" title="GTX0:A_TXPOSTEMPHASIS[0]">GTX0:A_TXPOSTEMPHASIS[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[11]">GTX0:DRP3D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPOSTEMPHASIS" title="GTX0:A_TXPOSTEMPHASIS[1]">GTX0:A_TXPOSTEMPHASIS[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[12]">GTX0:DRP3D[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPOSTEMPHASIS" title="GTX0:A_TXPOSTEMPHASIS[2]">GTX0:A_TXPOSTEMPHASIS[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[13]">GTX0:DRP3D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPOSTEMPHASIS" title="GTX0:A_TXPOSTEMPHASIS[3]">GTX0:A_TXPOSTEMPHASIS[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[14]">GTX0:DRP3D[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXPOSTEMPHASIS" title="GTX0:A_TXPOSTEMPHASIS[4]">GTX0:A_TXPOSTEMPHASIS[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3D" title="GTX0:DRP3D[15]">GTX0:DRP3D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[0]">GTX0:DRP3E[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_0" title="GTX0:TX_DEEMPH_0[0]">GTX0:TX_DEEMPH_0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[1]">GTX0:DRP3E[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_0" title="GTX0:TX_DEEMPH_0[1]">GTX0:TX_DEEMPH_0[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[2]">GTX0:DRP3E[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_0" title="GTX0:TX_DEEMPH_0[2]">GTX0:TX_DEEMPH_0[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[3]">GTX0:DRP3E[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_0" title="GTX0:TX_DEEMPH_0[3]">GTX0:TX_DEEMPH_0[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[4]">GTX0:DRP3E[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_0" title="GTX0:TX_DEEMPH_0[4]">GTX0:TX_DEEMPH_0[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[5]">GTX0:DRP3E[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_1" title="GTX0:TX_DEEMPH_1[0]">GTX0:TX_DEEMPH_1[0]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[6]">GTX0:DRP3E[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_1" title="GTX0:TX_DEEMPH_1[1]">GTX0:TX_DEEMPH_1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[7]">GTX0:DRP3E[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_1" title="GTX0:TX_DEEMPH_1[2]">GTX0:TX_DEEMPH_1[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[8]">GTX0:DRP3E[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_1" title="GTX0:TX_DEEMPH_1[3]">GTX0:TX_DEEMPH_1[3]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[9]">GTX0:DRP3E[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DEEMPH_1" title="GTX0:TX_DEEMPH_1[4]">GTX0:TX_DEEMPH_1[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[10]">GTX0:DRP3E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[11]">GTX0:DRP3E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[12]">GTX0:DRP3E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXMARGIN" title="GTX0:A_TXMARGIN[0]">GTX0:A_TXMARGIN[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[13]">GTX0:DRP3E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_TXMARGIN" title="GTX0:A_TXMARGIN[1]">GTX0:A_TXMARGIN[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[14]">GTX0:DRP3E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_TXMARGIN" title="GTX0:A_TXMARGIN[2]">GTX0:A_TXMARGIN[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP3E" title="GTX0:DRP3E[15]">GTX0:DRP3E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[0]">GTX0:DRP3F[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_RATE" title="GTX0:TRANS_TIME_RATE[0]">GTX0:TRANS_TIME_RATE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[1]">GTX0:DRP3F[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_RATE" title="GTX0:TRANS_TIME_RATE[1]">GTX0:TRANS_TIME_RATE[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[2]">GTX0:DRP3F[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_RATE" title="GTX0:TRANS_TIME_RATE[2]">GTX0:TRANS_TIME_RATE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[3]">GTX0:DRP3F[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_RATE" title="GTX0:TRANS_TIME_RATE[3]">GTX0:TRANS_TIME_RATE[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[4]">GTX0:DRP3F[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_RATE" title="GTX0:TRANS_TIME_RATE[4]">GTX0:TRANS_TIME_RATE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[5]">GTX0:DRP3F[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_RATE" title="GTX0:TRANS_TIME_RATE[5]">GTX0:TRANS_TIME_RATE[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[6]">GTX0:DRP3F[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_RATE" title="GTX0:TRANS_TIME_RATE[6]">GTX0:TRANS_TIME_RATE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[7]">GTX0:DRP3F[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TRANS_TIME_RATE" title="GTX0:TRANS_TIME_RATE[7]">GTX0:TRANS_TIME_RATE[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[8]">GTX0:DRP3F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[9]">GTX0:DRP3F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[10]">GTX0:DRP3F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[11]">GTX0:DRP3F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[12]">GTX0:DRP3F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[13]">GTX0:DRP3F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[14]">GTX0:DRP3F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP3F" title="GTX0:DRP3F[15]">GTX0:DRP3F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 8</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[0]">GTX0:A_RXEQMIX[0]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[0]">GTX0:DRP40[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[1]">GTX0:A_RXEQMIX[1]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[1]">GTX0:DRP40[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[2]">GTX0:A_RXEQMIX[2]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[2]">GTX0:DRP40[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[3]">GTX0:A_RXEQMIX[3]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[3]">GTX0:DRP40[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[4]">GTX0:A_RXEQMIX[4]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[4]">GTX0:DRP40[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[5]">GTX0:A_RXEQMIX[5]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[5]">GTX0:DRP40[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[6]">GTX0:A_RXEQMIX[6]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[6]">GTX0:DRP40[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[7]">GTX0:A_RXEQMIX[7]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[7]">GTX0:DRP40[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[8]">GTX0:A_RXEQMIX[8]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[8]">GTX0:DRP40[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:A_RXEQMIX" title="GTX0:A_RXEQMIX[9]">GTX0:A_RXEQMIX[9]</a><br><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[9]">GTX0:DRP40[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[10]">GTX0:DRP40[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[11]">GTX0:DRP40[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[12]">GTX0:DRP40[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[13]">GTX0:DRP40[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[14]">GTX0:DRP40[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP40" title="GTX0:DRP40[15]">GTX0:DRP40[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[0]">GTX0:DRP41[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[16]">GTX0:TST_ATTR[16]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[1]">GTX0:DRP41[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[17]">GTX0:TST_ATTR[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[2]">GTX0:DRP41[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[18]">GTX0:TST_ATTR[18]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[3]">GTX0:DRP41[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[19]">GTX0:TST_ATTR[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[4]">GTX0:DRP41[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[20]">GTX0:TST_ATTR[20]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[5]">GTX0:DRP41[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[21]">GTX0:TST_ATTR[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[6]">GTX0:DRP41[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[22]">GTX0:TST_ATTR[22]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[7]">GTX0:DRP41[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[23]">GTX0:TST_ATTR[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[8]">GTX0:DRP41[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[24]">GTX0:TST_ATTR[24]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[9]">GTX0:DRP41[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[25]">GTX0:TST_ATTR[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[10]">GTX0:DRP41[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[26]">GTX0:TST_ATTR[26]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[11]">GTX0:DRP41[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[27]">GTX0:TST_ATTR[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[12]">GTX0:DRP41[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[28]">GTX0:TST_ATTR[28]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[13]">GTX0:DRP41[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[29]">GTX0:TST_ATTR[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[14]">GTX0:DRP41[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[30]">GTX0:TST_ATTR[30]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP41" title="GTX0:DRP41[15]">GTX0:DRP41[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[31]">GTX0:TST_ATTR[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[0]">GTX0:DRP42[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[0]">GTX0:TST_ATTR[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[1]">GTX0:DRP42[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[1]">GTX0:TST_ATTR[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[2]">GTX0:DRP42[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[2]">GTX0:TST_ATTR[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[3]">GTX0:DRP42[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[3]">GTX0:TST_ATTR[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[4]">GTX0:DRP42[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[4]">GTX0:TST_ATTR[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[5]">GTX0:DRP42[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[5]">GTX0:TST_ATTR[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[6]">GTX0:DRP42[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[6]">GTX0:TST_ATTR[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[7]">GTX0:DRP42[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[7]">GTX0:TST_ATTR[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[8]">GTX0:DRP42[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[8]">GTX0:TST_ATTR[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[9]">GTX0:DRP42[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[9]">GTX0:TST_ATTR[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[10]">GTX0:DRP42[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[10]">GTX0:TST_ATTR[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[11]">GTX0:DRP42[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[11]">GTX0:TST_ATTR[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[12]">GTX0:DRP42[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[12]">GTX0:TST_ATTR[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[13]">GTX0:DRP42[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[13]">GTX0:TST_ATTR[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[14]">GTX0:DRP42[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[14]">GTX0:TST_ATTR[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP42" title="GTX0:DRP42[15]">GTX0:DRP42[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TST_ATTR" title="GTX0:TST_ATTR[15]">GTX0:TST_ATTR[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[0]">GTX0:DRP43[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_CTRL" title="GTX0:TXOUTCLK_CTRL[2]">GTX0:TXOUTCLK_CTRL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[1]">GTX0:DRP43[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_CTRL" title="GTX0:TXOUTCLK_CTRL[1]">GTX0:TXOUTCLK_CTRL[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[2]">GTX0:DRP43[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_CTRL" title="GTX0:TXOUTCLK_CTRL[0]">GTX0:TXOUTCLK_CTRL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[3]">GTX0:DRP43[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_CTRL" title="GTX0:RXRECCLK_CTRL[2]">GTX0:RXRECCLK_CTRL[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[4]">GTX0:DRP43[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_CTRL" title="GTX0:RXRECCLK_CTRL[1]">GTX0:RXRECCLK_CTRL[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[5]">GTX0:DRP43[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_CTRL" title="GTX0:RXRECCLK_CTRL[0]">GTX0:RXRECCLK_CTRL[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[6]">GTX0:DRP43[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[7]">GTX0:DRP43[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[8]">GTX0:DRP43[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[9]">GTX0:DRP43[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[10]">GTX0:DRP43[10]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.TSTCLK0" title="~GTX0:INV.TSTCLK0">~GTX0:INV.TSTCLK0</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[11]">GTX0:DRP43[11]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.TSTCLK1" title="~GTX0:INV.TSTCLK1">~GTX0:INV.TSTCLK1</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[12]">GTX0:DRP43[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[13]">GTX0:DRP43[13]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.SCANCLK" title="~GTX0:INV.SCANCLK">~GTX0:INV.SCANCLK</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[14]">GTX0:DRP43[14]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.GREFCLKTX" title="~GTX0:INV.GREFCLKTX">~GTX0:INV.GREFCLKTX</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP43" title="GTX0:DRP43[15]">GTX0:DRP43[15]</a><br><a href="#bits-xc6v-GTX-GTX0:INV.GREFCLKRX" title="~GTX0:INV.GREFCLKRX">~GTX0:INV.GREFCLKRX</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[0]">GTX0:DRP44[0]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[0]">GTX0:POWER_SAVE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[1]">GTX0:DRP44[1]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[1]">GTX0:POWER_SAVE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[2]">GTX0:DRP44[2]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[2]">GTX0:POWER_SAVE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[3]">GTX0:DRP44[3]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[3]">GTX0:POWER_SAVE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[4]">GTX0:DRP44[4]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[4]">GTX0:POWER_SAVE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[5]">GTX0:DRP44[5]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[5]">GTX0:POWER_SAVE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[6]">GTX0:DRP44[6]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[6]">GTX0:POWER_SAVE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[7]">GTX0:DRP44[7]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[7]">GTX0:POWER_SAVE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[8]">GTX0:DRP44[8]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[8]">GTX0:POWER_SAVE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[9]">GTX0:DRP44[9]</a><br><a href="#bits-xc6v-GTX-GTX0:POWER_SAVE" title="GTX0:POWER_SAVE[9]">GTX0:POWER_SAVE[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[10]">GTX0:DRP44[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[11]">GTX0:DRP44[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[12]">GTX0:DRP44[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[13]">GTX0:DRP44[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[14]">GTX0:DRP44[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP44" title="GTX0:DRP44[15]">GTX0:DRP44[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[0]">GTX0:DRP45[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_BYTECLK_CFG" title="GTX0:TX_BYTECLK_CFG[0]">GTX0:TX_BYTECLK_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[1]">GTX0:DRP45[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_BYTECLK_CFG" title="GTX0:TX_BYTECLK_CFG[1]">GTX0:TX_BYTECLK_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[2]">GTX0:DRP45[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_BYTECLK_CFG" title="GTX0:TX_BYTECLK_CFG[2]">GTX0:TX_BYTECLK_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[3]">GTX0:DRP45[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_BYTECLK_CFG" title="GTX0:TX_BYTECLK_CFG[3]">GTX0:TX_BYTECLK_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[4]">GTX0:DRP45[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_BYTECLK_CFG" title="GTX0:TX_BYTECLK_CFG[4]">GTX0:TX_BYTECLK_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[5]">GTX0:DRP45[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_BYTECLK_CFG" title="GTX0:TX_BYTECLK_CFG[5]">GTX0:TX_BYTECLK_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[6]">GTX0:DRP45[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_USRCLK_CFG" title="GTX0:TX_USRCLK_CFG[0]">GTX0:TX_USRCLK_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[7]">GTX0:DRP45[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_USRCLK_CFG" title="GTX0:TX_USRCLK_CFG[1]">GTX0:TX_USRCLK_CFG[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[8]">GTX0:DRP45[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_USRCLK_CFG" title="GTX0:TX_USRCLK_CFG[2]">GTX0:TX_USRCLK_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[9]">GTX0:DRP45[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_USRCLK_CFG" title="GTX0:TX_USRCLK_CFG[3]">GTX0:TX_USRCLK_CFG[3]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[10]">GTX0:DRP45[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_USRCLK_CFG" title="GTX0:TX_USRCLK_CFG[4]">GTX0:TX_USRCLK_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[11]">GTX0:DRP45[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_USRCLK_CFG" title="GTX0:TX_USRCLK_CFG[5]">GTX0:TX_USRCLK_CFG[5]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[12]">GTX0:DRP45[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[13]">GTX0:DRP45[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[14]">GTX0:DRP45[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP45" title="GTX0:DRP45[15]">GTX0:DRP45[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[0]">GTX0:DRP46[0]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[0]">GTX0:RXRECCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[1]">GTX0:DRP46[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[1]">GTX0:RXRECCLK_DLY[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[2]">GTX0:DRP46[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[2]">GTX0:RXRECCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[3]">GTX0:DRP46[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[3]">GTX0:RXRECCLK_DLY[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[4]">GTX0:DRP46[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[4]">GTX0:RXRECCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[5]">GTX0:DRP46[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[5]">GTX0:RXRECCLK_DLY[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[6]">GTX0:DRP46[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[6]">GTX0:RXRECCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[7]">GTX0:DRP46[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[7]">GTX0:RXRECCLK_DLY[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[8]">GTX0:DRP46[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[8]">GTX0:RXRECCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[9]">GTX0:DRP46[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RXRECCLK_DLY" title="GTX0:RXRECCLK_DLY[9]">GTX0:RXRECCLK_DLY[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[10]">GTX0:DRP46[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[11]">GTX0:DRP46[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[12]">GTX0:DRP46[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[13]">GTX0:DRP46[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[14]">GTX0:DRP46[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP46" title="GTX0:DRP46[15]">GTX0:DRP46[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[0]">GTX0:DRP47[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[0]">GTX0:TXOUTCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[1]">GTX0:DRP47[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[1]">GTX0:TXOUTCLK_DLY[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[2]">GTX0:DRP47[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[2]">GTX0:TXOUTCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[3]">GTX0:DRP47[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[3]">GTX0:TXOUTCLK_DLY[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[4]">GTX0:DRP47[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[4]">GTX0:TXOUTCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[5]">GTX0:DRP47[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[5]">GTX0:TXOUTCLK_DLY[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[6]">GTX0:DRP47[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[6]">GTX0:TXOUTCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[7]">GTX0:DRP47[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[7]">GTX0:TXOUTCLK_DLY[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[8]">GTX0:DRP47[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[8]">GTX0:TXOUTCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[9]">GTX0:DRP47[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TXOUTCLK_DLY" title="GTX0:TXOUTCLK_DLY[9]">GTX0:TXOUTCLK_DLY[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[10]">GTX0:DRP47[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[11]">GTX0:DRP47[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[12]">GTX0:DRP47[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[13]">GTX0:DRP47[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[14]">GTX0:DRP47[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP47" title="GTX0:DRP47[15]">GTX0:DRP47[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 9</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[0]">GTX0:DRP48[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[1]">GTX0:DRP48[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[2]">GTX0:DRP48[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[3]">GTX0:DRP48[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[4]">GTX0:DRP48[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[5]">GTX0:DRP48[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[6]">GTX0:DRP48[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[7]">GTX0:DRP48[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[8]">GTX0:DRP48[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[9]">GTX0:DRP48[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[10]">GTX0:DRP48[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[11]">GTX0:DRP48[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[12]">GTX0:DRP48[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[13]">GTX0:DRP48[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[14]">GTX0:DRP48[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP48" title="GTX0:DRP48[15]">GTX0:DRP48[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[0]">GTX0:DRP49[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[1]">GTX0:DRP49[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[2]">GTX0:DRP49[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[3]">GTX0:DRP49[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[4]">GTX0:DRP49[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[5]">GTX0:DRP49[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[6]">GTX0:DRP49[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[7]">GTX0:DRP49[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[8]">GTX0:DRP49[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[9]">GTX0:DRP49[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[10]">GTX0:DRP49[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[11]">GTX0:DRP49[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[12]">GTX0:DRP49[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[13]">GTX0:DRP49[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[14]">GTX0:DRP49[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP49" title="GTX0:DRP49[15]">GTX0:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[0]">GTX0:DRP4A[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[1]">GTX0:DRP4A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[2]">GTX0:DRP4A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[3]">GTX0:DRP4A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[4]">GTX0:DRP4A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[5]">GTX0:DRP4A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[6]">GTX0:DRP4A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[7]">GTX0:DRP4A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[8]">GTX0:DRP4A[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[9]">GTX0:DRP4A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[10]">GTX0:DRP4A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[11]">GTX0:DRP4A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[12]">GTX0:DRP4A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[13]">GTX0:DRP4A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[14]">GTX0:DRP4A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4A" title="GTX0:DRP4A[15]">GTX0:DRP4A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[0]">GTX0:DRP4B[0]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_MONSEL" title="GTX0:RX_DLYALIGN_MONSEL[0]">GTX0:RX_DLYALIGN_MONSEL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[1]">GTX0:DRP4B[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_MONSEL" title="GTX0:RX_DLYALIGN_MONSEL[1]">GTX0:RX_DLYALIGN_MONSEL[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[2]">GTX0:DRP4B[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_MONSEL" title="GTX0:RX_DLYALIGN_MONSEL[2]">GTX0:RX_DLYALIGN_MONSEL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[3]">GTX0:DRP4B[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_MONSEL" title="GTX0:TX_DLYALIGN_MONSEL[0]">GTX0:TX_DLYALIGN_MONSEL[0]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[4]">GTX0:DRP4B[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_MONSEL" title="GTX0:TX_DLYALIGN_MONSEL[1]">GTX0:TX_DLYALIGN_MONSEL[1]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[5]">GTX0:DRP4B[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_MONSEL" title="GTX0:TX_DLYALIGN_MONSEL[2]">GTX0:TX_DLYALIGN_MONSEL[2]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[6]">GTX0:DRP4B[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_EDGESET" title="GTX0:RX_DLYALIGN_EDGESET[0]">GTX0:RX_DLYALIGN_EDGESET[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[7]">GTX0:DRP4B[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_EDGESET" title="GTX0:RX_DLYALIGN_EDGESET[1]">GTX0:RX_DLYALIGN_EDGESET[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[8]">GTX0:DRP4B[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_EDGESET" title="GTX0:RX_DLYALIGN_EDGESET[2]">GTX0:RX_DLYALIGN_EDGESET[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[9]">GTX0:DRP4B[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_EDGESET" title="GTX0:RX_DLYALIGN_EDGESET[3]">GTX0:RX_DLYALIGN_EDGESET[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[10]">GTX0:DRP4B[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_EDGESET" title="GTX0:RX_DLYALIGN_EDGESET[4]">GTX0:RX_DLYALIGN_EDGESET[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[11]">GTX0:DRP4B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[12]">GTX0:DRP4B[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[13]">GTX0:DRP4B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[14]">GTX0:DRP4B[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_EN_REALIGN_RESET_BUF2" title="GTX0:RX_EN_REALIGN_RESET_BUF2">GTX0:RX_EN_REALIGN_RESET_BUF2</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4B" title="GTX0:DRP4B[15]">GTX0:DRP4B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[0]">GTX0:DRP4C[0]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_CTRINC" title="GTX0:TX_DLYALIGN_CTRINC[0]">GTX0:TX_DLYALIGN_CTRINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[1]">GTX0:DRP4C[1]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_CTRINC" title="GTX0:TX_DLYALIGN_CTRINC[1]">GTX0:TX_DLYALIGN_CTRINC[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[2]">GTX0:DRP4C[2]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_CTRINC" title="GTX0:TX_DLYALIGN_CTRINC[2]">GTX0:TX_DLYALIGN_CTRINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[3]">GTX0:DRP4C[3]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_CTRINC" title="GTX0:TX_DLYALIGN_CTRINC[3]">GTX0:TX_DLYALIGN_CTRINC[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[4]">GTX0:DRP4C[4]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_LPFINC" title="GTX0:TX_DLYALIGN_LPFINC[0]">GTX0:TX_DLYALIGN_LPFINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[5]">GTX0:DRP4C[5]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_LPFINC" title="GTX0:TX_DLYALIGN_LPFINC[1]">GTX0:TX_DLYALIGN_LPFINC[1]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[6]">GTX0:DRP4C[6]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_LPFINC" title="GTX0:TX_DLYALIGN_LPFINC[2]">GTX0:TX_DLYALIGN_LPFINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[7]">GTX0:DRP4C[7]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_LPFINC" title="GTX0:TX_DLYALIGN_LPFINC[3]">GTX0:TX_DLYALIGN_LPFINC[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[8]">GTX0:DRP4C[8]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING" title="GTX0:TX_DLYALIGN_OVRDSETTING[0]">GTX0:TX_DLYALIGN_OVRDSETTING[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[9]">GTX0:DRP4C[9]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING" title="GTX0:TX_DLYALIGN_OVRDSETTING[1]">GTX0:TX_DLYALIGN_OVRDSETTING[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[10]">GTX0:DRP4C[10]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING" title="GTX0:TX_DLYALIGN_OVRDSETTING[2]">GTX0:TX_DLYALIGN_OVRDSETTING[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[11]">GTX0:DRP4C[11]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING" title="GTX0:TX_DLYALIGN_OVRDSETTING[3]">GTX0:TX_DLYALIGN_OVRDSETTING[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[12]">GTX0:DRP4C[12]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING" title="GTX0:TX_DLYALIGN_OVRDSETTING[4]">GTX0:TX_DLYALIGN_OVRDSETTING[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[13]">GTX0:DRP4C[13]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING" title="GTX0:TX_DLYALIGN_OVRDSETTING[5]">GTX0:TX_DLYALIGN_OVRDSETTING[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[14]">GTX0:DRP4C[14]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING" title="GTX0:TX_DLYALIGN_OVRDSETTING[6]">GTX0:TX_DLYALIGN_OVRDSETTING[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4C" title="GTX0:DRP4C[15]">GTX0:DRP4C[15]</a><br><a href="#bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING" title="GTX0:TX_DLYALIGN_OVRDSETTING[7]">GTX0:TX_DLYALIGN_OVRDSETTING[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[0]">GTX0:DRP4D[0]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_CTRINC" title="GTX0:RX_DLYALIGN_CTRINC[0]">GTX0:RX_DLYALIGN_CTRINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[1]">GTX0:DRP4D[1]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_CTRINC" title="GTX0:RX_DLYALIGN_CTRINC[1]">GTX0:RX_DLYALIGN_CTRINC[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[2]">GTX0:DRP4D[2]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_CTRINC" title="GTX0:RX_DLYALIGN_CTRINC[2]">GTX0:RX_DLYALIGN_CTRINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[3]">GTX0:DRP4D[3]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_CTRINC" title="GTX0:RX_DLYALIGN_CTRINC[3]">GTX0:RX_DLYALIGN_CTRINC[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[4]">GTX0:DRP4D[4]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_LPFINC" title="GTX0:RX_DLYALIGN_LPFINC[0]">GTX0:RX_DLYALIGN_LPFINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[5]">GTX0:DRP4D[5]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_LPFINC" title="GTX0:RX_DLYALIGN_LPFINC[1]">GTX0:RX_DLYALIGN_LPFINC[1]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[6]">GTX0:DRP4D[6]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_LPFINC" title="GTX0:RX_DLYALIGN_LPFINC[2]">GTX0:RX_DLYALIGN_LPFINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[7]">GTX0:DRP4D[7]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_LPFINC" title="GTX0:RX_DLYALIGN_LPFINC[3]">GTX0:RX_DLYALIGN_LPFINC[3]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[8]">GTX0:DRP4D[8]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING" title="GTX0:RX_DLYALIGN_OVRDSETTING[0]">GTX0:RX_DLYALIGN_OVRDSETTING[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[9]">GTX0:DRP4D[9]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING" title="GTX0:RX_DLYALIGN_OVRDSETTING[1]">GTX0:RX_DLYALIGN_OVRDSETTING[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[10]">GTX0:DRP4D[10]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING" title="GTX0:RX_DLYALIGN_OVRDSETTING[2]">GTX0:RX_DLYALIGN_OVRDSETTING[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[11]">GTX0:DRP4D[11]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING" title="GTX0:RX_DLYALIGN_OVRDSETTING[3]">GTX0:RX_DLYALIGN_OVRDSETTING[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[12]">GTX0:DRP4D[12]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING" title="GTX0:RX_DLYALIGN_OVRDSETTING[4]">GTX0:RX_DLYALIGN_OVRDSETTING[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[13]">GTX0:DRP4D[13]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING" title="GTX0:RX_DLYALIGN_OVRDSETTING[5]">GTX0:RX_DLYALIGN_OVRDSETTING[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[14]">GTX0:DRP4D[14]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING" title="GTX0:RX_DLYALIGN_OVRDSETTING[6]">GTX0:RX_DLYALIGN_OVRDSETTING[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4D" title="GTX0:DRP4D[15]">GTX0:DRP4D[15]</a><br><a href="#bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING" title="GTX0:RX_DLYALIGN_OVRDSETTING[7]">GTX0:RX_DLYALIGN_OVRDSETTING[7]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[0]">GTX0:DRP4E[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[1]">GTX0:DRP4E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[2]">GTX0:DRP4E[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[3]">GTX0:DRP4E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[4]">GTX0:DRP4E[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[5]">GTX0:DRP4E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[6]">GTX0:DRP4E[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[7]">GTX0:DRP4E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[8]">GTX0:DRP4E[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[9]">GTX0:DRP4E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[10]">GTX0:DRP4E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[11]">GTX0:DRP4E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[12]">GTX0:DRP4E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[13]">GTX0:DRP4E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[14]">GTX0:DRP4E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4E" title="GTX0:DRP4E[15]">GTX0:DRP4E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[0]">GTX0:DRP4F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[1]">GTX0:DRP4F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[2]">GTX0:DRP4F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[3]">GTX0:DRP4F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[4]">GTX0:DRP4F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[5]">GTX0:DRP4F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[6]">GTX0:DRP4F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[7]">GTX0:DRP4F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[8]">GTX0:DRP4F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[9]">GTX0:DRP4F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[10]">GTX0:DRP4F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[11]">GTX0:DRP4F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[12]">GTX0:DRP4F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[13]">GTX0:DRP4F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[14]">GTX0:DRP4F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX0:DRP4F" title="GTX0:DRP4F[15]">GTX0:DRP4F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 10</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[0]">GTX1:DRP00[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[0]">GTX1:PMA_RX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[1]">GTX1:DRP00[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[1]">GTX1:PMA_RX_CFG[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[2]">GTX1:DRP00[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[2]">GTX1:PMA_RX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[3]">GTX1:DRP00[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[3]">GTX1:PMA_RX_CFG[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[4]">GTX1:DRP00[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[4]">GTX1:PMA_RX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[5]">GTX1:DRP00[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[5]">GTX1:PMA_RX_CFG[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[6]">GTX1:DRP00[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[6]">GTX1:PMA_RX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[7]">GTX1:DRP00[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[7]">GTX1:PMA_RX_CFG[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[8]">GTX1:DRP00[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[8]">GTX1:PMA_RX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[9]">GTX1:DRP00[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[9]">GTX1:PMA_RX_CFG[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[10]">GTX1:DRP00[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[10]">GTX1:PMA_RX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[11]">GTX1:DRP00[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[11]">GTX1:PMA_RX_CFG[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[12]">GTX1:DRP00[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[12]">GTX1:PMA_RX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[13]">GTX1:DRP00[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[13]">GTX1:PMA_RX_CFG[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[14]">GTX1:DRP00[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[14]">GTX1:PMA_RX_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP00" title="GTX1:DRP00[15]">GTX1:DRP00[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[15]">GTX1:PMA_RX_CFG[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[0]">GTX1:DRP01[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[16]">GTX1:PMA_RX_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[1]">GTX1:DRP01[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[17]">GTX1:PMA_RX_CFG[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[2]">GTX1:DRP01[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[18]">GTX1:PMA_RX_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[3]">GTX1:DRP01[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[19]">GTX1:PMA_RX_CFG[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[4]">GTX1:DRP01[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[20]">GTX1:PMA_RX_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[5]">GTX1:DRP01[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[21]">GTX1:PMA_RX_CFG[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[6]">GTX1:DRP01[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[22]">GTX1:PMA_RX_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[7]">GTX1:DRP01[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[23]">GTX1:PMA_RX_CFG[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[8]">GTX1:DRP01[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RX_CFG" title="GTX1:PMA_RX_CFG[24]">GTX1:PMA_RX_CFG[24]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[9]">GTX1:DRP01[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RXSYNC_CFG" title="GTX1:PMA_RXSYNC_CFG[0]">GTX1:PMA_RXSYNC_CFG[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[10]">GTX1:DRP01[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RXSYNC_CFG" title="GTX1:PMA_RXSYNC_CFG[1]">GTX1:PMA_RXSYNC_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[11]">GTX1:DRP01[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RXSYNC_CFG" title="GTX1:PMA_RXSYNC_CFG[2]">GTX1:PMA_RXSYNC_CFG[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[12]">GTX1:DRP01[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RXSYNC_CFG" title="GTX1:PMA_RXSYNC_CFG[3]">GTX1:PMA_RXSYNC_CFG[3]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[13]">GTX1:DRP01[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RXSYNC_CFG" title="GTX1:PMA_RXSYNC_CFG[4]">GTX1:PMA_RXSYNC_CFG[4]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[14]">GTX1:DRP01[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RXSYNC_CFG" title="GTX1:PMA_RXSYNC_CFG[5]">GTX1:PMA_RXSYNC_CFG[5]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP01" title="GTX1:DRP01[15]">GTX1:DRP01[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_RXSYNC_CFG" title="GTX1:PMA_RXSYNC_CFG[6]">GTX1:PMA_RXSYNC_CFG[6]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[0]">GTX1:DRP02[0]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[0]">GTX1:RXUSRCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[1]">GTX1:DRP02[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[1]">GTX1:RXUSRCLK_DLY[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[2]">GTX1:DRP02[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[2]">GTX1:RXUSRCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[3]">GTX1:DRP02[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[3]">GTX1:RXUSRCLK_DLY[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[4]">GTX1:DRP02[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[4]">GTX1:RXUSRCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[5]">GTX1:DRP02[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[5]">GTX1:RXUSRCLK_DLY[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[6]">GTX1:DRP02[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[6]">GTX1:RXUSRCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[7]">GTX1:DRP02[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[7]">GTX1:RXUSRCLK_DLY[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[8]">GTX1:DRP02[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[8]">GTX1:RXUSRCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[9]">GTX1:DRP02[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[9]">GTX1:RXUSRCLK_DLY[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[10]">GTX1:DRP02[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[10]">GTX1:RXUSRCLK_DLY[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[11]">GTX1:DRP02[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[11]">GTX1:RXUSRCLK_DLY[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[12]">GTX1:DRP02[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[12]">GTX1:RXUSRCLK_DLY[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[13]">GTX1:DRP02[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[13]">GTX1:RXUSRCLK_DLY[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[14]">GTX1:DRP02[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[14]">GTX1:RXUSRCLK_DLY[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP02" title="GTX1:DRP02[15]">GTX1:DRP02[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RXUSRCLK_DLY" title="GTX1:RXUSRCLK_DLY[15]">GTX1:RXUSRCLK_DLY[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[0]">GTX1:BIAS_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[0]">GTX1:DRP03[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[1]">GTX1:BIAS_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[1]">GTX1:DRP03[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[2]">GTX1:BIAS_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[2]">GTX1:DRP03[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[3]">GTX1:BIAS_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[3]">GTX1:DRP03[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[4]">GTX1:BIAS_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[4]">GTX1:DRP03[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[5]">GTX1:BIAS_CFG[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[5]">GTX1:DRP03[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[6]">GTX1:BIAS_CFG[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[6]">GTX1:DRP03[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[7]">GTX1:BIAS_CFG[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[7]">GTX1:DRP03[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[8]">GTX1:BIAS_CFG[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[8]">GTX1:DRP03[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[9]">GTX1:BIAS_CFG[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[9]">GTX1:DRP03[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[10]">GTX1:BIAS_CFG[10]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[10]">GTX1:DRP03[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[11]">GTX1:BIAS_CFG[11]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[11]">GTX1:DRP03[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[12]">GTX1:BIAS_CFG[12]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[12]">GTX1:DRP03[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[13]">GTX1:BIAS_CFG[13]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[13]">GTX1:DRP03[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[14]">GTX1:BIAS_CFG[14]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[14]">GTX1:DRP03[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[15]">GTX1:BIAS_CFG[15]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP03" title="GTX1:DRP03[15]">GTX1:DRP03[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[0]">GTX1:CHAN_BOND_SEQ_1_1[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[0]">GTX1:DRP04[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[1]">GTX1:CHAN_BOND_SEQ_1_1[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[1]">GTX1:DRP04[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[2]">GTX1:CHAN_BOND_SEQ_1_1[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[2]">GTX1:DRP04[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[3]">GTX1:CHAN_BOND_SEQ_1_1[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[3]">GTX1:DRP04[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[4]">GTX1:CHAN_BOND_SEQ_1_1[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[4]">GTX1:DRP04[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[5]">GTX1:CHAN_BOND_SEQ_1_1[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[5]">GTX1:DRP04[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[6]">GTX1:CHAN_BOND_SEQ_1_1[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[6]">GTX1:DRP04[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[7]">GTX1:CHAN_BOND_SEQ_1_1[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[7]">GTX1:DRP04[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[8]">GTX1:CHAN_BOND_SEQ_1_1[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[8]">GTX1:DRP04[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1" title="GTX1:CHAN_BOND_SEQ_1_1[9]">GTX1:CHAN_BOND_SEQ_1_1[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[9]">GTX1:DRP04[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE" title="GTX1:CHAN_BOND_SEQ_1_ENABLE[0]">GTX1:CHAN_BOND_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[10]">GTX1:DRP04[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE" title="GTX1:CHAN_BOND_SEQ_1_ENABLE[1]">GTX1:CHAN_BOND_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[11]">GTX1:DRP04[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE" title="GTX1:CHAN_BOND_SEQ_1_ENABLE[2]">GTX1:CHAN_BOND_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[12]">GTX1:DRP04[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE" title="GTX1:CHAN_BOND_SEQ_1_ENABLE[3]">GTX1:CHAN_BOND_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[13]">GTX1:DRP04[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[14]">GTX1:DRP04[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_BUFFER_USE" title="GTX1:RX_BUFFER_USE">GTX1:RX_BUFFER_USE</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP04" title="GTX1:DRP04[15]">GTX1:DRP04[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_LOSS_OF_SYNC_FSM" title="GTX1:RX_LOSS_OF_SYNC_FSM">GTX1:RX_LOSS_OF_SYNC_FSM</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[0]">GTX1:CHAN_BOND_SEQ_1_2[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[0]">GTX1:DRP05[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[1]">GTX1:CHAN_BOND_SEQ_1_2[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[1]">GTX1:DRP05[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[2]">GTX1:CHAN_BOND_SEQ_1_2[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[2]">GTX1:DRP05[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[3]">GTX1:CHAN_BOND_SEQ_1_2[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[3]">GTX1:DRP05[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[4]">GTX1:CHAN_BOND_SEQ_1_2[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[4]">GTX1:DRP05[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[5]">GTX1:CHAN_BOND_SEQ_1_2[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[5]">GTX1:DRP05[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[6]">GTX1:CHAN_BOND_SEQ_1_2[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[6]">GTX1:DRP05[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[7]">GTX1:CHAN_BOND_SEQ_1_2[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[7]">GTX1:DRP05[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[8]">GTX1:CHAN_BOND_SEQ_1_2[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[8]">GTX1:DRP05[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2" title="GTX1:CHAN_BOND_SEQ_1_2[9]">GTX1:CHAN_BOND_SEQ_1_2[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[9]">GTX1:DRP05[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_1_MAX_SKEW" title="GTX1:CHAN_BOND_1_MAX_SKEW[0]">GTX1:CHAN_BOND_1_MAX_SKEW[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[10]">GTX1:DRP05[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_1_MAX_SKEW" title="GTX1:CHAN_BOND_1_MAX_SKEW[1]">GTX1:CHAN_BOND_1_MAX_SKEW[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[11]">GTX1:DRP05[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_1_MAX_SKEW" title="GTX1:CHAN_BOND_1_MAX_SKEW[2]">GTX1:CHAN_BOND_1_MAX_SKEW[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[12]">GTX1:DRP05[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_1_MAX_SKEW" title="GTX1:CHAN_BOND_1_MAX_SKEW[3]">GTX1:CHAN_BOND_1_MAX_SKEW[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[13]">GTX1:DRP05[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[14]">GTX1:DRP05[14]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.RXUSRCLK" title="~GTX1:INV.RXUSRCLK">~GTX1:INV.RXUSRCLK</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP05" title="GTX1:DRP05[15]">GTX1:DRP05[15]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.RXUSRCLK2" title="~GTX1:INV.RXUSRCLK2">~GTX1:INV.RXUSRCLK2</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[0]">GTX1:CHAN_BOND_SEQ_1_3[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[0]">GTX1:DRP06[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[1]">GTX1:CHAN_BOND_SEQ_1_3[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[1]">GTX1:DRP06[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[2]">GTX1:CHAN_BOND_SEQ_1_3[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[2]">GTX1:DRP06[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[3]">GTX1:CHAN_BOND_SEQ_1_3[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[3]">GTX1:DRP06[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[4]">GTX1:CHAN_BOND_SEQ_1_3[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[4]">GTX1:DRP06[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[5]">GTX1:CHAN_BOND_SEQ_1_3[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[5]">GTX1:DRP06[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[6]">GTX1:CHAN_BOND_SEQ_1_3[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[6]">GTX1:DRP06[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[7]">GTX1:CHAN_BOND_SEQ_1_3[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[7]">GTX1:DRP06[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[8]">GTX1:CHAN_BOND_SEQ_1_3[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[8]">GTX1:DRP06[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3" title="GTX1:CHAN_BOND_SEQ_1_3[9]">GTX1:CHAN_BOND_SEQ_1_3[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[9]">GTX1:DRP06[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[10]">GTX1:DRP06[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_LOS_THRESHOLD" title="GTX1:RX_LOS_THRESHOLD[0]">GTX1:RX_LOS_THRESHOLD[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[11]">GTX1:DRP06[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_LOS_THRESHOLD" title="GTX1:RX_LOS_THRESHOLD[1]">GTX1:RX_LOS_THRESHOLD[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[12]">GTX1:DRP06[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_LOS_THRESHOLD" title="GTX1:RX_LOS_THRESHOLD[2]">GTX1:RX_LOS_THRESHOLD[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[13]">GTX1:DRP06[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_LOS_INVALID_INCR" title="GTX1:RX_LOS_INVALID_INCR[0]">GTX1:RX_LOS_INVALID_INCR[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[14]">GTX1:DRP06[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_LOS_INVALID_INCR" title="GTX1:RX_LOS_INVALID_INCR[1]">GTX1:RX_LOS_INVALID_INCR[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP06" title="GTX1:DRP06[15]">GTX1:DRP06[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_LOS_INVALID_INCR" title="GTX1:RX_LOS_INVALID_INCR[2]">GTX1:RX_LOS_INVALID_INCR[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[0]">GTX1:CHAN_BOND_SEQ_1_4[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[0]">GTX1:DRP07[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[1]">GTX1:CHAN_BOND_SEQ_1_4[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[1]">GTX1:DRP07[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[2]">GTX1:CHAN_BOND_SEQ_1_4[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[2]">GTX1:DRP07[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[3]">GTX1:CHAN_BOND_SEQ_1_4[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[3]">GTX1:DRP07[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[4]">GTX1:CHAN_BOND_SEQ_1_4[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[4]">GTX1:DRP07[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[5]">GTX1:CHAN_BOND_SEQ_1_4[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[5]">GTX1:DRP07[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[6]">GTX1:CHAN_BOND_SEQ_1_4[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[6]">GTX1:DRP07[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[7]">GTX1:CHAN_BOND_SEQ_1_4[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[7]">GTX1:DRP07[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[8]">GTX1:CHAN_BOND_SEQ_1_4[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[8]">GTX1:DRP07[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4" title="GTX1:CHAN_BOND_SEQ_1_4[9]">GTX1:CHAN_BOND_SEQ_1_4[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[9]">GTX1:DRP07[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_LEN" title="GTX1:CHAN_BOND_SEQ_LEN[0]">GTX1:CHAN_BOND_SEQ_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[10]">GTX1:DRP07[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_LEN" title="GTX1:CHAN_BOND_SEQ_LEN[1]">GTX1:CHAN_BOND_SEQ_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[11]">GTX1:DRP07[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[12]">GTX1:DRP07[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_IDLE_LO_CNT" title="GTX1:RX_IDLE_LO_CNT[0]">GTX1:RX_IDLE_LO_CNT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[13]">GTX1:DRP07[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_IDLE_LO_CNT" title="GTX1:RX_IDLE_LO_CNT[1]">GTX1:RX_IDLE_LO_CNT[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[14]">GTX1:DRP07[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_IDLE_LO_CNT" title="GTX1:RX_IDLE_LO_CNT[2]">GTX1:RX_IDLE_LO_CNT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP07" title="GTX1:DRP07[15]">GTX1:DRP07[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_IDLE_LO_CNT" title="GTX1:RX_IDLE_LO_CNT[3]">GTX1:RX_IDLE_LO_CNT[3]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 11</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[0]">GTX1:CHAN_BOND_SEQ_2_1[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[0]">GTX1:DRP08[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[1]">GTX1:CHAN_BOND_SEQ_2_1[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[1]">GTX1:DRP08[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[2]">GTX1:CHAN_BOND_SEQ_2_1[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[2]">GTX1:DRP08[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[3]">GTX1:CHAN_BOND_SEQ_2_1[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[3]">GTX1:DRP08[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[4]">GTX1:CHAN_BOND_SEQ_2_1[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[4]">GTX1:DRP08[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[5]">GTX1:CHAN_BOND_SEQ_2_1[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[5]">GTX1:DRP08[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[6]">GTX1:CHAN_BOND_SEQ_2_1[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[6]">GTX1:DRP08[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[7]">GTX1:CHAN_BOND_SEQ_2_1[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[7]">GTX1:DRP08[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[8]">GTX1:CHAN_BOND_SEQ_2_1[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[8]">GTX1:DRP08[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1" title="GTX1:CHAN_BOND_SEQ_2_1[9]">GTX1:CHAN_BOND_SEQ_2_1[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[9]">GTX1:DRP08[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE" title="GTX1:CHAN_BOND_SEQ_2_ENABLE[0]">GTX1:CHAN_BOND_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[10]">GTX1:DRP08[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE" title="GTX1:CHAN_BOND_SEQ_2_ENABLE[1]">GTX1:CHAN_BOND_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[11]">GTX1:DRP08[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE" title="GTX1:CHAN_BOND_SEQ_2_ENABLE[2]">GTX1:CHAN_BOND_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[12]">GTX1:DRP08[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE" title="GTX1:CHAN_BOND_SEQ_2_ENABLE[3]">GTX1:CHAN_BOND_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[13]">GTX1:DRP08[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[14]">GTX1:DRP08[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_REALIGN_RESET_BUF" title="GTX1:RX_EN_REALIGN_RESET_BUF">GTX1:RX_EN_REALIGN_RESET_BUF</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP08" title="GTX1:DRP08[15]">GTX1:DRP08[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_RATE_RESET_BUF" title="GTX1:RX_EN_RATE_RESET_BUF">GTX1:RX_EN_RATE_RESET_BUF</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[0]">GTX1:CHAN_BOND_SEQ_2_2[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[0]">GTX1:DRP09[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[1]">GTX1:CHAN_BOND_SEQ_2_2[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[1]">GTX1:DRP09[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[2]">GTX1:CHAN_BOND_SEQ_2_2[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[2]">GTX1:DRP09[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[3]">GTX1:CHAN_BOND_SEQ_2_2[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[3]">GTX1:DRP09[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[4]">GTX1:CHAN_BOND_SEQ_2_2[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[4]">GTX1:DRP09[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[5]">GTX1:CHAN_BOND_SEQ_2_2[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[5]">GTX1:DRP09[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[6]">GTX1:CHAN_BOND_SEQ_2_2[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[6]">GTX1:DRP09[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[7]">GTX1:CHAN_BOND_SEQ_2_2[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[7]">GTX1:DRP09[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[8]">GTX1:CHAN_BOND_SEQ_2_2[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[8]">GTX1:DRP09[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2" title="GTX1:CHAN_BOND_SEQ_2_2[9]">GTX1:CHAN_BOND_SEQ_2_2[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[9]">GTX1:DRP09[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_2_MAX_SKEW" title="GTX1:CHAN_BOND_2_MAX_SKEW[0]">GTX1:CHAN_BOND_2_MAX_SKEW[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[10]">GTX1:DRP09[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_2_MAX_SKEW" title="GTX1:CHAN_BOND_2_MAX_SKEW[1]">GTX1:CHAN_BOND_2_MAX_SKEW[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[11]">GTX1:DRP09[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_2_MAX_SKEW" title="GTX1:CHAN_BOND_2_MAX_SKEW[2]">GTX1:CHAN_BOND_2_MAX_SKEW[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[12]">GTX1:DRP09[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_2_MAX_SKEW" title="GTX1:CHAN_BOND_2_MAX_SKEW[3]">GTX1:CHAN_BOND_2_MAX_SKEW[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[13]">GTX1:DRP09[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_KEEP_ALIGN" title="GTX1:CHAN_BOND_KEEP_ALIGN">GTX1:CHAN_BOND_KEEP_ALIGN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[14]">GTX1:DRP09[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP09" title="GTX1:DRP09[15]">GTX1:DRP09[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_MODE_RESET_BUF" title="GTX1:RX_EN_MODE_RESET_BUF">GTX1:RX_EN_MODE_RESET_BUF</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[0]">GTX1:CHAN_BOND_SEQ_2_3[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[0]">GTX1:DRP0A[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[1]">GTX1:CHAN_BOND_SEQ_2_3[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[1]">GTX1:DRP0A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[2]">GTX1:CHAN_BOND_SEQ_2_3[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[2]">GTX1:DRP0A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[3]">GTX1:CHAN_BOND_SEQ_2_3[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[3]">GTX1:DRP0A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[4]">GTX1:CHAN_BOND_SEQ_2_3[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[4]">GTX1:DRP0A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[5]">GTX1:CHAN_BOND_SEQ_2_3[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[5]">GTX1:DRP0A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[6]">GTX1:CHAN_BOND_SEQ_2_3[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[6]">GTX1:DRP0A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[7]">GTX1:CHAN_BOND_SEQ_2_3[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[7]">GTX1:DRP0A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[8]">GTX1:CHAN_BOND_SEQ_2_3[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[8]">GTX1:DRP0A[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3" title="GTX1:CHAN_BOND_SEQ_2_3[9]">GTX1:CHAN_BOND_SEQ_2_3[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[9]">GTX1:DRP0A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_CFG" title="GTX1:CHAN_BOND_SEQ_2_CFG[0]">GTX1:CHAN_BOND_SEQ_2_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[10]">GTX1:DRP0A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_CFG" title="GTX1:CHAN_BOND_SEQ_2_CFG[1]">GTX1:CHAN_BOND_SEQ_2_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[11]">GTX1:DRP0A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_CFG" title="GTX1:CHAN_BOND_SEQ_2_CFG[2]">GTX1:CHAN_BOND_SEQ_2_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[12]">GTX1:DRP0A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_CFG" title="GTX1:CHAN_BOND_SEQ_2_CFG[3]">GTX1:CHAN_BOND_SEQ_2_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[13]">GTX1:DRP0A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_USE" title="GTX1:CHAN_BOND_SEQ_2_USE">GTX1:CHAN_BOND_SEQ_2_USE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[14]">GTX1:DRP0A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0A" title="GTX1:DRP0A[15]">GTX1:DRP0A[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_IDLE_RESET_PH" title="GTX1:RX_EN_IDLE_RESET_PH">GTX1:RX_EN_IDLE_RESET_PH</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[0]">GTX1:CHAN_BOND_SEQ_2_4[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[0]">GTX1:DRP0B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[1]">GTX1:CHAN_BOND_SEQ_2_4[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[1]">GTX1:DRP0B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[2]">GTX1:CHAN_BOND_SEQ_2_4[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[2]">GTX1:DRP0B[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[3]">GTX1:CHAN_BOND_SEQ_2_4[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[3]">GTX1:DRP0B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[4]">GTX1:CHAN_BOND_SEQ_2_4[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[4]">GTX1:DRP0B[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[5]">GTX1:CHAN_BOND_SEQ_2_4[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[5]">GTX1:DRP0B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[6]">GTX1:CHAN_BOND_SEQ_2_4[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[6]">GTX1:DRP0B[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[7]">GTX1:CHAN_BOND_SEQ_2_4[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[7]">GTX1:DRP0B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[8]">GTX1:CHAN_BOND_SEQ_2_4[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[8]">GTX1:DRP0B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4" title="GTX1:CHAN_BOND_SEQ_2_4[9]">GTX1:CHAN_BOND_SEQ_2_4[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[9]">GTX1:DRP0B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[10]">GTX1:DRP0B[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_IDLE_RESET_BUF" title="GTX1:RX_EN_IDLE_RESET_BUF">GTX1:RX_EN_IDLE_RESET_BUF</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[11]">GTX1:DRP0B[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_XCLK_SEL" title="GTX1:RX_XCLK_SEL">GTX1:RX_XCLK_SEL</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[12]">GTX1:DRP0B[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_IDLE_HI_CNT" title="GTX1:RX_IDLE_HI_CNT[0]">GTX1:RX_IDLE_HI_CNT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[13]">GTX1:DRP0B[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_IDLE_HI_CNT" title="GTX1:RX_IDLE_HI_CNT[1]">GTX1:RX_IDLE_HI_CNT[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[14]">GTX1:DRP0B[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_IDLE_HI_CNT" title="GTX1:RX_IDLE_HI_CNT[2]">GTX1:RX_IDLE_HI_CNT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0B" title="GTX1:DRP0B[15]">GTX1:DRP0B[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_IDLE_HI_CNT" title="GTX1:RX_IDLE_HI_CNT[3]">GTX1:RX_IDLE_HI_CNT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[0]">GTX1:DRP0C[0]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_OVFL_THRESH" title="GTX1:RXBUF_OVFL_THRESH[0]">GTX1:RXBUF_OVFL_THRESH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[1]">GTX1:DRP0C[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_OVFL_THRESH" title="GTX1:RXBUF_OVFL_THRESH[1]">GTX1:RXBUF_OVFL_THRESH[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[2]">GTX1:DRP0C[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_OVFL_THRESH" title="GTX1:RXBUF_OVFL_THRESH[2]">GTX1:RXBUF_OVFL_THRESH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[3]">GTX1:DRP0C[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_OVFL_THRESH" title="GTX1:RXBUF_OVFL_THRESH[3]">GTX1:RXBUF_OVFL_THRESH[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[4]">GTX1:DRP0C[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_OVFL_THRESH" title="GTX1:RXBUF_OVFL_THRESH[4]">GTX1:RXBUF_OVFL_THRESH[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[5]">GTX1:DRP0C[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_OVFL_THRESH" title="GTX1:RXBUF_OVFL_THRESH[5]">GTX1:RXBUF_OVFL_THRESH[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[6]">GTX1:DRP0C[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_UDFL_THRESH" title="GTX1:RXBUF_UDFL_THRESH[0]">GTX1:RXBUF_UDFL_THRESH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[7]">GTX1:DRP0C[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_UDFL_THRESH" title="GTX1:RXBUF_UDFL_THRESH[1]">GTX1:RXBUF_UDFL_THRESH[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[8]">GTX1:DRP0C[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_UDFL_THRESH" title="GTX1:RXBUF_UDFL_THRESH[2]">GTX1:RXBUF_UDFL_THRESH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[9]">GTX1:DRP0C[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_UDFL_THRESH" title="GTX1:RXBUF_UDFL_THRESH[3]">GTX1:RXBUF_UDFL_THRESH[3]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[10]">GTX1:DRP0C[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_UDFL_THRESH" title="GTX1:RXBUF_UDFL_THRESH[4]">GTX1:RXBUF_UDFL_THRESH[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[11]">GTX1:DRP0C[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_UDFL_THRESH" title="GTX1:RXBUF_UDFL_THRESH[5]">GTX1:RXBUF_UDFL_THRESH[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[12]">GTX1:DRP0C[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RXBUF_OVRD_THRESH" title="GTX1:RXBUF_OVRD_THRESH">GTX1:RXBUF_OVRD_THRESH</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[13]">GTX1:DRP0C[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_FIFO_ADDR_MODE" title="GTX1:RX_FIFO_ADDR_MODE">GTX1:RX_FIFO_ADDR_MODE</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[14]">GTX1:DRP0C[14]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:CLKCM_CFG" title="IBUFDS_GTX0:CLKCM_CFG">IBUFDS_GTX0:CLKCM_CFG</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP0C" title="GTX1:DRP0C[15]">GTX1:DRP0C[15]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:CLKCM_CFG" title="IBUFDS_GTX1:CLKCM_CFG">IBUFDS_GTX1:CLKCM_CFG</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[0]">GTX1:CLK_COR_SEQ_1_1[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[0]">GTX1:DRP0D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[1]">GTX1:CLK_COR_SEQ_1_1[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[1]">GTX1:DRP0D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[2]">GTX1:CLK_COR_SEQ_1_1[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[2]">GTX1:DRP0D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[3]">GTX1:CLK_COR_SEQ_1_1[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[3]">GTX1:DRP0D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[4]">GTX1:CLK_COR_SEQ_1_1[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[4]">GTX1:DRP0D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[5]">GTX1:CLK_COR_SEQ_1_1[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[5]">GTX1:DRP0D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[6]">GTX1:CLK_COR_SEQ_1_1[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[6]">GTX1:DRP0D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[7]">GTX1:CLK_COR_SEQ_1_1[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[7]">GTX1:DRP0D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[8]">GTX1:CLK_COR_SEQ_1_1[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[8]">GTX1:DRP0D[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1" title="GTX1:CLK_COR_SEQ_1_1[9]">GTX1:CLK_COR_SEQ_1_1[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[9]">GTX1:DRP0D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_ENABLE" title="GTX1:CLK_COR_SEQ_1_ENABLE[0]">GTX1:CLK_COR_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[10]">GTX1:DRP0D[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_ENABLE" title="GTX1:CLK_COR_SEQ_1_ENABLE[1]">GTX1:CLK_COR_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[11]">GTX1:DRP0D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_ENABLE" title="GTX1:CLK_COR_SEQ_1_ENABLE[2]">GTX1:CLK_COR_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[12]">GTX1:DRP0D[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_ENABLE" title="GTX1:CLK_COR_SEQ_1_ENABLE[3]">GTX1:CLK_COR_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[13]">GTX1:DRP0D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_CORRECT_USE" title="GTX1:CLK_CORRECT_USE">GTX1:CLK_CORRECT_USE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[14]">GTX1:DRP0D[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_PRECEDENCE" title="GTX1:CLK_COR_PRECEDENCE">GTX1:CLK_COR_PRECEDENCE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0D" title="GTX1:DRP0D[15]">GTX1:DRP0D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[0]">GTX1:CLK_COR_SEQ_1_2[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[0]">GTX1:DRP0E[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[1]">GTX1:CLK_COR_SEQ_1_2[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[1]">GTX1:DRP0E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[2]">GTX1:CLK_COR_SEQ_1_2[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[2]">GTX1:DRP0E[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[3]">GTX1:CLK_COR_SEQ_1_2[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[3]">GTX1:DRP0E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[4]">GTX1:CLK_COR_SEQ_1_2[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[4]">GTX1:DRP0E[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[5]">GTX1:CLK_COR_SEQ_1_2[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[5]">GTX1:DRP0E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[6]">GTX1:CLK_COR_SEQ_1_2[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[6]">GTX1:DRP0E[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[7]">GTX1:CLK_COR_SEQ_1_2[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[7]">GTX1:DRP0E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[8]">GTX1:CLK_COR_SEQ_1_2[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[8]">GTX1:DRP0E[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2" title="GTX1:CLK_COR_SEQ_1_2[9]">GTX1:CLK_COR_SEQ_1_2[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[9]">GTX1:DRP0E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_REPEAT_WAIT" title="GTX1:CLK_COR_REPEAT_WAIT[0]">GTX1:CLK_COR_REPEAT_WAIT[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[10]">GTX1:DRP0E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_REPEAT_WAIT" title="GTX1:CLK_COR_REPEAT_WAIT[1]">GTX1:CLK_COR_REPEAT_WAIT[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[11]">GTX1:DRP0E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_REPEAT_WAIT" title="GTX1:CLK_COR_REPEAT_WAIT[2]">GTX1:CLK_COR_REPEAT_WAIT[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[12]">GTX1:DRP0E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_REPEAT_WAIT" title="GTX1:CLK_COR_REPEAT_WAIT[3]">GTX1:CLK_COR_REPEAT_WAIT[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[13]">GTX1:DRP0E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_REPEAT_WAIT" title="GTX1:CLK_COR_REPEAT_WAIT[4]">GTX1:CLK_COR_REPEAT_WAIT[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[14]">GTX1:DRP0E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_KEEP_IDLE" title="GTX1:CLK_COR_KEEP_IDLE">GTX1:CLK_COR_KEEP_IDLE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0E" title="GTX1:DRP0E[15]">GTX1:DRP0E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[0]">GTX1:CLK_COR_SEQ_1_3[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[0]">GTX1:DRP0F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[1]">GTX1:CLK_COR_SEQ_1_3[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[1]">GTX1:DRP0F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[2]">GTX1:CLK_COR_SEQ_1_3[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[2]">GTX1:DRP0F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[3]">GTX1:CLK_COR_SEQ_1_3[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[3]">GTX1:DRP0F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[4]">GTX1:CLK_COR_SEQ_1_3[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[4]">GTX1:DRP0F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[5]">GTX1:CLK_COR_SEQ_1_3[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[5]">GTX1:DRP0F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[6]">GTX1:CLK_COR_SEQ_1_3[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[6]">GTX1:DRP0F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[7]">GTX1:CLK_COR_SEQ_1_3[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[7]">GTX1:DRP0F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[8]">GTX1:CLK_COR_SEQ_1_3[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[8]">GTX1:DRP0F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3" title="GTX1:CLK_COR_SEQ_1_3[9]">GTX1:CLK_COR_SEQ_1_3[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[9]">GTX1:DRP0F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MIN_LAT" title="GTX1:CLK_COR_MIN_LAT[0]">GTX1:CLK_COR_MIN_LAT[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[10]">GTX1:DRP0F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MIN_LAT" title="GTX1:CLK_COR_MIN_LAT[1]">GTX1:CLK_COR_MIN_LAT[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[11]">GTX1:DRP0F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MIN_LAT" title="GTX1:CLK_COR_MIN_LAT[2]">GTX1:CLK_COR_MIN_LAT[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[12]">GTX1:DRP0F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MIN_LAT" title="GTX1:CLK_COR_MIN_LAT[3]">GTX1:CLK_COR_MIN_LAT[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[13]">GTX1:DRP0F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MIN_LAT" title="GTX1:CLK_COR_MIN_LAT[4]">GTX1:CLK_COR_MIN_LAT[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[14]">GTX1:DRP0F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MIN_LAT" title="GTX1:CLK_COR_MIN_LAT[5]">GTX1:CLK_COR_MIN_LAT[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP0F" title="GTX1:DRP0F[15]">GTX1:DRP0F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 12</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[0]">GTX1:CLK_COR_SEQ_1_4[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[0]">GTX1:DRP10[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[1]">GTX1:CLK_COR_SEQ_1_4[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[1]">GTX1:DRP10[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[2]">GTX1:CLK_COR_SEQ_1_4[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[2]">GTX1:DRP10[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[3]">GTX1:CLK_COR_SEQ_1_4[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[3]">GTX1:DRP10[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[4]">GTX1:CLK_COR_SEQ_1_4[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[4]">GTX1:DRP10[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[5]">GTX1:CLK_COR_SEQ_1_4[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[5]">GTX1:DRP10[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[6]">GTX1:CLK_COR_SEQ_1_4[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[6]">GTX1:DRP10[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[7]">GTX1:CLK_COR_SEQ_1_4[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[7]">GTX1:DRP10[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[8]">GTX1:CLK_COR_SEQ_1_4[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[8]">GTX1:DRP10[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4" title="GTX1:CLK_COR_SEQ_1_4[9]">GTX1:CLK_COR_SEQ_1_4[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[9]">GTX1:DRP10[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MAX_LAT" title="GTX1:CLK_COR_MAX_LAT[0]">GTX1:CLK_COR_MAX_LAT[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[10]">GTX1:DRP10[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MAX_LAT" title="GTX1:CLK_COR_MAX_LAT[1]">GTX1:CLK_COR_MAX_LAT[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[11]">GTX1:DRP10[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MAX_LAT" title="GTX1:CLK_COR_MAX_LAT[2]">GTX1:CLK_COR_MAX_LAT[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[12]">GTX1:DRP10[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MAX_LAT" title="GTX1:CLK_COR_MAX_LAT[3]">GTX1:CLK_COR_MAX_LAT[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[13]">GTX1:DRP10[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MAX_LAT" title="GTX1:CLK_COR_MAX_LAT[4]">GTX1:CLK_COR_MAX_LAT[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[14]">GTX1:DRP10[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_MAX_LAT" title="GTX1:CLK_COR_MAX_LAT[5]">GTX1:CLK_COR_MAX_LAT[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP10" title="GTX1:DRP10[15]">GTX1:DRP10[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[0]">GTX1:CLK_COR_SEQ_2_1[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[0]">GTX1:DRP11[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[1]">GTX1:CLK_COR_SEQ_2_1[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[1]">GTX1:DRP11[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[2]">GTX1:CLK_COR_SEQ_2_1[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[2]">GTX1:DRP11[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[3]">GTX1:CLK_COR_SEQ_2_1[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[3]">GTX1:DRP11[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[4]">GTX1:CLK_COR_SEQ_2_1[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[4]">GTX1:DRP11[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[5]">GTX1:CLK_COR_SEQ_2_1[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[5]">GTX1:DRP11[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[6]">GTX1:CLK_COR_SEQ_2_1[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[6]">GTX1:DRP11[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[7]">GTX1:CLK_COR_SEQ_2_1[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[7]">GTX1:DRP11[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[8]">GTX1:CLK_COR_SEQ_2_1[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[8]">GTX1:DRP11[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1" title="GTX1:CLK_COR_SEQ_2_1[9]">GTX1:CLK_COR_SEQ_2_1[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[9]">GTX1:DRP11[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_ENABLE" title="GTX1:CLK_COR_SEQ_2_ENABLE[0]">GTX1:CLK_COR_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[10]">GTX1:DRP11[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_ENABLE" title="GTX1:CLK_COR_SEQ_2_ENABLE[1]">GTX1:CLK_COR_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[11]">GTX1:DRP11[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_ENABLE" title="GTX1:CLK_COR_SEQ_2_ENABLE[2]">GTX1:CLK_COR_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[12]">GTX1:DRP11[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_ENABLE" title="GTX1:CLK_COR_SEQ_2_ENABLE[3]">GTX1:CLK_COR_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[13]">GTX1:DRP11[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_USE" title="GTX1:CLK_COR_SEQ_2_USE">GTX1:CLK_COR_SEQ_2_USE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[14]">GTX1:DRP11[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_INSERT_IDLE_FLAG" title="GTX1:CLK_COR_INSERT_IDLE_FLAG">GTX1:CLK_COR_INSERT_IDLE_FLAG</a><br><a href="#bits-xc6v-GTX-GTX1:DRP11" title="GTX1:DRP11[15]">GTX1:DRP11[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[0]">GTX1:CLK_COR_SEQ_2_2[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[0]">GTX1:DRP12[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[1]">GTX1:CLK_COR_SEQ_2_2[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[1]">GTX1:DRP12[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[2]">GTX1:CLK_COR_SEQ_2_2[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[2]">GTX1:DRP12[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[3]">GTX1:CLK_COR_SEQ_2_2[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[3]">GTX1:DRP12[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[4]">GTX1:CLK_COR_SEQ_2_2[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[4]">GTX1:DRP12[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[5]">GTX1:CLK_COR_SEQ_2_2[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[5]">GTX1:DRP12[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[6]">GTX1:CLK_COR_SEQ_2_2[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[6]">GTX1:DRP12[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[7]">GTX1:CLK_COR_SEQ_2_2[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[7]">GTX1:DRP12[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[8]">GTX1:CLK_COR_SEQ_2_2[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[8]">GTX1:DRP12[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2" title="GTX1:CLK_COR_SEQ_2_2[9]">GTX1:CLK_COR_SEQ_2_2[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[9]">GTX1:DRP12[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_ADJ_LEN" title="GTX1:CLK_COR_ADJ_LEN[0]">GTX1:CLK_COR_ADJ_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[10]">GTX1:DRP12[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_ADJ_LEN" title="GTX1:CLK_COR_ADJ_LEN[1]">GTX1:CLK_COR_ADJ_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[11]">GTX1:DRP12[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[12]">GTX1:DRP12[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_SLIDE_MODE" title="GTX1:RX_SLIDE_MODE[0]">GTX1:RX_SLIDE_MODE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[13]">GTX1:DRP12[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_SLIDE_MODE" title="GTX1:RX_SLIDE_MODE[1]">GTX1:RX_SLIDE_MODE[1]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[14]">GTX1:DRP12[14]</a><br><a href="#bits-xc6v-GTX-GTX1:SHOW_REALIGN_COMMA" title="GTX1:SHOW_REALIGN_COMMA">GTX1:SHOW_REALIGN_COMMA</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP12" title="GTX1:DRP12[15]">GTX1:DRP12[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_CDR_FORCE_ROTATE" title="GTX1:RX_CDR_FORCE_ROTATE">GTX1:RX_CDR_FORCE_ROTATE</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[0]">GTX1:CLK_COR_SEQ_2_3[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[0]">GTX1:DRP13[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[1]">GTX1:CLK_COR_SEQ_2_3[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[1]">GTX1:DRP13[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[2]">GTX1:CLK_COR_SEQ_2_3[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[2]">GTX1:DRP13[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[3]">GTX1:CLK_COR_SEQ_2_3[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[3]">GTX1:DRP13[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[4]">GTX1:CLK_COR_SEQ_2_3[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[4]">GTX1:DRP13[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[5]">GTX1:CLK_COR_SEQ_2_3[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[5]">GTX1:DRP13[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[6]">GTX1:CLK_COR_SEQ_2_3[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[6]">GTX1:DRP13[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[7]">GTX1:CLK_COR_SEQ_2_3[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[7]">GTX1:DRP13[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[8]">GTX1:CLK_COR_SEQ_2_3[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[8]">GTX1:DRP13[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3" title="GTX1:CLK_COR_SEQ_2_3[9]">GTX1:CLK_COR_SEQ_2_3[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[9]">GTX1:DRP13[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_DET_LEN" title="GTX1:CLK_COR_DET_LEN[0]">GTX1:CLK_COR_DET_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[10]">GTX1:DRP13[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_DET_LEN" title="GTX1:CLK_COR_DET_LEN[1]">GTX1:CLK_COR_DET_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[11]">GTX1:DRP13[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[12]">GTX1:DRP13[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_SLIDE_AUTO_WAIT" title="GTX1:RX_SLIDE_AUTO_WAIT[0]">GTX1:RX_SLIDE_AUTO_WAIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[13]">GTX1:DRP13[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_SLIDE_AUTO_WAIT" title="GTX1:RX_SLIDE_AUTO_WAIT[1]">GTX1:RX_SLIDE_AUTO_WAIT[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[14]">GTX1:DRP13[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_SLIDE_AUTO_WAIT" title="GTX1:RX_SLIDE_AUTO_WAIT[2]">GTX1:RX_SLIDE_AUTO_WAIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP13" title="GTX1:DRP13[15]">GTX1:DRP13[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_SLIDE_AUTO_WAIT" title="GTX1:RX_SLIDE_AUTO_WAIT[3]">GTX1:RX_SLIDE_AUTO_WAIT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[0]">GTX1:CLK_COR_SEQ_2_4[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[0]">GTX1:DRP14[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[1]">GTX1:CLK_COR_SEQ_2_4[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[1]">GTX1:DRP14[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[2]">GTX1:CLK_COR_SEQ_2_4[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[2]">GTX1:DRP14[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[3]">GTX1:CLK_COR_SEQ_2_4[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[3]">GTX1:DRP14[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[4]">GTX1:CLK_COR_SEQ_2_4[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[4]">GTX1:DRP14[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[5]">GTX1:CLK_COR_SEQ_2_4[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[5]">GTX1:DRP14[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[6]">GTX1:CLK_COR_SEQ_2_4[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[6]">GTX1:DRP14[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[7]">GTX1:CLK_COR_SEQ_2_4[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[7]">GTX1:DRP14[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[8]">GTX1:CLK_COR_SEQ_2_4[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[8]">GTX1:DRP14[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4" title="GTX1:CLK_COR_SEQ_2_4[9]">GTX1:CLK_COR_SEQ_2_4[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[9]">GTX1:DRP14[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DEC_PCOMMA_DETECT" title="GTX1:DEC_PCOMMA_DETECT">GTX1:DEC_PCOMMA_DETECT</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[10]">GTX1:DRP14[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DEC_MCOMMA_DETECT" title="GTX1:DEC_MCOMMA_DETECT">GTX1:DEC_MCOMMA_DETECT</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[11]">GTX1:DRP14[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[12]">GTX1:DRP14[12]</a><br><a href="#bits-xc6v-GTX-GTX1:USR_CODE_ERR_CLR" title="GTX1:USR_CODE_ERR_CLR">GTX1:USR_CODE_ERR_CLR</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[13]">GTX1:DRP14[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DECODE_SEQ_MATCH" title="GTX1:RX_DECODE_SEQ_MATCH">GTX1:RX_DECODE_SEQ_MATCH</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:ALIGN_COMMA_WORD" title="GTX1:ALIGN_COMMA_WORD">GTX1:ALIGN_COMMA_WORD</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[14]">GTX1:DRP14[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DEC_VALID_COMMA_ONLY" title="GTX1:DEC_VALID_COMMA_ONLY">GTX1:DEC_VALID_COMMA_ONLY</a><br><a href="#bits-xc6v-GTX-GTX1:DRP14" title="GTX1:DRP14[15]">GTX1:DRP14[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[0]">GTX1:DRP15[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[0]">GTX1:PMA_CDR_SCAN[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[1]">GTX1:DRP15[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[1]">GTX1:PMA_CDR_SCAN[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[2]">GTX1:DRP15[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[2]">GTX1:PMA_CDR_SCAN[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[3]">GTX1:DRP15[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[3]">GTX1:PMA_CDR_SCAN[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[4]">GTX1:DRP15[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[4]">GTX1:PMA_CDR_SCAN[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[5]">GTX1:DRP15[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[5]">GTX1:PMA_CDR_SCAN[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[6]">GTX1:DRP15[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[6]">GTX1:PMA_CDR_SCAN[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[7]">GTX1:DRP15[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[7]">GTX1:PMA_CDR_SCAN[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[8]">GTX1:DRP15[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[8]">GTX1:PMA_CDR_SCAN[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[9]">GTX1:DRP15[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[9]">GTX1:PMA_CDR_SCAN[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[10]">GTX1:DRP15[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[10]">GTX1:PMA_CDR_SCAN[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[11]">GTX1:DRP15[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[11]">GTX1:PMA_CDR_SCAN[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[12]">GTX1:DRP15[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[12]">GTX1:PMA_CDR_SCAN[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[13]">GTX1:DRP15[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[13]">GTX1:PMA_CDR_SCAN[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[14]">GTX1:DRP15[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[14]">GTX1:PMA_CDR_SCAN[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP15" title="GTX1:DRP15[15]">GTX1:DRP15[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[15]">GTX1:PMA_CDR_SCAN[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[0]">GTX1:DRP16[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[16]">GTX1:PMA_CDR_SCAN[16]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[1]">GTX1:DRP16[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[17]">GTX1:PMA_CDR_SCAN[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[2]">GTX1:DRP16[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[18]">GTX1:PMA_CDR_SCAN[18]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[3]">GTX1:DRP16[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[19]">GTX1:PMA_CDR_SCAN[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[4]">GTX1:DRP16[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[20]">GTX1:PMA_CDR_SCAN[20]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[5]">GTX1:DRP16[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[21]">GTX1:PMA_CDR_SCAN[21]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[6]">GTX1:DRP16[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[22]">GTX1:PMA_CDR_SCAN[22]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[7]">GTX1:DRP16[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[23]">GTX1:PMA_CDR_SCAN[23]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[8]">GTX1:DRP16[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[24]">GTX1:PMA_CDR_SCAN[24]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[9]">GTX1:DRP16[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[25]">GTX1:PMA_CDR_SCAN[25]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[10]">GTX1:DRP16[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CDR_SCAN" title="GTX1:PMA_CDR_SCAN[26]">GTX1:PMA_CDR_SCAN[26]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CDR_PH_ADJ_TIME" title="GTX1:CDR_PH_ADJ_TIME[0]">GTX1:CDR_PH_ADJ_TIME[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[11]">GTX1:DRP16[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CDR_PH_ADJ_TIME" title="GTX1:CDR_PH_ADJ_TIME[1]">GTX1:CDR_PH_ADJ_TIME[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[12]">GTX1:DRP16[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CDR_PH_ADJ_TIME" title="GTX1:CDR_PH_ADJ_TIME[2]">GTX1:CDR_PH_ADJ_TIME[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[13]">GTX1:DRP16[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CDR_PH_ADJ_TIME" title="GTX1:CDR_PH_ADJ_TIME[3]">GTX1:CDR_PH_ADJ_TIME[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[14]">GTX1:DRP16[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CDR_PH_ADJ_TIME" title="GTX1:CDR_PH_ADJ_TIME[4]">GTX1:CDR_PH_ADJ_TIME[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP16" title="GTX1:DRP16[15]">GTX1:DRP16[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[0]">GTX1:DRP17[0]</a><br><a href="#bits-xc6v-GTX-GTX1:OOBDETECT_THRESHOLD" title="GTX1:OOBDETECT_THRESHOLD[0]">GTX1:OOBDETECT_THRESHOLD[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[1]">GTX1:DRP17[1]</a><br><a href="#bits-xc6v-GTX-GTX1:OOBDETECT_THRESHOLD" title="GTX1:OOBDETECT_THRESHOLD[1]">GTX1:OOBDETECT_THRESHOLD[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[2]">GTX1:DRP17[2]</a><br><a href="#bits-xc6v-GTX-GTX1:OOBDETECT_THRESHOLD" title="GTX1:OOBDETECT_THRESHOLD[2]">GTX1:OOBDETECT_THRESHOLD[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[3]">GTX1:DRP17[3]</a><br><a href="#bits-xc6v-GTX-GTX1:GTX_CFG_PWRUP" title="GTX1:GTX_CFG_PWRUP">GTX1:GTX_CFG_PWRUP</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:AC_CAP_DIS" title="GTX1:AC_CAP_DIS">GTX1:AC_CAP_DIS</a><br><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[4]">GTX1:DRP17[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[5]">GTX1:DRP17[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_CLK25_DIVIDER" title="GTX1:RX_CLK25_DIVIDER[0]">GTX1:RX_CLK25_DIVIDER[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[6]">GTX1:DRP17[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_CLK25_DIVIDER" title="GTX1:RX_CLK25_DIVIDER[1]">GTX1:RX_CLK25_DIVIDER[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[7]">GTX1:DRP17[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_CLK25_DIVIDER" title="GTX1:RX_CLK25_DIVIDER[2]">GTX1:RX_CLK25_DIVIDER[2]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[8]">GTX1:DRP17[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_CLK25_DIVIDER" title="GTX1:RX_CLK25_DIVIDER[3]">GTX1:RX_CLK25_DIVIDER[3]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[9]">GTX1:DRP17[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_CLK25_DIVIDER" title="GTX1:RX_CLK25_DIVIDER[4]">GTX1:RX_CLK25_DIVIDER[4]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BIAS_CFG" title="GTX1:BIAS_CFG[16]">GTX1:BIAS_CFG[16]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[10]">GTX1:DRP17[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_CFG" title="GTX1:CHAN_BOND_SEQ_2_CFG[4]">GTX1:CHAN_BOND_SEQ_2_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[11]">GTX1:DRP17[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[12]">GTX1:DRP17[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DATA_WIDTH" title="GTX1:RX_DATA_WIDTH[0]">GTX1:RX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[13]">GTX1:DRP17[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DATA_WIDTH" title="GTX1:RX_DATA_WIDTH[1]">GTX1:RX_DATA_WIDTH[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[14]">GTX1:DRP17[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DATA_WIDTH" title="GTX1:RX_DATA_WIDTH[2]">GTX1:RX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP17" title="GTX1:DRP17[15]">GTX1:DRP17[15]</a><br><a href="#bits-xc6v-GTX-GTX1:GEN_RXUSRCLK" title="GTX1:GEN_RXUSRCLK">GTX1:GEN_RXUSRCLK</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 13</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[0]">GTX1:DRP18[0]</a><br><a href="#bits-xc6v-GTX-GTX1:GEARBOX_ENDEC" title="GTX1:GEARBOX_ENDEC[0]">GTX1:GEARBOX_ENDEC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[1]">GTX1:DRP18[1]</a><br><a href="#bits-xc6v-GTX-GTX1:GEARBOX_ENDEC" title="GTX1:GEARBOX_ENDEC[1]">GTX1:GEARBOX_ENDEC[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[2]">GTX1:DRP18[2]</a><br><a href="#bits-xc6v-GTX-GTX1:GEARBOX_ENDEC" title="GTX1:GEARBOX_ENDEC[2]">GTX1:GEARBOX_ENDEC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[3]">GTX1:DRP18[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXGEARBOX_USE" title="GTX1:RXGEARBOX_USE">GTX1:RXGEARBOX_USE</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXCDRRESET" title="GTX1:A_RXCDRRESET">GTX1:A_RXCDRRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[4]">GTX1:DRP18[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_GTXTXRESET" title="GTX1:A_GTXTXRESET">GTX1:A_GTXTXRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[5]">GTX1:DRP18[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_GTXRXRESET" title="GTX1:A_GTXRXRESET">GTX1:A_GTXRXRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[6]">GTX1:DRP18[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXBUFRESET" title="GTX1:A_RXBUFRESET">GTX1:A_RXBUFRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[7]">GTX1:DRP18[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXRESET" title="GTX1:A_RXRESET">GTX1:A_RXRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[8]">GTX1:DRP18[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXRESET" title="GTX1:A_TXRESET">GTX1:A_TXRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[9]">GTX1:DRP18[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXCDRHOLD" title="GTX1:A_RXCDRHOLD">GTX1:A_RXCDRHOLD</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[10]">GTX1:DRP18[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXCDRFREQRESET" title="GTX1:A_RXCDRFREQRESET">GTX1:A_RXCDRFREQRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[11]">GTX1:DRP18[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXCDRPHASERESET" title="GTX1:A_RXCDRPHASERESET">GTX1:A_RXCDRPHASERESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[12]">GTX1:DRP18[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXDFERESET" title="GTX1:A_RXDFERESET">GTX1:A_RXDFERESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[13]">GTX1:DRP18[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[14]">GTX1:DRP18[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RESET_DRP_EN" title="GTX1:RESET_DRP_EN">GTX1:RESET_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP18" title="GTX1:DRP18[15]">GTX1:DRP18[15]</a><br><a href="#bits-xc6v-GTX-GTX1:MASTER_DRP_EN" title="GTX1:MASTER_DRP_EN">GTX1:MASTER_DRP_EN</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[0]">GTX1:DRP19[0]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[0]">GTX1:RXPLL_COM_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[1]">GTX1:DRP19[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[1]">GTX1:RXPLL_COM_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[2]">GTX1:DRP19[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[2]">GTX1:RXPLL_COM_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[3]">GTX1:DRP19[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[3]">GTX1:RXPLL_COM_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[4]">GTX1:DRP19[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[4]">GTX1:RXPLL_COM_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[5]">GTX1:DRP19[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[5]">GTX1:RXPLL_COM_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[6]">GTX1:DRP19[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[6]">GTX1:RXPLL_COM_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[7]">GTX1:DRP19[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[7]">GTX1:RXPLL_COM_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[8]">GTX1:DRP19[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[8]">GTX1:RXPLL_COM_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[9]">GTX1:DRP19[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[9]">GTX1:RXPLL_COM_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[10]">GTX1:DRP19[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[10]">GTX1:RXPLL_COM_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[11]">GTX1:DRP19[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[11]">GTX1:RXPLL_COM_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[12]">GTX1:DRP19[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[12]">GTX1:RXPLL_COM_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[13]">GTX1:DRP19[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[13]">GTX1:RXPLL_COM_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[14]">GTX1:DRP19[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[14]">GTX1:RXPLL_COM_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP19" title="GTX1:DRP19[15]">GTX1:DRP19[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[15]">GTX1:RXPLL_COM_CFG[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[0]">GTX1:DRP1A[0]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[16]">GTX1:RXPLL_COM_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[1]">GTX1:DRP1A[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[17]">GTX1:RXPLL_COM_CFG[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[2]">GTX1:DRP1A[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[18]">GTX1:RXPLL_COM_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[3]">GTX1:DRP1A[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[19]">GTX1:RXPLL_COM_CFG[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[4]">GTX1:DRP1A[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[20]">GTX1:RXPLL_COM_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[5]">GTX1:DRP1A[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[21]">GTX1:RXPLL_COM_CFG[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[6]">GTX1:DRP1A[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[22]">GTX1:RXPLL_COM_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[7]">GTX1:DRP1A[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_COM_CFG" title="GTX1:RXPLL_COM_CFG[23]">GTX1:RXPLL_COM_CFG[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[8]">GTX1:DRP1A[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_CP_CFG" title="GTX1:RXPLL_CP_CFG[0]">GTX1:RXPLL_CP_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[9]">GTX1:DRP1A[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_CP_CFG" title="GTX1:RXPLL_CP_CFG[1]">GTX1:RXPLL_CP_CFG[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[10]">GTX1:DRP1A[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_CP_CFG" title="GTX1:RXPLL_CP_CFG[2]">GTX1:RXPLL_CP_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[11]">GTX1:DRP1A[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_CP_CFG" title="GTX1:RXPLL_CP_CFG[3]">GTX1:RXPLL_CP_CFG[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[12]">GTX1:DRP1A[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_CP_CFG" title="GTX1:RXPLL_CP_CFG[4]">GTX1:RXPLL_CP_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[13]">GTX1:DRP1A[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_CP_CFG" title="GTX1:RXPLL_CP_CFG[5]">GTX1:RXPLL_CP_CFG[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[14]">GTX1:DRP1A[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_CP_CFG" title="GTX1:RXPLL_CP_CFG[6]">GTX1:RXPLL_CP_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1A" title="GTX1:DRP1A[15]">GTX1:DRP1A[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_CP_CFG" title="GTX1:RXPLL_CP_CFG[7]">GTX1:RXPLL_CP_CFG[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[0]">GTX1:DRP1B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[1]">GTX1:DRP1B[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_FB" title="GTX1:RXPLL_DIVSEL_FB[1]">GTX1:RXPLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[2]">GTX1:DRP1B[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_FB" title="GTX1:RXPLL_DIVSEL_FB[2]">GTX1:RXPLL_DIVSEL_FB[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[3]">GTX1:DRP1B[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_FB" title="GTX1:RXPLL_DIVSEL_FB[3]">GTX1:RXPLL_DIVSEL_FB[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[4]">GTX1:DRP1B[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_FB" title="GTX1:RXPLL_DIVSEL_FB[4]">GTX1:RXPLL_DIVSEL_FB[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[5]">GTX1:DRP1B[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_FB" title="GTX1:RXPLL_DIVSEL_FB[0]">GTX1:RXPLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[6]">GTX1:DRP1B[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL45_FB" title="GTX1:RXPLL_DIVSEL45_FB">GTX1:RXPLL_DIVSEL45_FB</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[7]">GTX1:DRP1B[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_STARTUP_EN" title="GTX1:RXPLL_STARTUP_EN">GTX1:RXPLL_STARTUP_EN</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[8]">GTX1:DRP1B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXPOWERDOWN" title="GTX1:A_RXPOWERDOWN[0]">GTX1:A_RXPOWERDOWN[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[9]">GTX1:DRP1B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXPOWERDOWN" title="GTX1:A_RXPOWERDOWN[1]">GTX1:A_RXPOWERDOWN[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[10]">GTX1:DRP1B[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[11]">GTX1:DRP1B[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_LKDET_CFG" title="GTX1:RXPLL_LKDET_CFG[0]">GTX1:RXPLL_LKDET_CFG[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[12]">GTX1:DRP1B[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_LKDET_CFG" title="GTX1:RXPLL_LKDET_CFG[1]">GTX1:RXPLL_LKDET_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[13]">GTX1:DRP1B[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_LKDET_CFG" title="GTX1:RXPLL_LKDET_CFG[2]">GTX1:RXPLL_LKDET_CFG[2]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[14]">GTX1:DRP1B[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_OUT" title="GTX1:RXPLL_DIVSEL_OUT[0]">GTX1:RXPLL_DIVSEL_OUT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1B" title="GTX1:DRP1B[15]">GTX1:DRP1B[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_OUT" title="GTX1:RXPLL_DIVSEL_OUT[1]">GTX1:RXPLL_DIVSEL_OUT[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[0]">GTX1:DRP1C[0]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLLREFSEL_TESTCLK" title="GTX1:RXPLLREFSEL_TESTCLK">GTX1:RXPLLREFSEL_TESTCLK</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[1]">GTX1:DRP1C[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_REF" title="GTX1:RXPLL_DIVSEL_REF[1]">GTX1:RXPLL_DIVSEL_REF[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[2]">GTX1:DRP1C[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_REF" title="GTX1:RXPLL_DIVSEL_REF[2]">GTX1:RXPLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[3]">GTX1:DRP1C[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_REF" title="GTX1:RXPLL_DIVSEL_REF[3]">GTX1:RXPLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[4]">GTX1:DRP1C[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_REF" title="GTX1:RXPLL_DIVSEL_REF[4]">GTX1:RXPLL_DIVSEL_REF[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[5]">GTX1:DRP1C[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_REF" title="GTX1:RXPLL_DIVSEL_REF[0]">GTX1:RXPLL_DIVSEL_REF[0]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[6]">GTX1:DRP1C[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLLREFSEL_MODE" title="GTX1:RXPLLREFSEL_MODE">GTX1:RXPLLREFSEL_MODE</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[7]">GTX1:DRP1C[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLLREFSEL_STATIC" title="GTX1:RXPLLREFSEL_STATIC[0]">GTX1:RXPLLREFSEL_STATIC[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[8]">GTX1:DRP1C[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLLREFSEL_STATIC" title="GTX1:RXPLLREFSEL_STATIC[1]">GTX1:RXPLLREFSEL_STATIC[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[9]">GTX1:DRP1C[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPLLREFSEL_STATIC" title="GTX1:RXPLLREFSEL_STATIC[2]">GTX1:RXPLLREFSEL_STATIC[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_PLLRXRESET" title="GTX1:A_PLLRXRESET">GTX1:A_PLLRXRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[10]">GTX1:DRP1C[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXPLLLKDETEN" title="GTX1:A_RXPLLLKDETEN">GTX1:A_RXPLLLKDETEN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[11]">GTX1:DRP1C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_PLLCLKRXRESET" title="GTX1:A_PLLCLKRXRESET">GTX1:A_PLLCLKRXRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[12]">GTX1:DRP1C[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[13]">GTX1:DRP1C[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PLL_DRP_EN" title="GTX1:PLL_DRP_EN">GTX1:PLL_DRP_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXPLLPOWERDOWN" title="GTX1:A_RXPLLPOWERDOWN">GTX1:A_RXPLLPOWERDOWN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[14]">GTX1:DRP1C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1C" title="GTX1:DRP1C[15]">GTX1:DRP1C[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_OVERSAMPLE_MODE" title="GTX1:RX_OVERSAMPLE_MODE">GTX1:RX_OVERSAMPLE_MODE</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[0]">GTX1:DRP1D[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[0]">GTX1:TXPLL_COM_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[1]">GTX1:DRP1D[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[1]">GTX1:TXPLL_COM_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[2]">GTX1:DRP1D[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[2]">GTX1:TXPLL_COM_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[3]">GTX1:DRP1D[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[3]">GTX1:TXPLL_COM_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[4]">GTX1:DRP1D[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[4]">GTX1:TXPLL_COM_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[5]">GTX1:DRP1D[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[5]">GTX1:TXPLL_COM_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[6]">GTX1:DRP1D[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[6]">GTX1:TXPLL_COM_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[7]">GTX1:DRP1D[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[7]">GTX1:TXPLL_COM_CFG[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[8]">GTX1:DRP1D[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[8]">GTX1:TXPLL_COM_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[9]">GTX1:DRP1D[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[9]">GTX1:TXPLL_COM_CFG[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[10]">GTX1:DRP1D[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[10]">GTX1:TXPLL_COM_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[11]">GTX1:DRP1D[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[11]">GTX1:TXPLL_COM_CFG[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[12]">GTX1:DRP1D[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[12]">GTX1:TXPLL_COM_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[13]">GTX1:DRP1D[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[13]">GTX1:TXPLL_COM_CFG[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[14]">GTX1:DRP1D[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[14]">GTX1:TXPLL_COM_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1D" title="GTX1:DRP1D[15]">GTX1:DRP1D[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[15]">GTX1:TXPLL_COM_CFG[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[0]">GTX1:DRP1E[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[16]">GTX1:TXPLL_COM_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[1]">GTX1:DRP1E[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[17]">GTX1:TXPLL_COM_CFG[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[2]">GTX1:DRP1E[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[18]">GTX1:TXPLL_COM_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[3]">GTX1:DRP1E[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[19]">GTX1:TXPLL_COM_CFG[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[4]">GTX1:DRP1E[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[20]">GTX1:TXPLL_COM_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[5]">GTX1:DRP1E[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[21]">GTX1:TXPLL_COM_CFG[21]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[6]">GTX1:DRP1E[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[22]">GTX1:TXPLL_COM_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[7]">GTX1:DRP1E[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_COM_CFG" title="GTX1:TXPLL_COM_CFG[23]">GTX1:TXPLL_COM_CFG[23]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[8]">GTX1:DRP1E[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_CP_CFG" title="GTX1:TXPLL_CP_CFG[0]">GTX1:TXPLL_CP_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[9]">GTX1:DRP1E[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_CP_CFG" title="GTX1:TXPLL_CP_CFG[1]">GTX1:TXPLL_CP_CFG[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[10]">GTX1:DRP1E[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_CP_CFG" title="GTX1:TXPLL_CP_CFG[2]">GTX1:TXPLL_CP_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[11]">GTX1:DRP1E[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_CP_CFG" title="GTX1:TXPLL_CP_CFG[3]">GTX1:TXPLL_CP_CFG[3]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[12]">GTX1:DRP1E[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_CP_CFG" title="GTX1:TXPLL_CP_CFG[4]">GTX1:TXPLL_CP_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[13]">GTX1:DRP1E[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_CP_CFG" title="GTX1:TXPLL_CP_CFG[5]">GTX1:TXPLL_CP_CFG[5]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[14]">GTX1:DRP1E[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_CP_CFG" title="GTX1:TXPLL_CP_CFG[6]">GTX1:TXPLL_CP_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1E" title="GTX1:DRP1E[15]">GTX1:DRP1E[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_CP_CFG" title="GTX1:TXPLL_CP_CFG[7]">GTX1:TXPLL_CP_CFG[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[0]">GTX1:DRP1F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[1]">GTX1:DRP1F[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_FB" title="GTX1:TXPLL_DIVSEL_FB[1]">GTX1:TXPLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[2]">GTX1:DRP1F[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_FB" title="GTX1:TXPLL_DIVSEL_FB[2]">GTX1:TXPLL_DIVSEL_FB[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[3]">GTX1:DRP1F[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_FB" title="GTX1:TXPLL_DIVSEL_FB[3]">GTX1:TXPLL_DIVSEL_FB[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[4]">GTX1:DRP1F[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_FB" title="GTX1:TXPLL_DIVSEL_FB[4]">GTX1:TXPLL_DIVSEL_FB[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[5]">GTX1:DRP1F[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_FB" title="GTX1:TXPLL_DIVSEL_FB[0]">GTX1:TXPLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[6]">GTX1:DRP1F[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL45_FB" title="GTX1:TXPLL_DIVSEL45_FB">GTX1:TXPLL_DIVSEL45_FB</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[7]">GTX1:DRP1F[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_STARTUP_EN" title="GTX1:TXPLL_STARTUP_EN">GTX1:TXPLL_STARTUP_EN</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[8]">GTX1:DRP1F[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_CLK_SOURCE" title="GTX1:TX_CLK_SOURCE">GTX1:TX_CLK_SOURCE</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPOWERDOWN" title="GTX1:A_TXPOWERDOWN[0]">GTX1:A_TXPOWERDOWN[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[9]">GTX1:DRP1F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPOWERDOWN" title="GTX1:A_TXPOWERDOWN[1]">GTX1:A_TXPOWERDOWN[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[10]">GTX1:DRP1F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[11]">GTX1:DRP1F[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_LKDET_CFG" title="GTX1:TXPLL_LKDET_CFG[0]">GTX1:TXPLL_LKDET_CFG[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[12]">GTX1:DRP1F[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_LKDET_CFG" title="GTX1:TXPLL_LKDET_CFG[1]">GTX1:TXPLL_LKDET_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[13]">GTX1:DRP1F[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_LKDET_CFG" title="GTX1:TXPLL_LKDET_CFG[2]">GTX1:TXPLL_LKDET_CFG[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[14]">GTX1:DRP1F[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_OUT" title="GTX1:TXPLL_DIVSEL_OUT[0]">GTX1:TXPLL_DIVSEL_OUT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP1F" title="GTX1:DRP1F[15]">GTX1:DRP1F[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_OUT" title="GTX1:TXPLL_DIVSEL_OUT[1]">GTX1:TXPLL_DIVSEL_OUT[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 14</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[0]">GTX1:DRP20[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLLREFSEL_TESTCLK" title="GTX1:TXPLLREFSEL_TESTCLK">GTX1:TXPLLREFSEL_TESTCLK</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[1]">GTX1:DRP20[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_REF" title="GTX1:TXPLL_DIVSEL_REF[1]">GTX1:TXPLL_DIVSEL_REF[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[2]">GTX1:DRP20[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_REF" title="GTX1:TXPLL_DIVSEL_REF[2]">GTX1:TXPLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[3]">GTX1:DRP20[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_REF" title="GTX1:TXPLL_DIVSEL_REF[3]">GTX1:TXPLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[4]">GTX1:DRP20[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_REF" title="GTX1:TXPLL_DIVSEL_REF[4]">GTX1:TXPLL_DIVSEL_REF[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[5]">GTX1:DRP20[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_REF" title="GTX1:TXPLL_DIVSEL_REF[0]">GTX1:TXPLL_DIVSEL_REF[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[6]">GTX1:DRP20[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLLREFSEL_MODE" title="GTX1:TXPLLREFSEL_MODE">GTX1:TXPLLREFSEL_MODE</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[7]">GTX1:DRP20[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLLREFSEL_STATIC" title="GTX1:TXPLLREFSEL_STATIC[0]">GTX1:TXPLLREFSEL_STATIC[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[8]">GTX1:DRP20[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLLREFSEL_STATIC" title="GTX1:TXPLLREFSEL_STATIC[1]">GTX1:TXPLLREFSEL_STATIC[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[9]">GTX1:DRP20[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLLREFSEL_STATIC" title="GTX1:TXPLLREFSEL_STATIC[2]">GTX1:TXPLLREFSEL_STATIC[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_PLLTXRESET" title="GTX1:A_PLLTXRESET">GTX1:A_PLLTXRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[10]">GTX1:DRP20[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPLLLKDETEN" title="GTX1:A_TXPLLLKDETEN">GTX1:A_TXPLLLKDETEN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[11]">GTX1:DRP20[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_PLLCLKTXRESET" title="GTX1:A_PLLCLKTXRESET">GTX1:A_PLLCLKTXRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[12]">GTX1:DRP20[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[13]">GTX1:DRP20[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PDELIDLE_DRP_EN" title="GTX1:PDELIDLE_DRP_EN">GTX1:PDELIDLE_DRP_EN</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPLLPOWERDOWN" title="GTX1:A_TXPLLPOWERDOWN">GTX1:A_TXPLLPOWERDOWN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[14]">GTX1:DRP20[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP20" title="GTX1:DRP20[15]">GTX1:DRP20[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_OVERSAMPLE_MODE" title="GTX1:TX_OVERSAMPLE_MODE">GTX1:TX_OVERSAMPLE_MODE</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[0]">GTX1:DRP21[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[0]">GTX1:TX_DETECT_RX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[1]">GTX1:DRP21[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[1]">GTX1:TX_DETECT_RX_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[2]">GTX1:DRP21[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[2]">GTX1:TX_DETECT_RX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[3]">GTX1:DRP21[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[3]">GTX1:TX_DETECT_RX_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[4]">GTX1:DRP21[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[4]">GTX1:TX_DETECT_RX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[5]">GTX1:DRP21[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[5]">GTX1:TX_DETECT_RX_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[6]">GTX1:DRP21[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[6]">GTX1:TX_DETECT_RX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[7]">GTX1:DRP21[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[7]">GTX1:TX_DETECT_RX_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[8]">GTX1:DRP21[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[8]">GTX1:TX_DETECT_RX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[9]">GTX1:DRP21[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[9]">GTX1:TX_DETECT_RX_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[10]">GTX1:DRP21[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[10]">GTX1:TX_DETECT_RX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[11]">GTX1:DRP21[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[11]">GTX1:TX_DETECT_RX_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[12]">GTX1:DRP21[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[12]">GTX1:TX_DETECT_RX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[13]">GTX1:DRP21[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG" title="GTX1:TX_DETECT_RX_CFG[13]">GTX1:TX_DETECT_RX_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXELECIDLE" title="GTX1:A_TXELECIDLE">GTX1:A_TXELECIDLE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[14]">GTX1:DRP21[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP21" title="GTX1:DRP21[15]">GTX1:DRP21[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PCI_EXPRESS_MODE" title="GTX1:PCI_EXPRESS_MODE">GTX1:PCI_EXPRESS_MODE</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[0]">GTX1:DRP22[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[1]">GTX1:DRP22[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[2]">GTX1:DRP22[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[3]">GTX1:DRP22[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[4]">GTX1:DRP22[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[5]">GTX1:DRP22[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[6]">GTX1:DRP22[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[7]">GTX1:DRP22[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[8]">GTX1:DRP22[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[9]">GTX1:DRP22[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[10]">GTX1:DRP22[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[11]">GTX1:DRP22[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[12]">GTX1:DRP22[12]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.PERFCLK" title="HCLK_GTX:MUX.PERFCLK[1]">HCLK_GTX:MUX.PERFCLK[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[13]">GTX1:DRP22[13]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.PERFCLK" title="HCLK_GTX:MUX.PERFCLK[2]">HCLK_GTX:MUX.PERFCLK[2]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[14]">GTX1:DRP22[14]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.PERFCLK" title="HCLK_GTX:MUX.PERFCLK[0]">HCLK_GTX:MUX.PERFCLK[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP22" title="GTX1:DRP22[15]">GTX1:DRP22[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CAS_CLK_EN" title="GTX1:PMA_CAS_CLK_EN">GTX1:PMA_CAS_CLK_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[0]">GTX1:DRP23[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[0]">GTX1:TRANS_TIME_TO_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[1]">GTX1:DRP23[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[1]">GTX1:TRANS_TIME_TO_P2[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[2]">GTX1:DRP23[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[2]">GTX1:TRANS_TIME_TO_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[3]">GTX1:DRP23[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[3]">GTX1:TRANS_TIME_TO_P2[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[4]">GTX1:DRP23[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[4]">GTX1:TRANS_TIME_TO_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[5]">GTX1:DRP23[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[5]">GTX1:TRANS_TIME_TO_P2[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[6]">GTX1:DRP23[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[6]">GTX1:TRANS_TIME_TO_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[7]">GTX1:DRP23[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[7]">GTX1:TRANS_TIME_TO_P2[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[8]">GTX1:DRP23[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[8]">GTX1:TRANS_TIME_TO_P2[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[9]">GTX1:DRP23[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2" title="GTX1:TRANS_TIME_TO_P2[9]">GTX1:TRANS_TIME_TO_P2[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[10]">GTX1:DRP23[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_CLK25_DIVIDER" title="GTX1:TX_CLK25_DIVIDER[0]">GTX1:TX_CLK25_DIVIDER[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[11]">GTX1:DRP23[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_CLK25_DIVIDER" title="GTX1:TX_CLK25_DIVIDER[1]">GTX1:TX_CLK25_DIVIDER[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[12]">GTX1:DRP23[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_CLK25_DIVIDER" title="GTX1:TX_CLK25_DIVIDER[2]">GTX1:TX_CLK25_DIVIDER[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[13]">GTX1:DRP23[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_CLK25_DIVIDER" title="GTX1:TX_CLK25_DIVIDER[3]">GTX1:TX_CLK25_DIVIDER[3]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[14]">GTX1:DRP23[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_CLK25_DIVIDER" title="GTX1:TX_CLK25_DIVIDER[4]">GTX1:TX_CLK25_DIVIDER[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP23" title="GTX1:DRP23[15]">GTX1:DRP23[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[0]">GTX1:DRP24[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[0]">GTX1:TRANS_TIME_FROM_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[1]">GTX1:DRP24[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[1]">GTX1:TRANS_TIME_FROM_P2[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[2]">GTX1:DRP24[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[2]">GTX1:TRANS_TIME_FROM_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[3]">GTX1:DRP24[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[3]">GTX1:TRANS_TIME_FROM_P2[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[4]">GTX1:DRP24[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[4]">GTX1:TRANS_TIME_FROM_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[5]">GTX1:DRP24[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[5]">GTX1:TRANS_TIME_FROM_P2[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[6]">GTX1:DRP24[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[6]">GTX1:TRANS_TIME_FROM_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[7]">GTX1:DRP24[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[7]">GTX1:TRANS_TIME_FROM_P2[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[8]">GTX1:DRP24[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[8]">GTX1:TRANS_TIME_FROM_P2[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[9]">GTX1:DRP24[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[9]">GTX1:TRANS_TIME_FROM_P2[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[10]">GTX1:DRP24[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[10]">GTX1:TRANS_TIME_FROM_P2[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[11]">GTX1:DRP24[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2" title="GTX1:TRANS_TIME_FROM_P2[11]">GTX1:TRANS_TIME_FROM_P2[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:COM_BURST_VAL" title="GTX1:COM_BURST_VAL[0]">GTX1:COM_BURST_VAL[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[12]">GTX1:DRP24[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:COM_BURST_VAL" title="GTX1:COM_BURST_VAL[1]">GTX1:COM_BURST_VAL[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[13]">GTX1:DRP24[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:COM_BURST_VAL" title="GTX1:COM_BURST_VAL[2]">GTX1:COM_BURST_VAL[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[14]">GTX1:DRP24[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:COM_BURST_VAL" title="GTX1:COM_BURST_VAL[3]">GTX1:COM_BURST_VAL[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP24" title="GTX1:DRP24[15]">GTX1:DRP24[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[0]">GTX1:DRP25[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2" title="GTX1:TRANS_TIME_NON_P2[0]">GTX1:TRANS_TIME_NON_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[1]">GTX1:DRP25[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2" title="GTX1:TRANS_TIME_NON_P2[1]">GTX1:TRANS_TIME_NON_P2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[2]">GTX1:DRP25[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2" title="GTX1:TRANS_TIME_NON_P2[2]">GTX1:TRANS_TIME_NON_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[3]">GTX1:DRP25[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2" title="GTX1:TRANS_TIME_NON_P2[3]">GTX1:TRANS_TIME_NON_P2[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[4]">GTX1:DRP25[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2" title="GTX1:TRANS_TIME_NON_P2[4]">GTX1:TRANS_TIME_NON_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[5]">GTX1:DRP25[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2" title="GTX1:TRANS_TIME_NON_P2[5]">GTX1:TRANS_TIME_NON_P2[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[6]">GTX1:DRP25[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2" title="GTX1:TRANS_TIME_NON_P2[6]">GTX1:TRANS_TIME_NON_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[7]">GTX1:DRP25[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2" title="GTX1:TRANS_TIME_NON_P2[7]">GTX1:TRANS_TIME_NON_P2[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:CM_TRIM" title="GTX1:CM_TRIM[0]">GTX1:CM_TRIM[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[8]">GTX1:DRP25[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:CM_TRIM" title="GTX1:CM_TRIM[1]">GTX1:CM_TRIM[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[9]">GTX1:DRP25[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXPOLARITY" title="GTX1:A_RXPOLARITY">GTX1:A_RXPOLARITY</a><br><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[10]">GTX1:DRP25[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPOLARITY" title="GTX1:A_TXPOLARITY">GTX1:A_TXPOLARITY</a><br><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[11]">GTX1:DRP25[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[12]">GTX1:DRP25[12]</a><br><a href="#bits-xc6v-GTX-GTX1:POLARITY_DRP_EN" title="GTX1:POLARITY_DRP_EN">GTX1:POLARITY_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXPMASETPHASE" title="GTX1:A_RXPMASETPHASE">GTX1:A_RXPMASETPHASE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[13]">GTX1:DRP25[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXENPMAPHASEALIGN" title="GTX1:A_RXENPMAPHASEALIGN">GTX1:A_RXENPMAPHASEALIGN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[14]">GTX1:DRP25[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP25" title="GTX1:DRP25[15]">GTX1:DRP25[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_PMADATA_OPT" title="GTX1:TX_PMADATA_OPT">GTX1:TX_PMADATA_OPT</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[0]">GTX1:DRP26[0]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_WAKE" title="GTX1:SATA_MAX_WAKE[0]">GTX1:SATA_MAX_WAKE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[1]">GTX1:DRP26[1]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_WAKE" title="GTX1:SATA_MAX_WAKE[1]">GTX1:SATA_MAX_WAKE[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[2]">GTX1:DRP26[2]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_WAKE" title="GTX1:SATA_MAX_WAKE[2]">GTX1:SATA_MAX_WAKE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[3]">GTX1:DRP26[3]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_WAKE" title="GTX1:SATA_MAX_WAKE[3]">GTX1:SATA_MAX_WAKE[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[4]">GTX1:DRP26[4]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_WAKE" title="GTX1:SATA_MAX_WAKE[4]">GTX1:SATA_MAX_WAKE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[5]">GTX1:DRP26[5]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_WAKE" title="GTX1:SATA_MAX_WAKE[5]">GTX1:SATA_MAX_WAKE[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[6]">GTX1:DRP26[6]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_WAKE" title="GTX1:SATA_MIN_WAKE[0]">GTX1:SATA_MIN_WAKE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[7]">GTX1:DRP26[7]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_WAKE" title="GTX1:SATA_MIN_WAKE[1]">GTX1:SATA_MIN_WAKE[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[8]">GTX1:DRP26[8]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_WAKE" title="GTX1:SATA_MIN_WAKE[2]">GTX1:SATA_MIN_WAKE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[9]">GTX1:DRP26[9]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_WAKE" title="GTX1:SATA_MIN_WAKE[3]">GTX1:SATA_MIN_WAKE[3]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[10]">GTX1:DRP26[10]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_WAKE" title="GTX1:SATA_MIN_WAKE[4]">GTX1:SATA_MIN_WAKE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[11]">GTX1:DRP26[11]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_WAKE" title="GTX1:SATA_MIN_WAKE[5]">GTX1:SATA_MIN_WAKE[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[12]">GTX1:DRP26[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_SATA" title="GTX1:TXPLL_SATA[0]">GTX1:TXPLL_SATA[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[13]">GTX1:DRP26[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TXPLL_SATA" title="GTX1:TXPLL_SATA[1]">GTX1:TXPLL_SATA[1]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:BGTEST_CFG" title="GTX1:BGTEST_CFG[0]">GTX1:BGTEST_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[14]">GTX1:DRP26[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:BGTEST_CFG" title="GTX1:BGTEST_CFG[1]">GTX1:BGTEST_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP26" title="GTX1:DRP26[15]">GTX1:DRP26[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[0]">GTX1:DRP27[0]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_INIT" title="GTX1:SATA_MAX_INIT[0]">GTX1:SATA_MAX_INIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[1]">GTX1:DRP27[1]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_INIT" title="GTX1:SATA_MAX_INIT[1]">GTX1:SATA_MAX_INIT[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[2]">GTX1:DRP27[2]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_INIT" title="GTX1:SATA_MAX_INIT[2]">GTX1:SATA_MAX_INIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[3]">GTX1:DRP27[3]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_INIT" title="GTX1:SATA_MAX_INIT[3]">GTX1:SATA_MAX_INIT[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[4]">GTX1:DRP27[4]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_INIT" title="GTX1:SATA_MAX_INIT[4]">GTX1:SATA_MAX_INIT[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[5]">GTX1:DRP27[5]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_INIT" title="GTX1:SATA_MAX_INIT[5]">GTX1:SATA_MAX_INIT[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[6]">GTX1:DRP27[6]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_INIT" title="GTX1:SATA_MIN_INIT[0]">GTX1:SATA_MIN_INIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[7]">GTX1:DRP27[7]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_INIT" title="GTX1:SATA_MIN_INIT[1]">GTX1:SATA_MIN_INIT[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[8]">GTX1:DRP27[8]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_INIT" title="GTX1:SATA_MIN_INIT[2]">GTX1:SATA_MIN_INIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[9]">GTX1:DRP27[9]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_INIT" title="GTX1:SATA_MIN_INIT[3]">GTX1:SATA_MIN_INIT[3]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[10]">GTX1:DRP27[10]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_INIT" title="GTX1:SATA_MIN_INIT[4]">GTX1:SATA_MIN_INIT[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[11]">GTX1:DRP27[11]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_INIT" title="GTX1:SATA_MIN_INIT[5]">GTX1:SATA_MIN_INIT[5]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[12]">GTX1:DRP27[12]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_IDLE_VAL" title="GTX1:SATA_IDLE_VAL[0]">GTX1:SATA_IDLE_VAL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[13]">GTX1:DRP27[13]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_IDLE_VAL" title="GTX1:SATA_IDLE_VAL[1]">GTX1:SATA_IDLE_VAL[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[14]">GTX1:DRP27[14]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_IDLE_VAL" title="GTX1:SATA_IDLE_VAL[2]">GTX1:SATA_IDLE_VAL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP27" title="GTX1:DRP27[15]">GTX1:DRP27[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_EN_RATE_RESET_BUF" title="GTX1:TX_EN_RATE_RESET_BUF">GTX1:TX_EN_RATE_RESET_BUF</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 15</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[0]">GTX1:DRP28[0]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_BURST" title="GTX1:SATA_MAX_BURST[0]">GTX1:SATA_MAX_BURST[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[1]">GTX1:DRP28[1]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_BURST" title="GTX1:SATA_MAX_BURST[1]">GTX1:SATA_MAX_BURST[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[2]">GTX1:DRP28[2]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_BURST" title="GTX1:SATA_MAX_BURST[2]">GTX1:SATA_MAX_BURST[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[3]">GTX1:DRP28[3]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_BURST" title="GTX1:SATA_MAX_BURST[3]">GTX1:SATA_MAX_BURST[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[4]">GTX1:DRP28[4]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_BURST" title="GTX1:SATA_MAX_BURST[4]">GTX1:SATA_MAX_BURST[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[5]">GTX1:DRP28[5]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MAX_BURST" title="GTX1:SATA_MAX_BURST[5]">GTX1:SATA_MAX_BURST[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[6]">GTX1:DRP28[6]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_BURST" title="GTX1:SATA_MIN_BURST[0]">GTX1:SATA_MIN_BURST[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[7]">GTX1:DRP28[7]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_BURST" title="GTX1:SATA_MIN_BURST[1]">GTX1:SATA_MIN_BURST[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[8]">GTX1:DRP28[8]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_BURST" title="GTX1:SATA_MIN_BURST[2]">GTX1:SATA_MIN_BURST[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[9]">GTX1:DRP28[9]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_BURST" title="GTX1:SATA_MIN_BURST[3]">GTX1:SATA_MIN_BURST[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[10]">GTX1:DRP28[10]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_BURST" title="GTX1:SATA_MIN_BURST[4]">GTX1:SATA_MIN_BURST[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[11]">GTX1:DRP28[11]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_MIN_BURST" title="GTX1:SATA_MIN_BURST[5]">GTX1:SATA_MIN_BURST[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[12]">GTX1:DRP28[12]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_BURST_VAL" title="GTX1:SATA_BURST_VAL[0]">GTX1:SATA_BURST_VAL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[13]">GTX1:DRP28[13]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_BURST_VAL" title="GTX1:SATA_BURST_VAL[1]">GTX1:SATA_BURST_VAL[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[14]">GTX1:DRP28[14]</a><br><a href="#bits-xc6v-GTX-GTX1:SATA_BURST_VAL" title="GTX1:SATA_BURST_VAL[2]">GTX1:SATA_BURST_VAL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP28" title="GTX1:DRP28[15]">GTX1:DRP28[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[0]">GTX1:DRP29[0]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MAX_COMSAS" title="GTX1:SAS_MAX_COMSAS[0]">GTX1:SAS_MAX_COMSAS[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[1]">GTX1:DRP29[1]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MAX_COMSAS" title="GTX1:SAS_MAX_COMSAS[1]">GTX1:SAS_MAX_COMSAS[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[2]">GTX1:DRP29[2]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MAX_COMSAS" title="GTX1:SAS_MAX_COMSAS[2]">GTX1:SAS_MAX_COMSAS[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[3]">GTX1:DRP29[3]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MAX_COMSAS" title="GTX1:SAS_MAX_COMSAS[3]">GTX1:SAS_MAX_COMSAS[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[4]">GTX1:DRP29[4]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MAX_COMSAS" title="GTX1:SAS_MAX_COMSAS[4]">GTX1:SAS_MAX_COMSAS[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[5]">GTX1:DRP29[5]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MAX_COMSAS" title="GTX1:SAS_MAX_COMSAS[5]">GTX1:SAS_MAX_COMSAS[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[6]">GTX1:DRP29[6]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MIN_COMSAS" title="GTX1:SAS_MIN_COMSAS[0]">GTX1:SAS_MIN_COMSAS[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[7]">GTX1:DRP29[7]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MIN_COMSAS" title="GTX1:SAS_MIN_COMSAS[1]">GTX1:SAS_MIN_COMSAS[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[8]">GTX1:DRP29[8]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MIN_COMSAS" title="GTX1:SAS_MIN_COMSAS[2]">GTX1:SAS_MIN_COMSAS[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[9]">GTX1:DRP29[9]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MIN_COMSAS" title="GTX1:SAS_MIN_COMSAS[3]">GTX1:SAS_MIN_COMSAS[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[10]">GTX1:DRP29[10]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MIN_COMSAS" title="GTX1:SAS_MIN_COMSAS[4]">GTX1:SAS_MIN_COMSAS[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[11]">GTX1:DRP29[11]</a><br><a href="#bits-xc6v-GTX-GTX1:SAS_MIN_COMSAS" title="GTX1:SAS_MIN_COMSAS[5]">GTX1:SAS_MIN_COMSAS[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPMASETPHASE" title="GTX1:A_TXPMASETPHASE">GTX1:A_TXPMASETPHASE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[12]">GTX1:DRP29[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXENPMAPHASEALIGN" title="GTX1:A_TXENPMAPHASEALIGN">GTX1:A_TXENPMAPHASEALIGN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[13]">GTX1:DRP29[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXENSAMPLEALIGN" title="GTX1:A_RXENSAMPLEALIGN">GTX1:A_RXENSAMPLEALIGN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[14]">GTX1:DRP29[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP29" title="GTX1:DRP29[15]">GTX1:DRP29[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PHASEALIGN_DRP_EN" title="GTX1:PHASEALIGN_DRP_EN">GTX1:PHASEALIGN_DRP_EN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[0]">GTX1:DRP2A[0]</a><br><a href="#bits-xc6v-GTX-GTX1:LOOPBACK_DRP_EN" title="GTX1:LOOPBACK_DRP_EN">GTX1:LOOPBACK_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_LOOPBACK" title="GTX1:A_LOOPBACK[0]">GTX1:A_LOOPBACK[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[1]">GTX1:DRP2A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_LOOPBACK" title="GTX1:A_LOOPBACK[1]">GTX1:A_LOOPBACK[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[2]">GTX1:DRP2A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_LOOPBACK" title="GTX1:A_LOOPBACK[2]">GTX1:A_LOOPBACK[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[3]">GTX1:DRP2A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[4]">GTX1:DRP2A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXENPRBSTST" title="GTX1:A_RXENPRBSTST[0]">GTX1:A_RXENPRBSTST[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[5]">GTX1:DRP2A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXENPRBSTST" title="GTX1:A_RXENPRBSTST[1]">GTX1:A_RXENPRBSTST[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[6]">GTX1:DRP2A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXENPRBSTST" title="GTX1:A_RXENPRBSTST[2]">GTX1:A_RXENPRBSTST[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[7]">GTX1:DRP2A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[8]">GTX1:DRP2A[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RXPRBSERR_LOOPBACK" title="GTX1:RXPRBSERR_LOOPBACK">GTX1:RXPRBSERR_LOOPBACK</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[9]">GTX1:DRP2A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPRBSFORCEERR" title="GTX1:A_TXPRBSFORCEERR">GTX1:A_TXPRBSFORCEERR</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[10]">GTX1:DRP2A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXENPRBSTST" title="GTX1:A_TXENPRBSTST[0]">GTX1:A_TXENPRBSTST[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[11]">GTX1:DRP2A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXENPRBSTST" title="GTX1:A_TXENPRBSTST[1]">GTX1:A_TXENPRBSTST[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[12]">GTX1:DRP2A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXENPRBSTST" title="GTX1:A_TXENPRBSTST[2]">GTX1:A_TXENPRBSTST[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[13]">GTX1:DRP2A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_PRBSCNTRESET" title="GTX1:A_PRBSCNTRESET">GTX1:A_PRBSCNTRESET</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[14]">GTX1:DRP2A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2A" title="GTX1:DRP2A[15]">GTX1:DRP2A[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PRBS_DRP_EN" title="GTX1:PRBS_DRP_EN">GTX1:PRBS_DRP_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP1" title="GTX1:A_DFETAP1[0]">GTX1:A_DFETAP1[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[0]">GTX1:DRP2B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP1" title="GTX1:A_DFETAP1[1]">GTX1:A_DFETAP1[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[1]">GTX1:DRP2B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP1" title="GTX1:A_DFETAP1[2]">GTX1:A_DFETAP1[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[2]">GTX1:DRP2B[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP1" title="GTX1:A_DFETAP1[3]">GTX1:A_DFETAP1[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[3]">GTX1:DRP2B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP1" title="GTX1:A_DFETAP1[4]">GTX1:A_DFETAP1[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[4]">GTX1:DRP2B[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP3" title="GTX1:A_DFETAP3[0]">GTX1:A_DFETAP3[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[5]">GTX1:DRP2B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP3" title="GTX1:A_DFETAP3[1]">GTX1:A_DFETAP3[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[6]">GTX1:DRP2B[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP3" title="GTX1:A_DFETAP3[2]">GTX1:A_DFETAP3[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[7]">GTX1:DRP2B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP3" title="GTX1:A_DFETAP3[3]">GTX1:A_DFETAP3[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[8]">GTX1:DRP2B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[9]">GTX1:DRP2B[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_IDLE_HOLD_CDR" title="GTX1:RX_EN_IDLE_HOLD_CDR">GTX1:RX_EN_IDLE_HOLD_CDR</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[10]">GTX1:DRP2B[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_IDLE_RESET_FR" title="GTX1:RX_EN_IDLE_RESET_FR">GTX1:RX_EN_IDLE_RESET_FR</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[11]">GTX1:DRP2B[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_IDLE_HOLD_DFE" title="GTX1:RX_EN_IDLE_HOLD_DFE">GTX1:RX_EN_IDLE_HOLD_DFE</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[12]">GTX1:DRP2B[12]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:CLKRCV_TRST" title="IBUFDS_GTX0:CLKRCV_TRST">IBUFDS_GTX0:CLKRCV_TRST</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[13]">GTX1:DRP2B[13]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:CLKRCV_TRST" title="IBUFDS_GTX1:CLKRCV_TRST">IBUFDS_GTX1:CLKRCV_TRST</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFEDLYOVRD" title="GTX1:A_DFEDLYOVRD">GTX1:A_DFEDLYOVRD</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[14]">GTX1:DRP2B[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAPOVRD" title="GTX1:A_DFETAPOVRD">GTX1:A_DFETAPOVRD</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2B" title="GTX1:DRP2B[15]">GTX1:DRP2B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP2" title="GTX1:A_DFETAP2[0]">GTX1:A_DFETAP2[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[0]">GTX1:DRP2C[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP2" title="GTX1:A_DFETAP2[1]">GTX1:A_DFETAP2[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[1]">GTX1:DRP2C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP2" title="GTX1:A_DFETAP2[2]">GTX1:A_DFETAP2[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[2]">GTX1:DRP2C[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP2" title="GTX1:A_DFETAP2[3]">GTX1:A_DFETAP2[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[3]">GTX1:DRP2C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP2" title="GTX1:A_DFETAP2[4]">GTX1:A_DFETAP2[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[4]">GTX1:DRP2C[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP4" title="GTX1:A_DFETAP4[0]">GTX1:A_DFETAP4[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[5]">GTX1:DRP2C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP4" title="GTX1:A_DFETAP4[1]">GTX1:A_DFETAP4[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[6]">GTX1:DRP2C[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP4" title="GTX1:A_DFETAP4[2]">GTX1:A_DFETAP4[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[7]">GTX1:DRP2C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFETAP4" title="GTX1:A_DFETAP4[3]">GTX1:A_DFETAP4[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[8]">GTX1:DRP2C[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFECLKDLYADJ" title="GTX1:A_DFECLKDLYADJ[0]">GTX1:A_DFECLKDLYADJ[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[9]">GTX1:DRP2C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFECLKDLYADJ" title="GTX1:A_DFECLKDLYADJ[1]">GTX1:A_DFECLKDLYADJ[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[10]">GTX1:DRP2C[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFECLKDLYADJ" title="GTX1:A_DFECLKDLYADJ[2]">GTX1:A_DFECLKDLYADJ[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[11]">GTX1:DRP2C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFECLKDLYADJ" title="GTX1:A_DFECLKDLYADJ[3]">GTX1:A_DFECLKDLYADJ[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[12]">GTX1:DRP2C[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_DFECLKDLYADJ" title="GTX1:A_DFECLKDLYADJ[4]">GTX1:A_DFECLKDLYADJ[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[13]">GTX1:DRP2C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_DFECLKDLYADJ" title="GTX1:A_DFECLKDLYADJ[5]">GTX1:A_DFECLKDLYADJ[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[14]">GTX1:DRP2C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DFE_DRP_EN" title="GTX1:DFE_DRP_EN">GTX1:DFE_DRP_EN</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2C" title="GTX1:DRP2C[15]">GTX1:DRP2C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CFG" title="GTX1:DFE_CFG[0]">GTX1:DFE_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[0]">GTX1:DRP2D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CFG" title="GTX1:DFE_CFG[1]">GTX1:DFE_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[1]">GTX1:DRP2D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CFG" title="GTX1:DFE_CFG[2]">GTX1:DFE_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[2]">GTX1:DRP2D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CFG" title="GTX1:DFE_CFG[3]">GTX1:DFE_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[3]">GTX1:DRP2D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CFG" title="GTX1:DFE_CFG[4]">GTX1:DFE_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[4]">GTX1:DRP2D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CFG" title="GTX1:DFE_CFG[5]">GTX1:DFE_CFG[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[5]">GTX1:DRP2D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CFG" title="GTX1:DFE_CFG[6]">GTX1:DFE_CFG[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[6]">GTX1:DRP2D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CFG" title="GTX1:DFE_CFG[7]">GTX1:DFE_CFG[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[7]">GTX1:DRP2D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[8]">GTX1:DRP2D[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_OFFSET" title="GTX1:RX_EYE_OFFSET[0]">GTX1:RX_EYE_OFFSET[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[9]">GTX1:DRP2D[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_OFFSET" title="GTX1:RX_EYE_OFFSET[1]">GTX1:RX_EYE_OFFSET[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[10]">GTX1:DRP2D[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_OFFSET" title="GTX1:RX_EYE_OFFSET[2]">GTX1:RX_EYE_OFFSET[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[11]">GTX1:DRP2D[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_OFFSET" title="GTX1:RX_EYE_OFFSET[3]">GTX1:RX_EYE_OFFSET[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[12]">GTX1:DRP2D[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_OFFSET" title="GTX1:RX_EYE_OFFSET[4]">GTX1:RX_EYE_OFFSET[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[13]">GTX1:DRP2D[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_OFFSET" title="GTX1:RX_EYE_OFFSET[5]">GTX1:RX_EYE_OFFSET[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[14]">GTX1:DRP2D[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_OFFSET" title="GTX1:RX_EYE_OFFSET[6]">GTX1:RX_EYE_OFFSET[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2D" title="GTX1:DRP2D[15]">GTX1:DRP2D[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_OFFSET" title="GTX1:RX_EYE_OFFSET[7]">GTX1:RX_EYE_OFFSET[7]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[0]">GTX1:DRP2E[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TERMINATION_CTRL" title="GTX1:TERMINATION_CTRL[0]">GTX1:TERMINATION_CTRL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[1]">GTX1:DRP2E[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TERMINATION_CTRL" title="GTX1:TERMINATION_CTRL[1]">GTX1:TERMINATION_CTRL[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[2]">GTX1:DRP2E[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TERMINATION_CTRL" title="GTX1:TERMINATION_CTRL[2]">GTX1:TERMINATION_CTRL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[3]">GTX1:DRP2E[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TERMINATION_CTRL" title="GTX1:TERMINATION_CTRL[3]">GTX1:TERMINATION_CTRL[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[4]">GTX1:DRP2E[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TERMINATION_CTRL" title="GTX1:TERMINATION_CTRL[4]">GTX1:TERMINATION_CTRL[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[5]">GTX1:DRP2E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[6]">GTX1:DRP2E[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TERMINATION_OVRD" title="GTX1:TERMINATION_OVRD">GTX1:TERMINATION_OVRD</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[7]">GTX1:DRP2E[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RCV_TERM_GND" title="GTX1:RCV_TERM_GND">GTX1:RCV_TERM_GND</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[8]">GTX1:DRP2E[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RCV_TERM_VTTRX" title="GTX1:RCV_TERM_VTTRX">GTX1:RCV_TERM_VTTRX</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[9]">GTX1:DRP2E[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_SCANMODE" title="GTX1:RX_EYE_SCANMODE[0]">GTX1:RX_EYE_SCANMODE[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[10]">GTX1:DRP2E[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EYE_SCANMODE" title="GTX1:RX_EYE_SCANMODE[1]">GTX1:RX_EYE_SCANMODE[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CAL_TIME" title="GTX1:DFE_CAL_TIME[0]">GTX1:DFE_CAL_TIME[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[11]">GTX1:DRP2E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CAL_TIME" title="GTX1:DFE_CAL_TIME[1]">GTX1:DFE_CAL_TIME[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[12]">GTX1:DRP2E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CAL_TIME" title="GTX1:DFE_CAL_TIME[2]">GTX1:DFE_CAL_TIME[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[13]">GTX1:DRP2E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CAL_TIME" title="GTX1:DFE_CAL_TIME[3]">GTX1:DFE_CAL_TIME[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[14]">GTX1:DRP2E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DFE_CAL_TIME" title="GTX1:DFE_CAL_TIME[4]">GTX1:DFE_CAL_TIME[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2E" title="GTX1:DRP2E[15]">GTX1:DRP2E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[0]">GTX1:COMMA_10B_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[0]">GTX1:DRP2F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[1]">GTX1:COMMA_10B_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[1]">GTX1:DRP2F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[2]">GTX1:COMMA_10B_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[2]">GTX1:DRP2F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[3]">GTX1:COMMA_10B_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[3]">GTX1:DRP2F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[4]">GTX1:COMMA_10B_ENABLE[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[4]">GTX1:DRP2F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[5]">GTX1:COMMA_10B_ENABLE[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[5]">GTX1:DRP2F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[6]">GTX1:COMMA_10B_ENABLE[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[6]">GTX1:DRP2F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[7]">GTX1:COMMA_10B_ENABLE[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[7]">GTX1:DRP2F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[8]">GTX1:COMMA_10B_ENABLE[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[8]">GTX1:DRP2F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE" title="GTX1:COMMA_10B_ENABLE[9]">GTX1:COMMA_10B_ENABLE[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[9]">GTX1:DRP2F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:COMMA_DOUBLE" title="GTX1:COMMA_DOUBLE">GTX1:COMMA_DOUBLE</a><br><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[10]">GTX1:DRP2F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[11]">GTX1:DRP2F[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_IDLE_ASSERT_DELAY" title="GTX1:TX_IDLE_ASSERT_DELAY[0]">GTX1:TX_IDLE_ASSERT_DELAY[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[12]">GTX1:DRP2F[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_IDLE_ASSERT_DELAY" title="GTX1:TX_IDLE_ASSERT_DELAY[1]">GTX1:TX_IDLE_ASSERT_DELAY[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[13]">GTX1:DRP2F[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_IDLE_ASSERT_DELAY" title="GTX1:TX_IDLE_ASSERT_DELAY[2]">GTX1:TX_IDLE_ASSERT_DELAY[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[14]">GTX1:DRP2F[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_XCLK_SEL" title="GTX1:TX_XCLK_SEL">GTX1:TX_XCLK_SEL</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP2F" title="GTX1:DRP2F[15]">GTX1:DRP2F[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TXGEARBOX_USE" title="GTX1:TXGEARBOX_USE">GTX1:TXGEARBOX_USE</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 16</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[0]">GTX1:DRP30[0]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[0]">GTX1:MCOMMA_10B_VALUE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[1]">GTX1:DRP30[1]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[1]">GTX1:MCOMMA_10B_VALUE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[2]">GTX1:DRP30[2]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[2]">GTX1:MCOMMA_10B_VALUE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[3]">GTX1:DRP30[3]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[3]">GTX1:MCOMMA_10B_VALUE[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[4]">GTX1:DRP30[4]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[4]">GTX1:MCOMMA_10B_VALUE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[5]">GTX1:DRP30[5]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[5]">GTX1:MCOMMA_10B_VALUE[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[6]">GTX1:DRP30[6]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[6]">GTX1:MCOMMA_10B_VALUE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[7]">GTX1:DRP30[7]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[7]">GTX1:MCOMMA_10B_VALUE[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[8]">GTX1:DRP30[8]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[8]">GTX1:MCOMMA_10B_VALUE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[9]">GTX1:DRP30[9]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE" title="GTX1:MCOMMA_10B_VALUE[9]">GTX1:MCOMMA_10B_VALUE[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[10]">GTX1:DRP30[10]</a><br><a href="#bits-xc6v-GTX-GTX1:MCOMMA_DETECT" title="GTX1:MCOMMA_DETECT">GTX1:MCOMMA_DETECT</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[11]">GTX1:DRP30[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_IDLE_DEASSERT_DELAY" title="GTX1:TX_IDLE_DEASSERT_DELAY[0]">GTX1:TX_IDLE_DEASSERT_DELAY[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[12]">GTX1:DRP30[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_IDLE_DEASSERT_DELAY" title="GTX1:TX_IDLE_DEASSERT_DELAY[1]">GTX1:TX_IDLE_DEASSERT_DELAY[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[13]">GTX1:DRP30[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_IDLE_DEASSERT_DELAY" title="GTX1:TX_IDLE_DEASSERT_DELAY[2]">GTX1:TX_IDLE_DEASSERT_DELAY[2]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[14]">GTX1:DRP30[14]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.TXUSRCLK" title="~GTX1:INV.TXUSRCLK">~GTX1:INV.TXUSRCLK</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP30" title="GTX1:DRP30[15]">GTX1:DRP30[15]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.TXUSRCLK2" title="~GTX1:INV.TXUSRCLK2">~GTX1:INV.TXUSRCLK2</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[0]">GTX1:DRP31[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[0]">GTX1:PCOMMA_10B_VALUE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[1]">GTX1:DRP31[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[1]">GTX1:PCOMMA_10B_VALUE[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[2]">GTX1:DRP31[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[2]">GTX1:PCOMMA_10B_VALUE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[3]">GTX1:DRP31[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[3]">GTX1:PCOMMA_10B_VALUE[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[4]">GTX1:DRP31[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[4]">GTX1:PCOMMA_10B_VALUE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[5]">GTX1:DRP31[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[5]">GTX1:PCOMMA_10B_VALUE[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[6]">GTX1:DRP31[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[6]">GTX1:PCOMMA_10B_VALUE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[7]">GTX1:DRP31[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[7]">GTX1:PCOMMA_10B_VALUE[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[8]">GTX1:DRP31[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[8]">GTX1:PCOMMA_10B_VALUE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[9]">GTX1:DRP31[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE" title="GTX1:PCOMMA_10B_VALUE[9]">GTX1:PCOMMA_10B_VALUE[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[10]">GTX1:DRP31[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PCOMMA_DETECT" title="GTX1:PCOMMA_DETECT">GTX1:PCOMMA_DETECT</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[11]">GTX1:DRP31[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_BUFFER_USE" title="GTX1:TX_BUFFER_USE">GTX1:TX_BUFFER_USE</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[12]">GTX1:DRP31[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DATA_WIDTH" title="GTX1:TX_DATA_WIDTH[0]">GTX1:TX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[13]">GTX1:DRP31[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DATA_WIDTH" title="GTX1:TX_DATA_WIDTH[1]">GTX1:TX_DATA_WIDTH[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[14]">GTX1:DRP31[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DATA_WIDTH" title="GTX1:TX_DATA_WIDTH[2]">GTX1:TX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP31" title="GTX1:DRP31[15]">GTX1:DRP31[15]</a><br><a href="#bits-xc6v-GTX-GTX1:GEN_TXUSRCLK" title="GTX1:GEN_TXUSRCLK">GTX1:GEN_TXUSRCLK</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[0]">GTX1:DRP32[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[0]">GTX1:PMA_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[1]">GTX1:DRP32[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[1]">GTX1:PMA_CFG[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[2]">GTX1:DRP32[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[2]">GTX1:PMA_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[3]">GTX1:DRP32[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[3]">GTX1:PMA_CFG[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[4]">GTX1:DRP32[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[4]">GTX1:PMA_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[5]">GTX1:DRP32[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[5]">GTX1:PMA_CFG[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[6]">GTX1:DRP32[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[6]">GTX1:PMA_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[7]">GTX1:DRP32[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[7]">GTX1:PMA_CFG[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[8]">GTX1:DRP32[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[8]">GTX1:PMA_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[9]">GTX1:DRP32[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[9]">GTX1:PMA_CFG[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[10]">GTX1:DRP32[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[10]">GTX1:PMA_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[11]">GTX1:DRP32[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[11]">GTX1:PMA_CFG[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[12]">GTX1:DRP32[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[12]">GTX1:PMA_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[13]">GTX1:DRP32[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[13]">GTX1:PMA_CFG[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[14]">GTX1:DRP32[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[14]">GTX1:PMA_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP32" title="GTX1:DRP32[15]">GTX1:DRP32[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[15]">GTX1:PMA_CFG[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[0]">GTX1:DRP33[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[16]">GTX1:PMA_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[1]">GTX1:DRP33[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[17]">GTX1:PMA_CFG[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[2]">GTX1:DRP33[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[18]">GTX1:PMA_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[3]">GTX1:DRP33[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[19]">GTX1:PMA_CFG[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[4]">GTX1:DRP33[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[20]">GTX1:PMA_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[5]">GTX1:DRP33[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[21]">GTX1:PMA_CFG[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[6]">GTX1:DRP33[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[22]">GTX1:PMA_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[7]">GTX1:DRP33[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[23]">GTX1:PMA_CFG[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[8]">GTX1:DRP33[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[24]">GTX1:PMA_CFG[24]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[9]">GTX1:DRP33[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[25]">GTX1:PMA_CFG[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[10]">GTX1:DRP33[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[26]">GTX1:PMA_CFG[26]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[11]">GTX1:DRP33[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[27]">GTX1:PMA_CFG[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[12]">GTX1:DRP33[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[28]">GTX1:PMA_CFG[28]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[13]">GTX1:DRP33[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[29]">GTX1:PMA_CFG[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[14]">GTX1:DRP33[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[30]">GTX1:PMA_CFG[30]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP33" title="GTX1:DRP33[15]">GTX1:DRP33[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[31]">GTX1:PMA_CFG[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[0]">GTX1:DRP34[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[32]">GTX1:PMA_CFG[32]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[1]">GTX1:DRP34[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[33]">GTX1:PMA_CFG[33]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[2]">GTX1:DRP34[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[34]">GTX1:PMA_CFG[34]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[3]">GTX1:DRP34[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[35]">GTX1:PMA_CFG[35]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[4]">GTX1:DRP34[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[36]">GTX1:PMA_CFG[36]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[5]">GTX1:DRP34[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[37]">GTX1:PMA_CFG[37]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[6]">GTX1:DRP34[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[38]">GTX1:PMA_CFG[38]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[7]">GTX1:DRP34[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[39]">GTX1:PMA_CFG[39]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[8]">GTX1:DRP34[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[40]">GTX1:PMA_CFG[40]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[9]">GTX1:DRP34[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[41]">GTX1:PMA_CFG[41]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[10]">GTX1:DRP34[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[42]">GTX1:PMA_CFG[42]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[11]">GTX1:DRP34[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[43]">GTX1:PMA_CFG[43]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[12]">GTX1:DRP34[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[44]">GTX1:PMA_CFG[44]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[13]">GTX1:DRP34[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[45]">GTX1:PMA_CFG[45]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[14]">GTX1:DRP34[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[46]">GTX1:PMA_CFG[46]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP34" title="GTX1:DRP34[15]">GTX1:DRP34[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[47]">GTX1:PMA_CFG[47]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[0]">GTX1:DRP35[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[48]">GTX1:PMA_CFG[48]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[1]">GTX1:DRP35[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[49]">GTX1:PMA_CFG[49]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[2]">GTX1:DRP35[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[50]">GTX1:PMA_CFG[50]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[3]">GTX1:DRP35[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[51]">GTX1:PMA_CFG[51]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[4]">GTX1:DRP35[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[52]">GTX1:PMA_CFG[52]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[5]">GTX1:DRP35[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[53]">GTX1:PMA_CFG[53]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[6]">GTX1:DRP35[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[54]">GTX1:PMA_CFG[54]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[7]">GTX1:DRP35[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[55]">GTX1:PMA_CFG[55]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[8]">GTX1:DRP35[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[56]">GTX1:PMA_CFG[56]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[9]">GTX1:DRP35[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[57]">GTX1:PMA_CFG[57]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[10]">GTX1:DRP35[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[58]">GTX1:PMA_CFG[58]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[11]">GTX1:DRP35[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[59]">GTX1:PMA_CFG[59]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[12]">GTX1:DRP35[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[60]">GTX1:PMA_CFG[60]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[13]">GTX1:DRP35[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[61]">GTX1:PMA_CFG[61]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[14]">GTX1:DRP35[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[62]">GTX1:PMA_CFG[62]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP35" title="GTX1:DRP35[15]">GTX1:DRP35[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[63]">GTX1:PMA_CFG[63]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[0]">GTX1:DRP36[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[16]">GTX1:PMA_TX_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[1]">GTX1:DRP36[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[17]">GTX1:PMA_TX_CFG[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[2]">GTX1:DRP36[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[18]">GTX1:PMA_TX_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[3]">GTX1:DRP36[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[19]">GTX1:PMA_TX_CFG[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[4]">GTX1:DRP36[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[64]">GTX1:PMA_CFG[64]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[5]">GTX1:DRP36[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[65]">GTX1:PMA_CFG[65]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[6]">GTX1:DRP36[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[66]">GTX1:PMA_CFG[66]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[7]">GTX1:DRP36[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[67]">GTX1:PMA_CFG[67]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[8]">GTX1:DRP36[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[68]">GTX1:PMA_CFG[68]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[9]">GTX1:DRP36[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[69]">GTX1:PMA_CFG[69]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[10]">GTX1:DRP36[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[70]">GTX1:PMA_CFG[70]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[11]">GTX1:DRP36[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[71]">GTX1:PMA_CFG[71]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[12]">GTX1:DRP36[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[72]">GTX1:PMA_CFG[72]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[13]">GTX1:DRP36[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[73]">GTX1:PMA_CFG[73]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[14]">GTX1:DRP36[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[74]">GTX1:PMA_CFG[74]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP36" title="GTX1:DRP36[15]">GTX1:DRP36[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_CFG" title="GTX1:PMA_CFG[75]">GTX1:PMA_CFG[75]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[0]">GTX1:DRP37[0]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[0]">GTX1:PMA_TX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[1]">GTX1:DRP37[1]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[1]">GTX1:PMA_TX_CFG[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[2]">GTX1:DRP37[2]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[2]">GTX1:PMA_TX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[3]">GTX1:DRP37[3]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[3]">GTX1:PMA_TX_CFG[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[4]">GTX1:DRP37[4]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[4]">GTX1:PMA_TX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[5]">GTX1:DRP37[5]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[5]">GTX1:PMA_TX_CFG[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[6]">GTX1:DRP37[6]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[6]">GTX1:PMA_TX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[7]">GTX1:DRP37[7]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[7]">GTX1:PMA_TX_CFG[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[8]">GTX1:DRP37[8]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[8]">GTX1:PMA_TX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[9]">GTX1:DRP37[9]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[9]">GTX1:PMA_TX_CFG[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[10]">GTX1:DRP37[10]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[10]">GTX1:PMA_TX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[11]">GTX1:DRP37[11]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[11]">GTX1:PMA_TX_CFG[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[12]">GTX1:DRP37[12]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[12]">GTX1:PMA_TX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[13]">GTX1:DRP37[13]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[13]">GTX1:PMA_TX_CFG[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[14]">GTX1:DRP37[14]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[14]">GTX1:PMA_TX_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP37" title="GTX1:DRP37[15]">GTX1:DRP37[15]</a><br><a href="#bits-xc6v-GTX-GTX1:PMA_TX_CFG" title="GTX1:PMA_TX_CFG[15]">GTX1:PMA_TX_CFG[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 17</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[0]">GTX1:DRP38[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_0" title="GTX1:TX_MARGIN_LOW_0[0]">GTX1:TX_MARGIN_LOW_0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[1]">GTX1:DRP38[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_0" title="GTX1:TX_MARGIN_LOW_0[1]">GTX1:TX_MARGIN_LOW_0[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[2]">GTX1:DRP38[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_0" title="GTX1:TX_MARGIN_LOW_0[2]">GTX1:TX_MARGIN_LOW_0[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[3]">GTX1:DRP38[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_0" title="GTX1:TX_MARGIN_LOW_0[3]">GTX1:TX_MARGIN_LOW_0[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[4]">GTX1:DRP38[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_0" title="GTX1:TX_MARGIN_LOW_0[4]">GTX1:TX_MARGIN_LOW_0[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[5]">GTX1:DRP38[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_0" title="GTX1:TX_MARGIN_LOW_0[5]">GTX1:TX_MARGIN_LOW_0[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[6]">GTX1:DRP38[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_0" title="GTX1:TX_MARGIN_LOW_0[6]">GTX1:TX_MARGIN_LOW_0[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[7]">GTX1:DRP38[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_0" title="GTX1:TX_MARGIN_FULL_0[0]">GTX1:TX_MARGIN_FULL_0[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[8]">GTX1:DRP38[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_0" title="GTX1:TX_MARGIN_FULL_0[1]">GTX1:TX_MARGIN_FULL_0[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[9]">GTX1:DRP38[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_0" title="GTX1:TX_MARGIN_FULL_0[2]">GTX1:TX_MARGIN_FULL_0[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[10]">GTX1:DRP38[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_0" title="GTX1:TX_MARGIN_FULL_0[3]">GTX1:TX_MARGIN_FULL_0[3]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[11]">GTX1:DRP38[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_0" title="GTX1:TX_MARGIN_FULL_0[4]">GTX1:TX_MARGIN_FULL_0[4]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[12]">GTX1:DRP38[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_0" title="GTX1:TX_MARGIN_FULL_0[5]">GTX1:TX_MARGIN_FULL_0[5]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[13]">GTX1:DRP38[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_0" title="GTX1:TX_MARGIN_FULL_0[6]">GTX1:TX_MARGIN_FULL_0[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[14]">GTX1:DRP38[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLKPCS_SEL" title="GTX1:TXOUTCLKPCS_SEL">GTX1:TXOUTCLKPCS_SEL</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP38" title="GTX1:DRP38[15]">GTX1:DRP38[15]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.DCLK" title="~GTX1:INV.DCLK">~GTX1:INV.DCLK</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[0]">GTX1:DRP39[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_1" title="GTX1:TX_MARGIN_LOW_1[0]">GTX1:TX_MARGIN_LOW_1[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[1]">GTX1:DRP39[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_1" title="GTX1:TX_MARGIN_LOW_1[1]">GTX1:TX_MARGIN_LOW_1[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[2]">GTX1:DRP39[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_1" title="GTX1:TX_MARGIN_LOW_1[2]">GTX1:TX_MARGIN_LOW_1[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[3]">GTX1:DRP39[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_1" title="GTX1:TX_MARGIN_LOW_1[3]">GTX1:TX_MARGIN_LOW_1[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[4]">GTX1:DRP39[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_1" title="GTX1:TX_MARGIN_LOW_1[4]">GTX1:TX_MARGIN_LOW_1[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[5]">GTX1:DRP39[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_1" title="GTX1:TX_MARGIN_LOW_1[5]">GTX1:TX_MARGIN_LOW_1[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[6]">GTX1:DRP39[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_1" title="GTX1:TX_MARGIN_LOW_1[6]">GTX1:TX_MARGIN_LOW_1[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[7]">GTX1:DRP39[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_1" title="GTX1:TX_MARGIN_FULL_1[0]">GTX1:TX_MARGIN_FULL_1[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[8]">GTX1:DRP39[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_1" title="GTX1:TX_MARGIN_FULL_1[1]">GTX1:TX_MARGIN_FULL_1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[9]">GTX1:DRP39[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_1" title="GTX1:TX_MARGIN_FULL_1[2]">GTX1:TX_MARGIN_FULL_1[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[10]">GTX1:DRP39[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_1" title="GTX1:TX_MARGIN_FULL_1[3]">GTX1:TX_MARGIN_FULL_1[3]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[11]">GTX1:DRP39[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_1" title="GTX1:TX_MARGIN_FULL_1[4]">GTX1:TX_MARGIN_FULL_1[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[12]">GTX1:DRP39[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_1" title="GTX1:TX_MARGIN_FULL_1[5]">GTX1:TX_MARGIN_FULL_1[5]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[13]">GTX1:DRP39[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_1" title="GTX1:TX_MARGIN_FULL_1[6]">GTX1:TX_MARGIN_FULL_1[6]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[14]">GTX1:DRP39[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_TDCC_CFG" title="GTX1:TX_TDCC_CFG[0]">GTX1:TX_TDCC_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP39" title="GTX1:DRP39[15]">GTX1:DRP39[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_TDCC_CFG" title="GTX1:TX_TDCC_CFG[1]">GTX1:TX_TDCC_CFG[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[0]">GTX1:DRP3A[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_2" title="GTX1:TX_MARGIN_LOW_2[0]">GTX1:TX_MARGIN_LOW_2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[1]">GTX1:DRP3A[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_2" title="GTX1:TX_MARGIN_LOW_2[1]">GTX1:TX_MARGIN_LOW_2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[2]">GTX1:DRP3A[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_2" title="GTX1:TX_MARGIN_LOW_2[2]">GTX1:TX_MARGIN_LOW_2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[3]">GTX1:DRP3A[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_2" title="GTX1:TX_MARGIN_LOW_2[3]">GTX1:TX_MARGIN_LOW_2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[4]">GTX1:DRP3A[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_2" title="GTX1:TX_MARGIN_LOW_2[4]">GTX1:TX_MARGIN_LOW_2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[5]">GTX1:DRP3A[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_2" title="GTX1:TX_MARGIN_LOW_2[5]">GTX1:TX_MARGIN_LOW_2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[6]">GTX1:DRP3A[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_2" title="GTX1:TX_MARGIN_LOW_2[6]">GTX1:TX_MARGIN_LOW_2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[7]">GTX1:DRP3A[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_2" title="GTX1:TX_MARGIN_FULL_2[0]">GTX1:TX_MARGIN_FULL_2[0]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[8]">GTX1:DRP3A[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_2" title="GTX1:TX_MARGIN_FULL_2[1]">GTX1:TX_MARGIN_FULL_2[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[9]">GTX1:DRP3A[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_2" title="GTX1:TX_MARGIN_FULL_2[2]">GTX1:TX_MARGIN_FULL_2[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[10]">GTX1:DRP3A[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_2" title="GTX1:TX_MARGIN_FULL_2[3]">GTX1:TX_MARGIN_FULL_2[3]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[11]">GTX1:DRP3A[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_2" title="GTX1:TX_MARGIN_FULL_2[4]">GTX1:TX_MARGIN_FULL_2[4]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[12]">GTX1:DRP3A[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_2" title="GTX1:TX_MARGIN_FULL_2[5]">GTX1:TX_MARGIN_FULL_2[5]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[13]">GTX1:DRP3A[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_2" title="GTX1:TX_MARGIN_FULL_2[6]">GTX1:TX_MARGIN_FULL_2[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[14]">GTX1:DRP3A[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TXDRIVE_LOOPBACK_HIZ" title="~GTX1:TXDRIVE_LOOPBACK_HIZ">~GTX1:TXDRIVE_LOOPBACK_HIZ</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3A" title="GTX1:DRP3A[15]">GTX1:DRP3A[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TXDRIVE_LOOPBACK_PD" title="~GTX1:TXDRIVE_LOOPBACK_PD">~GTX1:TXDRIVE_LOOPBACK_PD</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[0]">GTX1:DRP3B[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_3" title="GTX1:TX_MARGIN_LOW_3[0]">GTX1:TX_MARGIN_LOW_3[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[1]">GTX1:DRP3B[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_3" title="GTX1:TX_MARGIN_LOW_3[1]">GTX1:TX_MARGIN_LOW_3[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[2]">GTX1:DRP3B[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_3" title="GTX1:TX_MARGIN_LOW_3[2]">GTX1:TX_MARGIN_LOW_3[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[3]">GTX1:DRP3B[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_3" title="GTX1:TX_MARGIN_LOW_3[3]">GTX1:TX_MARGIN_LOW_3[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[4]">GTX1:DRP3B[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_3" title="GTX1:TX_MARGIN_LOW_3[4]">GTX1:TX_MARGIN_LOW_3[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[5]">GTX1:DRP3B[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_3" title="GTX1:TX_MARGIN_LOW_3[5]">GTX1:TX_MARGIN_LOW_3[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[6]">GTX1:DRP3B[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_3" title="GTX1:TX_MARGIN_LOW_3[6]">GTX1:TX_MARGIN_LOW_3[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[7]">GTX1:DRP3B[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_3" title="GTX1:TX_MARGIN_FULL_3[0]">GTX1:TX_MARGIN_FULL_3[0]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[8]">GTX1:DRP3B[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_3" title="GTX1:TX_MARGIN_FULL_3[1]">GTX1:TX_MARGIN_FULL_3[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[9]">GTX1:DRP3B[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_3" title="GTX1:TX_MARGIN_FULL_3[2]">GTX1:TX_MARGIN_FULL_3[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[10]">GTX1:DRP3B[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_3" title="GTX1:TX_MARGIN_FULL_3[3]">GTX1:TX_MARGIN_FULL_3[3]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[11]">GTX1:DRP3B[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_3" title="GTX1:TX_MARGIN_FULL_3[4]">GTX1:TX_MARGIN_FULL_3[4]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[12]">GTX1:DRP3B[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_3" title="GTX1:TX_MARGIN_FULL_3[5]">GTX1:TX_MARGIN_FULL_3[5]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[13]">GTX1:DRP3B[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_3" title="GTX1:TX_MARGIN_FULL_3[6]">GTX1:TX_MARGIN_FULL_3[6]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXSWING" title="GTX1:A_TXSWING">GTX1:A_TXSWING</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[14]">GTX1:DRP3B[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXDEEMPH" title="GTX1:A_TXDEEMPH">GTX1:A_TXDEEMPH</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3B" title="GTX1:DRP3B[15]">GTX1:DRP3B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[0]">GTX1:DRP3C[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_4" title="GTX1:TX_MARGIN_LOW_4[0]">GTX1:TX_MARGIN_LOW_4[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[1]">GTX1:DRP3C[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_4" title="GTX1:TX_MARGIN_LOW_4[1]">GTX1:TX_MARGIN_LOW_4[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[2]">GTX1:DRP3C[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_4" title="GTX1:TX_MARGIN_LOW_4[2]">GTX1:TX_MARGIN_LOW_4[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[3]">GTX1:DRP3C[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_4" title="GTX1:TX_MARGIN_LOW_4[3]">GTX1:TX_MARGIN_LOW_4[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[4]">GTX1:DRP3C[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_4" title="GTX1:TX_MARGIN_LOW_4[4]">GTX1:TX_MARGIN_LOW_4[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[5]">GTX1:DRP3C[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_4" title="GTX1:TX_MARGIN_LOW_4[5]">GTX1:TX_MARGIN_LOW_4[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[6]">GTX1:DRP3C[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_4" title="GTX1:TX_MARGIN_LOW_4[6]">GTX1:TX_MARGIN_LOW_4[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[7]">GTX1:DRP3C[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_4" title="GTX1:TX_MARGIN_FULL_4[0]">GTX1:TX_MARGIN_FULL_4[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[8]">GTX1:DRP3C[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_4" title="GTX1:TX_MARGIN_FULL_4[1]">GTX1:TX_MARGIN_FULL_4[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[9]">GTX1:DRP3C[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_4" title="GTX1:TX_MARGIN_FULL_4[2]">GTX1:TX_MARGIN_FULL_4[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[10]">GTX1:DRP3C[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_4" title="GTX1:TX_MARGIN_FULL_4[3]">GTX1:TX_MARGIN_FULL_4[3]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[11]">GTX1:DRP3C[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_4" title="GTX1:TX_MARGIN_FULL_4[4]">GTX1:TX_MARGIN_FULL_4[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[12]">GTX1:DRP3C[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_4" title="GTX1:TX_MARGIN_FULL_4[5]">GTX1:TX_MARGIN_FULL_4[5]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[13]">GTX1:DRP3C[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_4" title="GTX1:TX_MARGIN_FULL_4[6]">GTX1:TX_MARGIN_FULL_4[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[14]">GTX1:DRP3C[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TXDRIVE_DRP_EN" title="GTX1:TXDRIVE_DRP_EN">GTX1:TXDRIVE_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3C" title="GTX1:DRP3C[15]">GTX1:DRP3C[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DRIVE_MODE" title="GTX1:TX_DRIVE_MODE">GTX1:TX_DRIVE_MODE</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXDIFFCTRL" title="GTX1:A_TXDIFFCTRL[0]">GTX1:A_TXDIFFCTRL[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[0]">GTX1:DRP3D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXDIFFCTRL" title="GTX1:A_TXDIFFCTRL[1]">GTX1:A_TXDIFFCTRL[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[1]">GTX1:DRP3D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXDIFFCTRL" title="GTX1:A_TXDIFFCTRL[2]">GTX1:A_TXDIFFCTRL[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[2]">GTX1:DRP3D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXDIFFCTRL" title="GTX1:A_TXDIFFCTRL[3]">GTX1:A_TXDIFFCTRL[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[3]">GTX1:DRP3D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXBUFDIFFCTRL" title="GTX1:A_TXBUFDIFFCTRL[0]">GTX1:A_TXBUFDIFFCTRL[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[4]">GTX1:DRP3D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXBUFDIFFCTRL" title="GTX1:A_TXBUFDIFFCTRL[1]">GTX1:A_TXBUFDIFFCTRL[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[5]">GTX1:DRP3D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXBUFDIFFCTRL" title="GTX1:A_TXBUFDIFFCTRL[2]">GTX1:A_TXBUFDIFFCTRL[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[6]">GTX1:DRP3D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPREEMPHASIS" title="GTX1:A_TXPREEMPHASIS[0]">GTX1:A_TXPREEMPHASIS[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[7]">GTX1:DRP3D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPREEMPHASIS" title="GTX1:A_TXPREEMPHASIS[1]">GTX1:A_TXPREEMPHASIS[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[8]">GTX1:DRP3D[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPREEMPHASIS" title="GTX1:A_TXPREEMPHASIS[2]">GTX1:A_TXPREEMPHASIS[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[9]">GTX1:DRP3D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPREEMPHASIS" title="GTX1:A_TXPREEMPHASIS[3]">GTX1:A_TXPREEMPHASIS[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[10]">GTX1:DRP3D[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPOSTEMPHASIS" title="GTX1:A_TXPOSTEMPHASIS[0]">GTX1:A_TXPOSTEMPHASIS[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[11]">GTX1:DRP3D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPOSTEMPHASIS" title="GTX1:A_TXPOSTEMPHASIS[1]">GTX1:A_TXPOSTEMPHASIS[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[12]">GTX1:DRP3D[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPOSTEMPHASIS" title="GTX1:A_TXPOSTEMPHASIS[2]">GTX1:A_TXPOSTEMPHASIS[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[13]">GTX1:DRP3D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPOSTEMPHASIS" title="GTX1:A_TXPOSTEMPHASIS[3]">GTX1:A_TXPOSTEMPHASIS[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[14]">GTX1:DRP3D[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXPOSTEMPHASIS" title="GTX1:A_TXPOSTEMPHASIS[4]">GTX1:A_TXPOSTEMPHASIS[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3D" title="GTX1:DRP3D[15]">GTX1:DRP3D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[0]">GTX1:DRP3E[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_0" title="GTX1:TX_DEEMPH_0[0]">GTX1:TX_DEEMPH_0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[1]">GTX1:DRP3E[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_0" title="GTX1:TX_DEEMPH_0[1]">GTX1:TX_DEEMPH_0[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[2]">GTX1:DRP3E[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_0" title="GTX1:TX_DEEMPH_0[2]">GTX1:TX_DEEMPH_0[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[3]">GTX1:DRP3E[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_0" title="GTX1:TX_DEEMPH_0[3]">GTX1:TX_DEEMPH_0[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[4]">GTX1:DRP3E[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_0" title="GTX1:TX_DEEMPH_0[4]">GTX1:TX_DEEMPH_0[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[5]">GTX1:DRP3E[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_1" title="GTX1:TX_DEEMPH_1[0]">GTX1:TX_DEEMPH_1[0]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[6]">GTX1:DRP3E[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_1" title="GTX1:TX_DEEMPH_1[1]">GTX1:TX_DEEMPH_1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[7]">GTX1:DRP3E[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_1" title="GTX1:TX_DEEMPH_1[2]">GTX1:TX_DEEMPH_1[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[8]">GTX1:DRP3E[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_1" title="GTX1:TX_DEEMPH_1[3]">GTX1:TX_DEEMPH_1[3]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[9]">GTX1:DRP3E[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DEEMPH_1" title="GTX1:TX_DEEMPH_1[4]">GTX1:TX_DEEMPH_1[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[10]">GTX1:DRP3E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[11]">GTX1:DRP3E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[12]">GTX1:DRP3E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXMARGIN" title="GTX1:A_TXMARGIN[0]">GTX1:A_TXMARGIN[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[13]">GTX1:DRP3E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_TXMARGIN" title="GTX1:A_TXMARGIN[1]">GTX1:A_TXMARGIN[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[14]">GTX1:DRP3E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_TXMARGIN" title="GTX1:A_TXMARGIN[2]">GTX1:A_TXMARGIN[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP3E" title="GTX1:DRP3E[15]">GTX1:DRP3E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[0]">GTX1:DRP3F[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_RATE" title="GTX1:TRANS_TIME_RATE[0]">GTX1:TRANS_TIME_RATE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[1]">GTX1:DRP3F[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_RATE" title="GTX1:TRANS_TIME_RATE[1]">GTX1:TRANS_TIME_RATE[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[2]">GTX1:DRP3F[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_RATE" title="GTX1:TRANS_TIME_RATE[2]">GTX1:TRANS_TIME_RATE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[3]">GTX1:DRP3F[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_RATE" title="GTX1:TRANS_TIME_RATE[3]">GTX1:TRANS_TIME_RATE[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[4]">GTX1:DRP3F[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_RATE" title="GTX1:TRANS_TIME_RATE[4]">GTX1:TRANS_TIME_RATE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[5]">GTX1:DRP3F[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_RATE" title="GTX1:TRANS_TIME_RATE[5]">GTX1:TRANS_TIME_RATE[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[6]">GTX1:DRP3F[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_RATE" title="GTX1:TRANS_TIME_RATE[6]">GTX1:TRANS_TIME_RATE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[7]">GTX1:DRP3F[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TRANS_TIME_RATE" title="GTX1:TRANS_TIME_RATE[7]">GTX1:TRANS_TIME_RATE[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[8]">GTX1:DRP3F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[9]">GTX1:DRP3F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[10]">GTX1:DRP3F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[11]">GTX1:DRP3F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[12]">GTX1:DRP3F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[13]">GTX1:DRP3F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[14]">GTX1:DRP3F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP3F" title="GTX1:DRP3F[15]">GTX1:DRP3F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 18</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[0]">GTX1:A_RXEQMIX[0]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[0]">GTX1:DRP40[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[1]">GTX1:A_RXEQMIX[1]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[1]">GTX1:DRP40[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[2]">GTX1:A_RXEQMIX[2]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[2]">GTX1:DRP40[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[3]">GTX1:A_RXEQMIX[3]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[3]">GTX1:DRP40[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[4]">GTX1:A_RXEQMIX[4]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[4]">GTX1:DRP40[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[5]">GTX1:A_RXEQMIX[5]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[5]">GTX1:DRP40[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[6]">GTX1:A_RXEQMIX[6]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[6]">GTX1:DRP40[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[7]">GTX1:A_RXEQMIX[7]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[7]">GTX1:DRP40[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[8]">GTX1:A_RXEQMIX[8]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[8]">GTX1:DRP40[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:A_RXEQMIX" title="GTX1:A_RXEQMIX[9]">GTX1:A_RXEQMIX[9]</a><br><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[9]">GTX1:DRP40[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[10]">GTX1:DRP40[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[11]">GTX1:DRP40[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[12]">GTX1:DRP40[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[13]">GTX1:DRP40[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[14]">GTX1:DRP40[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP40" title="GTX1:DRP40[15]">GTX1:DRP40[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[0]">GTX1:DRP41[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[16]">GTX1:TST_ATTR[16]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[1]">GTX1:DRP41[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[17]">GTX1:TST_ATTR[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[2]">GTX1:DRP41[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[18]">GTX1:TST_ATTR[18]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[3]">GTX1:DRP41[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[19]">GTX1:TST_ATTR[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[4]">GTX1:DRP41[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[20]">GTX1:TST_ATTR[20]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[5]">GTX1:DRP41[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[21]">GTX1:TST_ATTR[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[6]">GTX1:DRP41[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[22]">GTX1:TST_ATTR[22]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[7]">GTX1:DRP41[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[23]">GTX1:TST_ATTR[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[8]">GTX1:DRP41[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[24]">GTX1:TST_ATTR[24]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[9]">GTX1:DRP41[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[25]">GTX1:TST_ATTR[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[10]">GTX1:DRP41[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[26]">GTX1:TST_ATTR[26]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[11]">GTX1:DRP41[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[27]">GTX1:TST_ATTR[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[12]">GTX1:DRP41[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[28]">GTX1:TST_ATTR[28]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[13]">GTX1:DRP41[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[29]">GTX1:TST_ATTR[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[14]">GTX1:DRP41[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[30]">GTX1:TST_ATTR[30]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP41" title="GTX1:DRP41[15]">GTX1:DRP41[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[31]">GTX1:TST_ATTR[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[0]">GTX1:DRP42[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[0]">GTX1:TST_ATTR[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[1]">GTX1:DRP42[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[1]">GTX1:TST_ATTR[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[2]">GTX1:DRP42[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[2]">GTX1:TST_ATTR[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[3]">GTX1:DRP42[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[3]">GTX1:TST_ATTR[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[4]">GTX1:DRP42[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[4]">GTX1:TST_ATTR[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[5]">GTX1:DRP42[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[5]">GTX1:TST_ATTR[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[6]">GTX1:DRP42[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[6]">GTX1:TST_ATTR[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[7]">GTX1:DRP42[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[7]">GTX1:TST_ATTR[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[8]">GTX1:DRP42[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[8]">GTX1:TST_ATTR[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[9]">GTX1:DRP42[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[9]">GTX1:TST_ATTR[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[10]">GTX1:DRP42[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[10]">GTX1:TST_ATTR[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[11]">GTX1:DRP42[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[11]">GTX1:TST_ATTR[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[12]">GTX1:DRP42[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[12]">GTX1:TST_ATTR[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[13]">GTX1:DRP42[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[13]">GTX1:TST_ATTR[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[14]">GTX1:DRP42[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[14]">GTX1:TST_ATTR[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP42" title="GTX1:DRP42[15]">GTX1:DRP42[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TST_ATTR" title="GTX1:TST_ATTR[15]">GTX1:TST_ATTR[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[0]">GTX1:DRP43[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_CTRL" title="GTX1:TXOUTCLK_CTRL[2]">GTX1:TXOUTCLK_CTRL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[1]">GTX1:DRP43[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_CTRL" title="GTX1:TXOUTCLK_CTRL[1]">GTX1:TXOUTCLK_CTRL[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[2]">GTX1:DRP43[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_CTRL" title="GTX1:TXOUTCLK_CTRL[0]">GTX1:TXOUTCLK_CTRL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[3]">GTX1:DRP43[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_CTRL" title="GTX1:RXRECCLK_CTRL[2]">GTX1:RXRECCLK_CTRL[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[4]">GTX1:DRP43[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_CTRL" title="GTX1:RXRECCLK_CTRL[1]">GTX1:RXRECCLK_CTRL[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[5]">GTX1:DRP43[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_CTRL" title="GTX1:RXRECCLK_CTRL[0]">GTX1:RXRECCLK_CTRL[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[6]">GTX1:DRP43[6]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:MUX.HCLK_OUT" title="IBUFDS_GTX0:MUX.HCLK_OUT[1]">IBUFDS_GTX0:MUX.HCLK_OUT[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[7]">GTX1:DRP43[7]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:MUX.HCLK_OUT" title="IBUFDS_GTX0:MUX.HCLK_OUT[0]">IBUFDS_GTX0:MUX.HCLK_OUT[0]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[8]">GTX1:DRP43[8]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:MUX.HCLK_OUT" title="IBUFDS_GTX1:MUX.HCLK_OUT[1]">IBUFDS_GTX1:MUX.HCLK_OUT[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[9]">GTX1:DRP43[9]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:MUX.HCLK_OUT" title="IBUFDS_GTX1:MUX.HCLK_OUT[0]">IBUFDS_GTX1:MUX.HCLK_OUT[0]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[10]">GTX1:DRP43[10]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.TSTCLK0" title="~GTX1:INV.TSTCLK0">~GTX1:INV.TSTCLK0</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[11]">GTX1:DRP43[11]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.TSTCLK1" title="~GTX1:INV.TSTCLK1">~GTX1:INV.TSTCLK1</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[12]">GTX1:DRP43[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[13]">GTX1:DRP43[13]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.SCANCLK" title="~GTX1:INV.SCANCLK">~GTX1:INV.SCANCLK</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[14]">GTX1:DRP43[14]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.GREFCLKTX" title="~GTX1:INV.GREFCLKTX">~GTX1:INV.GREFCLKTX</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP43" title="GTX1:DRP43[15]">GTX1:DRP43[15]</a><br><a href="#bits-xc6v-GTX-GTX1:INV.GREFCLKRX" title="~GTX1:INV.GREFCLKRX">~GTX1:INV.GREFCLKRX</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[0]">GTX1:DRP44[0]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[0]">GTX1:POWER_SAVE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[1]">GTX1:DRP44[1]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[1]">GTX1:POWER_SAVE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[2]">GTX1:DRP44[2]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[2]">GTX1:POWER_SAVE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[3]">GTX1:DRP44[3]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[3]">GTX1:POWER_SAVE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[4]">GTX1:DRP44[4]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[4]">GTX1:POWER_SAVE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[5]">GTX1:DRP44[5]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[5]">GTX1:POWER_SAVE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[6]">GTX1:DRP44[6]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[6]">GTX1:POWER_SAVE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[7]">GTX1:DRP44[7]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[7]">GTX1:POWER_SAVE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[8]">GTX1:DRP44[8]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[8]">GTX1:POWER_SAVE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[9]">GTX1:DRP44[9]</a><br><a href="#bits-xc6v-GTX-GTX1:POWER_SAVE" title="GTX1:POWER_SAVE[9]">GTX1:POWER_SAVE[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[10]">GTX1:DRP44[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[11]">GTX1:DRP44[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[12]">GTX1:DRP44[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[13]">GTX1:DRP44[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[14]">GTX1:DRP44[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP44" title="GTX1:DRP44[15]">GTX1:DRP44[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[0]">GTX1:DRP45[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_BYTECLK_CFG" title="GTX1:TX_BYTECLK_CFG[0]">GTX1:TX_BYTECLK_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[1]">GTX1:DRP45[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_BYTECLK_CFG" title="GTX1:TX_BYTECLK_CFG[1]">GTX1:TX_BYTECLK_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[2]">GTX1:DRP45[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_BYTECLK_CFG" title="GTX1:TX_BYTECLK_CFG[2]">GTX1:TX_BYTECLK_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[3]">GTX1:DRP45[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_BYTECLK_CFG" title="GTX1:TX_BYTECLK_CFG[3]">GTX1:TX_BYTECLK_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[4]">GTX1:DRP45[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_BYTECLK_CFG" title="GTX1:TX_BYTECLK_CFG[4]">GTX1:TX_BYTECLK_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[5]">GTX1:DRP45[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_BYTECLK_CFG" title="GTX1:TX_BYTECLK_CFG[5]">GTX1:TX_BYTECLK_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[6]">GTX1:DRP45[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_USRCLK_CFG" title="GTX1:TX_USRCLK_CFG[0]">GTX1:TX_USRCLK_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[7]">GTX1:DRP45[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_USRCLK_CFG" title="GTX1:TX_USRCLK_CFG[1]">GTX1:TX_USRCLK_CFG[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[8]">GTX1:DRP45[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_USRCLK_CFG" title="GTX1:TX_USRCLK_CFG[2]">GTX1:TX_USRCLK_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[9]">GTX1:DRP45[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_USRCLK_CFG" title="GTX1:TX_USRCLK_CFG[3]">GTX1:TX_USRCLK_CFG[3]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[10]">GTX1:DRP45[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_USRCLK_CFG" title="GTX1:TX_USRCLK_CFG[4]">GTX1:TX_USRCLK_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[11]">GTX1:DRP45[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_USRCLK_CFG" title="GTX1:TX_USRCLK_CFG[5]">GTX1:TX_USRCLK_CFG[5]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[12]">GTX1:DRP45[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[13]">GTX1:DRP45[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[14]">GTX1:DRP45[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP45" title="GTX1:DRP45[15]">GTX1:DRP45[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[0]">GTX1:DRP46[0]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[0]">GTX1:RXRECCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[1]">GTX1:DRP46[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[1]">GTX1:RXRECCLK_DLY[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[2]">GTX1:DRP46[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[2]">GTX1:RXRECCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[3]">GTX1:DRP46[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[3]">GTX1:RXRECCLK_DLY[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[4]">GTX1:DRP46[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[4]">GTX1:RXRECCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[5]">GTX1:DRP46[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[5]">GTX1:RXRECCLK_DLY[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[6]">GTX1:DRP46[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[6]">GTX1:RXRECCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[7]">GTX1:DRP46[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[7]">GTX1:RXRECCLK_DLY[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[8]">GTX1:DRP46[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[8]">GTX1:RXRECCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[9]">GTX1:DRP46[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RXRECCLK_DLY" title="GTX1:RXRECCLK_DLY[9]">GTX1:RXRECCLK_DLY[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[10]">GTX1:DRP46[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[11]">GTX1:DRP46[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[12]">GTX1:DRP46[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[13]">GTX1:DRP46[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[14]">GTX1:DRP46[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP46" title="GTX1:DRP46[15]">GTX1:DRP46[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[0]">GTX1:DRP47[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[0]">GTX1:TXOUTCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[1]">GTX1:DRP47[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[1]">GTX1:TXOUTCLK_DLY[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[2]">GTX1:DRP47[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[2]">GTX1:TXOUTCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[3]">GTX1:DRP47[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[3]">GTX1:TXOUTCLK_DLY[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[4]">GTX1:DRP47[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[4]">GTX1:TXOUTCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[5]">GTX1:DRP47[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[5]">GTX1:TXOUTCLK_DLY[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[6]">GTX1:DRP47[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[6]">GTX1:TXOUTCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[7]">GTX1:DRP47[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[7]">GTX1:TXOUTCLK_DLY[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[8]">GTX1:DRP47[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[8]">GTX1:TXOUTCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[9]">GTX1:DRP47[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TXOUTCLK_DLY" title="GTX1:TXOUTCLK_DLY[9]">GTX1:TXOUTCLK_DLY[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[10]">GTX1:DRP47[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[11]">GTX1:DRP47[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[12]">GTX1:DRP47[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[13]">GTX1:DRP47[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[14]">GTX1:DRP47[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP47" title="GTX1:DRP47[15]">GTX1:DRP47[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 19</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[0]">GTX1:DRP48[0]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[0]">IBUFDS_GTX0:REFCLKOUT_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[1]">GTX1:DRP48[1]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[1]">IBUFDS_GTX0:REFCLKOUT_DLY[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[2]">GTX1:DRP48[2]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[2]">IBUFDS_GTX0:REFCLKOUT_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[3]">GTX1:DRP48[3]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[3]">IBUFDS_GTX0:REFCLKOUT_DLY[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[4]">GTX1:DRP48[4]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[4]">IBUFDS_GTX0:REFCLKOUT_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[5]">GTX1:DRP48[5]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[5]">IBUFDS_GTX0:REFCLKOUT_DLY[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[6]">GTX1:DRP48[6]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[6]">IBUFDS_GTX0:REFCLKOUT_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[7]">GTX1:DRP48[7]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[7]">IBUFDS_GTX0:REFCLKOUT_DLY[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[8]">GTX1:DRP48[8]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[8]">IBUFDS_GTX0:REFCLKOUT_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[9]">GTX1:DRP48[9]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY" title="IBUFDS_GTX0:REFCLKOUT_DLY[9]">IBUFDS_GTX0:REFCLKOUT_DLY[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[10]">GTX1:DRP48[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[11]">GTX1:DRP48[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[12]">GTX1:DRP48[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[13]">GTX1:DRP48[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[14]">GTX1:DRP48[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP48" title="GTX1:DRP48[15]">GTX1:DRP48[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[0]">GTX1:DRP49[0]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[0]">IBUFDS_GTX1:REFCLKOUT_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[1]">GTX1:DRP49[1]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[1]">IBUFDS_GTX1:REFCLKOUT_DLY[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[2]">GTX1:DRP49[2]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[2]">IBUFDS_GTX1:REFCLKOUT_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[3]">GTX1:DRP49[3]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[3]">IBUFDS_GTX1:REFCLKOUT_DLY[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[4]">GTX1:DRP49[4]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[4]">IBUFDS_GTX1:REFCLKOUT_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[5]">GTX1:DRP49[5]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[5]">IBUFDS_GTX1:REFCLKOUT_DLY[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[6]">GTX1:DRP49[6]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[6]">IBUFDS_GTX1:REFCLKOUT_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[7]">GTX1:DRP49[7]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[7]">IBUFDS_GTX1:REFCLKOUT_DLY[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[8]">GTX1:DRP49[8]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[8]">IBUFDS_GTX1:REFCLKOUT_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[9]">GTX1:DRP49[9]</a><br><a href="#bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY" title="IBUFDS_GTX1:REFCLKOUT_DLY[9]">IBUFDS_GTX1:REFCLKOUT_DLY[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[10]">GTX1:DRP49[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[11]">GTX1:DRP49[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[12]">GTX1:DRP49[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[13]">GTX1:DRP49[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[14]">GTX1:DRP49[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP49" title="GTX1:DRP49[15]">GTX1:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[0]">GTX1:DRP4A[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[1]">GTX1:DRP4A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[2]">GTX1:DRP4A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[3]">GTX1:DRP4A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[4]">GTX1:DRP4A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[5]">GTX1:DRP4A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[6]">GTX1:DRP4A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[7]">GTX1:DRP4A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[8]">GTX1:DRP4A[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[9]">GTX1:DRP4A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[10]">GTX1:DRP4A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[11]">GTX1:DRP4A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[12]">GTX1:DRP4A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[13]">GTX1:DRP4A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[14]">GTX1:DRP4A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4A" title="GTX1:DRP4A[15]">GTX1:DRP4A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[0]">GTX1:DRP4B[0]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_MONSEL" title="GTX1:RX_DLYALIGN_MONSEL[0]">GTX1:RX_DLYALIGN_MONSEL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[1]">GTX1:DRP4B[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_MONSEL" title="GTX1:RX_DLYALIGN_MONSEL[1]">GTX1:RX_DLYALIGN_MONSEL[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[2]">GTX1:DRP4B[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_MONSEL" title="GTX1:RX_DLYALIGN_MONSEL[2]">GTX1:RX_DLYALIGN_MONSEL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[3]">GTX1:DRP4B[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_MONSEL" title="GTX1:TX_DLYALIGN_MONSEL[0]">GTX1:TX_DLYALIGN_MONSEL[0]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[4]">GTX1:DRP4B[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_MONSEL" title="GTX1:TX_DLYALIGN_MONSEL[1]">GTX1:TX_DLYALIGN_MONSEL[1]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[5]">GTX1:DRP4B[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_MONSEL" title="GTX1:TX_DLYALIGN_MONSEL[2]">GTX1:TX_DLYALIGN_MONSEL[2]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[6]">GTX1:DRP4B[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_EDGESET" title="GTX1:RX_DLYALIGN_EDGESET[0]">GTX1:RX_DLYALIGN_EDGESET[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[7]">GTX1:DRP4B[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_EDGESET" title="GTX1:RX_DLYALIGN_EDGESET[1]">GTX1:RX_DLYALIGN_EDGESET[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[8]">GTX1:DRP4B[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_EDGESET" title="GTX1:RX_DLYALIGN_EDGESET[2]">GTX1:RX_DLYALIGN_EDGESET[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[9]">GTX1:DRP4B[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_EDGESET" title="GTX1:RX_DLYALIGN_EDGESET[3]">GTX1:RX_DLYALIGN_EDGESET[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[10]">GTX1:DRP4B[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_EDGESET" title="GTX1:RX_DLYALIGN_EDGESET[4]">GTX1:RX_DLYALIGN_EDGESET[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[11]">GTX1:DRP4B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[12]">GTX1:DRP4B[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[13]">GTX1:DRP4B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[14]">GTX1:DRP4B[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_EN_REALIGN_RESET_BUF2" title="GTX1:RX_EN_REALIGN_RESET_BUF2">GTX1:RX_EN_REALIGN_RESET_BUF2</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4B" title="GTX1:DRP4B[15]">GTX1:DRP4B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[0]">GTX1:DRP4C[0]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_CTRINC" title="GTX1:TX_DLYALIGN_CTRINC[0]">GTX1:TX_DLYALIGN_CTRINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[1]">GTX1:DRP4C[1]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_CTRINC" title="GTX1:TX_DLYALIGN_CTRINC[1]">GTX1:TX_DLYALIGN_CTRINC[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[2]">GTX1:DRP4C[2]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_CTRINC" title="GTX1:TX_DLYALIGN_CTRINC[2]">GTX1:TX_DLYALIGN_CTRINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[3]">GTX1:DRP4C[3]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_CTRINC" title="GTX1:TX_DLYALIGN_CTRINC[3]">GTX1:TX_DLYALIGN_CTRINC[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[4]">GTX1:DRP4C[4]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_LPFINC" title="GTX1:TX_DLYALIGN_LPFINC[0]">GTX1:TX_DLYALIGN_LPFINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[5]">GTX1:DRP4C[5]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_LPFINC" title="GTX1:TX_DLYALIGN_LPFINC[1]">GTX1:TX_DLYALIGN_LPFINC[1]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[6]">GTX1:DRP4C[6]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_LPFINC" title="GTX1:TX_DLYALIGN_LPFINC[2]">GTX1:TX_DLYALIGN_LPFINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[7]">GTX1:DRP4C[7]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_LPFINC" title="GTX1:TX_DLYALIGN_LPFINC[3]">GTX1:TX_DLYALIGN_LPFINC[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[8]">GTX1:DRP4C[8]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING" title="GTX1:TX_DLYALIGN_OVRDSETTING[0]">GTX1:TX_DLYALIGN_OVRDSETTING[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[9]">GTX1:DRP4C[9]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING" title="GTX1:TX_DLYALIGN_OVRDSETTING[1]">GTX1:TX_DLYALIGN_OVRDSETTING[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[10]">GTX1:DRP4C[10]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING" title="GTX1:TX_DLYALIGN_OVRDSETTING[2]">GTX1:TX_DLYALIGN_OVRDSETTING[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[11]">GTX1:DRP4C[11]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING" title="GTX1:TX_DLYALIGN_OVRDSETTING[3]">GTX1:TX_DLYALIGN_OVRDSETTING[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[12]">GTX1:DRP4C[12]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING" title="GTX1:TX_DLYALIGN_OVRDSETTING[4]">GTX1:TX_DLYALIGN_OVRDSETTING[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[13]">GTX1:DRP4C[13]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING" title="GTX1:TX_DLYALIGN_OVRDSETTING[5]">GTX1:TX_DLYALIGN_OVRDSETTING[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[14]">GTX1:DRP4C[14]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING" title="GTX1:TX_DLYALIGN_OVRDSETTING[6]">GTX1:TX_DLYALIGN_OVRDSETTING[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4C" title="GTX1:DRP4C[15]">GTX1:DRP4C[15]</a><br><a href="#bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING" title="GTX1:TX_DLYALIGN_OVRDSETTING[7]">GTX1:TX_DLYALIGN_OVRDSETTING[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[0]">GTX1:DRP4D[0]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_CTRINC" title="GTX1:RX_DLYALIGN_CTRINC[0]">GTX1:RX_DLYALIGN_CTRINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[1]">GTX1:DRP4D[1]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_CTRINC" title="GTX1:RX_DLYALIGN_CTRINC[1]">GTX1:RX_DLYALIGN_CTRINC[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[2]">GTX1:DRP4D[2]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_CTRINC" title="GTX1:RX_DLYALIGN_CTRINC[2]">GTX1:RX_DLYALIGN_CTRINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[3]">GTX1:DRP4D[3]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_CTRINC" title="GTX1:RX_DLYALIGN_CTRINC[3]">GTX1:RX_DLYALIGN_CTRINC[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[4]">GTX1:DRP4D[4]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_LPFINC" title="GTX1:RX_DLYALIGN_LPFINC[0]">GTX1:RX_DLYALIGN_LPFINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[5]">GTX1:DRP4D[5]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_LPFINC" title="GTX1:RX_DLYALIGN_LPFINC[1]">GTX1:RX_DLYALIGN_LPFINC[1]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[6]">GTX1:DRP4D[6]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_LPFINC" title="GTX1:RX_DLYALIGN_LPFINC[2]">GTX1:RX_DLYALIGN_LPFINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[7]">GTX1:DRP4D[7]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_LPFINC" title="GTX1:RX_DLYALIGN_LPFINC[3]">GTX1:RX_DLYALIGN_LPFINC[3]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[8]">GTX1:DRP4D[8]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING" title="GTX1:RX_DLYALIGN_OVRDSETTING[0]">GTX1:RX_DLYALIGN_OVRDSETTING[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[9]">GTX1:DRP4D[9]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING" title="GTX1:RX_DLYALIGN_OVRDSETTING[1]">GTX1:RX_DLYALIGN_OVRDSETTING[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[10]">GTX1:DRP4D[10]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING" title="GTX1:RX_DLYALIGN_OVRDSETTING[2]">GTX1:RX_DLYALIGN_OVRDSETTING[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[11]">GTX1:DRP4D[11]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING" title="GTX1:RX_DLYALIGN_OVRDSETTING[3]">GTX1:RX_DLYALIGN_OVRDSETTING[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[12]">GTX1:DRP4D[12]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING" title="GTX1:RX_DLYALIGN_OVRDSETTING[4]">GTX1:RX_DLYALIGN_OVRDSETTING[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[13]">GTX1:DRP4D[13]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING" title="GTX1:RX_DLYALIGN_OVRDSETTING[5]">GTX1:RX_DLYALIGN_OVRDSETTING[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[14]">GTX1:DRP4D[14]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING" title="GTX1:RX_DLYALIGN_OVRDSETTING[6]">GTX1:RX_DLYALIGN_OVRDSETTING[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4D" title="GTX1:DRP4D[15]">GTX1:DRP4D[15]</a><br><a href="#bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING" title="GTX1:RX_DLYALIGN_OVRDSETTING[7]">GTX1:RX_DLYALIGN_OVRDSETTING[7]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[0]">GTX1:DRP4E[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[1]">GTX1:DRP4E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[2]">GTX1:DRP4E[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[3]">GTX1:DRP4E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[4]">GTX1:DRP4E[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[5]">GTX1:DRP4E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[6]">GTX1:DRP4E[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[7]">GTX1:DRP4E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[8]">GTX1:DRP4E[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[9]">GTX1:DRP4E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[10]">GTX1:DRP4E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[11]">GTX1:DRP4E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[12]">GTX1:DRP4E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[13]">GTX1:DRP4E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[14]">GTX1:DRP4E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4E" title="GTX1:DRP4E[15]">GTX1:DRP4E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[0]">GTX1:DRP4F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[1]">GTX1:DRP4F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[2]">GTX1:DRP4F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[3]">GTX1:DRP4F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[4]">GTX1:DRP4F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[5]">GTX1:DRP4F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[6]">GTX1:DRP4F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[7]">GTX1:DRP4F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[8]">GTX1:DRP4F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[9]">GTX1:DRP4F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[10]">GTX1:DRP4F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[11]">GTX1:DRP4F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[12]">GTX1:DRP4F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[13]">GTX1:DRP4F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[14]">GTX1:DRP4F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX1:DRP4F" title="GTX1:DRP4F[15]">GTX1:DRP4F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 20</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[0]">GTX2:DRP00[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[0]">GTX2:PMA_RX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[1]">GTX2:DRP00[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[1]">GTX2:PMA_RX_CFG[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[2]">GTX2:DRP00[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[2]">GTX2:PMA_RX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[3]">GTX2:DRP00[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[3]">GTX2:PMA_RX_CFG[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[4]">GTX2:DRP00[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[4]">GTX2:PMA_RX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[5]">GTX2:DRP00[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[5]">GTX2:PMA_RX_CFG[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[6]">GTX2:DRP00[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[6]">GTX2:PMA_RX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[7]">GTX2:DRP00[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[7]">GTX2:PMA_RX_CFG[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[8]">GTX2:DRP00[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[8]">GTX2:PMA_RX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[9]">GTX2:DRP00[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[9]">GTX2:PMA_RX_CFG[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[10]">GTX2:DRP00[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[10]">GTX2:PMA_RX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[11]">GTX2:DRP00[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[11]">GTX2:PMA_RX_CFG[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[12]">GTX2:DRP00[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[12]">GTX2:PMA_RX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[13]">GTX2:DRP00[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[13]">GTX2:PMA_RX_CFG[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[14]">GTX2:DRP00[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[14]">GTX2:PMA_RX_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP00" title="GTX2:DRP00[15]">GTX2:DRP00[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[15]">GTX2:PMA_RX_CFG[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[0]">GTX2:DRP01[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[16]">GTX2:PMA_RX_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[1]">GTX2:DRP01[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[17]">GTX2:PMA_RX_CFG[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[2]">GTX2:DRP01[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[18]">GTX2:PMA_RX_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[3]">GTX2:DRP01[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[19]">GTX2:PMA_RX_CFG[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[4]">GTX2:DRP01[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[20]">GTX2:PMA_RX_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[5]">GTX2:DRP01[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[21]">GTX2:PMA_RX_CFG[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[6]">GTX2:DRP01[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[22]">GTX2:PMA_RX_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[7]">GTX2:DRP01[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[23]">GTX2:PMA_RX_CFG[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[8]">GTX2:DRP01[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RX_CFG" title="GTX2:PMA_RX_CFG[24]">GTX2:PMA_RX_CFG[24]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[9]">GTX2:DRP01[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RXSYNC_CFG" title="GTX2:PMA_RXSYNC_CFG[0]">GTX2:PMA_RXSYNC_CFG[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[10]">GTX2:DRP01[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RXSYNC_CFG" title="GTX2:PMA_RXSYNC_CFG[1]">GTX2:PMA_RXSYNC_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[11]">GTX2:DRP01[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RXSYNC_CFG" title="GTX2:PMA_RXSYNC_CFG[2]">GTX2:PMA_RXSYNC_CFG[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[12]">GTX2:DRP01[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RXSYNC_CFG" title="GTX2:PMA_RXSYNC_CFG[3]">GTX2:PMA_RXSYNC_CFG[3]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[13]">GTX2:DRP01[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RXSYNC_CFG" title="GTX2:PMA_RXSYNC_CFG[4]">GTX2:PMA_RXSYNC_CFG[4]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[14]">GTX2:DRP01[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RXSYNC_CFG" title="GTX2:PMA_RXSYNC_CFG[5]">GTX2:PMA_RXSYNC_CFG[5]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP01" title="GTX2:DRP01[15]">GTX2:DRP01[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_RXSYNC_CFG" title="GTX2:PMA_RXSYNC_CFG[6]">GTX2:PMA_RXSYNC_CFG[6]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[0]">GTX2:DRP02[0]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[0]">GTX2:RXUSRCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[1]">GTX2:DRP02[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[1]">GTX2:RXUSRCLK_DLY[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[2]">GTX2:DRP02[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[2]">GTX2:RXUSRCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[3]">GTX2:DRP02[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[3]">GTX2:RXUSRCLK_DLY[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[4]">GTX2:DRP02[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[4]">GTX2:RXUSRCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[5]">GTX2:DRP02[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[5]">GTX2:RXUSRCLK_DLY[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[6]">GTX2:DRP02[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[6]">GTX2:RXUSRCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[7]">GTX2:DRP02[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[7]">GTX2:RXUSRCLK_DLY[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[8]">GTX2:DRP02[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[8]">GTX2:RXUSRCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[9]">GTX2:DRP02[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[9]">GTX2:RXUSRCLK_DLY[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[10]">GTX2:DRP02[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[10]">GTX2:RXUSRCLK_DLY[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[11]">GTX2:DRP02[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[11]">GTX2:RXUSRCLK_DLY[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[12]">GTX2:DRP02[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[12]">GTX2:RXUSRCLK_DLY[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[13]">GTX2:DRP02[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[13]">GTX2:RXUSRCLK_DLY[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[14]">GTX2:DRP02[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[14]">GTX2:RXUSRCLK_DLY[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP02" title="GTX2:DRP02[15]">GTX2:DRP02[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RXUSRCLK_DLY" title="GTX2:RXUSRCLK_DLY[15]">GTX2:RXUSRCLK_DLY[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[0]">GTX2:BIAS_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[0]">GTX2:DRP03[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[1]">GTX2:BIAS_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[1]">GTX2:DRP03[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[2]">GTX2:BIAS_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[2]">GTX2:DRP03[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[3]">GTX2:BIAS_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[3]">GTX2:DRP03[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[4]">GTX2:BIAS_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[4]">GTX2:DRP03[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[5]">GTX2:BIAS_CFG[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[5]">GTX2:DRP03[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[6]">GTX2:BIAS_CFG[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[6]">GTX2:DRP03[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[7]">GTX2:BIAS_CFG[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[7]">GTX2:DRP03[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[8]">GTX2:BIAS_CFG[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[8]">GTX2:DRP03[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[9]">GTX2:BIAS_CFG[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[9]">GTX2:DRP03[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[10]">GTX2:BIAS_CFG[10]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[10]">GTX2:DRP03[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[11]">GTX2:BIAS_CFG[11]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[11]">GTX2:DRP03[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[12]">GTX2:BIAS_CFG[12]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[12]">GTX2:DRP03[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[13]">GTX2:BIAS_CFG[13]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[13]">GTX2:DRP03[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[14]">GTX2:BIAS_CFG[14]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[14]">GTX2:DRP03[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[15]">GTX2:BIAS_CFG[15]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP03" title="GTX2:DRP03[15]">GTX2:DRP03[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[0]">GTX2:CHAN_BOND_SEQ_1_1[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[0]">GTX2:DRP04[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[1]">GTX2:CHAN_BOND_SEQ_1_1[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[1]">GTX2:DRP04[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[2]">GTX2:CHAN_BOND_SEQ_1_1[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[2]">GTX2:DRP04[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[3]">GTX2:CHAN_BOND_SEQ_1_1[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[3]">GTX2:DRP04[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[4]">GTX2:CHAN_BOND_SEQ_1_1[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[4]">GTX2:DRP04[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[5]">GTX2:CHAN_BOND_SEQ_1_1[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[5]">GTX2:DRP04[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[6]">GTX2:CHAN_BOND_SEQ_1_1[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[6]">GTX2:DRP04[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[7]">GTX2:CHAN_BOND_SEQ_1_1[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[7]">GTX2:DRP04[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[8]">GTX2:CHAN_BOND_SEQ_1_1[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[8]">GTX2:DRP04[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1" title="GTX2:CHAN_BOND_SEQ_1_1[9]">GTX2:CHAN_BOND_SEQ_1_1[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[9]">GTX2:DRP04[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE" title="GTX2:CHAN_BOND_SEQ_1_ENABLE[0]">GTX2:CHAN_BOND_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[10]">GTX2:DRP04[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE" title="GTX2:CHAN_BOND_SEQ_1_ENABLE[1]">GTX2:CHAN_BOND_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[11]">GTX2:DRP04[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE" title="GTX2:CHAN_BOND_SEQ_1_ENABLE[2]">GTX2:CHAN_BOND_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[12]">GTX2:DRP04[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE" title="GTX2:CHAN_BOND_SEQ_1_ENABLE[3]">GTX2:CHAN_BOND_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[13]">GTX2:DRP04[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[14]">GTX2:DRP04[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_BUFFER_USE" title="GTX2:RX_BUFFER_USE">GTX2:RX_BUFFER_USE</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP04" title="GTX2:DRP04[15]">GTX2:DRP04[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_LOSS_OF_SYNC_FSM" title="GTX2:RX_LOSS_OF_SYNC_FSM">GTX2:RX_LOSS_OF_SYNC_FSM</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[0]">GTX2:CHAN_BOND_SEQ_1_2[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[0]">GTX2:DRP05[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[1]">GTX2:CHAN_BOND_SEQ_1_2[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[1]">GTX2:DRP05[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[2]">GTX2:CHAN_BOND_SEQ_1_2[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[2]">GTX2:DRP05[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[3]">GTX2:CHAN_BOND_SEQ_1_2[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[3]">GTX2:DRP05[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[4]">GTX2:CHAN_BOND_SEQ_1_2[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[4]">GTX2:DRP05[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[5]">GTX2:CHAN_BOND_SEQ_1_2[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[5]">GTX2:DRP05[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[6]">GTX2:CHAN_BOND_SEQ_1_2[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[6]">GTX2:DRP05[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[7]">GTX2:CHAN_BOND_SEQ_1_2[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[7]">GTX2:DRP05[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[8]">GTX2:CHAN_BOND_SEQ_1_2[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[8]">GTX2:DRP05[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2" title="GTX2:CHAN_BOND_SEQ_1_2[9]">GTX2:CHAN_BOND_SEQ_1_2[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[9]">GTX2:DRP05[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_1_MAX_SKEW" title="GTX2:CHAN_BOND_1_MAX_SKEW[0]">GTX2:CHAN_BOND_1_MAX_SKEW[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[10]">GTX2:DRP05[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_1_MAX_SKEW" title="GTX2:CHAN_BOND_1_MAX_SKEW[1]">GTX2:CHAN_BOND_1_MAX_SKEW[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[11]">GTX2:DRP05[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_1_MAX_SKEW" title="GTX2:CHAN_BOND_1_MAX_SKEW[2]">GTX2:CHAN_BOND_1_MAX_SKEW[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[12]">GTX2:DRP05[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_1_MAX_SKEW" title="GTX2:CHAN_BOND_1_MAX_SKEW[3]">GTX2:CHAN_BOND_1_MAX_SKEW[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[13]">GTX2:DRP05[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[14]">GTX2:DRP05[14]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.RXUSRCLK" title="~GTX2:INV.RXUSRCLK">~GTX2:INV.RXUSRCLK</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP05" title="GTX2:DRP05[15]">GTX2:DRP05[15]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.RXUSRCLK2" title="~GTX2:INV.RXUSRCLK2">~GTX2:INV.RXUSRCLK2</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[0]">GTX2:CHAN_BOND_SEQ_1_3[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[0]">GTX2:DRP06[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[1]">GTX2:CHAN_BOND_SEQ_1_3[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[1]">GTX2:DRP06[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[2]">GTX2:CHAN_BOND_SEQ_1_3[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[2]">GTX2:DRP06[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[3]">GTX2:CHAN_BOND_SEQ_1_3[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[3]">GTX2:DRP06[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[4]">GTX2:CHAN_BOND_SEQ_1_3[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[4]">GTX2:DRP06[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[5]">GTX2:CHAN_BOND_SEQ_1_3[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[5]">GTX2:DRP06[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[6]">GTX2:CHAN_BOND_SEQ_1_3[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[6]">GTX2:DRP06[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[7]">GTX2:CHAN_BOND_SEQ_1_3[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[7]">GTX2:DRP06[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[8]">GTX2:CHAN_BOND_SEQ_1_3[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[8]">GTX2:DRP06[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3" title="GTX2:CHAN_BOND_SEQ_1_3[9]">GTX2:CHAN_BOND_SEQ_1_3[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[9]">GTX2:DRP06[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[10]">GTX2:DRP06[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_LOS_THRESHOLD" title="GTX2:RX_LOS_THRESHOLD[0]">GTX2:RX_LOS_THRESHOLD[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[11]">GTX2:DRP06[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_LOS_THRESHOLD" title="GTX2:RX_LOS_THRESHOLD[1]">GTX2:RX_LOS_THRESHOLD[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[12]">GTX2:DRP06[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_LOS_THRESHOLD" title="GTX2:RX_LOS_THRESHOLD[2]">GTX2:RX_LOS_THRESHOLD[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[13]">GTX2:DRP06[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_LOS_INVALID_INCR" title="GTX2:RX_LOS_INVALID_INCR[0]">GTX2:RX_LOS_INVALID_INCR[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[14]">GTX2:DRP06[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_LOS_INVALID_INCR" title="GTX2:RX_LOS_INVALID_INCR[1]">GTX2:RX_LOS_INVALID_INCR[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP06" title="GTX2:DRP06[15]">GTX2:DRP06[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_LOS_INVALID_INCR" title="GTX2:RX_LOS_INVALID_INCR[2]">GTX2:RX_LOS_INVALID_INCR[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[0]">GTX2:CHAN_BOND_SEQ_1_4[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[0]">GTX2:DRP07[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[1]">GTX2:CHAN_BOND_SEQ_1_4[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[1]">GTX2:DRP07[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[2]">GTX2:CHAN_BOND_SEQ_1_4[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[2]">GTX2:DRP07[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[3]">GTX2:CHAN_BOND_SEQ_1_4[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[3]">GTX2:DRP07[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[4]">GTX2:CHAN_BOND_SEQ_1_4[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[4]">GTX2:DRP07[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[5]">GTX2:CHAN_BOND_SEQ_1_4[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[5]">GTX2:DRP07[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[6]">GTX2:CHAN_BOND_SEQ_1_4[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[6]">GTX2:DRP07[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[7]">GTX2:CHAN_BOND_SEQ_1_4[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[7]">GTX2:DRP07[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[8]">GTX2:CHAN_BOND_SEQ_1_4[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[8]">GTX2:DRP07[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4" title="GTX2:CHAN_BOND_SEQ_1_4[9]">GTX2:CHAN_BOND_SEQ_1_4[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[9]">GTX2:DRP07[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_LEN" title="GTX2:CHAN_BOND_SEQ_LEN[0]">GTX2:CHAN_BOND_SEQ_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[10]">GTX2:DRP07[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_LEN" title="GTX2:CHAN_BOND_SEQ_LEN[1]">GTX2:CHAN_BOND_SEQ_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[11]">GTX2:DRP07[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[12]">GTX2:DRP07[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_IDLE_LO_CNT" title="GTX2:RX_IDLE_LO_CNT[0]">GTX2:RX_IDLE_LO_CNT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[13]">GTX2:DRP07[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_IDLE_LO_CNT" title="GTX2:RX_IDLE_LO_CNT[1]">GTX2:RX_IDLE_LO_CNT[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[14]">GTX2:DRP07[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_IDLE_LO_CNT" title="GTX2:RX_IDLE_LO_CNT[2]">GTX2:RX_IDLE_LO_CNT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP07" title="GTX2:DRP07[15]">GTX2:DRP07[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_IDLE_LO_CNT" title="GTX2:RX_IDLE_LO_CNT[3]">GTX2:RX_IDLE_LO_CNT[3]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 21</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[0]">GTX2:CHAN_BOND_SEQ_2_1[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[0]">GTX2:DRP08[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[1]">GTX2:CHAN_BOND_SEQ_2_1[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[1]">GTX2:DRP08[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[2]">GTX2:CHAN_BOND_SEQ_2_1[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[2]">GTX2:DRP08[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[3]">GTX2:CHAN_BOND_SEQ_2_1[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[3]">GTX2:DRP08[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[4]">GTX2:CHAN_BOND_SEQ_2_1[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[4]">GTX2:DRP08[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[5]">GTX2:CHAN_BOND_SEQ_2_1[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[5]">GTX2:DRP08[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[6]">GTX2:CHAN_BOND_SEQ_2_1[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[6]">GTX2:DRP08[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[7]">GTX2:CHAN_BOND_SEQ_2_1[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[7]">GTX2:DRP08[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[8]">GTX2:CHAN_BOND_SEQ_2_1[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[8]">GTX2:DRP08[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1" title="GTX2:CHAN_BOND_SEQ_2_1[9]">GTX2:CHAN_BOND_SEQ_2_1[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[9]">GTX2:DRP08[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE" title="GTX2:CHAN_BOND_SEQ_2_ENABLE[0]">GTX2:CHAN_BOND_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[10]">GTX2:DRP08[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE" title="GTX2:CHAN_BOND_SEQ_2_ENABLE[1]">GTX2:CHAN_BOND_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[11]">GTX2:DRP08[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE" title="GTX2:CHAN_BOND_SEQ_2_ENABLE[2]">GTX2:CHAN_BOND_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[12]">GTX2:DRP08[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE" title="GTX2:CHAN_BOND_SEQ_2_ENABLE[3]">GTX2:CHAN_BOND_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[13]">GTX2:DRP08[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[14]">GTX2:DRP08[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_REALIGN_RESET_BUF" title="GTX2:RX_EN_REALIGN_RESET_BUF">GTX2:RX_EN_REALIGN_RESET_BUF</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP08" title="GTX2:DRP08[15]">GTX2:DRP08[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_RATE_RESET_BUF" title="GTX2:RX_EN_RATE_RESET_BUF">GTX2:RX_EN_RATE_RESET_BUF</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[0]">GTX2:CHAN_BOND_SEQ_2_2[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[0]">GTX2:DRP09[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[1]">GTX2:CHAN_BOND_SEQ_2_2[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[1]">GTX2:DRP09[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[2]">GTX2:CHAN_BOND_SEQ_2_2[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[2]">GTX2:DRP09[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[3]">GTX2:CHAN_BOND_SEQ_2_2[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[3]">GTX2:DRP09[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[4]">GTX2:CHAN_BOND_SEQ_2_2[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[4]">GTX2:DRP09[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[5]">GTX2:CHAN_BOND_SEQ_2_2[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[5]">GTX2:DRP09[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[6]">GTX2:CHAN_BOND_SEQ_2_2[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[6]">GTX2:DRP09[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[7]">GTX2:CHAN_BOND_SEQ_2_2[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[7]">GTX2:DRP09[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[8]">GTX2:CHAN_BOND_SEQ_2_2[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[8]">GTX2:DRP09[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2" title="GTX2:CHAN_BOND_SEQ_2_2[9]">GTX2:CHAN_BOND_SEQ_2_2[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[9]">GTX2:DRP09[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_2_MAX_SKEW" title="GTX2:CHAN_BOND_2_MAX_SKEW[0]">GTX2:CHAN_BOND_2_MAX_SKEW[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[10]">GTX2:DRP09[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_2_MAX_SKEW" title="GTX2:CHAN_BOND_2_MAX_SKEW[1]">GTX2:CHAN_BOND_2_MAX_SKEW[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[11]">GTX2:DRP09[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_2_MAX_SKEW" title="GTX2:CHAN_BOND_2_MAX_SKEW[2]">GTX2:CHAN_BOND_2_MAX_SKEW[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[12]">GTX2:DRP09[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_2_MAX_SKEW" title="GTX2:CHAN_BOND_2_MAX_SKEW[3]">GTX2:CHAN_BOND_2_MAX_SKEW[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[13]">GTX2:DRP09[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_KEEP_ALIGN" title="GTX2:CHAN_BOND_KEEP_ALIGN">GTX2:CHAN_BOND_KEEP_ALIGN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[14]">GTX2:DRP09[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP09" title="GTX2:DRP09[15]">GTX2:DRP09[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_MODE_RESET_BUF" title="GTX2:RX_EN_MODE_RESET_BUF">GTX2:RX_EN_MODE_RESET_BUF</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[0]">GTX2:CHAN_BOND_SEQ_2_3[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[0]">GTX2:DRP0A[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[1]">GTX2:CHAN_BOND_SEQ_2_3[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[1]">GTX2:DRP0A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[2]">GTX2:CHAN_BOND_SEQ_2_3[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[2]">GTX2:DRP0A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[3]">GTX2:CHAN_BOND_SEQ_2_3[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[3]">GTX2:DRP0A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[4]">GTX2:CHAN_BOND_SEQ_2_3[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[4]">GTX2:DRP0A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[5]">GTX2:CHAN_BOND_SEQ_2_3[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[5]">GTX2:DRP0A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[6]">GTX2:CHAN_BOND_SEQ_2_3[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[6]">GTX2:DRP0A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[7]">GTX2:CHAN_BOND_SEQ_2_3[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[7]">GTX2:DRP0A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[8]">GTX2:CHAN_BOND_SEQ_2_3[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[8]">GTX2:DRP0A[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3" title="GTX2:CHAN_BOND_SEQ_2_3[9]">GTX2:CHAN_BOND_SEQ_2_3[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[9]">GTX2:DRP0A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_CFG" title="GTX2:CHAN_BOND_SEQ_2_CFG[0]">GTX2:CHAN_BOND_SEQ_2_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[10]">GTX2:DRP0A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_CFG" title="GTX2:CHAN_BOND_SEQ_2_CFG[1]">GTX2:CHAN_BOND_SEQ_2_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[11]">GTX2:DRP0A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_CFG" title="GTX2:CHAN_BOND_SEQ_2_CFG[2]">GTX2:CHAN_BOND_SEQ_2_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[12]">GTX2:DRP0A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_CFG" title="GTX2:CHAN_BOND_SEQ_2_CFG[3]">GTX2:CHAN_BOND_SEQ_2_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[13]">GTX2:DRP0A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_USE" title="GTX2:CHAN_BOND_SEQ_2_USE">GTX2:CHAN_BOND_SEQ_2_USE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[14]">GTX2:DRP0A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0A" title="GTX2:DRP0A[15]">GTX2:DRP0A[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_IDLE_RESET_PH" title="GTX2:RX_EN_IDLE_RESET_PH">GTX2:RX_EN_IDLE_RESET_PH</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[0]">GTX2:CHAN_BOND_SEQ_2_4[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[0]">GTX2:DRP0B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[1]">GTX2:CHAN_BOND_SEQ_2_4[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[1]">GTX2:DRP0B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[2]">GTX2:CHAN_BOND_SEQ_2_4[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[2]">GTX2:DRP0B[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[3]">GTX2:CHAN_BOND_SEQ_2_4[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[3]">GTX2:DRP0B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[4]">GTX2:CHAN_BOND_SEQ_2_4[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[4]">GTX2:DRP0B[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[5]">GTX2:CHAN_BOND_SEQ_2_4[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[5]">GTX2:DRP0B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[6]">GTX2:CHAN_BOND_SEQ_2_4[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[6]">GTX2:DRP0B[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[7]">GTX2:CHAN_BOND_SEQ_2_4[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[7]">GTX2:DRP0B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[8]">GTX2:CHAN_BOND_SEQ_2_4[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[8]">GTX2:DRP0B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4" title="GTX2:CHAN_BOND_SEQ_2_4[9]">GTX2:CHAN_BOND_SEQ_2_4[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[9]">GTX2:DRP0B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[10]">GTX2:DRP0B[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_IDLE_RESET_BUF" title="GTX2:RX_EN_IDLE_RESET_BUF">GTX2:RX_EN_IDLE_RESET_BUF</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[11]">GTX2:DRP0B[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_XCLK_SEL" title="GTX2:RX_XCLK_SEL">GTX2:RX_XCLK_SEL</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[12]">GTX2:DRP0B[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_IDLE_HI_CNT" title="GTX2:RX_IDLE_HI_CNT[0]">GTX2:RX_IDLE_HI_CNT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[13]">GTX2:DRP0B[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_IDLE_HI_CNT" title="GTX2:RX_IDLE_HI_CNT[1]">GTX2:RX_IDLE_HI_CNT[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[14]">GTX2:DRP0B[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_IDLE_HI_CNT" title="GTX2:RX_IDLE_HI_CNT[2]">GTX2:RX_IDLE_HI_CNT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0B" title="GTX2:DRP0B[15]">GTX2:DRP0B[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_IDLE_HI_CNT" title="GTX2:RX_IDLE_HI_CNT[3]">GTX2:RX_IDLE_HI_CNT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[0]">GTX2:DRP0C[0]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_OVFL_THRESH" title="GTX2:RXBUF_OVFL_THRESH[0]">GTX2:RXBUF_OVFL_THRESH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[1]">GTX2:DRP0C[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_OVFL_THRESH" title="GTX2:RXBUF_OVFL_THRESH[1]">GTX2:RXBUF_OVFL_THRESH[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[2]">GTX2:DRP0C[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_OVFL_THRESH" title="GTX2:RXBUF_OVFL_THRESH[2]">GTX2:RXBUF_OVFL_THRESH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[3]">GTX2:DRP0C[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_OVFL_THRESH" title="GTX2:RXBUF_OVFL_THRESH[3]">GTX2:RXBUF_OVFL_THRESH[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[4]">GTX2:DRP0C[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_OVFL_THRESH" title="GTX2:RXBUF_OVFL_THRESH[4]">GTX2:RXBUF_OVFL_THRESH[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[5]">GTX2:DRP0C[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_OVFL_THRESH" title="GTX2:RXBUF_OVFL_THRESH[5]">GTX2:RXBUF_OVFL_THRESH[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[6]">GTX2:DRP0C[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_UDFL_THRESH" title="GTX2:RXBUF_UDFL_THRESH[0]">GTX2:RXBUF_UDFL_THRESH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[7]">GTX2:DRP0C[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_UDFL_THRESH" title="GTX2:RXBUF_UDFL_THRESH[1]">GTX2:RXBUF_UDFL_THRESH[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[8]">GTX2:DRP0C[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_UDFL_THRESH" title="GTX2:RXBUF_UDFL_THRESH[2]">GTX2:RXBUF_UDFL_THRESH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[9]">GTX2:DRP0C[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_UDFL_THRESH" title="GTX2:RXBUF_UDFL_THRESH[3]">GTX2:RXBUF_UDFL_THRESH[3]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[10]">GTX2:DRP0C[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_UDFL_THRESH" title="GTX2:RXBUF_UDFL_THRESH[4]">GTX2:RXBUF_UDFL_THRESH[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[11]">GTX2:DRP0C[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_UDFL_THRESH" title="GTX2:RXBUF_UDFL_THRESH[5]">GTX2:RXBUF_UDFL_THRESH[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[12]">GTX2:DRP0C[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RXBUF_OVRD_THRESH" title="GTX2:RXBUF_OVRD_THRESH">GTX2:RXBUF_OVRD_THRESH</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[13]">GTX2:DRP0C[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_FIFO_ADDR_MODE" title="GTX2:RX_FIFO_ADDR_MODE">GTX2:RX_FIFO_ADDR_MODE</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[14]">GTX2:DRP0C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP0C" title="GTX2:DRP0C[15]">GTX2:DRP0C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[0]">GTX2:CLK_COR_SEQ_1_1[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[0]">GTX2:DRP0D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[1]">GTX2:CLK_COR_SEQ_1_1[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[1]">GTX2:DRP0D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[2]">GTX2:CLK_COR_SEQ_1_1[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[2]">GTX2:DRP0D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[3]">GTX2:CLK_COR_SEQ_1_1[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[3]">GTX2:DRP0D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[4]">GTX2:CLK_COR_SEQ_1_1[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[4]">GTX2:DRP0D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[5]">GTX2:CLK_COR_SEQ_1_1[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[5]">GTX2:DRP0D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[6]">GTX2:CLK_COR_SEQ_1_1[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[6]">GTX2:DRP0D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[7]">GTX2:CLK_COR_SEQ_1_1[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[7]">GTX2:DRP0D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[8]">GTX2:CLK_COR_SEQ_1_1[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[8]">GTX2:DRP0D[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1" title="GTX2:CLK_COR_SEQ_1_1[9]">GTX2:CLK_COR_SEQ_1_1[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[9]">GTX2:DRP0D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_ENABLE" title="GTX2:CLK_COR_SEQ_1_ENABLE[0]">GTX2:CLK_COR_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[10]">GTX2:DRP0D[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_ENABLE" title="GTX2:CLK_COR_SEQ_1_ENABLE[1]">GTX2:CLK_COR_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[11]">GTX2:DRP0D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_ENABLE" title="GTX2:CLK_COR_SEQ_1_ENABLE[2]">GTX2:CLK_COR_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[12]">GTX2:DRP0D[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_ENABLE" title="GTX2:CLK_COR_SEQ_1_ENABLE[3]">GTX2:CLK_COR_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[13]">GTX2:DRP0D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_CORRECT_USE" title="GTX2:CLK_CORRECT_USE">GTX2:CLK_CORRECT_USE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[14]">GTX2:DRP0D[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_PRECEDENCE" title="GTX2:CLK_COR_PRECEDENCE">GTX2:CLK_COR_PRECEDENCE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0D" title="GTX2:DRP0D[15]">GTX2:DRP0D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[0]">GTX2:CLK_COR_SEQ_1_2[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[0]">GTX2:DRP0E[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[1]">GTX2:CLK_COR_SEQ_1_2[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[1]">GTX2:DRP0E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[2]">GTX2:CLK_COR_SEQ_1_2[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[2]">GTX2:DRP0E[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[3]">GTX2:CLK_COR_SEQ_1_2[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[3]">GTX2:DRP0E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[4]">GTX2:CLK_COR_SEQ_1_2[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[4]">GTX2:DRP0E[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[5]">GTX2:CLK_COR_SEQ_1_2[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[5]">GTX2:DRP0E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[6]">GTX2:CLK_COR_SEQ_1_2[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[6]">GTX2:DRP0E[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[7]">GTX2:CLK_COR_SEQ_1_2[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[7]">GTX2:DRP0E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[8]">GTX2:CLK_COR_SEQ_1_2[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[8]">GTX2:DRP0E[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2" title="GTX2:CLK_COR_SEQ_1_2[9]">GTX2:CLK_COR_SEQ_1_2[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[9]">GTX2:DRP0E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_REPEAT_WAIT" title="GTX2:CLK_COR_REPEAT_WAIT[0]">GTX2:CLK_COR_REPEAT_WAIT[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[10]">GTX2:DRP0E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_REPEAT_WAIT" title="GTX2:CLK_COR_REPEAT_WAIT[1]">GTX2:CLK_COR_REPEAT_WAIT[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[11]">GTX2:DRP0E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_REPEAT_WAIT" title="GTX2:CLK_COR_REPEAT_WAIT[2]">GTX2:CLK_COR_REPEAT_WAIT[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[12]">GTX2:DRP0E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_REPEAT_WAIT" title="GTX2:CLK_COR_REPEAT_WAIT[3]">GTX2:CLK_COR_REPEAT_WAIT[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[13]">GTX2:DRP0E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_REPEAT_WAIT" title="GTX2:CLK_COR_REPEAT_WAIT[4]">GTX2:CLK_COR_REPEAT_WAIT[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[14]">GTX2:DRP0E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_KEEP_IDLE" title="GTX2:CLK_COR_KEEP_IDLE">GTX2:CLK_COR_KEEP_IDLE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0E" title="GTX2:DRP0E[15]">GTX2:DRP0E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[0]">GTX2:CLK_COR_SEQ_1_3[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[0]">GTX2:DRP0F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[1]">GTX2:CLK_COR_SEQ_1_3[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[1]">GTX2:DRP0F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[2]">GTX2:CLK_COR_SEQ_1_3[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[2]">GTX2:DRP0F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[3]">GTX2:CLK_COR_SEQ_1_3[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[3]">GTX2:DRP0F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[4]">GTX2:CLK_COR_SEQ_1_3[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[4]">GTX2:DRP0F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[5]">GTX2:CLK_COR_SEQ_1_3[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[5]">GTX2:DRP0F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[6]">GTX2:CLK_COR_SEQ_1_3[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[6]">GTX2:DRP0F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[7]">GTX2:CLK_COR_SEQ_1_3[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[7]">GTX2:DRP0F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[8]">GTX2:CLK_COR_SEQ_1_3[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[8]">GTX2:DRP0F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3" title="GTX2:CLK_COR_SEQ_1_3[9]">GTX2:CLK_COR_SEQ_1_3[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[9]">GTX2:DRP0F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MIN_LAT" title="GTX2:CLK_COR_MIN_LAT[0]">GTX2:CLK_COR_MIN_LAT[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[10]">GTX2:DRP0F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MIN_LAT" title="GTX2:CLK_COR_MIN_LAT[1]">GTX2:CLK_COR_MIN_LAT[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[11]">GTX2:DRP0F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MIN_LAT" title="GTX2:CLK_COR_MIN_LAT[2]">GTX2:CLK_COR_MIN_LAT[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[12]">GTX2:DRP0F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MIN_LAT" title="GTX2:CLK_COR_MIN_LAT[3]">GTX2:CLK_COR_MIN_LAT[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[13]">GTX2:DRP0F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MIN_LAT" title="GTX2:CLK_COR_MIN_LAT[4]">GTX2:CLK_COR_MIN_LAT[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[14]">GTX2:DRP0F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MIN_LAT" title="GTX2:CLK_COR_MIN_LAT[5]">GTX2:CLK_COR_MIN_LAT[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP0F" title="GTX2:DRP0F[15]">GTX2:DRP0F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 22</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[0]">GTX2:CLK_COR_SEQ_1_4[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[0]">GTX2:DRP10[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[1]">GTX2:CLK_COR_SEQ_1_4[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[1]">GTX2:DRP10[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[2]">GTX2:CLK_COR_SEQ_1_4[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[2]">GTX2:DRP10[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[3]">GTX2:CLK_COR_SEQ_1_4[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[3]">GTX2:DRP10[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[4]">GTX2:CLK_COR_SEQ_1_4[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[4]">GTX2:DRP10[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[5]">GTX2:CLK_COR_SEQ_1_4[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[5]">GTX2:DRP10[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[6]">GTX2:CLK_COR_SEQ_1_4[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[6]">GTX2:DRP10[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[7]">GTX2:CLK_COR_SEQ_1_4[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[7]">GTX2:DRP10[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[8]">GTX2:CLK_COR_SEQ_1_4[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[8]">GTX2:DRP10[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4" title="GTX2:CLK_COR_SEQ_1_4[9]">GTX2:CLK_COR_SEQ_1_4[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[9]">GTX2:DRP10[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MAX_LAT" title="GTX2:CLK_COR_MAX_LAT[0]">GTX2:CLK_COR_MAX_LAT[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[10]">GTX2:DRP10[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MAX_LAT" title="GTX2:CLK_COR_MAX_LAT[1]">GTX2:CLK_COR_MAX_LAT[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[11]">GTX2:DRP10[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MAX_LAT" title="GTX2:CLK_COR_MAX_LAT[2]">GTX2:CLK_COR_MAX_LAT[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[12]">GTX2:DRP10[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MAX_LAT" title="GTX2:CLK_COR_MAX_LAT[3]">GTX2:CLK_COR_MAX_LAT[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[13]">GTX2:DRP10[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MAX_LAT" title="GTX2:CLK_COR_MAX_LAT[4]">GTX2:CLK_COR_MAX_LAT[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[14]">GTX2:DRP10[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_MAX_LAT" title="GTX2:CLK_COR_MAX_LAT[5]">GTX2:CLK_COR_MAX_LAT[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP10" title="GTX2:DRP10[15]">GTX2:DRP10[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[0]">GTX2:CLK_COR_SEQ_2_1[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[0]">GTX2:DRP11[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[1]">GTX2:CLK_COR_SEQ_2_1[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[1]">GTX2:DRP11[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[2]">GTX2:CLK_COR_SEQ_2_1[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[2]">GTX2:DRP11[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[3]">GTX2:CLK_COR_SEQ_2_1[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[3]">GTX2:DRP11[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[4]">GTX2:CLK_COR_SEQ_2_1[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[4]">GTX2:DRP11[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[5]">GTX2:CLK_COR_SEQ_2_1[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[5]">GTX2:DRP11[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[6]">GTX2:CLK_COR_SEQ_2_1[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[6]">GTX2:DRP11[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[7]">GTX2:CLK_COR_SEQ_2_1[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[7]">GTX2:DRP11[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[8]">GTX2:CLK_COR_SEQ_2_1[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[8]">GTX2:DRP11[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1" title="GTX2:CLK_COR_SEQ_2_1[9]">GTX2:CLK_COR_SEQ_2_1[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[9]">GTX2:DRP11[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_ENABLE" title="GTX2:CLK_COR_SEQ_2_ENABLE[0]">GTX2:CLK_COR_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[10]">GTX2:DRP11[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_ENABLE" title="GTX2:CLK_COR_SEQ_2_ENABLE[1]">GTX2:CLK_COR_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[11]">GTX2:DRP11[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_ENABLE" title="GTX2:CLK_COR_SEQ_2_ENABLE[2]">GTX2:CLK_COR_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[12]">GTX2:DRP11[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_ENABLE" title="GTX2:CLK_COR_SEQ_2_ENABLE[3]">GTX2:CLK_COR_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[13]">GTX2:DRP11[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_USE" title="GTX2:CLK_COR_SEQ_2_USE">GTX2:CLK_COR_SEQ_2_USE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[14]">GTX2:DRP11[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_INSERT_IDLE_FLAG" title="GTX2:CLK_COR_INSERT_IDLE_FLAG">GTX2:CLK_COR_INSERT_IDLE_FLAG</a><br><a href="#bits-xc6v-GTX-GTX2:DRP11" title="GTX2:DRP11[15]">GTX2:DRP11[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[0]">GTX2:CLK_COR_SEQ_2_2[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[0]">GTX2:DRP12[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[1]">GTX2:CLK_COR_SEQ_2_2[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[1]">GTX2:DRP12[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[2]">GTX2:CLK_COR_SEQ_2_2[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[2]">GTX2:DRP12[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[3]">GTX2:CLK_COR_SEQ_2_2[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[3]">GTX2:DRP12[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[4]">GTX2:CLK_COR_SEQ_2_2[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[4]">GTX2:DRP12[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[5]">GTX2:CLK_COR_SEQ_2_2[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[5]">GTX2:DRP12[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[6]">GTX2:CLK_COR_SEQ_2_2[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[6]">GTX2:DRP12[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[7]">GTX2:CLK_COR_SEQ_2_2[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[7]">GTX2:DRP12[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[8]">GTX2:CLK_COR_SEQ_2_2[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[8]">GTX2:DRP12[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2" title="GTX2:CLK_COR_SEQ_2_2[9]">GTX2:CLK_COR_SEQ_2_2[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[9]">GTX2:DRP12[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_ADJ_LEN" title="GTX2:CLK_COR_ADJ_LEN[0]">GTX2:CLK_COR_ADJ_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[10]">GTX2:DRP12[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_ADJ_LEN" title="GTX2:CLK_COR_ADJ_LEN[1]">GTX2:CLK_COR_ADJ_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[11]">GTX2:DRP12[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[12]">GTX2:DRP12[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_SLIDE_MODE" title="GTX2:RX_SLIDE_MODE[0]">GTX2:RX_SLIDE_MODE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[13]">GTX2:DRP12[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_SLIDE_MODE" title="GTX2:RX_SLIDE_MODE[1]">GTX2:RX_SLIDE_MODE[1]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[14]">GTX2:DRP12[14]</a><br><a href="#bits-xc6v-GTX-GTX2:SHOW_REALIGN_COMMA" title="GTX2:SHOW_REALIGN_COMMA">GTX2:SHOW_REALIGN_COMMA</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP12" title="GTX2:DRP12[15]">GTX2:DRP12[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_CDR_FORCE_ROTATE" title="GTX2:RX_CDR_FORCE_ROTATE">GTX2:RX_CDR_FORCE_ROTATE</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[0]">GTX2:CLK_COR_SEQ_2_3[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[0]">GTX2:DRP13[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[1]">GTX2:CLK_COR_SEQ_2_3[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[1]">GTX2:DRP13[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[2]">GTX2:CLK_COR_SEQ_2_3[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[2]">GTX2:DRP13[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[3]">GTX2:CLK_COR_SEQ_2_3[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[3]">GTX2:DRP13[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[4]">GTX2:CLK_COR_SEQ_2_3[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[4]">GTX2:DRP13[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[5]">GTX2:CLK_COR_SEQ_2_3[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[5]">GTX2:DRP13[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[6]">GTX2:CLK_COR_SEQ_2_3[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[6]">GTX2:DRP13[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[7]">GTX2:CLK_COR_SEQ_2_3[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[7]">GTX2:DRP13[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[8]">GTX2:CLK_COR_SEQ_2_3[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[8]">GTX2:DRP13[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3" title="GTX2:CLK_COR_SEQ_2_3[9]">GTX2:CLK_COR_SEQ_2_3[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[9]">GTX2:DRP13[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_DET_LEN" title="GTX2:CLK_COR_DET_LEN[0]">GTX2:CLK_COR_DET_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[10]">GTX2:DRP13[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_DET_LEN" title="GTX2:CLK_COR_DET_LEN[1]">GTX2:CLK_COR_DET_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[11]">GTX2:DRP13[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[12]">GTX2:DRP13[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_SLIDE_AUTO_WAIT" title="GTX2:RX_SLIDE_AUTO_WAIT[0]">GTX2:RX_SLIDE_AUTO_WAIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[13]">GTX2:DRP13[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_SLIDE_AUTO_WAIT" title="GTX2:RX_SLIDE_AUTO_WAIT[1]">GTX2:RX_SLIDE_AUTO_WAIT[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[14]">GTX2:DRP13[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_SLIDE_AUTO_WAIT" title="GTX2:RX_SLIDE_AUTO_WAIT[2]">GTX2:RX_SLIDE_AUTO_WAIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP13" title="GTX2:DRP13[15]">GTX2:DRP13[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_SLIDE_AUTO_WAIT" title="GTX2:RX_SLIDE_AUTO_WAIT[3]">GTX2:RX_SLIDE_AUTO_WAIT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[0]">GTX2:CLK_COR_SEQ_2_4[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[0]">GTX2:DRP14[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[1]">GTX2:CLK_COR_SEQ_2_4[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[1]">GTX2:DRP14[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[2]">GTX2:CLK_COR_SEQ_2_4[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[2]">GTX2:DRP14[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[3]">GTX2:CLK_COR_SEQ_2_4[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[3]">GTX2:DRP14[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[4]">GTX2:CLK_COR_SEQ_2_4[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[4]">GTX2:DRP14[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[5]">GTX2:CLK_COR_SEQ_2_4[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[5]">GTX2:DRP14[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[6]">GTX2:CLK_COR_SEQ_2_4[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[6]">GTX2:DRP14[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[7]">GTX2:CLK_COR_SEQ_2_4[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[7]">GTX2:DRP14[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[8]">GTX2:CLK_COR_SEQ_2_4[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[8]">GTX2:DRP14[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4" title="GTX2:CLK_COR_SEQ_2_4[9]">GTX2:CLK_COR_SEQ_2_4[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[9]">GTX2:DRP14[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DEC_PCOMMA_DETECT" title="GTX2:DEC_PCOMMA_DETECT">GTX2:DEC_PCOMMA_DETECT</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[10]">GTX2:DRP14[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DEC_MCOMMA_DETECT" title="GTX2:DEC_MCOMMA_DETECT">GTX2:DEC_MCOMMA_DETECT</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[11]">GTX2:DRP14[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[12]">GTX2:DRP14[12]</a><br><a href="#bits-xc6v-GTX-GTX2:USR_CODE_ERR_CLR" title="GTX2:USR_CODE_ERR_CLR">GTX2:USR_CODE_ERR_CLR</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[13]">GTX2:DRP14[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DECODE_SEQ_MATCH" title="GTX2:RX_DECODE_SEQ_MATCH">GTX2:RX_DECODE_SEQ_MATCH</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:ALIGN_COMMA_WORD" title="GTX2:ALIGN_COMMA_WORD">GTX2:ALIGN_COMMA_WORD</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[14]">GTX2:DRP14[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DEC_VALID_COMMA_ONLY" title="GTX2:DEC_VALID_COMMA_ONLY">GTX2:DEC_VALID_COMMA_ONLY</a><br><a href="#bits-xc6v-GTX-GTX2:DRP14" title="GTX2:DRP14[15]">GTX2:DRP14[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[0]">GTX2:DRP15[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[0]">GTX2:PMA_CDR_SCAN[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[1]">GTX2:DRP15[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[1]">GTX2:PMA_CDR_SCAN[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[2]">GTX2:DRP15[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[2]">GTX2:PMA_CDR_SCAN[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[3]">GTX2:DRP15[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[3]">GTX2:PMA_CDR_SCAN[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[4]">GTX2:DRP15[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[4]">GTX2:PMA_CDR_SCAN[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[5]">GTX2:DRP15[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[5]">GTX2:PMA_CDR_SCAN[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[6]">GTX2:DRP15[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[6]">GTX2:PMA_CDR_SCAN[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[7]">GTX2:DRP15[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[7]">GTX2:PMA_CDR_SCAN[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[8]">GTX2:DRP15[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[8]">GTX2:PMA_CDR_SCAN[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[9]">GTX2:DRP15[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[9]">GTX2:PMA_CDR_SCAN[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[10]">GTX2:DRP15[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[10]">GTX2:PMA_CDR_SCAN[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[11]">GTX2:DRP15[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[11]">GTX2:PMA_CDR_SCAN[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[12]">GTX2:DRP15[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[12]">GTX2:PMA_CDR_SCAN[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[13]">GTX2:DRP15[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[13]">GTX2:PMA_CDR_SCAN[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[14]">GTX2:DRP15[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[14]">GTX2:PMA_CDR_SCAN[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP15" title="GTX2:DRP15[15]">GTX2:DRP15[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[15]">GTX2:PMA_CDR_SCAN[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[0]">GTX2:DRP16[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[16]">GTX2:PMA_CDR_SCAN[16]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[1]">GTX2:DRP16[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[17]">GTX2:PMA_CDR_SCAN[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[2]">GTX2:DRP16[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[18]">GTX2:PMA_CDR_SCAN[18]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[3]">GTX2:DRP16[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[19]">GTX2:PMA_CDR_SCAN[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[4]">GTX2:DRP16[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[20]">GTX2:PMA_CDR_SCAN[20]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[5]">GTX2:DRP16[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[21]">GTX2:PMA_CDR_SCAN[21]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[6]">GTX2:DRP16[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[22]">GTX2:PMA_CDR_SCAN[22]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[7]">GTX2:DRP16[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[23]">GTX2:PMA_CDR_SCAN[23]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[8]">GTX2:DRP16[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[24]">GTX2:PMA_CDR_SCAN[24]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[9]">GTX2:DRP16[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[25]">GTX2:PMA_CDR_SCAN[25]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[10]">GTX2:DRP16[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CDR_SCAN" title="GTX2:PMA_CDR_SCAN[26]">GTX2:PMA_CDR_SCAN[26]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CDR_PH_ADJ_TIME" title="GTX2:CDR_PH_ADJ_TIME[0]">GTX2:CDR_PH_ADJ_TIME[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[11]">GTX2:DRP16[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CDR_PH_ADJ_TIME" title="GTX2:CDR_PH_ADJ_TIME[1]">GTX2:CDR_PH_ADJ_TIME[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[12]">GTX2:DRP16[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CDR_PH_ADJ_TIME" title="GTX2:CDR_PH_ADJ_TIME[2]">GTX2:CDR_PH_ADJ_TIME[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[13]">GTX2:DRP16[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CDR_PH_ADJ_TIME" title="GTX2:CDR_PH_ADJ_TIME[3]">GTX2:CDR_PH_ADJ_TIME[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[14]">GTX2:DRP16[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CDR_PH_ADJ_TIME" title="GTX2:CDR_PH_ADJ_TIME[4]">GTX2:CDR_PH_ADJ_TIME[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP16" title="GTX2:DRP16[15]">GTX2:DRP16[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[0]">GTX2:DRP17[0]</a><br><a href="#bits-xc6v-GTX-GTX2:OOBDETECT_THRESHOLD" title="GTX2:OOBDETECT_THRESHOLD[0]">GTX2:OOBDETECT_THRESHOLD[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[1]">GTX2:DRP17[1]</a><br><a href="#bits-xc6v-GTX-GTX2:OOBDETECT_THRESHOLD" title="GTX2:OOBDETECT_THRESHOLD[1]">GTX2:OOBDETECT_THRESHOLD[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[2]">GTX2:DRP17[2]</a><br><a href="#bits-xc6v-GTX-GTX2:OOBDETECT_THRESHOLD" title="GTX2:OOBDETECT_THRESHOLD[2]">GTX2:OOBDETECT_THRESHOLD[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[3]">GTX2:DRP17[3]</a><br><a href="#bits-xc6v-GTX-GTX2:GTX_CFG_PWRUP" title="GTX2:GTX_CFG_PWRUP">GTX2:GTX_CFG_PWRUP</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:AC_CAP_DIS" title="GTX2:AC_CAP_DIS">GTX2:AC_CAP_DIS</a><br><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[4]">GTX2:DRP17[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[5]">GTX2:DRP17[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_CLK25_DIVIDER" title="GTX2:RX_CLK25_DIVIDER[0]">GTX2:RX_CLK25_DIVIDER[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[6]">GTX2:DRP17[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_CLK25_DIVIDER" title="GTX2:RX_CLK25_DIVIDER[1]">GTX2:RX_CLK25_DIVIDER[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[7]">GTX2:DRP17[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_CLK25_DIVIDER" title="GTX2:RX_CLK25_DIVIDER[2]">GTX2:RX_CLK25_DIVIDER[2]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[8]">GTX2:DRP17[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_CLK25_DIVIDER" title="GTX2:RX_CLK25_DIVIDER[3]">GTX2:RX_CLK25_DIVIDER[3]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[9]">GTX2:DRP17[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_CLK25_DIVIDER" title="GTX2:RX_CLK25_DIVIDER[4]">GTX2:RX_CLK25_DIVIDER[4]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BIAS_CFG" title="GTX2:BIAS_CFG[16]">GTX2:BIAS_CFG[16]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[10]">GTX2:DRP17[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_CFG" title="GTX2:CHAN_BOND_SEQ_2_CFG[4]">GTX2:CHAN_BOND_SEQ_2_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[11]">GTX2:DRP17[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[12]">GTX2:DRP17[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DATA_WIDTH" title="GTX2:RX_DATA_WIDTH[0]">GTX2:RX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[13]">GTX2:DRP17[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DATA_WIDTH" title="GTX2:RX_DATA_WIDTH[1]">GTX2:RX_DATA_WIDTH[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[14]">GTX2:DRP17[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DATA_WIDTH" title="GTX2:RX_DATA_WIDTH[2]">GTX2:RX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP17" title="GTX2:DRP17[15]">GTX2:DRP17[15]</a><br><a href="#bits-xc6v-GTX-GTX2:GEN_RXUSRCLK" title="GTX2:GEN_RXUSRCLK">GTX2:GEN_RXUSRCLK</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 23</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[0]">GTX2:DRP18[0]</a><br><a href="#bits-xc6v-GTX-GTX2:GEARBOX_ENDEC" title="GTX2:GEARBOX_ENDEC[0]">GTX2:GEARBOX_ENDEC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[1]">GTX2:DRP18[1]</a><br><a href="#bits-xc6v-GTX-GTX2:GEARBOX_ENDEC" title="GTX2:GEARBOX_ENDEC[1]">GTX2:GEARBOX_ENDEC[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[2]">GTX2:DRP18[2]</a><br><a href="#bits-xc6v-GTX-GTX2:GEARBOX_ENDEC" title="GTX2:GEARBOX_ENDEC[2]">GTX2:GEARBOX_ENDEC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[3]">GTX2:DRP18[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXGEARBOX_USE" title="GTX2:RXGEARBOX_USE">GTX2:RXGEARBOX_USE</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXCDRRESET" title="GTX2:A_RXCDRRESET">GTX2:A_RXCDRRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[4]">GTX2:DRP18[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_GTXTXRESET" title="GTX2:A_GTXTXRESET">GTX2:A_GTXTXRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[5]">GTX2:DRP18[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_GTXRXRESET" title="GTX2:A_GTXRXRESET">GTX2:A_GTXRXRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[6]">GTX2:DRP18[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXBUFRESET" title="GTX2:A_RXBUFRESET">GTX2:A_RXBUFRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[7]">GTX2:DRP18[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXRESET" title="GTX2:A_RXRESET">GTX2:A_RXRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[8]">GTX2:DRP18[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXRESET" title="GTX2:A_TXRESET">GTX2:A_TXRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[9]">GTX2:DRP18[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXCDRHOLD" title="GTX2:A_RXCDRHOLD">GTX2:A_RXCDRHOLD</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[10]">GTX2:DRP18[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXCDRFREQRESET" title="GTX2:A_RXCDRFREQRESET">GTX2:A_RXCDRFREQRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[11]">GTX2:DRP18[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXCDRPHASERESET" title="GTX2:A_RXCDRPHASERESET">GTX2:A_RXCDRPHASERESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[12]">GTX2:DRP18[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXDFERESET" title="GTX2:A_RXDFERESET">GTX2:A_RXDFERESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[13]">GTX2:DRP18[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[14]">GTX2:DRP18[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RESET_DRP_EN" title="GTX2:RESET_DRP_EN">GTX2:RESET_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP18" title="GTX2:DRP18[15]">GTX2:DRP18[15]</a><br><a href="#bits-xc6v-GTX-GTX2:MASTER_DRP_EN" title="GTX2:MASTER_DRP_EN">GTX2:MASTER_DRP_EN</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[0]">GTX2:DRP19[0]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[0]">GTX2:RXPLL_COM_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[1]">GTX2:DRP19[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[1]">GTX2:RXPLL_COM_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[2]">GTX2:DRP19[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[2]">GTX2:RXPLL_COM_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[3]">GTX2:DRP19[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[3]">GTX2:RXPLL_COM_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[4]">GTX2:DRP19[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[4]">GTX2:RXPLL_COM_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[5]">GTX2:DRP19[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[5]">GTX2:RXPLL_COM_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[6]">GTX2:DRP19[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[6]">GTX2:RXPLL_COM_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[7]">GTX2:DRP19[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[7]">GTX2:RXPLL_COM_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[8]">GTX2:DRP19[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[8]">GTX2:RXPLL_COM_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[9]">GTX2:DRP19[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[9]">GTX2:RXPLL_COM_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[10]">GTX2:DRP19[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[10]">GTX2:RXPLL_COM_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[11]">GTX2:DRP19[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[11]">GTX2:RXPLL_COM_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[12]">GTX2:DRP19[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[12]">GTX2:RXPLL_COM_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[13]">GTX2:DRP19[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[13]">GTX2:RXPLL_COM_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[14]">GTX2:DRP19[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[14]">GTX2:RXPLL_COM_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP19" title="GTX2:DRP19[15]">GTX2:DRP19[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[15]">GTX2:RXPLL_COM_CFG[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[0]">GTX2:DRP1A[0]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[16]">GTX2:RXPLL_COM_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[1]">GTX2:DRP1A[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[17]">GTX2:RXPLL_COM_CFG[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[2]">GTX2:DRP1A[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[18]">GTX2:RXPLL_COM_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[3]">GTX2:DRP1A[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[19]">GTX2:RXPLL_COM_CFG[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[4]">GTX2:DRP1A[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[20]">GTX2:RXPLL_COM_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[5]">GTX2:DRP1A[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[21]">GTX2:RXPLL_COM_CFG[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[6]">GTX2:DRP1A[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[22]">GTX2:RXPLL_COM_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[7]">GTX2:DRP1A[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_COM_CFG" title="GTX2:RXPLL_COM_CFG[23]">GTX2:RXPLL_COM_CFG[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[8]">GTX2:DRP1A[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_CP_CFG" title="GTX2:RXPLL_CP_CFG[0]">GTX2:RXPLL_CP_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[9]">GTX2:DRP1A[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_CP_CFG" title="GTX2:RXPLL_CP_CFG[1]">GTX2:RXPLL_CP_CFG[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[10]">GTX2:DRP1A[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_CP_CFG" title="GTX2:RXPLL_CP_CFG[2]">GTX2:RXPLL_CP_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[11]">GTX2:DRP1A[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_CP_CFG" title="GTX2:RXPLL_CP_CFG[3]">GTX2:RXPLL_CP_CFG[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[12]">GTX2:DRP1A[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_CP_CFG" title="GTX2:RXPLL_CP_CFG[4]">GTX2:RXPLL_CP_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[13]">GTX2:DRP1A[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_CP_CFG" title="GTX2:RXPLL_CP_CFG[5]">GTX2:RXPLL_CP_CFG[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[14]">GTX2:DRP1A[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_CP_CFG" title="GTX2:RXPLL_CP_CFG[6]">GTX2:RXPLL_CP_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1A" title="GTX2:DRP1A[15]">GTX2:DRP1A[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_CP_CFG" title="GTX2:RXPLL_CP_CFG[7]">GTX2:RXPLL_CP_CFG[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[0]">GTX2:DRP1B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[1]">GTX2:DRP1B[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_FB" title="GTX2:RXPLL_DIVSEL_FB[1]">GTX2:RXPLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[2]">GTX2:DRP1B[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_FB" title="GTX2:RXPLL_DIVSEL_FB[2]">GTX2:RXPLL_DIVSEL_FB[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[3]">GTX2:DRP1B[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_FB" title="GTX2:RXPLL_DIVSEL_FB[3]">GTX2:RXPLL_DIVSEL_FB[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[4]">GTX2:DRP1B[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_FB" title="GTX2:RXPLL_DIVSEL_FB[4]">GTX2:RXPLL_DIVSEL_FB[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[5]">GTX2:DRP1B[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_FB" title="GTX2:RXPLL_DIVSEL_FB[0]">GTX2:RXPLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[6]">GTX2:DRP1B[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL45_FB" title="GTX2:RXPLL_DIVSEL45_FB">GTX2:RXPLL_DIVSEL45_FB</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[7]">GTX2:DRP1B[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_STARTUP_EN" title="GTX2:RXPLL_STARTUP_EN">GTX2:RXPLL_STARTUP_EN</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[8]">GTX2:DRP1B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXPOWERDOWN" title="GTX2:A_RXPOWERDOWN[0]">GTX2:A_RXPOWERDOWN[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[9]">GTX2:DRP1B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXPOWERDOWN" title="GTX2:A_RXPOWERDOWN[1]">GTX2:A_RXPOWERDOWN[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[10]">GTX2:DRP1B[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[11]">GTX2:DRP1B[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_LKDET_CFG" title="GTX2:RXPLL_LKDET_CFG[0]">GTX2:RXPLL_LKDET_CFG[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[12]">GTX2:DRP1B[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_LKDET_CFG" title="GTX2:RXPLL_LKDET_CFG[1]">GTX2:RXPLL_LKDET_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[13]">GTX2:DRP1B[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_LKDET_CFG" title="GTX2:RXPLL_LKDET_CFG[2]">GTX2:RXPLL_LKDET_CFG[2]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[14]">GTX2:DRP1B[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_OUT" title="GTX2:RXPLL_DIVSEL_OUT[0]">GTX2:RXPLL_DIVSEL_OUT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1B" title="GTX2:DRP1B[15]">GTX2:DRP1B[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_OUT" title="GTX2:RXPLL_DIVSEL_OUT[1]">GTX2:RXPLL_DIVSEL_OUT[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[0]">GTX2:DRP1C[0]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLLREFSEL_TESTCLK" title="GTX2:RXPLLREFSEL_TESTCLK">GTX2:RXPLLREFSEL_TESTCLK</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[1]">GTX2:DRP1C[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_REF" title="GTX2:RXPLL_DIVSEL_REF[1]">GTX2:RXPLL_DIVSEL_REF[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[2]">GTX2:DRP1C[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_REF" title="GTX2:RXPLL_DIVSEL_REF[2]">GTX2:RXPLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[3]">GTX2:DRP1C[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_REF" title="GTX2:RXPLL_DIVSEL_REF[3]">GTX2:RXPLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[4]">GTX2:DRP1C[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_REF" title="GTX2:RXPLL_DIVSEL_REF[4]">GTX2:RXPLL_DIVSEL_REF[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[5]">GTX2:DRP1C[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_REF" title="GTX2:RXPLL_DIVSEL_REF[0]">GTX2:RXPLL_DIVSEL_REF[0]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[6]">GTX2:DRP1C[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLLREFSEL_MODE" title="GTX2:RXPLLREFSEL_MODE">GTX2:RXPLLREFSEL_MODE</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[7]">GTX2:DRP1C[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLLREFSEL_STATIC" title="GTX2:RXPLLREFSEL_STATIC[0]">GTX2:RXPLLREFSEL_STATIC[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[8]">GTX2:DRP1C[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLLREFSEL_STATIC" title="GTX2:RXPLLREFSEL_STATIC[1]">GTX2:RXPLLREFSEL_STATIC[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[9]">GTX2:DRP1C[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPLLREFSEL_STATIC" title="GTX2:RXPLLREFSEL_STATIC[2]">GTX2:RXPLLREFSEL_STATIC[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_PLLRXRESET" title="GTX2:A_PLLRXRESET">GTX2:A_PLLRXRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[10]">GTX2:DRP1C[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXPLLLKDETEN" title="GTX2:A_RXPLLLKDETEN">GTX2:A_RXPLLLKDETEN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[11]">GTX2:DRP1C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_PLLCLKRXRESET" title="GTX2:A_PLLCLKRXRESET">GTX2:A_PLLCLKRXRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[12]">GTX2:DRP1C[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[13]">GTX2:DRP1C[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PLL_DRP_EN" title="GTX2:PLL_DRP_EN">GTX2:PLL_DRP_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXPLLPOWERDOWN" title="GTX2:A_RXPLLPOWERDOWN">GTX2:A_RXPLLPOWERDOWN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[14]">GTX2:DRP1C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1C" title="GTX2:DRP1C[15]">GTX2:DRP1C[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_OVERSAMPLE_MODE" title="GTX2:RX_OVERSAMPLE_MODE">GTX2:RX_OVERSAMPLE_MODE</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[0]">GTX2:DRP1D[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[0]">GTX2:TXPLL_COM_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[1]">GTX2:DRP1D[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[1]">GTX2:TXPLL_COM_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[2]">GTX2:DRP1D[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[2]">GTX2:TXPLL_COM_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[3]">GTX2:DRP1D[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[3]">GTX2:TXPLL_COM_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[4]">GTX2:DRP1D[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[4]">GTX2:TXPLL_COM_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[5]">GTX2:DRP1D[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[5]">GTX2:TXPLL_COM_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[6]">GTX2:DRP1D[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[6]">GTX2:TXPLL_COM_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[7]">GTX2:DRP1D[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[7]">GTX2:TXPLL_COM_CFG[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[8]">GTX2:DRP1D[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[8]">GTX2:TXPLL_COM_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[9]">GTX2:DRP1D[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[9]">GTX2:TXPLL_COM_CFG[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[10]">GTX2:DRP1D[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[10]">GTX2:TXPLL_COM_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[11]">GTX2:DRP1D[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[11]">GTX2:TXPLL_COM_CFG[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[12]">GTX2:DRP1D[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[12]">GTX2:TXPLL_COM_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[13]">GTX2:DRP1D[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[13]">GTX2:TXPLL_COM_CFG[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[14]">GTX2:DRP1D[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[14]">GTX2:TXPLL_COM_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1D" title="GTX2:DRP1D[15]">GTX2:DRP1D[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[15]">GTX2:TXPLL_COM_CFG[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[0]">GTX2:DRP1E[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[16]">GTX2:TXPLL_COM_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[1]">GTX2:DRP1E[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[17]">GTX2:TXPLL_COM_CFG[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[2]">GTX2:DRP1E[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[18]">GTX2:TXPLL_COM_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[3]">GTX2:DRP1E[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[19]">GTX2:TXPLL_COM_CFG[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[4]">GTX2:DRP1E[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[20]">GTX2:TXPLL_COM_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[5]">GTX2:DRP1E[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[21]">GTX2:TXPLL_COM_CFG[21]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[6]">GTX2:DRP1E[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[22]">GTX2:TXPLL_COM_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[7]">GTX2:DRP1E[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_COM_CFG" title="GTX2:TXPLL_COM_CFG[23]">GTX2:TXPLL_COM_CFG[23]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[8]">GTX2:DRP1E[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_CP_CFG" title="GTX2:TXPLL_CP_CFG[0]">GTX2:TXPLL_CP_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[9]">GTX2:DRP1E[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_CP_CFG" title="GTX2:TXPLL_CP_CFG[1]">GTX2:TXPLL_CP_CFG[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[10]">GTX2:DRP1E[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_CP_CFG" title="GTX2:TXPLL_CP_CFG[2]">GTX2:TXPLL_CP_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[11]">GTX2:DRP1E[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_CP_CFG" title="GTX2:TXPLL_CP_CFG[3]">GTX2:TXPLL_CP_CFG[3]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[12]">GTX2:DRP1E[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_CP_CFG" title="GTX2:TXPLL_CP_CFG[4]">GTX2:TXPLL_CP_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[13]">GTX2:DRP1E[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_CP_CFG" title="GTX2:TXPLL_CP_CFG[5]">GTX2:TXPLL_CP_CFG[5]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[14]">GTX2:DRP1E[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_CP_CFG" title="GTX2:TXPLL_CP_CFG[6]">GTX2:TXPLL_CP_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1E" title="GTX2:DRP1E[15]">GTX2:DRP1E[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_CP_CFG" title="GTX2:TXPLL_CP_CFG[7]">GTX2:TXPLL_CP_CFG[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[0]">GTX2:DRP1F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[1]">GTX2:DRP1F[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_FB" title="GTX2:TXPLL_DIVSEL_FB[1]">GTX2:TXPLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[2]">GTX2:DRP1F[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_FB" title="GTX2:TXPLL_DIVSEL_FB[2]">GTX2:TXPLL_DIVSEL_FB[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[3]">GTX2:DRP1F[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_FB" title="GTX2:TXPLL_DIVSEL_FB[3]">GTX2:TXPLL_DIVSEL_FB[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[4]">GTX2:DRP1F[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_FB" title="GTX2:TXPLL_DIVSEL_FB[4]">GTX2:TXPLL_DIVSEL_FB[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[5]">GTX2:DRP1F[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_FB" title="GTX2:TXPLL_DIVSEL_FB[0]">GTX2:TXPLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[6]">GTX2:DRP1F[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL45_FB" title="GTX2:TXPLL_DIVSEL45_FB">GTX2:TXPLL_DIVSEL45_FB</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[7]">GTX2:DRP1F[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_STARTUP_EN" title="GTX2:TXPLL_STARTUP_EN">GTX2:TXPLL_STARTUP_EN</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[8]">GTX2:DRP1F[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_CLK_SOURCE" title="GTX2:TX_CLK_SOURCE">GTX2:TX_CLK_SOURCE</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPOWERDOWN" title="GTX2:A_TXPOWERDOWN[0]">GTX2:A_TXPOWERDOWN[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[9]">GTX2:DRP1F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPOWERDOWN" title="GTX2:A_TXPOWERDOWN[1]">GTX2:A_TXPOWERDOWN[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[10]">GTX2:DRP1F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[11]">GTX2:DRP1F[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_LKDET_CFG" title="GTX2:TXPLL_LKDET_CFG[0]">GTX2:TXPLL_LKDET_CFG[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[12]">GTX2:DRP1F[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_LKDET_CFG" title="GTX2:TXPLL_LKDET_CFG[1]">GTX2:TXPLL_LKDET_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[13]">GTX2:DRP1F[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_LKDET_CFG" title="GTX2:TXPLL_LKDET_CFG[2]">GTX2:TXPLL_LKDET_CFG[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[14]">GTX2:DRP1F[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_OUT" title="GTX2:TXPLL_DIVSEL_OUT[0]">GTX2:TXPLL_DIVSEL_OUT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP1F" title="GTX2:DRP1F[15]">GTX2:DRP1F[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_OUT" title="GTX2:TXPLL_DIVSEL_OUT[1]">GTX2:TXPLL_DIVSEL_OUT[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 24</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[0]">GTX2:DRP20[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLLREFSEL_TESTCLK" title="GTX2:TXPLLREFSEL_TESTCLK">GTX2:TXPLLREFSEL_TESTCLK</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[1]">GTX2:DRP20[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_REF" title="GTX2:TXPLL_DIVSEL_REF[1]">GTX2:TXPLL_DIVSEL_REF[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[2]">GTX2:DRP20[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_REF" title="GTX2:TXPLL_DIVSEL_REF[2]">GTX2:TXPLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[3]">GTX2:DRP20[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_REF" title="GTX2:TXPLL_DIVSEL_REF[3]">GTX2:TXPLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[4]">GTX2:DRP20[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_REF" title="GTX2:TXPLL_DIVSEL_REF[4]">GTX2:TXPLL_DIVSEL_REF[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[5]">GTX2:DRP20[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_REF" title="GTX2:TXPLL_DIVSEL_REF[0]">GTX2:TXPLL_DIVSEL_REF[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[6]">GTX2:DRP20[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLLREFSEL_MODE" title="GTX2:TXPLLREFSEL_MODE">GTX2:TXPLLREFSEL_MODE</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[7]">GTX2:DRP20[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLLREFSEL_STATIC" title="GTX2:TXPLLREFSEL_STATIC[0]">GTX2:TXPLLREFSEL_STATIC[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[8]">GTX2:DRP20[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLLREFSEL_STATIC" title="GTX2:TXPLLREFSEL_STATIC[1]">GTX2:TXPLLREFSEL_STATIC[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[9]">GTX2:DRP20[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLLREFSEL_STATIC" title="GTX2:TXPLLREFSEL_STATIC[2]">GTX2:TXPLLREFSEL_STATIC[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_PLLTXRESET" title="GTX2:A_PLLTXRESET">GTX2:A_PLLTXRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[10]">GTX2:DRP20[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPLLLKDETEN" title="GTX2:A_TXPLLLKDETEN">GTX2:A_TXPLLLKDETEN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[11]">GTX2:DRP20[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_PLLCLKTXRESET" title="GTX2:A_PLLCLKTXRESET">GTX2:A_PLLCLKTXRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[12]">GTX2:DRP20[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[13]">GTX2:DRP20[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PDELIDLE_DRP_EN" title="GTX2:PDELIDLE_DRP_EN">GTX2:PDELIDLE_DRP_EN</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPLLPOWERDOWN" title="GTX2:A_TXPLLPOWERDOWN">GTX2:A_TXPLLPOWERDOWN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[14]">GTX2:DRP20[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP20" title="GTX2:DRP20[15]">GTX2:DRP20[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_OVERSAMPLE_MODE" title="GTX2:TX_OVERSAMPLE_MODE">GTX2:TX_OVERSAMPLE_MODE</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[0]">GTX2:DRP21[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[0]">GTX2:TX_DETECT_RX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[1]">GTX2:DRP21[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[1]">GTX2:TX_DETECT_RX_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[2]">GTX2:DRP21[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[2]">GTX2:TX_DETECT_RX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[3]">GTX2:DRP21[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[3]">GTX2:TX_DETECT_RX_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[4]">GTX2:DRP21[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[4]">GTX2:TX_DETECT_RX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[5]">GTX2:DRP21[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[5]">GTX2:TX_DETECT_RX_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[6]">GTX2:DRP21[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[6]">GTX2:TX_DETECT_RX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[7]">GTX2:DRP21[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[7]">GTX2:TX_DETECT_RX_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[8]">GTX2:DRP21[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[8]">GTX2:TX_DETECT_RX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[9]">GTX2:DRP21[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[9]">GTX2:TX_DETECT_RX_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[10]">GTX2:DRP21[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[10]">GTX2:TX_DETECT_RX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[11]">GTX2:DRP21[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[11]">GTX2:TX_DETECT_RX_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[12]">GTX2:DRP21[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[12]">GTX2:TX_DETECT_RX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[13]">GTX2:DRP21[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG" title="GTX2:TX_DETECT_RX_CFG[13]">GTX2:TX_DETECT_RX_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXELECIDLE" title="GTX2:A_TXELECIDLE">GTX2:A_TXELECIDLE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[14]">GTX2:DRP21[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP21" title="GTX2:DRP21[15]">GTX2:DRP21[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PCI_EXPRESS_MODE" title="GTX2:PCI_EXPRESS_MODE">GTX2:PCI_EXPRESS_MODE</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[0]">GTX2:DRP22[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[1]">GTX2:DRP22[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[2]">GTX2:DRP22[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[3]">GTX2:DRP22[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[4]">GTX2:DRP22[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[5]">GTX2:DRP22[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[6]">GTX2:DRP22[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[7]">GTX2:DRP22[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[8]">GTX2:DRP22[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[9]">GTX2:DRP22[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[10]">GTX2:DRP22[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[11]">GTX2:DRP22[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[12]">GTX2:DRP22[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[13]">GTX2:DRP22[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[14]">GTX2:DRP22[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP22" title="GTX2:DRP22[15]">GTX2:DRP22[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CAS_CLK_EN" title="GTX2:PMA_CAS_CLK_EN">GTX2:PMA_CAS_CLK_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[0]">GTX2:DRP23[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[0]">GTX2:TRANS_TIME_TO_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[1]">GTX2:DRP23[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[1]">GTX2:TRANS_TIME_TO_P2[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[2]">GTX2:DRP23[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[2]">GTX2:TRANS_TIME_TO_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[3]">GTX2:DRP23[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[3]">GTX2:TRANS_TIME_TO_P2[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[4]">GTX2:DRP23[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[4]">GTX2:TRANS_TIME_TO_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[5]">GTX2:DRP23[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[5]">GTX2:TRANS_TIME_TO_P2[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[6]">GTX2:DRP23[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[6]">GTX2:TRANS_TIME_TO_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[7]">GTX2:DRP23[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[7]">GTX2:TRANS_TIME_TO_P2[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[8]">GTX2:DRP23[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[8]">GTX2:TRANS_TIME_TO_P2[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[9]">GTX2:DRP23[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2" title="GTX2:TRANS_TIME_TO_P2[9]">GTX2:TRANS_TIME_TO_P2[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[10]">GTX2:DRP23[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_CLK25_DIVIDER" title="GTX2:TX_CLK25_DIVIDER[0]">GTX2:TX_CLK25_DIVIDER[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[11]">GTX2:DRP23[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_CLK25_DIVIDER" title="GTX2:TX_CLK25_DIVIDER[1]">GTX2:TX_CLK25_DIVIDER[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[12]">GTX2:DRP23[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_CLK25_DIVIDER" title="GTX2:TX_CLK25_DIVIDER[2]">GTX2:TX_CLK25_DIVIDER[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[13]">GTX2:DRP23[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_CLK25_DIVIDER" title="GTX2:TX_CLK25_DIVIDER[3]">GTX2:TX_CLK25_DIVIDER[3]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[14]">GTX2:DRP23[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_CLK25_DIVIDER" title="GTX2:TX_CLK25_DIVIDER[4]">GTX2:TX_CLK25_DIVIDER[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP23" title="GTX2:DRP23[15]">GTX2:DRP23[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[0]">GTX2:DRP24[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[0]">GTX2:TRANS_TIME_FROM_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[1]">GTX2:DRP24[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[1]">GTX2:TRANS_TIME_FROM_P2[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[2]">GTX2:DRP24[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[2]">GTX2:TRANS_TIME_FROM_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[3]">GTX2:DRP24[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[3]">GTX2:TRANS_TIME_FROM_P2[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[4]">GTX2:DRP24[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[4]">GTX2:TRANS_TIME_FROM_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[5]">GTX2:DRP24[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[5]">GTX2:TRANS_TIME_FROM_P2[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[6]">GTX2:DRP24[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[6]">GTX2:TRANS_TIME_FROM_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[7]">GTX2:DRP24[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[7]">GTX2:TRANS_TIME_FROM_P2[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[8]">GTX2:DRP24[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[8]">GTX2:TRANS_TIME_FROM_P2[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[9]">GTX2:DRP24[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[9]">GTX2:TRANS_TIME_FROM_P2[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[10]">GTX2:DRP24[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[10]">GTX2:TRANS_TIME_FROM_P2[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[11]">GTX2:DRP24[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2" title="GTX2:TRANS_TIME_FROM_P2[11]">GTX2:TRANS_TIME_FROM_P2[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:COM_BURST_VAL" title="GTX2:COM_BURST_VAL[0]">GTX2:COM_BURST_VAL[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[12]">GTX2:DRP24[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:COM_BURST_VAL" title="GTX2:COM_BURST_VAL[1]">GTX2:COM_BURST_VAL[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[13]">GTX2:DRP24[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:COM_BURST_VAL" title="GTX2:COM_BURST_VAL[2]">GTX2:COM_BURST_VAL[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[14]">GTX2:DRP24[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:COM_BURST_VAL" title="GTX2:COM_BURST_VAL[3]">GTX2:COM_BURST_VAL[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP24" title="GTX2:DRP24[15]">GTX2:DRP24[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[0]">GTX2:DRP25[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2" title="GTX2:TRANS_TIME_NON_P2[0]">GTX2:TRANS_TIME_NON_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[1]">GTX2:DRP25[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2" title="GTX2:TRANS_TIME_NON_P2[1]">GTX2:TRANS_TIME_NON_P2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[2]">GTX2:DRP25[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2" title="GTX2:TRANS_TIME_NON_P2[2]">GTX2:TRANS_TIME_NON_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[3]">GTX2:DRP25[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2" title="GTX2:TRANS_TIME_NON_P2[3]">GTX2:TRANS_TIME_NON_P2[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[4]">GTX2:DRP25[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2" title="GTX2:TRANS_TIME_NON_P2[4]">GTX2:TRANS_TIME_NON_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[5]">GTX2:DRP25[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2" title="GTX2:TRANS_TIME_NON_P2[5]">GTX2:TRANS_TIME_NON_P2[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[6]">GTX2:DRP25[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2" title="GTX2:TRANS_TIME_NON_P2[6]">GTX2:TRANS_TIME_NON_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[7]">GTX2:DRP25[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2" title="GTX2:TRANS_TIME_NON_P2[7]">GTX2:TRANS_TIME_NON_P2[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:CM_TRIM" title="GTX2:CM_TRIM[0]">GTX2:CM_TRIM[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[8]">GTX2:DRP25[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:CM_TRIM" title="GTX2:CM_TRIM[1]">GTX2:CM_TRIM[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[9]">GTX2:DRP25[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXPOLARITY" title="GTX2:A_RXPOLARITY">GTX2:A_RXPOLARITY</a><br><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[10]">GTX2:DRP25[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPOLARITY" title="GTX2:A_TXPOLARITY">GTX2:A_TXPOLARITY</a><br><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[11]">GTX2:DRP25[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[12]">GTX2:DRP25[12]</a><br><a href="#bits-xc6v-GTX-GTX2:POLARITY_DRP_EN" title="GTX2:POLARITY_DRP_EN">GTX2:POLARITY_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXPMASETPHASE" title="GTX2:A_RXPMASETPHASE">GTX2:A_RXPMASETPHASE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[13]">GTX2:DRP25[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXENPMAPHASEALIGN" title="GTX2:A_RXENPMAPHASEALIGN">GTX2:A_RXENPMAPHASEALIGN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[14]">GTX2:DRP25[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP25" title="GTX2:DRP25[15]">GTX2:DRP25[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_PMADATA_OPT" title="GTX2:TX_PMADATA_OPT">GTX2:TX_PMADATA_OPT</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[0]">GTX2:DRP26[0]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_WAKE" title="GTX2:SATA_MAX_WAKE[0]">GTX2:SATA_MAX_WAKE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[1]">GTX2:DRP26[1]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_WAKE" title="GTX2:SATA_MAX_WAKE[1]">GTX2:SATA_MAX_WAKE[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[2]">GTX2:DRP26[2]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_WAKE" title="GTX2:SATA_MAX_WAKE[2]">GTX2:SATA_MAX_WAKE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[3]">GTX2:DRP26[3]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_WAKE" title="GTX2:SATA_MAX_WAKE[3]">GTX2:SATA_MAX_WAKE[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[4]">GTX2:DRP26[4]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_WAKE" title="GTX2:SATA_MAX_WAKE[4]">GTX2:SATA_MAX_WAKE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[5]">GTX2:DRP26[5]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_WAKE" title="GTX2:SATA_MAX_WAKE[5]">GTX2:SATA_MAX_WAKE[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[6]">GTX2:DRP26[6]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_WAKE" title="GTX2:SATA_MIN_WAKE[0]">GTX2:SATA_MIN_WAKE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[7]">GTX2:DRP26[7]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_WAKE" title="GTX2:SATA_MIN_WAKE[1]">GTX2:SATA_MIN_WAKE[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[8]">GTX2:DRP26[8]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_WAKE" title="GTX2:SATA_MIN_WAKE[2]">GTX2:SATA_MIN_WAKE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[9]">GTX2:DRP26[9]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_WAKE" title="GTX2:SATA_MIN_WAKE[3]">GTX2:SATA_MIN_WAKE[3]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[10]">GTX2:DRP26[10]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_WAKE" title="GTX2:SATA_MIN_WAKE[4]">GTX2:SATA_MIN_WAKE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[11]">GTX2:DRP26[11]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_WAKE" title="GTX2:SATA_MIN_WAKE[5]">GTX2:SATA_MIN_WAKE[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[12]">GTX2:DRP26[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_SATA" title="GTX2:TXPLL_SATA[0]">GTX2:TXPLL_SATA[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[13]">GTX2:DRP26[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TXPLL_SATA" title="GTX2:TXPLL_SATA[1]">GTX2:TXPLL_SATA[1]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:BGTEST_CFG" title="GTX2:BGTEST_CFG[0]">GTX2:BGTEST_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[14]">GTX2:DRP26[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:BGTEST_CFG" title="GTX2:BGTEST_CFG[1]">GTX2:BGTEST_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP26" title="GTX2:DRP26[15]">GTX2:DRP26[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[0]">GTX2:DRP27[0]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_INIT" title="GTX2:SATA_MAX_INIT[0]">GTX2:SATA_MAX_INIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[1]">GTX2:DRP27[1]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_INIT" title="GTX2:SATA_MAX_INIT[1]">GTX2:SATA_MAX_INIT[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[2]">GTX2:DRP27[2]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_INIT" title="GTX2:SATA_MAX_INIT[2]">GTX2:SATA_MAX_INIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[3]">GTX2:DRP27[3]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_INIT" title="GTX2:SATA_MAX_INIT[3]">GTX2:SATA_MAX_INIT[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[4]">GTX2:DRP27[4]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_INIT" title="GTX2:SATA_MAX_INIT[4]">GTX2:SATA_MAX_INIT[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[5]">GTX2:DRP27[5]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_INIT" title="GTX2:SATA_MAX_INIT[5]">GTX2:SATA_MAX_INIT[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[6]">GTX2:DRP27[6]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_INIT" title="GTX2:SATA_MIN_INIT[0]">GTX2:SATA_MIN_INIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[7]">GTX2:DRP27[7]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_INIT" title="GTX2:SATA_MIN_INIT[1]">GTX2:SATA_MIN_INIT[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[8]">GTX2:DRP27[8]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_INIT" title="GTX2:SATA_MIN_INIT[2]">GTX2:SATA_MIN_INIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[9]">GTX2:DRP27[9]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_INIT" title="GTX2:SATA_MIN_INIT[3]">GTX2:SATA_MIN_INIT[3]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[10]">GTX2:DRP27[10]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_INIT" title="GTX2:SATA_MIN_INIT[4]">GTX2:SATA_MIN_INIT[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[11]">GTX2:DRP27[11]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_INIT" title="GTX2:SATA_MIN_INIT[5]">GTX2:SATA_MIN_INIT[5]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[12]">GTX2:DRP27[12]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_IDLE_VAL" title="GTX2:SATA_IDLE_VAL[0]">GTX2:SATA_IDLE_VAL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[13]">GTX2:DRP27[13]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_IDLE_VAL" title="GTX2:SATA_IDLE_VAL[1]">GTX2:SATA_IDLE_VAL[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[14]">GTX2:DRP27[14]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_IDLE_VAL" title="GTX2:SATA_IDLE_VAL[2]">GTX2:SATA_IDLE_VAL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP27" title="GTX2:DRP27[15]">GTX2:DRP27[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_EN_RATE_RESET_BUF" title="GTX2:TX_EN_RATE_RESET_BUF">GTX2:TX_EN_RATE_RESET_BUF</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 25</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[0]">GTX2:DRP28[0]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_BURST" title="GTX2:SATA_MAX_BURST[0]">GTX2:SATA_MAX_BURST[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[1]">GTX2:DRP28[1]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_BURST" title="GTX2:SATA_MAX_BURST[1]">GTX2:SATA_MAX_BURST[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[2]">GTX2:DRP28[2]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_BURST" title="GTX2:SATA_MAX_BURST[2]">GTX2:SATA_MAX_BURST[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[3]">GTX2:DRP28[3]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_BURST" title="GTX2:SATA_MAX_BURST[3]">GTX2:SATA_MAX_BURST[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[4]">GTX2:DRP28[4]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_BURST" title="GTX2:SATA_MAX_BURST[4]">GTX2:SATA_MAX_BURST[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[5]">GTX2:DRP28[5]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MAX_BURST" title="GTX2:SATA_MAX_BURST[5]">GTX2:SATA_MAX_BURST[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[6]">GTX2:DRP28[6]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_BURST" title="GTX2:SATA_MIN_BURST[0]">GTX2:SATA_MIN_BURST[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[7]">GTX2:DRP28[7]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_BURST" title="GTX2:SATA_MIN_BURST[1]">GTX2:SATA_MIN_BURST[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[8]">GTX2:DRP28[8]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_BURST" title="GTX2:SATA_MIN_BURST[2]">GTX2:SATA_MIN_BURST[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[9]">GTX2:DRP28[9]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_BURST" title="GTX2:SATA_MIN_BURST[3]">GTX2:SATA_MIN_BURST[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[10]">GTX2:DRP28[10]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_BURST" title="GTX2:SATA_MIN_BURST[4]">GTX2:SATA_MIN_BURST[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[11]">GTX2:DRP28[11]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_MIN_BURST" title="GTX2:SATA_MIN_BURST[5]">GTX2:SATA_MIN_BURST[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[12]">GTX2:DRP28[12]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_BURST_VAL" title="GTX2:SATA_BURST_VAL[0]">GTX2:SATA_BURST_VAL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[13]">GTX2:DRP28[13]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_BURST_VAL" title="GTX2:SATA_BURST_VAL[1]">GTX2:SATA_BURST_VAL[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[14]">GTX2:DRP28[14]</a><br><a href="#bits-xc6v-GTX-GTX2:SATA_BURST_VAL" title="GTX2:SATA_BURST_VAL[2]">GTX2:SATA_BURST_VAL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP28" title="GTX2:DRP28[15]">GTX2:DRP28[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[0]">GTX2:DRP29[0]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MAX_COMSAS" title="GTX2:SAS_MAX_COMSAS[0]">GTX2:SAS_MAX_COMSAS[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[1]">GTX2:DRP29[1]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MAX_COMSAS" title="GTX2:SAS_MAX_COMSAS[1]">GTX2:SAS_MAX_COMSAS[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[2]">GTX2:DRP29[2]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MAX_COMSAS" title="GTX2:SAS_MAX_COMSAS[2]">GTX2:SAS_MAX_COMSAS[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[3]">GTX2:DRP29[3]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MAX_COMSAS" title="GTX2:SAS_MAX_COMSAS[3]">GTX2:SAS_MAX_COMSAS[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[4]">GTX2:DRP29[4]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MAX_COMSAS" title="GTX2:SAS_MAX_COMSAS[4]">GTX2:SAS_MAX_COMSAS[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[5]">GTX2:DRP29[5]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MAX_COMSAS" title="GTX2:SAS_MAX_COMSAS[5]">GTX2:SAS_MAX_COMSAS[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[6]">GTX2:DRP29[6]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MIN_COMSAS" title="GTX2:SAS_MIN_COMSAS[0]">GTX2:SAS_MIN_COMSAS[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[7]">GTX2:DRP29[7]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MIN_COMSAS" title="GTX2:SAS_MIN_COMSAS[1]">GTX2:SAS_MIN_COMSAS[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[8]">GTX2:DRP29[8]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MIN_COMSAS" title="GTX2:SAS_MIN_COMSAS[2]">GTX2:SAS_MIN_COMSAS[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[9]">GTX2:DRP29[9]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MIN_COMSAS" title="GTX2:SAS_MIN_COMSAS[3]">GTX2:SAS_MIN_COMSAS[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[10]">GTX2:DRP29[10]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MIN_COMSAS" title="GTX2:SAS_MIN_COMSAS[4]">GTX2:SAS_MIN_COMSAS[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[11]">GTX2:DRP29[11]</a><br><a href="#bits-xc6v-GTX-GTX2:SAS_MIN_COMSAS" title="GTX2:SAS_MIN_COMSAS[5]">GTX2:SAS_MIN_COMSAS[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPMASETPHASE" title="GTX2:A_TXPMASETPHASE">GTX2:A_TXPMASETPHASE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[12]">GTX2:DRP29[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXENPMAPHASEALIGN" title="GTX2:A_TXENPMAPHASEALIGN">GTX2:A_TXENPMAPHASEALIGN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[13]">GTX2:DRP29[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXENSAMPLEALIGN" title="GTX2:A_RXENSAMPLEALIGN">GTX2:A_RXENSAMPLEALIGN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[14]">GTX2:DRP29[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP29" title="GTX2:DRP29[15]">GTX2:DRP29[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PHASEALIGN_DRP_EN" title="GTX2:PHASEALIGN_DRP_EN">GTX2:PHASEALIGN_DRP_EN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[0]">GTX2:DRP2A[0]</a><br><a href="#bits-xc6v-GTX-GTX2:LOOPBACK_DRP_EN" title="GTX2:LOOPBACK_DRP_EN">GTX2:LOOPBACK_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_LOOPBACK" title="GTX2:A_LOOPBACK[0]">GTX2:A_LOOPBACK[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[1]">GTX2:DRP2A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_LOOPBACK" title="GTX2:A_LOOPBACK[1]">GTX2:A_LOOPBACK[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[2]">GTX2:DRP2A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_LOOPBACK" title="GTX2:A_LOOPBACK[2]">GTX2:A_LOOPBACK[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[3]">GTX2:DRP2A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[4]">GTX2:DRP2A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXENPRBSTST" title="GTX2:A_RXENPRBSTST[0]">GTX2:A_RXENPRBSTST[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[5]">GTX2:DRP2A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXENPRBSTST" title="GTX2:A_RXENPRBSTST[1]">GTX2:A_RXENPRBSTST[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[6]">GTX2:DRP2A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXENPRBSTST" title="GTX2:A_RXENPRBSTST[2]">GTX2:A_RXENPRBSTST[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[7]">GTX2:DRP2A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[8]">GTX2:DRP2A[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RXPRBSERR_LOOPBACK" title="GTX2:RXPRBSERR_LOOPBACK">GTX2:RXPRBSERR_LOOPBACK</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[9]">GTX2:DRP2A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPRBSFORCEERR" title="GTX2:A_TXPRBSFORCEERR">GTX2:A_TXPRBSFORCEERR</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[10]">GTX2:DRP2A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXENPRBSTST" title="GTX2:A_TXENPRBSTST[0]">GTX2:A_TXENPRBSTST[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[11]">GTX2:DRP2A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXENPRBSTST" title="GTX2:A_TXENPRBSTST[1]">GTX2:A_TXENPRBSTST[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[12]">GTX2:DRP2A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXENPRBSTST" title="GTX2:A_TXENPRBSTST[2]">GTX2:A_TXENPRBSTST[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[13]">GTX2:DRP2A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_PRBSCNTRESET" title="GTX2:A_PRBSCNTRESET">GTX2:A_PRBSCNTRESET</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[14]">GTX2:DRP2A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2A" title="GTX2:DRP2A[15]">GTX2:DRP2A[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PRBS_DRP_EN" title="GTX2:PRBS_DRP_EN">GTX2:PRBS_DRP_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP1" title="GTX2:A_DFETAP1[0]">GTX2:A_DFETAP1[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[0]">GTX2:DRP2B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP1" title="GTX2:A_DFETAP1[1]">GTX2:A_DFETAP1[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[1]">GTX2:DRP2B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP1" title="GTX2:A_DFETAP1[2]">GTX2:A_DFETAP1[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[2]">GTX2:DRP2B[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP1" title="GTX2:A_DFETAP1[3]">GTX2:A_DFETAP1[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[3]">GTX2:DRP2B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP1" title="GTX2:A_DFETAP1[4]">GTX2:A_DFETAP1[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[4]">GTX2:DRP2B[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP3" title="GTX2:A_DFETAP3[0]">GTX2:A_DFETAP3[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[5]">GTX2:DRP2B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP3" title="GTX2:A_DFETAP3[1]">GTX2:A_DFETAP3[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[6]">GTX2:DRP2B[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP3" title="GTX2:A_DFETAP3[2]">GTX2:A_DFETAP3[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[7]">GTX2:DRP2B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP3" title="GTX2:A_DFETAP3[3]">GTX2:A_DFETAP3[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[8]">GTX2:DRP2B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[9]">GTX2:DRP2B[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_IDLE_HOLD_CDR" title="GTX2:RX_EN_IDLE_HOLD_CDR">GTX2:RX_EN_IDLE_HOLD_CDR</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[10]">GTX2:DRP2B[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_IDLE_RESET_FR" title="GTX2:RX_EN_IDLE_RESET_FR">GTX2:RX_EN_IDLE_RESET_FR</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[11]">GTX2:DRP2B[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_IDLE_HOLD_DFE" title="GTX2:RX_EN_IDLE_HOLD_DFE">GTX2:RX_EN_IDLE_HOLD_DFE</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[12]">GTX2:DRP2B[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[13]">GTX2:DRP2B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFEDLYOVRD" title="GTX2:A_DFEDLYOVRD">GTX2:A_DFEDLYOVRD</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[14]">GTX2:DRP2B[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAPOVRD" title="GTX2:A_DFETAPOVRD">GTX2:A_DFETAPOVRD</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2B" title="GTX2:DRP2B[15]">GTX2:DRP2B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP2" title="GTX2:A_DFETAP2[0]">GTX2:A_DFETAP2[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[0]">GTX2:DRP2C[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP2" title="GTX2:A_DFETAP2[1]">GTX2:A_DFETAP2[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[1]">GTX2:DRP2C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP2" title="GTX2:A_DFETAP2[2]">GTX2:A_DFETAP2[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[2]">GTX2:DRP2C[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP2" title="GTX2:A_DFETAP2[3]">GTX2:A_DFETAP2[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[3]">GTX2:DRP2C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP2" title="GTX2:A_DFETAP2[4]">GTX2:A_DFETAP2[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[4]">GTX2:DRP2C[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP4" title="GTX2:A_DFETAP4[0]">GTX2:A_DFETAP4[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[5]">GTX2:DRP2C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP4" title="GTX2:A_DFETAP4[1]">GTX2:A_DFETAP4[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[6]">GTX2:DRP2C[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP4" title="GTX2:A_DFETAP4[2]">GTX2:A_DFETAP4[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[7]">GTX2:DRP2C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFETAP4" title="GTX2:A_DFETAP4[3]">GTX2:A_DFETAP4[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[8]">GTX2:DRP2C[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFECLKDLYADJ" title="GTX2:A_DFECLKDLYADJ[0]">GTX2:A_DFECLKDLYADJ[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[9]">GTX2:DRP2C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFECLKDLYADJ" title="GTX2:A_DFECLKDLYADJ[1]">GTX2:A_DFECLKDLYADJ[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[10]">GTX2:DRP2C[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFECLKDLYADJ" title="GTX2:A_DFECLKDLYADJ[2]">GTX2:A_DFECLKDLYADJ[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[11]">GTX2:DRP2C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFECLKDLYADJ" title="GTX2:A_DFECLKDLYADJ[3]">GTX2:A_DFECLKDLYADJ[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[12]">GTX2:DRP2C[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_DFECLKDLYADJ" title="GTX2:A_DFECLKDLYADJ[4]">GTX2:A_DFECLKDLYADJ[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[13]">GTX2:DRP2C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_DFECLKDLYADJ" title="GTX2:A_DFECLKDLYADJ[5]">GTX2:A_DFECLKDLYADJ[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[14]">GTX2:DRP2C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DFE_DRP_EN" title="GTX2:DFE_DRP_EN">GTX2:DFE_DRP_EN</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2C" title="GTX2:DRP2C[15]">GTX2:DRP2C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CFG" title="GTX2:DFE_CFG[0]">GTX2:DFE_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[0]">GTX2:DRP2D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CFG" title="GTX2:DFE_CFG[1]">GTX2:DFE_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[1]">GTX2:DRP2D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CFG" title="GTX2:DFE_CFG[2]">GTX2:DFE_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[2]">GTX2:DRP2D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CFG" title="GTX2:DFE_CFG[3]">GTX2:DFE_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[3]">GTX2:DRP2D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CFG" title="GTX2:DFE_CFG[4]">GTX2:DFE_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[4]">GTX2:DRP2D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CFG" title="GTX2:DFE_CFG[5]">GTX2:DFE_CFG[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[5]">GTX2:DRP2D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CFG" title="GTX2:DFE_CFG[6]">GTX2:DFE_CFG[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[6]">GTX2:DRP2D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CFG" title="GTX2:DFE_CFG[7]">GTX2:DFE_CFG[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[7]">GTX2:DRP2D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[8]">GTX2:DRP2D[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_OFFSET" title="GTX2:RX_EYE_OFFSET[0]">GTX2:RX_EYE_OFFSET[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[9]">GTX2:DRP2D[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_OFFSET" title="GTX2:RX_EYE_OFFSET[1]">GTX2:RX_EYE_OFFSET[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[10]">GTX2:DRP2D[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_OFFSET" title="GTX2:RX_EYE_OFFSET[2]">GTX2:RX_EYE_OFFSET[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[11]">GTX2:DRP2D[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_OFFSET" title="GTX2:RX_EYE_OFFSET[3]">GTX2:RX_EYE_OFFSET[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[12]">GTX2:DRP2D[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_OFFSET" title="GTX2:RX_EYE_OFFSET[4]">GTX2:RX_EYE_OFFSET[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[13]">GTX2:DRP2D[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_OFFSET" title="GTX2:RX_EYE_OFFSET[5]">GTX2:RX_EYE_OFFSET[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[14]">GTX2:DRP2D[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_OFFSET" title="GTX2:RX_EYE_OFFSET[6]">GTX2:RX_EYE_OFFSET[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2D" title="GTX2:DRP2D[15]">GTX2:DRP2D[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_OFFSET" title="GTX2:RX_EYE_OFFSET[7]">GTX2:RX_EYE_OFFSET[7]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[0]">GTX2:DRP2E[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TERMINATION_CTRL" title="GTX2:TERMINATION_CTRL[0]">GTX2:TERMINATION_CTRL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[1]">GTX2:DRP2E[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TERMINATION_CTRL" title="GTX2:TERMINATION_CTRL[1]">GTX2:TERMINATION_CTRL[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[2]">GTX2:DRP2E[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TERMINATION_CTRL" title="GTX2:TERMINATION_CTRL[2]">GTX2:TERMINATION_CTRL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[3]">GTX2:DRP2E[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TERMINATION_CTRL" title="GTX2:TERMINATION_CTRL[3]">GTX2:TERMINATION_CTRL[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[4]">GTX2:DRP2E[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TERMINATION_CTRL" title="GTX2:TERMINATION_CTRL[4]">GTX2:TERMINATION_CTRL[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[5]">GTX2:DRP2E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[6]">GTX2:DRP2E[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TERMINATION_OVRD" title="GTX2:TERMINATION_OVRD">GTX2:TERMINATION_OVRD</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[7]">GTX2:DRP2E[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RCV_TERM_GND" title="GTX2:RCV_TERM_GND">GTX2:RCV_TERM_GND</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[8]">GTX2:DRP2E[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RCV_TERM_VTTRX" title="GTX2:RCV_TERM_VTTRX">GTX2:RCV_TERM_VTTRX</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[9]">GTX2:DRP2E[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_SCANMODE" title="GTX2:RX_EYE_SCANMODE[0]">GTX2:RX_EYE_SCANMODE[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[10]">GTX2:DRP2E[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EYE_SCANMODE" title="GTX2:RX_EYE_SCANMODE[1]">GTX2:RX_EYE_SCANMODE[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CAL_TIME" title="GTX2:DFE_CAL_TIME[0]">GTX2:DFE_CAL_TIME[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[11]">GTX2:DRP2E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CAL_TIME" title="GTX2:DFE_CAL_TIME[1]">GTX2:DFE_CAL_TIME[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[12]">GTX2:DRP2E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CAL_TIME" title="GTX2:DFE_CAL_TIME[2]">GTX2:DFE_CAL_TIME[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[13]">GTX2:DRP2E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CAL_TIME" title="GTX2:DFE_CAL_TIME[3]">GTX2:DFE_CAL_TIME[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[14]">GTX2:DRP2E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DFE_CAL_TIME" title="GTX2:DFE_CAL_TIME[4]">GTX2:DFE_CAL_TIME[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2E" title="GTX2:DRP2E[15]">GTX2:DRP2E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[0]">GTX2:COMMA_10B_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[0]">GTX2:DRP2F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[1]">GTX2:COMMA_10B_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[1]">GTX2:DRP2F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[2]">GTX2:COMMA_10B_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[2]">GTX2:DRP2F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[3]">GTX2:COMMA_10B_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[3]">GTX2:DRP2F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[4]">GTX2:COMMA_10B_ENABLE[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[4]">GTX2:DRP2F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[5]">GTX2:COMMA_10B_ENABLE[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[5]">GTX2:DRP2F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[6]">GTX2:COMMA_10B_ENABLE[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[6]">GTX2:DRP2F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[7]">GTX2:COMMA_10B_ENABLE[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[7]">GTX2:DRP2F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[8]">GTX2:COMMA_10B_ENABLE[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[8]">GTX2:DRP2F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE" title="GTX2:COMMA_10B_ENABLE[9]">GTX2:COMMA_10B_ENABLE[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[9]">GTX2:DRP2F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:COMMA_DOUBLE" title="GTX2:COMMA_DOUBLE">GTX2:COMMA_DOUBLE</a><br><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[10]">GTX2:DRP2F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[11]">GTX2:DRP2F[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_IDLE_ASSERT_DELAY" title="GTX2:TX_IDLE_ASSERT_DELAY[0]">GTX2:TX_IDLE_ASSERT_DELAY[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[12]">GTX2:DRP2F[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_IDLE_ASSERT_DELAY" title="GTX2:TX_IDLE_ASSERT_DELAY[1]">GTX2:TX_IDLE_ASSERT_DELAY[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[13]">GTX2:DRP2F[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_IDLE_ASSERT_DELAY" title="GTX2:TX_IDLE_ASSERT_DELAY[2]">GTX2:TX_IDLE_ASSERT_DELAY[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[14]">GTX2:DRP2F[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_XCLK_SEL" title="GTX2:TX_XCLK_SEL">GTX2:TX_XCLK_SEL</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP2F" title="GTX2:DRP2F[15]">GTX2:DRP2F[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TXGEARBOX_USE" title="GTX2:TXGEARBOX_USE">GTX2:TXGEARBOX_USE</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 26</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[0]">GTX2:DRP30[0]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[0]">GTX2:MCOMMA_10B_VALUE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[1]">GTX2:DRP30[1]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[1]">GTX2:MCOMMA_10B_VALUE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[2]">GTX2:DRP30[2]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[2]">GTX2:MCOMMA_10B_VALUE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[3]">GTX2:DRP30[3]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[3]">GTX2:MCOMMA_10B_VALUE[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[4]">GTX2:DRP30[4]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[4]">GTX2:MCOMMA_10B_VALUE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[5]">GTX2:DRP30[5]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[5]">GTX2:MCOMMA_10B_VALUE[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[6]">GTX2:DRP30[6]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[6]">GTX2:MCOMMA_10B_VALUE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[7]">GTX2:DRP30[7]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[7]">GTX2:MCOMMA_10B_VALUE[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[8]">GTX2:DRP30[8]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[8]">GTX2:MCOMMA_10B_VALUE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[9]">GTX2:DRP30[9]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE" title="GTX2:MCOMMA_10B_VALUE[9]">GTX2:MCOMMA_10B_VALUE[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[10]">GTX2:DRP30[10]</a><br><a href="#bits-xc6v-GTX-GTX2:MCOMMA_DETECT" title="GTX2:MCOMMA_DETECT">GTX2:MCOMMA_DETECT</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[11]">GTX2:DRP30[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_IDLE_DEASSERT_DELAY" title="GTX2:TX_IDLE_DEASSERT_DELAY[0]">GTX2:TX_IDLE_DEASSERT_DELAY[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[12]">GTX2:DRP30[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_IDLE_DEASSERT_DELAY" title="GTX2:TX_IDLE_DEASSERT_DELAY[1]">GTX2:TX_IDLE_DEASSERT_DELAY[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[13]">GTX2:DRP30[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_IDLE_DEASSERT_DELAY" title="GTX2:TX_IDLE_DEASSERT_DELAY[2]">GTX2:TX_IDLE_DEASSERT_DELAY[2]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[14]">GTX2:DRP30[14]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.TXUSRCLK" title="~GTX2:INV.TXUSRCLK">~GTX2:INV.TXUSRCLK</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP30" title="GTX2:DRP30[15]">GTX2:DRP30[15]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.TXUSRCLK2" title="~GTX2:INV.TXUSRCLK2">~GTX2:INV.TXUSRCLK2</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[0]">GTX2:DRP31[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[0]">GTX2:PCOMMA_10B_VALUE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[1]">GTX2:DRP31[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[1]">GTX2:PCOMMA_10B_VALUE[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[2]">GTX2:DRP31[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[2]">GTX2:PCOMMA_10B_VALUE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[3]">GTX2:DRP31[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[3]">GTX2:PCOMMA_10B_VALUE[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[4]">GTX2:DRP31[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[4]">GTX2:PCOMMA_10B_VALUE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[5]">GTX2:DRP31[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[5]">GTX2:PCOMMA_10B_VALUE[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[6]">GTX2:DRP31[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[6]">GTX2:PCOMMA_10B_VALUE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[7]">GTX2:DRP31[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[7]">GTX2:PCOMMA_10B_VALUE[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[8]">GTX2:DRP31[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[8]">GTX2:PCOMMA_10B_VALUE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[9]">GTX2:DRP31[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE" title="GTX2:PCOMMA_10B_VALUE[9]">GTX2:PCOMMA_10B_VALUE[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[10]">GTX2:DRP31[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PCOMMA_DETECT" title="GTX2:PCOMMA_DETECT">GTX2:PCOMMA_DETECT</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[11]">GTX2:DRP31[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_BUFFER_USE" title="GTX2:TX_BUFFER_USE">GTX2:TX_BUFFER_USE</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[12]">GTX2:DRP31[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DATA_WIDTH" title="GTX2:TX_DATA_WIDTH[0]">GTX2:TX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[13]">GTX2:DRP31[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DATA_WIDTH" title="GTX2:TX_DATA_WIDTH[1]">GTX2:TX_DATA_WIDTH[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[14]">GTX2:DRP31[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DATA_WIDTH" title="GTX2:TX_DATA_WIDTH[2]">GTX2:TX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP31" title="GTX2:DRP31[15]">GTX2:DRP31[15]</a><br><a href="#bits-xc6v-GTX-GTX2:GEN_TXUSRCLK" title="GTX2:GEN_TXUSRCLK">GTX2:GEN_TXUSRCLK</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[0]">GTX2:DRP32[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[0]">GTX2:PMA_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[1]">GTX2:DRP32[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[1]">GTX2:PMA_CFG[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[2]">GTX2:DRP32[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[2]">GTX2:PMA_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[3]">GTX2:DRP32[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[3]">GTX2:PMA_CFG[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[4]">GTX2:DRP32[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[4]">GTX2:PMA_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[5]">GTX2:DRP32[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[5]">GTX2:PMA_CFG[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[6]">GTX2:DRP32[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[6]">GTX2:PMA_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[7]">GTX2:DRP32[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[7]">GTX2:PMA_CFG[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[8]">GTX2:DRP32[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[8]">GTX2:PMA_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[9]">GTX2:DRP32[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[9]">GTX2:PMA_CFG[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[10]">GTX2:DRP32[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[10]">GTX2:PMA_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[11]">GTX2:DRP32[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[11]">GTX2:PMA_CFG[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[12]">GTX2:DRP32[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[12]">GTX2:PMA_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[13]">GTX2:DRP32[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[13]">GTX2:PMA_CFG[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[14]">GTX2:DRP32[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[14]">GTX2:PMA_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP32" title="GTX2:DRP32[15]">GTX2:DRP32[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[15]">GTX2:PMA_CFG[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[0]">GTX2:DRP33[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[16]">GTX2:PMA_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[1]">GTX2:DRP33[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[17]">GTX2:PMA_CFG[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[2]">GTX2:DRP33[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[18]">GTX2:PMA_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[3]">GTX2:DRP33[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[19]">GTX2:PMA_CFG[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[4]">GTX2:DRP33[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[20]">GTX2:PMA_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[5]">GTX2:DRP33[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[21]">GTX2:PMA_CFG[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[6]">GTX2:DRP33[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[22]">GTX2:PMA_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[7]">GTX2:DRP33[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[23]">GTX2:PMA_CFG[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[8]">GTX2:DRP33[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[24]">GTX2:PMA_CFG[24]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[9]">GTX2:DRP33[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[25]">GTX2:PMA_CFG[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[10]">GTX2:DRP33[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[26]">GTX2:PMA_CFG[26]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[11]">GTX2:DRP33[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[27]">GTX2:PMA_CFG[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[12]">GTX2:DRP33[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[28]">GTX2:PMA_CFG[28]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[13]">GTX2:DRP33[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[29]">GTX2:PMA_CFG[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[14]">GTX2:DRP33[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[30]">GTX2:PMA_CFG[30]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP33" title="GTX2:DRP33[15]">GTX2:DRP33[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[31]">GTX2:PMA_CFG[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[0]">GTX2:DRP34[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[32]">GTX2:PMA_CFG[32]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[1]">GTX2:DRP34[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[33]">GTX2:PMA_CFG[33]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[2]">GTX2:DRP34[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[34]">GTX2:PMA_CFG[34]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[3]">GTX2:DRP34[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[35]">GTX2:PMA_CFG[35]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[4]">GTX2:DRP34[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[36]">GTX2:PMA_CFG[36]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[5]">GTX2:DRP34[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[37]">GTX2:PMA_CFG[37]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[6]">GTX2:DRP34[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[38]">GTX2:PMA_CFG[38]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[7]">GTX2:DRP34[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[39]">GTX2:PMA_CFG[39]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[8]">GTX2:DRP34[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[40]">GTX2:PMA_CFG[40]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[9]">GTX2:DRP34[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[41]">GTX2:PMA_CFG[41]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[10]">GTX2:DRP34[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[42]">GTX2:PMA_CFG[42]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[11]">GTX2:DRP34[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[43]">GTX2:PMA_CFG[43]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[12]">GTX2:DRP34[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[44]">GTX2:PMA_CFG[44]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[13]">GTX2:DRP34[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[45]">GTX2:PMA_CFG[45]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[14]">GTX2:DRP34[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[46]">GTX2:PMA_CFG[46]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP34" title="GTX2:DRP34[15]">GTX2:DRP34[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[47]">GTX2:PMA_CFG[47]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[0]">GTX2:DRP35[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[48]">GTX2:PMA_CFG[48]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[1]">GTX2:DRP35[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[49]">GTX2:PMA_CFG[49]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[2]">GTX2:DRP35[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[50]">GTX2:PMA_CFG[50]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[3]">GTX2:DRP35[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[51]">GTX2:PMA_CFG[51]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[4]">GTX2:DRP35[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[52]">GTX2:PMA_CFG[52]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[5]">GTX2:DRP35[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[53]">GTX2:PMA_CFG[53]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[6]">GTX2:DRP35[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[54]">GTX2:PMA_CFG[54]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[7]">GTX2:DRP35[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[55]">GTX2:PMA_CFG[55]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[8]">GTX2:DRP35[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[56]">GTX2:PMA_CFG[56]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[9]">GTX2:DRP35[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[57]">GTX2:PMA_CFG[57]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[10]">GTX2:DRP35[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[58]">GTX2:PMA_CFG[58]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[11]">GTX2:DRP35[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[59]">GTX2:PMA_CFG[59]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[12]">GTX2:DRP35[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[60]">GTX2:PMA_CFG[60]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[13]">GTX2:DRP35[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[61]">GTX2:PMA_CFG[61]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[14]">GTX2:DRP35[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[62]">GTX2:PMA_CFG[62]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP35" title="GTX2:DRP35[15]">GTX2:DRP35[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[63]">GTX2:PMA_CFG[63]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[0]">GTX2:DRP36[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[16]">GTX2:PMA_TX_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[1]">GTX2:DRP36[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[17]">GTX2:PMA_TX_CFG[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[2]">GTX2:DRP36[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[18]">GTX2:PMA_TX_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[3]">GTX2:DRP36[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[19]">GTX2:PMA_TX_CFG[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[4]">GTX2:DRP36[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[64]">GTX2:PMA_CFG[64]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[5]">GTX2:DRP36[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[65]">GTX2:PMA_CFG[65]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[6]">GTX2:DRP36[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[66]">GTX2:PMA_CFG[66]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[7]">GTX2:DRP36[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[67]">GTX2:PMA_CFG[67]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[8]">GTX2:DRP36[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[68]">GTX2:PMA_CFG[68]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[9]">GTX2:DRP36[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[69]">GTX2:PMA_CFG[69]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[10]">GTX2:DRP36[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[70]">GTX2:PMA_CFG[70]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[11]">GTX2:DRP36[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[71]">GTX2:PMA_CFG[71]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[12]">GTX2:DRP36[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[72]">GTX2:PMA_CFG[72]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[13]">GTX2:DRP36[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[73]">GTX2:PMA_CFG[73]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[14]">GTX2:DRP36[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[74]">GTX2:PMA_CFG[74]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP36" title="GTX2:DRP36[15]">GTX2:DRP36[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_CFG" title="GTX2:PMA_CFG[75]">GTX2:PMA_CFG[75]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[0]">GTX2:DRP37[0]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[0]">GTX2:PMA_TX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[1]">GTX2:DRP37[1]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[1]">GTX2:PMA_TX_CFG[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[2]">GTX2:DRP37[2]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[2]">GTX2:PMA_TX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[3]">GTX2:DRP37[3]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[3]">GTX2:PMA_TX_CFG[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[4]">GTX2:DRP37[4]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[4]">GTX2:PMA_TX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[5]">GTX2:DRP37[5]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[5]">GTX2:PMA_TX_CFG[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[6]">GTX2:DRP37[6]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[6]">GTX2:PMA_TX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[7]">GTX2:DRP37[7]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[7]">GTX2:PMA_TX_CFG[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[8]">GTX2:DRP37[8]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[8]">GTX2:PMA_TX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[9]">GTX2:DRP37[9]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[9]">GTX2:PMA_TX_CFG[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[10]">GTX2:DRP37[10]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[10]">GTX2:PMA_TX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[11]">GTX2:DRP37[11]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[11]">GTX2:PMA_TX_CFG[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[12]">GTX2:DRP37[12]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[12]">GTX2:PMA_TX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[13]">GTX2:DRP37[13]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[13]">GTX2:PMA_TX_CFG[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[14]">GTX2:DRP37[14]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[14]">GTX2:PMA_TX_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP37" title="GTX2:DRP37[15]">GTX2:DRP37[15]</a><br><a href="#bits-xc6v-GTX-GTX2:PMA_TX_CFG" title="GTX2:PMA_TX_CFG[15]">GTX2:PMA_TX_CFG[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 27</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[0]">GTX2:DRP38[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_0" title="GTX2:TX_MARGIN_LOW_0[0]">GTX2:TX_MARGIN_LOW_0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[1]">GTX2:DRP38[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_0" title="GTX2:TX_MARGIN_LOW_0[1]">GTX2:TX_MARGIN_LOW_0[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[2]">GTX2:DRP38[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_0" title="GTX2:TX_MARGIN_LOW_0[2]">GTX2:TX_MARGIN_LOW_0[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[3]">GTX2:DRP38[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_0" title="GTX2:TX_MARGIN_LOW_0[3]">GTX2:TX_MARGIN_LOW_0[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[4]">GTX2:DRP38[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_0" title="GTX2:TX_MARGIN_LOW_0[4]">GTX2:TX_MARGIN_LOW_0[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[5]">GTX2:DRP38[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_0" title="GTX2:TX_MARGIN_LOW_0[5]">GTX2:TX_MARGIN_LOW_0[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[6]">GTX2:DRP38[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_0" title="GTX2:TX_MARGIN_LOW_0[6]">GTX2:TX_MARGIN_LOW_0[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[7]">GTX2:DRP38[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_0" title="GTX2:TX_MARGIN_FULL_0[0]">GTX2:TX_MARGIN_FULL_0[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[8]">GTX2:DRP38[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_0" title="GTX2:TX_MARGIN_FULL_0[1]">GTX2:TX_MARGIN_FULL_0[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[9]">GTX2:DRP38[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_0" title="GTX2:TX_MARGIN_FULL_0[2]">GTX2:TX_MARGIN_FULL_0[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[10]">GTX2:DRP38[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_0" title="GTX2:TX_MARGIN_FULL_0[3]">GTX2:TX_MARGIN_FULL_0[3]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[11]">GTX2:DRP38[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_0" title="GTX2:TX_MARGIN_FULL_0[4]">GTX2:TX_MARGIN_FULL_0[4]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[12]">GTX2:DRP38[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_0" title="GTX2:TX_MARGIN_FULL_0[5]">GTX2:TX_MARGIN_FULL_0[5]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[13]">GTX2:DRP38[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_0" title="GTX2:TX_MARGIN_FULL_0[6]">GTX2:TX_MARGIN_FULL_0[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[14]">GTX2:DRP38[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLKPCS_SEL" title="GTX2:TXOUTCLKPCS_SEL">GTX2:TXOUTCLKPCS_SEL</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP38" title="GTX2:DRP38[15]">GTX2:DRP38[15]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.DCLK" title="~GTX2:INV.DCLK">~GTX2:INV.DCLK</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[0]">GTX2:DRP39[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_1" title="GTX2:TX_MARGIN_LOW_1[0]">GTX2:TX_MARGIN_LOW_1[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[1]">GTX2:DRP39[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_1" title="GTX2:TX_MARGIN_LOW_1[1]">GTX2:TX_MARGIN_LOW_1[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[2]">GTX2:DRP39[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_1" title="GTX2:TX_MARGIN_LOW_1[2]">GTX2:TX_MARGIN_LOW_1[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[3]">GTX2:DRP39[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_1" title="GTX2:TX_MARGIN_LOW_1[3]">GTX2:TX_MARGIN_LOW_1[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[4]">GTX2:DRP39[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_1" title="GTX2:TX_MARGIN_LOW_1[4]">GTX2:TX_MARGIN_LOW_1[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[5]">GTX2:DRP39[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_1" title="GTX2:TX_MARGIN_LOW_1[5]">GTX2:TX_MARGIN_LOW_1[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[6]">GTX2:DRP39[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_1" title="GTX2:TX_MARGIN_LOW_1[6]">GTX2:TX_MARGIN_LOW_1[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[7]">GTX2:DRP39[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_1" title="GTX2:TX_MARGIN_FULL_1[0]">GTX2:TX_MARGIN_FULL_1[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[8]">GTX2:DRP39[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_1" title="GTX2:TX_MARGIN_FULL_1[1]">GTX2:TX_MARGIN_FULL_1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[9]">GTX2:DRP39[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_1" title="GTX2:TX_MARGIN_FULL_1[2]">GTX2:TX_MARGIN_FULL_1[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[10]">GTX2:DRP39[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_1" title="GTX2:TX_MARGIN_FULL_1[3]">GTX2:TX_MARGIN_FULL_1[3]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[11]">GTX2:DRP39[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_1" title="GTX2:TX_MARGIN_FULL_1[4]">GTX2:TX_MARGIN_FULL_1[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[12]">GTX2:DRP39[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_1" title="GTX2:TX_MARGIN_FULL_1[5]">GTX2:TX_MARGIN_FULL_1[5]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[13]">GTX2:DRP39[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_1" title="GTX2:TX_MARGIN_FULL_1[6]">GTX2:TX_MARGIN_FULL_1[6]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[14]">GTX2:DRP39[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_TDCC_CFG" title="GTX2:TX_TDCC_CFG[0]">GTX2:TX_TDCC_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP39" title="GTX2:DRP39[15]">GTX2:DRP39[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_TDCC_CFG" title="GTX2:TX_TDCC_CFG[1]">GTX2:TX_TDCC_CFG[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[0]">GTX2:DRP3A[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_2" title="GTX2:TX_MARGIN_LOW_2[0]">GTX2:TX_MARGIN_LOW_2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[1]">GTX2:DRP3A[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_2" title="GTX2:TX_MARGIN_LOW_2[1]">GTX2:TX_MARGIN_LOW_2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[2]">GTX2:DRP3A[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_2" title="GTX2:TX_MARGIN_LOW_2[2]">GTX2:TX_MARGIN_LOW_2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[3]">GTX2:DRP3A[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_2" title="GTX2:TX_MARGIN_LOW_2[3]">GTX2:TX_MARGIN_LOW_2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[4]">GTX2:DRP3A[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_2" title="GTX2:TX_MARGIN_LOW_2[4]">GTX2:TX_MARGIN_LOW_2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[5]">GTX2:DRP3A[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_2" title="GTX2:TX_MARGIN_LOW_2[5]">GTX2:TX_MARGIN_LOW_2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[6]">GTX2:DRP3A[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_2" title="GTX2:TX_MARGIN_LOW_2[6]">GTX2:TX_MARGIN_LOW_2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[7]">GTX2:DRP3A[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_2" title="GTX2:TX_MARGIN_FULL_2[0]">GTX2:TX_MARGIN_FULL_2[0]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[8]">GTX2:DRP3A[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_2" title="GTX2:TX_MARGIN_FULL_2[1]">GTX2:TX_MARGIN_FULL_2[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[9]">GTX2:DRP3A[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_2" title="GTX2:TX_MARGIN_FULL_2[2]">GTX2:TX_MARGIN_FULL_2[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[10]">GTX2:DRP3A[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_2" title="GTX2:TX_MARGIN_FULL_2[3]">GTX2:TX_MARGIN_FULL_2[3]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[11]">GTX2:DRP3A[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_2" title="GTX2:TX_MARGIN_FULL_2[4]">GTX2:TX_MARGIN_FULL_2[4]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[12]">GTX2:DRP3A[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_2" title="GTX2:TX_MARGIN_FULL_2[5]">GTX2:TX_MARGIN_FULL_2[5]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[13]">GTX2:DRP3A[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_2" title="GTX2:TX_MARGIN_FULL_2[6]">GTX2:TX_MARGIN_FULL_2[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[14]">GTX2:DRP3A[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TXDRIVE_LOOPBACK_HIZ" title="~GTX2:TXDRIVE_LOOPBACK_HIZ">~GTX2:TXDRIVE_LOOPBACK_HIZ</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3A" title="GTX2:DRP3A[15]">GTX2:DRP3A[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TXDRIVE_LOOPBACK_PD" title="~GTX2:TXDRIVE_LOOPBACK_PD">~GTX2:TXDRIVE_LOOPBACK_PD</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[0]">GTX2:DRP3B[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_3" title="GTX2:TX_MARGIN_LOW_3[0]">GTX2:TX_MARGIN_LOW_3[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[1]">GTX2:DRP3B[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_3" title="GTX2:TX_MARGIN_LOW_3[1]">GTX2:TX_MARGIN_LOW_3[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[2]">GTX2:DRP3B[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_3" title="GTX2:TX_MARGIN_LOW_3[2]">GTX2:TX_MARGIN_LOW_3[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[3]">GTX2:DRP3B[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_3" title="GTX2:TX_MARGIN_LOW_3[3]">GTX2:TX_MARGIN_LOW_3[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[4]">GTX2:DRP3B[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_3" title="GTX2:TX_MARGIN_LOW_3[4]">GTX2:TX_MARGIN_LOW_3[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[5]">GTX2:DRP3B[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_3" title="GTX2:TX_MARGIN_LOW_3[5]">GTX2:TX_MARGIN_LOW_3[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[6]">GTX2:DRP3B[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_3" title="GTX2:TX_MARGIN_LOW_3[6]">GTX2:TX_MARGIN_LOW_3[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[7]">GTX2:DRP3B[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_3" title="GTX2:TX_MARGIN_FULL_3[0]">GTX2:TX_MARGIN_FULL_3[0]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[8]">GTX2:DRP3B[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_3" title="GTX2:TX_MARGIN_FULL_3[1]">GTX2:TX_MARGIN_FULL_3[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[9]">GTX2:DRP3B[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_3" title="GTX2:TX_MARGIN_FULL_3[2]">GTX2:TX_MARGIN_FULL_3[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[10]">GTX2:DRP3B[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_3" title="GTX2:TX_MARGIN_FULL_3[3]">GTX2:TX_MARGIN_FULL_3[3]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[11]">GTX2:DRP3B[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_3" title="GTX2:TX_MARGIN_FULL_3[4]">GTX2:TX_MARGIN_FULL_3[4]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[12]">GTX2:DRP3B[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_3" title="GTX2:TX_MARGIN_FULL_3[5]">GTX2:TX_MARGIN_FULL_3[5]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[13]">GTX2:DRP3B[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_3" title="GTX2:TX_MARGIN_FULL_3[6]">GTX2:TX_MARGIN_FULL_3[6]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXSWING" title="GTX2:A_TXSWING">GTX2:A_TXSWING</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[14]">GTX2:DRP3B[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXDEEMPH" title="GTX2:A_TXDEEMPH">GTX2:A_TXDEEMPH</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3B" title="GTX2:DRP3B[15]">GTX2:DRP3B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[0]">GTX2:DRP3C[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_4" title="GTX2:TX_MARGIN_LOW_4[0]">GTX2:TX_MARGIN_LOW_4[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[1]">GTX2:DRP3C[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_4" title="GTX2:TX_MARGIN_LOW_4[1]">GTX2:TX_MARGIN_LOW_4[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[2]">GTX2:DRP3C[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_4" title="GTX2:TX_MARGIN_LOW_4[2]">GTX2:TX_MARGIN_LOW_4[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[3]">GTX2:DRP3C[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_4" title="GTX2:TX_MARGIN_LOW_4[3]">GTX2:TX_MARGIN_LOW_4[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[4]">GTX2:DRP3C[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_4" title="GTX2:TX_MARGIN_LOW_4[4]">GTX2:TX_MARGIN_LOW_4[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[5]">GTX2:DRP3C[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_4" title="GTX2:TX_MARGIN_LOW_4[5]">GTX2:TX_MARGIN_LOW_4[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[6]">GTX2:DRP3C[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_4" title="GTX2:TX_MARGIN_LOW_4[6]">GTX2:TX_MARGIN_LOW_4[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[7]">GTX2:DRP3C[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_4" title="GTX2:TX_MARGIN_FULL_4[0]">GTX2:TX_MARGIN_FULL_4[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[8]">GTX2:DRP3C[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_4" title="GTX2:TX_MARGIN_FULL_4[1]">GTX2:TX_MARGIN_FULL_4[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[9]">GTX2:DRP3C[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_4" title="GTX2:TX_MARGIN_FULL_4[2]">GTX2:TX_MARGIN_FULL_4[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[10]">GTX2:DRP3C[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_4" title="GTX2:TX_MARGIN_FULL_4[3]">GTX2:TX_MARGIN_FULL_4[3]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[11]">GTX2:DRP3C[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_4" title="GTX2:TX_MARGIN_FULL_4[4]">GTX2:TX_MARGIN_FULL_4[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[12]">GTX2:DRP3C[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_4" title="GTX2:TX_MARGIN_FULL_4[5]">GTX2:TX_MARGIN_FULL_4[5]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[13]">GTX2:DRP3C[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_4" title="GTX2:TX_MARGIN_FULL_4[6]">GTX2:TX_MARGIN_FULL_4[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[14]">GTX2:DRP3C[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TXDRIVE_DRP_EN" title="GTX2:TXDRIVE_DRP_EN">GTX2:TXDRIVE_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3C" title="GTX2:DRP3C[15]">GTX2:DRP3C[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DRIVE_MODE" title="GTX2:TX_DRIVE_MODE">GTX2:TX_DRIVE_MODE</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXDIFFCTRL" title="GTX2:A_TXDIFFCTRL[0]">GTX2:A_TXDIFFCTRL[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[0]">GTX2:DRP3D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXDIFFCTRL" title="GTX2:A_TXDIFFCTRL[1]">GTX2:A_TXDIFFCTRL[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[1]">GTX2:DRP3D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXDIFFCTRL" title="GTX2:A_TXDIFFCTRL[2]">GTX2:A_TXDIFFCTRL[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[2]">GTX2:DRP3D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXDIFFCTRL" title="GTX2:A_TXDIFFCTRL[3]">GTX2:A_TXDIFFCTRL[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[3]">GTX2:DRP3D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXBUFDIFFCTRL" title="GTX2:A_TXBUFDIFFCTRL[0]">GTX2:A_TXBUFDIFFCTRL[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[4]">GTX2:DRP3D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXBUFDIFFCTRL" title="GTX2:A_TXBUFDIFFCTRL[1]">GTX2:A_TXBUFDIFFCTRL[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[5]">GTX2:DRP3D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXBUFDIFFCTRL" title="GTX2:A_TXBUFDIFFCTRL[2]">GTX2:A_TXBUFDIFFCTRL[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[6]">GTX2:DRP3D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPREEMPHASIS" title="GTX2:A_TXPREEMPHASIS[0]">GTX2:A_TXPREEMPHASIS[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[7]">GTX2:DRP3D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPREEMPHASIS" title="GTX2:A_TXPREEMPHASIS[1]">GTX2:A_TXPREEMPHASIS[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[8]">GTX2:DRP3D[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPREEMPHASIS" title="GTX2:A_TXPREEMPHASIS[2]">GTX2:A_TXPREEMPHASIS[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[9]">GTX2:DRP3D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPREEMPHASIS" title="GTX2:A_TXPREEMPHASIS[3]">GTX2:A_TXPREEMPHASIS[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[10]">GTX2:DRP3D[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPOSTEMPHASIS" title="GTX2:A_TXPOSTEMPHASIS[0]">GTX2:A_TXPOSTEMPHASIS[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[11]">GTX2:DRP3D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPOSTEMPHASIS" title="GTX2:A_TXPOSTEMPHASIS[1]">GTX2:A_TXPOSTEMPHASIS[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[12]">GTX2:DRP3D[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPOSTEMPHASIS" title="GTX2:A_TXPOSTEMPHASIS[2]">GTX2:A_TXPOSTEMPHASIS[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[13]">GTX2:DRP3D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPOSTEMPHASIS" title="GTX2:A_TXPOSTEMPHASIS[3]">GTX2:A_TXPOSTEMPHASIS[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[14]">GTX2:DRP3D[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXPOSTEMPHASIS" title="GTX2:A_TXPOSTEMPHASIS[4]">GTX2:A_TXPOSTEMPHASIS[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3D" title="GTX2:DRP3D[15]">GTX2:DRP3D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[0]">GTX2:DRP3E[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_0" title="GTX2:TX_DEEMPH_0[0]">GTX2:TX_DEEMPH_0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[1]">GTX2:DRP3E[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_0" title="GTX2:TX_DEEMPH_0[1]">GTX2:TX_DEEMPH_0[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[2]">GTX2:DRP3E[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_0" title="GTX2:TX_DEEMPH_0[2]">GTX2:TX_DEEMPH_0[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[3]">GTX2:DRP3E[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_0" title="GTX2:TX_DEEMPH_0[3]">GTX2:TX_DEEMPH_0[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[4]">GTX2:DRP3E[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_0" title="GTX2:TX_DEEMPH_0[4]">GTX2:TX_DEEMPH_0[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[5]">GTX2:DRP3E[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_1" title="GTX2:TX_DEEMPH_1[0]">GTX2:TX_DEEMPH_1[0]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[6]">GTX2:DRP3E[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_1" title="GTX2:TX_DEEMPH_1[1]">GTX2:TX_DEEMPH_1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[7]">GTX2:DRP3E[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_1" title="GTX2:TX_DEEMPH_1[2]">GTX2:TX_DEEMPH_1[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[8]">GTX2:DRP3E[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_1" title="GTX2:TX_DEEMPH_1[3]">GTX2:TX_DEEMPH_1[3]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[9]">GTX2:DRP3E[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DEEMPH_1" title="GTX2:TX_DEEMPH_1[4]">GTX2:TX_DEEMPH_1[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[10]">GTX2:DRP3E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[11]">GTX2:DRP3E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[12]">GTX2:DRP3E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXMARGIN" title="GTX2:A_TXMARGIN[0]">GTX2:A_TXMARGIN[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[13]">GTX2:DRP3E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_TXMARGIN" title="GTX2:A_TXMARGIN[1]">GTX2:A_TXMARGIN[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[14]">GTX2:DRP3E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_TXMARGIN" title="GTX2:A_TXMARGIN[2]">GTX2:A_TXMARGIN[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP3E" title="GTX2:DRP3E[15]">GTX2:DRP3E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[0]">GTX2:DRP3F[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_RATE" title="GTX2:TRANS_TIME_RATE[0]">GTX2:TRANS_TIME_RATE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[1]">GTX2:DRP3F[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_RATE" title="GTX2:TRANS_TIME_RATE[1]">GTX2:TRANS_TIME_RATE[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[2]">GTX2:DRP3F[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_RATE" title="GTX2:TRANS_TIME_RATE[2]">GTX2:TRANS_TIME_RATE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[3]">GTX2:DRP3F[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_RATE" title="GTX2:TRANS_TIME_RATE[3]">GTX2:TRANS_TIME_RATE[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[4]">GTX2:DRP3F[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_RATE" title="GTX2:TRANS_TIME_RATE[4]">GTX2:TRANS_TIME_RATE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[5]">GTX2:DRP3F[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_RATE" title="GTX2:TRANS_TIME_RATE[5]">GTX2:TRANS_TIME_RATE[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[6]">GTX2:DRP3F[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_RATE" title="GTX2:TRANS_TIME_RATE[6]">GTX2:TRANS_TIME_RATE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[7]">GTX2:DRP3F[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TRANS_TIME_RATE" title="GTX2:TRANS_TIME_RATE[7]">GTX2:TRANS_TIME_RATE[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[8]">GTX2:DRP3F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[9]">GTX2:DRP3F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[10]">GTX2:DRP3F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[11]">GTX2:DRP3F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[12]">GTX2:DRP3F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[13]">GTX2:DRP3F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[14]">GTX2:DRP3F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP3F" title="GTX2:DRP3F[15]">GTX2:DRP3F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 28</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[0]">GTX2:A_RXEQMIX[0]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[0]">GTX2:DRP40[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[1]">GTX2:A_RXEQMIX[1]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[1]">GTX2:DRP40[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[2]">GTX2:A_RXEQMIX[2]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[2]">GTX2:DRP40[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[3]">GTX2:A_RXEQMIX[3]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[3]">GTX2:DRP40[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[4]">GTX2:A_RXEQMIX[4]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[4]">GTX2:DRP40[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[5]">GTX2:A_RXEQMIX[5]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[5]">GTX2:DRP40[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[6]">GTX2:A_RXEQMIX[6]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[6]">GTX2:DRP40[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[7]">GTX2:A_RXEQMIX[7]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[7]">GTX2:DRP40[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[8]">GTX2:A_RXEQMIX[8]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[8]">GTX2:DRP40[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:A_RXEQMIX" title="GTX2:A_RXEQMIX[9]">GTX2:A_RXEQMIX[9]</a><br><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[9]">GTX2:DRP40[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[10]">GTX2:DRP40[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[11]">GTX2:DRP40[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[12]">GTX2:DRP40[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[13]">GTX2:DRP40[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[14]">GTX2:DRP40[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP40" title="GTX2:DRP40[15]">GTX2:DRP40[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[0]">GTX2:DRP41[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[16]">GTX2:TST_ATTR[16]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[1]">GTX2:DRP41[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[17]">GTX2:TST_ATTR[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[2]">GTX2:DRP41[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[18]">GTX2:TST_ATTR[18]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[3]">GTX2:DRP41[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[19]">GTX2:TST_ATTR[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[4]">GTX2:DRP41[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[20]">GTX2:TST_ATTR[20]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[5]">GTX2:DRP41[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[21]">GTX2:TST_ATTR[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[6]">GTX2:DRP41[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[22]">GTX2:TST_ATTR[22]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[7]">GTX2:DRP41[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[23]">GTX2:TST_ATTR[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[8]">GTX2:DRP41[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[24]">GTX2:TST_ATTR[24]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[9]">GTX2:DRP41[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[25]">GTX2:TST_ATTR[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[10]">GTX2:DRP41[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[26]">GTX2:TST_ATTR[26]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[11]">GTX2:DRP41[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[27]">GTX2:TST_ATTR[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[12]">GTX2:DRP41[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[28]">GTX2:TST_ATTR[28]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[13]">GTX2:DRP41[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[29]">GTX2:TST_ATTR[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[14]">GTX2:DRP41[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[30]">GTX2:TST_ATTR[30]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP41" title="GTX2:DRP41[15]">GTX2:DRP41[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[31]">GTX2:TST_ATTR[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[0]">GTX2:DRP42[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[0]">GTX2:TST_ATTR[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[1]">GTX2:DRP42[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[1]">GTX2:TST_ATTR[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[2]">GTX2:DRP42[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[2]">GTX2:TST_ATTR[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[3]">GTX2:DRP42[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[3]">GTX2:TST_ATTR[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[4]">GTX2:DRP42[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[4]">GTX2:TST_ATTR[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[5]">GTX2:DRP42[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[5]">GTX2:TST_ATTR[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[6]">GTX2:DRP42[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[6]">GTX2:TST_ATTR[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[7]">GTX2:DRP42[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[7]">GTX2:TST_ATTR[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[8]">GTX2:DRP42[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[8]">GTX2:TST_ATTR[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[9]">GTX2:DRP42[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[9]">GTX2:TST_ATTR[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[10]">GTX2:DRP42[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[10]">GTX2:TST_ATTR[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[11]">GTX2:DRP42[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[11]">GTX2:TST_ATTR[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[12]">GTX2:DRP42[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[12]">GTX2:TST_ATTR[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[13]">GTX2:DRP42[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[13]">GTX2:TST_ATTR[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[14]">GTX2:DRP42[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[14]">GTX2:TST_ATTR[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP42" title="GTX2:DRP42[15]">GTX2:DRP42[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TST_ATTR" title="GTX2:TST_ATTR[15]">GTX2:TST_ATTR[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[0]">GTX2:DRP43[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_CTRL" title="GTX2:TXOUTCLK_CTRL[2]">GTX2:TXOUTCLK_CTRL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[1]">GTX2:DRP43[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_CTRL" title="GTX2:TXOUTCLK_CTRL[1]">GTX2:TXOUTCLK_CTRL[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[2]">GTX2:DRP43[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_CTRL" title="GTX2:TXOUTCLK_CTRL[0]">GTX2:TXOUTCLK_CTRL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[3]">GTX2:DRP43[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_CTRL" title="GTX2:RXRECCLK_CTRL[2]">GTX2:RXRECCLK_CTRL[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[4]">GTX2:DRP43[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_CTRL" title="GTX2:RXRECCLK_CTRL[1]">GTX2:RXRECCLK_CTRL[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[5]">GTX2:DRP43[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_CTRL" title="GTX2:RXRECCLK_CTRL[0]">GTX2:RXRECCLK_CTRL[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[6]">GTX2:DRP43[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[7]">GTX2:DRP43[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[8]">GTX2:DRP43[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[9]">GTX2:DRP43[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[10]">GTX2:DRP43[10]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.TSTCLK0" title="~GTX2:INV.TSTCLK0">~GTX2:INV.TSTCLK0</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[11]">GTX2:DRP43[11]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.TSTCLK1" title="~GTX2:INV.TSTCLK1">~GTX2:INV.TSTCLK1</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[12]">GTX2:DRP43[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[13]">GTX2:DRP43[13]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.SCANCLK" title="~GTX2:INV.SCANCLK">~GTX2:INV.SCANCLK</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[14]">GTX2:DRP43[14]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.GREFCLKTX" title="~GTX2:INV.GREFCLKTX">~GTX2:INV.GREFCLKTX</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP43" title="GTX2:DRP43[15]">GTX2:DRP43[15]</a><br><a href="#bits-xc6v-GTX-GTX2:INV.GREFCLKRX" title="~GTX2:INV.GREFCLKRX">~GTX2:INV.GREFCLKRX</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[0]">GTX2:DRP44[0]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[0]">GTX2:POWER_SAVE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[1]">GTX2:DRP44[1]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[1]">GTX2:POWER_SAVE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[2]">GTX2:DRP44[2]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[2]">GTX2:POWER_SAVE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[3]">GTX2:DRP44[3]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[3]">GTX2:POWER_SAVE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[4]">GTX2:DRP44[4]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[4]">GTX2:POWER_SAVE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[5]">GTX2:DRP44[5]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[5]">GTX2:POWER_SAVE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[6]">GTX2:DRP44[6]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[6]">GTX2:POWER_SAVE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[7]">GTX2:DRP44[7]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[7]">GTX2:POWER_SAVE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[8]">GTX2:DRP44[8]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[8]">GTX2:POWER_SAVE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[9]">GTX2:DRP44[9]</a><br><a href="#bits-xc6v-GTX-GTX2:POWER_SAVE" title="GTX2:POWER_SAVE[9]">GTX2:POWER_SAVE[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[10]">GTX2:DRP44[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[11]">GTX2:DRP44[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[12]">GTX2:DRP44[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[13]">GTX2:DRP44[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[14]">GTX2:DRP44[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP44" title="GTX2:DRP44[15]">GTX2:DRP44[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[0]">GTX2:DRP45[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_BYTECLK_CFG" title="GTX2:TX_BYTECLK_CFG[0]">GTX2:TX_BYTECLK_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[1]">GTX2:DRP45[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_BYTECLK_CFG" title="GTX2:TX_BYTECLK_CFG[1]">GTX2:TX_BYTECLK_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[2]">GTX2:DRP45[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_BYTECLK_CFG" title="GTX2:TX_BYTECLK_CFG[2]">GTX2:TX_BYTECLK_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[3]">GTX2:DRP45[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_BYTECLK_CFG" title="GTX2:TX_BYTECLK_CFG[3]">GTX2:TX_BYTECLK_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[4]">GTX2:DRP45[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_BYTECLK_CFG" title="GTX2:TX_BYTECLK_CFG[4]">GTX2:TX_BYTECLK_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[5]">GTX2:DRP45[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_BYTECLK_CFG" title="GTX2:TX_BYTECLK_CFG[5]">GTX2:TX_BYTECLK_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[6]">GTX2:DRP45[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_USRCLK_CFG" title="GTX2:TX_USRCLK_CFG[0]">GTX2:TX_USRCLK_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[7]">GTX2:DRP45[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_USRCLK_CFG" title="GTX2:TX_USRCLK_CFG[1]">GTX2:TX_USRCLK_CFG[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[8]">GTX2:DRP45[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_USRCLK_CFG" title="GTX2:TX_USRCLK_CFG[2]">GTX2:TX_USRCLK_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[9]">GTX2:DRP45[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_USRCLK_CFG" title="GTX2:TX_USRCLK_CFG[3]">GTX2:TX_USRCLK_CFG[3]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[10]">GTX2:DRP45[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_USRCLK_CFG" title="GTX2:TX_USRCLK_CFG[4]">GTX2:TX_USRCLK_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[11]">GTX2:DRP45[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_USRCLK_CFG" title="GTX2:TX_USRCLK_CFG[5]">GTX2:TX_USRCLK_CFG[5]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[12]">GTX2:DRP45[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[13]">GTX2:DRP45[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[14]">GTX2:DRP45[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP45" title="GTX2:DRP45[15]">GTX2:DRP45[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[0]">GTX2:DRP46[0]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[0]">GTX2:RXRECCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[1]">GTX2:DRP46[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[1]">GTX2:RXRECCLK_DLY[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[2]">GTX2:DRP46[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[2]">GTX2:RXRECCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[3]">GTX2:DRP46[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[3]">GTX2:RXRECCLK_DLY[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[4]">GTX2:DRP46[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[4]">GTX2:RXRECCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[5]">GTX2:DRP46[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[5]">GTX2:RXRECCLK_DLY[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[6]">GTX2:DRP46[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[6]">GTX2:RXRECCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[7]">GTX2:DRP46[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[7]">GTX2:RXRECCLK_DLY[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[8]">GTX2:DRP46[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[8]">GTX2:RXRECCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[9]">GTX2:DRP46[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RXRECCLK_DLY" title="GTX2:RXRECCLK_DLY[9]">GTX2:RXRECCLK_DLY[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[10]">GTX2:DRP46[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[11]">GTX2:DRP46[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[12]">GTX2:DRP46[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[13]">GTX2:DRP46[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[14]">GTX2:DRP46[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP46" title="GTX2:DRP46[15]">GTX2:DRP46[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[0]">GTX2:DRP47[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[0]">GTX2:TXOUTCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[1]">GTX2:DRP47[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[1]">GTX2:TXOUTCLK_DLY[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[2]">GTX2:DRP47[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[2]">GTX2:TXOUTCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[3]">GTX2:DRP47[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[3]">GTX2:TXOUTCLK_DLY[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[4]">GTX2:DRP47[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[4]">GTX2:TXOUTCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[5]">GTX2:DRP47[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[5]">GTX2:TXOUTCLK_DLY[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[6]">GTX2:DRP47[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[6]">GTX2:TXOUTCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[7]">GTX2:DRP47[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[7]">GTX2:TXOUTCLK_DLY[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[8]">GTX2:DRP47[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[8]">GTX2:TXOUTCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[9]">GTX2:DRP47[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TXOUTCLK_DLY" title="GTX2:TXOUTCLK_DLY[9]">GTX2:TXOUTCLK_DLY[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[10]">GTX2:DRP47[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[11]">GTX2:DRP47[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[12]">GTX2:DRP47[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[13]">GTX2:DRP47[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[14]">GTX2:DRP47[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP47" title="GTX2:DRP47[15]">GTX2:DRP47[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 29</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[0]">GTX2:DRP48[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[1]">GTX2:DRP48[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[2]">GTX2:DRP48[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[3]">GTX2:DRP48[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[4]">GTX2:DRP48[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[5]">GTX2:DRP48[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[6]">GTX2:DRP48[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[7]">GTX2:DRP48[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[8]">GTX2:DRP48[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[9]">GTX2:DRP48[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[10]">GTX2:DRP48[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[11]">GTX2:DRP48[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[12]">GTX2:DRP48[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[13]">GTX2:DRP48[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[14]">GTX2:DRP48[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP48" title="GTX2:DRP48[15]">GTX2:DRP48[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[0]">GTX2:DRP49[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[1]">GTX2:DRP49[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[2]">GTX2:DRP49[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[3]">GTX2:DRP49[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[4]">GTX2:DRP49[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[5]">GTX2:DRP49[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[6]">GTX2:DRP49[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[7]">GTX2:DRP49[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[8]">GTX2:DRP49[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[9]">GTX2:DRP49[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[10]">GTX2:DRP49[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[11]">GTX2:DRP49[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[12]">GTX2:DRP49[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[13]">GTX2:DRP49[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[14]">GTX2:DRP49[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP49" title="GTX2:DRP49[15]">GTX2:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[0]">GTX2:DRP4A[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[1]">GTX2:DRP4A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[2]">GTX2:DRP4A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[3]">GTX2:DRP4A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[4]">GTX2:DRP4A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[5]">GTX2:DRP4A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[6]">GTX2:DRP4A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[7]">GTX2:DRP4A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[8]">GTX2:DRP4A[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[9]">GTX2:DRP4A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[10]">GTX2:DRP4A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[11]">GTX2:DRP4A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[12]">GTX2:DRP4A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[13]">GTX2:DRP4A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[14]">GTX2:DRP4A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4A" title="GTX2:DRP4A[15]">GTX2:DRP4A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[0]">GTX2:DRP4B[0]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_MONSEL" title="GTX2:RX_DLYALIGN_MONSEL[0]">GTX2:RX_DLYALIGN_MONSEL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[1]">GTX2:DRP4B[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_MONSEL" title="GTX2:RX_DLYALIGN_MONSEL[1]">GTX2:RX_DLYALIGN_MONSEL[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[2]">GTX2:DRP4B[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_MONSEL" title="GTX2:RX_DLYALIGN_MONSEL[2]">GTX2:RX_DLYALIGN_MONSEL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[3]">GTX2:DRP4B[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_MONSEL" title="GTX2:TX_DLYALIGN_MONSEL[0]">GTX2:TX_DLYALIGN_MONSEL[0]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[4]">GTX2:DRP4B[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_MONSEL" title="GTX2:TX_DLYALIGN_MONSEL[1]">GTX2:TX_DLYALIGN_MONSEL[1]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[5]">GTX2:DRP4B[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_MONSEL" title="GTX2:TX_DLYALIGN_MONSEL[2]">GTX2:TX_DLYALIGN_MONSEL[2]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[6]">GTX2:DRP4B[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_EDGESET" title="GTX2:RX_DLYALIGN_EDGESET[0]">GTX2:RX_DLYALIGN_EDGESET[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[7]">GTX2:DRP4B[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_EDGESET" title="GTX2:RX_DLYALIGN_EDGESET[1]">GTX2:RX_DLYALIGN_EDGESET[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[8]">GTX2:DRP4B[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_EDGESET" title="GTX2:RX_DLYALIGN_EDGESET[2]">GTX2:RX_DLYALIGN_EDGESET[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[9]">GTX2:DRP4B[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_EDGESET" title="GTX2:RX_DLYALIGN_EDGESET[3]">GTX2:RX_DLYALIGN_EDGESET[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[10]">GTX2:DRP4B[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_EDGESET" title="GTX2:RX_DLYALIGN_EDGESET[4]">GTX2:RX_DLYALIGN_EDGESET[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[11]">GTX2:DRP4B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[12]">GTX2:DRP4B[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[13]">GTX2:DRP4B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[14]">GTX2:DRP4B[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_EN_REALIGN_RESET_BUF2" title="GTX2:RX_EN_REALIGN_RESET_BUF2">GTX2:RX_EN_REALIGN_RESET_BUF2</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4B" title="GTX2:DRP4B[15]">GTX2:DRP4B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[0]">GTX2:DRP4C[0]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_CTRINC" title="GTX2:TX_DLYALIGN_CTRINC[0]">GTX2:TX_DLYALIGN_CTRINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[1]">GTX2:DRP4C[1]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_CTRINC" title="GTX2:TX_DLYALIGN_CTRINC[1]">GTX2:TX_DLYALIGN_CTRINC[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[2]">GTX2:DRP4C[2]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_CTRINC" title="GTX2:TX_DLYALIGN_CTRINC[2]">GTX2:TX_DLYALIGN_CTRINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[3]">GTX2:DRP4C[3]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_CTRINC" title="GTX2:TX_DLYALIGN_CTRINC[3]">GTX2:TX_DLYALIGN_CTRINC[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[4]">GTX2:DRP4C[4]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_LPFINC" title="GTX2:TX_DLYALIGN_LPFINC[0]">GTX2:TX_DLYALIGN_LPFINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[5]">GTX2:DRP4C[5]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_LPFINC" title="GTX2:TX_DLYALIGN_LPFINC[1]">GTX2:TX_DLYALIGN_LPFINC[1]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[6]">GTX2:DRP4C[6]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_LPFINC" title="GTX2:TX_DLYALIGN_LPFINC[2]">GTX2:TX_DLYALIGN_LPFINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[7]">GTX2:DRP4C[7]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_LPFINC" title="GTX2:TX_DLYALIGN_LPFINC[3]">GTX2:TX_DLYALIGN_LPFINC[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[8]">GTX2:DRP4C[8]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING" title="GTX2:TX_DLYALIGN_OVRDSETTING[0]">GTX2:TX_DLYALIGN_OVRDSETTING[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[9]">GTX2:DRP4C[9]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING" title="GTX2:TX_DLYALIGN_OVRDSETTING[1]">GTX2:TX_DLYALIGN_OVRDSETTING[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[10]">GTX2:DRP4C[10]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING" title="GTX2:TX_DLYALIGN_OVRDSETTING[2]">GTX2:TX_DLYALIGN_OVRDSETTING[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[11]">GTX2:DRP4C[11]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING" title="GTX2:TX_DLYALIGN_OVRDSETTING[3]">GTX2:TX_DLYALIGN_OVRDSETTING[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[12]">GTX2:DRP4C[12]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING" title="GTX2:TX_DLYALIGN_OVRDSETTING[4]">GTX2:TX_DLYALIGN_OVRDSETTING[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[13]">GTX2:DRP4C[13]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING" title="GTX2:TX_DLYALIGN_OVRDSETTING[5]">GTX2:TX_DLYALIGN_OVRDSETTING[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[14]">GTX2:DRP4C[14]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING" title="GTX2:TX_DLYALIGN_OVRDSETTING[6]">GTX2:TX_DLYALIGN_OVRDSETTING[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4C" title="GTX2:DRP4C[15]">GTX2:DRP4C[15]</a><br><a href="#bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING" title="GTX2:TX_DLYALIGN_OVRDSETTING[7]">GTX2:TX_DLYALIGN_OVRDSETTING[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[0]">GTX2:DRP4D[0]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_CTRINC" title="GTX2:RX_DLYALIGN_CTRINC[0]">GTX2:RX_DLYALIGN_CTRINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[1]">GTX2:DRP4D[1]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_CTRINC" title="GTX2:RX_DLYALIGN_CTRINC[1]">GTX2:RX_DLYALIGN_CTRINC[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[2]">GTX2:DRP4D[2]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_CTRINC" title="GTX2:RX_DLYALIGN_CTRINC[2]">GTX2:RX_DLYALIGN_CTRINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[3]">GTX2:DRP4D[3]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_CTRINC" title="GTX2:RX_DLYALIGN_CTRINC[3]">GTX2:RX_DLYALIGN_CTRINC[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[4]">GTX2:DRP4D[4]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_LPFINC" title="GTX2:RX_DLYALIGN_LPFINC[0]">GTX2:RX_DLYALIGN_LPFINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[5]">GTX2:DRP4D[5]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_LPFINC" title="GTX2:RX_DLYALIGN_LPFINC[1]">GTX2:RX_DLYALIGN_LPFINC[1]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[6]">GTX2:DRP4D[6]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_LPFINC" title="GTX2:RX_DLYALIGN_LPFINC[2]">GTX2:RX_DLYALIGN_LPFINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[7]">GTX2:DRP4D[7]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_LPFINC" title="GTX2:RX_DLYALIGN_LPFINC[3]">GTX2:RX_DLYALIGN_LPFINC[3]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[8]">GTX2:DRP4D[8]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING" title="GTX2:RX_DLYALIGN_OVRDSETTING[0]">GTX2:RX_DLYALIGN_OVRDSETTING[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[9]">GTX2:DRP4D[9]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING" title="GTX2:RX_DLYALIGN_OVRDSETTING[1]">GTX2:RX_DLYALIGN_OVRDSETTING[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[10]">GTX2:DRP4D[10]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING" title="GTX2:RX_DLYALIGN_OVRDSETTING[2]">GTX2:RX_DLYALIGN_OVRDSETTING[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[11]">GTX2:DRP4D[11]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING" title="GTX2:RX_DLYALIGN_OVRDSETTING[3]">GTX2:RX_DLYALIGN_OVRDSETTING[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[12]">GTX2:DRP4D[12]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING" title="GTX2:RX_DLYALIGN_OVRDSETTING[4]">GTX2:RX_DLYALIGN_OVRDSETTING[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[13]">GTX2:DRP4D[13]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING" title="GTX2:RX_DLYALIGN_OVRDSETTING[5]">GTX2:RX_DLYALIGN_OVRDSETTING[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[14]">GTX2:DRP4D[14]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING" title="GTX2:RX_DLYALIGN_OVRDSETTING[6]">GTX2:RX_DLYALIGN_OVRDSETTING[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4D" title="GTX2:DRP4D[15]">GTX2:DRP4D[15]</a><br><a href="#bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING" title="GTX2:RX_DLYALIGN_OVRDSETTING[7]">GTX2:RX_DLYALIGN_OVRDSETTING[7]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[0]">GTX2:DRP4E[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[1]">GTX2:DRP4E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[2]">GTX2:DRP4E[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[3]">GTX2:DRP4E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[4]">GTX2:DRP4E[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[5]">GTX2:DRP4E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[6]">GTX2:DRP4E[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[7]">GTX2:DRP4E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[8]">GTX2:DRP4E[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[9]">GTX2:DRP4E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[10]">GTX2:DRP4E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[11]">GTX2:DRP4E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[12]">GTX2:DRP4E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[13]">GTX2:DRP4E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[14]">GTX2:DRP4E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4E" title="GTX2:DRP4E[15]">GTX2:DRP4E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[0]">GTX2:DRP4F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[1]">GTX2:DRP4F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[2]">GTX2:DRP4F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[3]">GTX2:DRP4F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[4]">GTX2:DRP4F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[5]">GTX2:DRP4F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[6]">GTX2:DRP4F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[7]">GTX2:DRP4F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[8]">GTX2:DRP4F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[9]">GTX2:DRP4F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[10]">GTX2:DRP4F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[11]">GTX2:DRP4F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[12]">GTX2:DRP4F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[13]">GTX2:DRP4F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[14]">GTX2:DRP4F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX2:DRP4F" title="GTX2:DRP4F[15]">GTX2:DRP4F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 30</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[0]">GTX3:DRP00[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[0]">GTX3:PMA_RX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[1]">GTX3:DRP00[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[1]">GTX3:PMA_RX_CFG[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[2]">GTX3:DRP00[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[2]">GTX3:PMA_RX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[3]">GTX3:DRP00[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[3]">GTX3:PMA_RX_CFG[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[4]">GTX3:DRP00[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[4]">GTX3:PMA_RX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[5]">GTX3:DRP00[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[5]">GTX3:PMA_RX_CFG[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[6]">GTX3:DRP00[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[6]">GTX3:PMA_RX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[7]">GTX3:DRP00[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[7]">GTX3:PMA_RX_CFG[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[8]">GTX3:DRP00[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[8]">GTX3:PMA_RX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[9]">GTX3:DRP00[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[9]">GTX3:PMA_RX_CFG[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[10]">GTX3:DRP00[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[10]">GTX3:PMA_RX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[11]">GTX3:DRP00[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[11]">GTX3:PMA_RX_CFG[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[12]">GTX3:DRP00[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[12]">GTX3:PMA_RX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[13]">GTX3:DRP00[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[13]">GTX3:PMA_RX_CFG[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[14]">GTX3:DRP00[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[14]">GTX3:PMA_RX_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP00" title="GTX3:DRP00[15]">GTX3:DRP00[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[15]">GTX3:PMA_RX_CFG[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[0]">GTX3:DRP01[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[16]">GTX3:PMA_RX_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[1]">GTX3:DRP01[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[17]">GTX3:PMA_RX_CFG[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[2]">GTX3:DRP01[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[18]">GTX3:PMA_RX_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[3]">GTX3:DRP01[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[19]">GTX3:PMA_RX_CFG[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[4]">GTX3:DRP01[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[20]">GTX3:PMA_RX_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[5]">GTX3:DRP01[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[21]">GTX3:PMA_RX_CFG[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[6]">GTX3:DRP01[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[22]">GTX3:PMA_RX_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[7]">GTX3:DRP01[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[23]">GTX3:PMA_RX_CFG[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[8]">GTX3:DRP01[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RX_CFG" title="GTX3:PMA_RX_CFG[24]">GTX3:PMA_RX_CFG[24]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[9]">GTX3:DRP01[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RXSYNC_CFG" title="GTX3:PMA_RXSYNC_CFG[0]">GTX3:PMA_RXSYNC_CFG[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[10]">GTX3:DRP01[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RXSYNC_CFG" title="GTX3:PMA_RXSYNC_CFG[1]">GTX3:PMA_RXSYNC_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[11]">GTX3:DRP01[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RXSYNC_CFG" title="GTX3:PMA_RXSYNC_CFG[2]">GTX3:PMA_RXSYNC_CFG[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[12]">GTX3:DRP01[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RXSYNC_CFG" title="GTX3:PMA_RXSYNC_CFG[3]">GTX3:PMA_RXSYNC_CFG[3]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[13]">GTX3:DRP01[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RXSYNC_CFG" title="GTX3:PMA_RXSYNC_CFG[4]">GTX3:PMA_RXSYNC_CFG[4]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[14]">GTX3:DRP01[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RXSYNC_CFG" title="GTX3:PMA_RXSYNC_CFG[5]">GTX3:PMA_RXSYNC_CFG[5]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP01" title="GTX3:DRP01[15]">GTX3:DRP01[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_RXSYNC_CFG" title="GTX3:PMA_RXSYNC_CFG[6]">GTX3:PMA_RXSYNC_CFG[6]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[0]">GTX3:DRP02[0]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[0]">GTX3:RXUSRCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[1]">GTX3:DRP02[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[1]">GTX3:RXUSRCLK_DLY[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[2]">GTX3:DRP02[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[2]">GTX3:RXUSRCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[3]">GTX3:DRP02[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[3]">GTX3:RXUSRCLK_DLY[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[4]">GTX3:DRP02[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[4]">GTX3:RXUSRCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[5]">GTX3:DRP02[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[5]">GTX3:RXUSRCLK_DLY[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[6]">GTX3:DRP02[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[6]">GTX3:RXUSRCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[7]">GTX3:DRP02[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[7]">GTX3:RXUSRCLK_DLY[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[8]">GTX3:DRP02[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[8]">GTX3:RXUSRCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[9]">GTX3:DRP02[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[9]">GTX3:RXUSRCLK_DLY[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[10]">GTX3:DRP02[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[10]">GTX3:RXUSRCLK_DLY[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[11]">GTX3:DRP02[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[11]">GTX3:RXUSRCLK_DLY[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[12]">GTX3:DRP02[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[12]">GTX3:RXUSRCLK_DLY[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[13]">GTX3:DRP02[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[13]">GTX3:RXUSRCLK_DLY[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[14]">GTX3:DRP02[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[14]">GTX3:RXUSRCLK_DLY[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP02" title="GTX3:DRP02[15]">GTX3:DRP02[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RXUSRCLK_DLY" title="GTX3:RXUSRCLK_DLY[15]">GTX3:RXUSRCLK_DLY[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[0]">GTX3:BIAS_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[0]">GTX3:DRP03[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[1]">GTX3:BIAS_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[1]">GTX3:DRP03[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[2]">GTX3:BIAS_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[2]">GTX3:DRP03[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[3]">GTX3:BIAS_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[3]">GTX3:DRP03[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[4]">GTX3:BIAS_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[4]">GTX3:DRP03[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[5]">GTX3:BIAS_CFG[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[5]">GTX3:DRP03[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[6]">GTX3:BIAS_CFG[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[6]">GTX3:DRP03[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[7]">GTX3:BIAS_CFG[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[7]">GTX3:DRP03[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[8]">GTX3:BIAS_CFG[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[8]">GTX3:DRP03[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[9]">GTX3:BIAS_CFG[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[9]">GTX3:DRP03[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[10]">GTX3:BIAS_CFG[10]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[10]">GTX3:DRP03[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[11]">GTX3:BIAS_CFG[11]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[11]">GTX3:DRP03[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[12]">GTX3:BIAS_CFG[12]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[12]">GTX3:DRP03[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[13]">GTX3:BIAS_CFG[13]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[13]">GTX3:DRP03[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[14]">GTX3:BIAS_CFG[14]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[14]">GTX3:DRP03[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[15]">GTX3:BIAS_CFG[15]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP03" title="GTX3:DRP03[15]">GTX3:DRP03[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[0]">GTX3:CHAN_BOND_SEQ_1_1[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[0]">GTX3:DRP04[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[1]">GTX3:CHAN_BOND_SEQ_1_1[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[1]">GTX3:DRP04[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[2]">GTX3:CHAN_BOND_SEQ_1_1[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[2]">GTX3:DRP04[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[3]">GTX3:CHAN_BOND_SEQ_1_1[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[3]">GTX3:DRP04[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[4]">GTX3:CHAN_BOND_SEQ_1_1[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[4]">GTX3:DRP04[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[5]">GTX3:CHAN_BOND_SEQ_1_1[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[5]">GTX3:DRP04[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[6]">GTX3:CHAN_BOND_SEQ_1_1[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[6]">GTX3:DRP04[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[7]">GTX3:CHAN_BOND_SEQ_1_1[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[7]">GTX3:DRP04[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[8]">GTX3:CHAN_BOND_SEQ_1_1[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[8]">GTX3:DRP04[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1" title="GTX3:CHAN_BOND_SEQ_1_1[9]">GTX3:CHAN_BOND_SEQ_1_1[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[9]">GTX3:DRP04[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE" title="GTX3:CHAN_BOND_SEQ_1_ENABLE[0]">GTX3:CHAN_BOND_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[10]">GTX3:DRP04[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE" title="GTX3:CHAN_BOND_SEQ_1_ENABLE[1]">GTX3:CHAN_BOND_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[11]">GTX3:DRP04[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE" title="GTX3:CHAN_BOND_SEQ_1_ENABLE[2]">GTX3:CHAN_BOND_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[12]">GTX3:DRP04[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE" title="GTX3:CHAN_BOND_SEQ_1_ENABLE[3]">GTX3:CHAN_BOND_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[13]">GTX3:DRP04[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[14]">GTX3:DRP04[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_BUFFER_USE" title="GTX3:RX_BUFFER_USE">GTX3:RX_BUFFER_USE</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP04" title="GTX3:DRP04[15]">GTX3:DRP04[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_LOSS_OF_SYNC_FSM" title="GTX3:RX_LOSS_OF_SYNC_FSM">GTX3:RX_LOSS_OF_SYNC_FSM</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[0]">GTX3:CHAN_BOND_SEQ_1_2[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[0]">GTX3:DRP05[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[1]">GTX3:CHAN_BOND_SEQ_1_2[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[1]">GTX3:DRP05[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[2]">GTX3:CHAN_BOND_SEQ_1_2[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[2]">GTX3:DRP05[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[3]">GTX3:CHAN_BOND_SEQ_1_2[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[3]">GTX3:DRP05[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[4]">GTX3:CHAN_BOND_SEQ_1_2[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[4]">GTX3:DRP05[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[5]">GTX3:CHAN_BOND_SEQ_1_2[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[5]">GTX3:DRP05[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[6]">GTX3:CHAN_BOND_SEQ_1_2[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[6]">GTX3:DRP05[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[7]">GTX3:CHAN_BOND_SEQ_1_2[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[7]">GTX3:DRP05[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[8]">GTX3:CHAN_BOND_SEQ_1_2[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[8]">GTX3:DRP05[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2" title="GTX3:CHAN_BOND_SEQ_1_2[9]">GTX3:CHAN_BOND_SEQ_1_2[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[9]">GTX3:DRP05[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_1_MAX_SKEW" title="GTX3:CHAN_BOND_1_MAX_SKEW[0]">GTX3:CHAN_BOND_1_MAX_SKEW[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[10]">GTX3:DRP05[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_1_MAX_SKEW" title="GTX3:CHAN_BOND_1_MAX_SKEW[1]">GTX3:CHAN_BOND_1_MAX_SKEW[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[11]">GTX3:DRP05[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_1_MAX_SKEW" title="GTX3:CHAN_BOND_1_MAX_SKEW[2]">GTX3:CHAN_BOND_1_MAX_SKEW[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[12]">GTX3:DRP05[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_1_MAX_SKEW" title="GTX3:CHAN_BOND_1_MAX_SKEW[3]">GTX3:CHAN_BOND_1_MAX_SKEW[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[13]">GTX3:DRP05[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[14]">GTX3:DRP05[14]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.RXUSRCLK" title="~GTX3:INV.RXUSRCLK">~GTX3:INV.RXUSRCLK</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP05" title="GTX3:DRP05[15]">GTX3:DRP05[15]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.RXUSRCLK2" title="~GTX3:INV.RXUSRCLK2">~GTX3:INV.RXUSRCLK2</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[0]">GTX3:CHAN_BOND_SEQ_1_3[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[0]">GTX3:DRP06[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[1]">GTX3:CHAN_BOND_SEQ_1_3[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[1]">GTX3:DRP06[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[2]">GTX3:CHAN_BOND_SEQ_1_3[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[2]">GTX3:DRP06[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[3]">GTX3:CHAN_BOND_SEQ_1_3[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[3]">GTX3:DRP06[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[4]">GTX3:CHAN_BOND_SEQ_1_3[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[4]">GTX3:DRP06[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[5]">GTX3:CHAN_BOND_SEQ_1_3[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[5]">GTX3:DRP06[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[6]">GTX3:CHAN_BOND_SEQ_1_3[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[6]">GTX3:DRP06[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[7]">GTX3:CHAN_BOND_SEQ_1_3[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[7]">GTX3:DRP06[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[8]">GTX3:CHAN_BOND_SEQ_1_3[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[8]">GTX3:DRP06[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3" title="GTX3:CHAN_BOND_SEQ_1_3[9]">GTX3:CHAN_BOND_SEQ_1_3[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[9]">GTX3:DRP06[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[10]">GTX3:DRP06[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_LOS_THRESHOLD" title="GTX3:RX_LOS_THRESHOLD[0]">GTX3:RX_LOS_THRESHOLD[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[11]">GTX3:DRP06[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_LOS_THRESHOLD" title="GTX3:RX_LOS_THRESHOLD[1]">GTX3:RX_LOS_THRESHOLD[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[12]">GTX3:DRP06[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_LOS_THRESHOLD" title="GTX3:RX_LOS_THRESHOLD[2]">GTX3:RX_LOS_THRESHOLD[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[13]">GTX3:DRP06[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_LOS_INVALID_INCR" title="GTX3:RX_LOS_INVALID_INCR[0]">GTX3:RX_LOS_INVALID_INCR[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[14]">GTX3:DRP06[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_LOS_INVALID_INCR" title="GTX3:RX_LOS_INVALID_INCR[1]">GTX3:RX_LOS_INVALID_INCR[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP06" title="GTX3:DRP06[15]">GTX3:DRP06[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_LOS_INVALID_INCR" title="GTX3:RX_LOS_INVALID_INCR[2]">GTX3:RX_LOS_INVALID_INCR[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[0]">GTX3:CHAN_BOND_SEQ_1_4[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[0]">GTX3:DRP07[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[1]">GTX3:CHAN_BOND_SEQ_1_4[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[1]">GTX3:DRP07[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[2]">GTX3:CHAN_BOND_SEQ_1_4[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[2]">GTX3:DRP07[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[3]">GTX3:CHAN_BOND_SEQ_1_4[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[3]">GTX3:DRP07[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[4]">GTX3:CHAN_BOND_SEQ_1_4[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[4]">GTX3:DRP07[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[5]">GTX3:CHAN_BOND_SEQ_1_4[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[5]">GTX3:DRP07[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[6]">GTX3:CHAN_BOND_SEQ_1_4[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[6]">GTX3:DRP07[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[7]">GTX3:CHAN_BOND_SEQ_1_4[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[7]">GTX3:DRP07[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[8]">GTX3:CHAN_BOND_SEQ_1_4[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[8]">GTX3:DRP07[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4" title="GTX3:CHAN_BOND_SEQ_1_4[9]">GTX3:CHAN_BOND_SEQ_1_4[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[9]">GTX3:DRP07[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_LEN" title="GTX3:CHAN_BOND_SEQ_LEN[0]">GTX3:CHAN_BOND_SEQ_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[10]">GTX3:DRP07[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_LEN" title="GTX3:CHAN_BOND_SEQ_LEN[1]">GTX3:CHAN_BOND_SEQ_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[11]">GTX3:DRP07[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[12]">GTX3:DRP07[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_IDLE_LO_CNT" title="GTX3:RX_IDLE_LO_CNT[0]">GTX3:RX_IDLE_LO_CNT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[13]">GTX3:DRP07[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_IDLE_LO_CNT" title="GTX3:RX_IDLE_LO_CNT[1]">GTX3:RX_IDLE_LO_CNT[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[14]">GTX3:DRP07[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_IDLE_LO_CNT" title="GTX3:RX_IDLE_LO_CNT[2]">GTX3:RX_IDLE_LO_CNT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP07" title="GTX3:DRP07[15]">GTX3:DRP07[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_IDLE_LO_CNT" title="GTX3:RX_IDLE_LO_CNT[3]">GTX3:RX_IDLE_LO_CNT[3]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 31</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[0]">GTX3:CHAN_BOND_SEQ_2_1[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[0]">GTX3:DRP08[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[1]">GTX3:CHAN_BOND_SEQ_2_1[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[1]">GTX3:DRP08[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[2]">GTX3:CHAN_BOND_SEQ_2_1[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[2]">GTX3:DRP08[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[3]">GTX3:CHAN_BOND_SEQ_2_1[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[3]">GTX3:DRP08[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[4]">GTX3:CHAN_BOND_SEQ_2_1[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[4]">GTX3:DRP08[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[5]">GTX3:CHAN_BOND_SEQ_2_1[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[5]">GTX3:DRP08[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[6]">GTX3:CHAN_BOND_SEQ_2_1[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[6]">GTX3:DRP08[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[7]">GTX3:CHAN_BOND_SEQ_2_1[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[7]">GTX3:DRP08[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[8]">GTX3:CHAN_BOND_SEQ_2_1[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[8]">GTX3:DRP08[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1" title="GTX3:CHAN_BOND_SEQ_2_1[9]">GTX3:CHAN_BOND_SEQ_2_1[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[9]">GTX3:DRP08[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE" title="GTX3:CHAN_BOND_SEQ_2_ENABLE[0]">GTX3:CHAN_BOND_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[10]">GTX3:DRP08[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE" title="GTX3:CHAN_BOND_SEQ_2_ENABLE[1]">GTX3:CHAN_BOND_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[11]">GTX3:DRP08[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE" title="GTX3:CHAN_BOND_SEQ_2_ENABLE[2]">GTX3:CHAN_BOND_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[12]">GTX3:DRP08[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE" title="GTX3:CHAN_BOND_SEQ_2_ENABLE[3]">GTX3:CHAN_BOND_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[13]">GTX3:DRP08[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[14]">GTX3:DRP08[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_REALIGN_RESET_BUF" title="GTX3:RX_EN_REALIGN_RESET_BUF">GTX3:RX_EN_REALIGN_RESET_BUF</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP08" title="GTX3:DRP08[15]">GTX3:DRP08[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_RATE_RESET_BUF" title="GTX3:RX_EN_RATE_RESET_BUF">GTX3:RX_EN_RATE_RESET_BUF</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[0]">GTX3:CHAN_BOND_SEQ_2_2[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[0]">GTX3:DRP09[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[1]">GTX3:CHAN_BOND_SEQ_2_2[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[1]">GTX3:DRP09[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[2]">GTX3:CHAN_BOND_SEQ_2_2[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[2]">GTX3:DRP09[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[3]">GTX3:CHAN_BOND_SEQ_2_2[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[3]">GTX3:DRP09[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[4]">GTX3:CHAN_BOND_SEQ_2_2[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[4]">GTX3:DRP09[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[5]">GTX3:CHAN_BOND_SEQ_2_2[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[5]">GTX3:DRP09[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[6]">GTX3:CHAN_BOND_SEQ_2_2[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[6]">GTX3:DRP09[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[7]">GTX3:CHAN_BOND_SEQ_2_2[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[7]">GTX3:DRP09[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[8]">GTX3:CHAN_BOND_SEQ_2_2[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[8]">GTX3:DRP09[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2" title="GTX3:CHAN_BOND_SEQ_2_2[9]">GTX3:CHAN_BOND_SEQ_2_2[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[9]">GTX3:DRP09[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_2_MAX_SKEW" title="GTX3:CHAN_BOND_2_MAX_SKEW[0]">GTX3:CHAN_BOND_2_MAX_SKEW[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[10]">GTX3:DRP09[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_2_MAX_SKEW" title="GTX3:CHAN_BOND_2_MAX_SKEW[1]">GTX3:CHAN_BOND_2_MAX_SKEW[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[11]">GTX3:DRP09[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_2_MAX_SKEW" title="GTX3:CHAN_BOND_2_MAX_SKEW[2]">GTX3:CHAN_BOND_2_MAX_SKEW[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[12]">GTX3:DRP09[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_2_MAX_SKEW" title="GTX3:CHAN_BOND_2_MAX_SKEW[3]">GTX3:CHAN_BOND_2_MAX_SKEW[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[13]">GTX3:DRP09[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_KEEP_ALIGN" title="GTX3:CHAN_BOND_KEEP_ALIGN">GTX3:CHAN_BOND_KEEP_ALIGN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[14]">GTX3:DRP09[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP09" title="GTX3:DRP09[15]">GTX3:DRP09[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_MODE_RESET_BUF" title="GTX3:RX_EN_MODE_RESET_BUF">GTX3:RX_EN_MODE_RESET_BUF</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[0]">GTX3:CHAN_BOND_SEQ_2_3[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[0]">GTX3:DRP0A[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[1]">GTX3:CHAN_BOND_SEQ_2_3[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[1]">GTX3:DRP0A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[2]">GTX3:CHAN_BOND_SEQ_2_3[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[2]">GTX3:DRP0A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[3]">GTX3:CHAN_BOND_SEQ_2_3[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[3]">GTX3:DRP0A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[4]">GTX3:CHAN_BOND_SEQ_2_3[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[4]">GTX3:DRP0A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[5]">GTX3:CHAN_BOND_SEQ_2_3[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[5]">GTX3:DRP0A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[6]">GTX3:CHAN_BOND_SEQ_2_3[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[6]">GTX3:DRP0A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[7]">GTX3:CHAN_BOND_SEQ_2_3[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[7]">GTX3:DRP0A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[8]">GTX3:CHAN_BOND_SEQ_2_3[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[8]">GTX3:DRP0A[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3" title="GTX3:CHAN_BOND_SEQ_2_3[9]">GTX3:CHAN_BOND_SEQ_2_3[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[9]">GTX3:DRP0A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_CFG" title="GTX3:CHAN_BOND_SEQ_2_CFG[0]">GTX3:CHAN_BOND_SEQ_2_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[10]">GTX3:DRP0A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_CFG" title="GTX3:CHAN_BOND_SEQ_2_CFG[1]">GTX3:CHAN_BOND_SEQ_2_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[11]">GTX3:DRP0A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_CFG" title="GTX3:CHAN_BOND_SEQ_2_CFG[2]">GTX3:CHAN_BOND_SEQ_2_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[12]">GTX3:DRP0A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_CFG" title="GTX3:CHAN_BOND_SEQ_2_CFG[3]">GTX3:CHAN_BOND_SEQ_2_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[13]">GTX3:DRP0A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_USE" title="GTX3:CHAN_BOND_SEQ_2_USE">GTX3:CHAN_BOND_SEQ_2_USE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[14]">GTX3:DRP0A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0A" title="GTX3:DRP0A[15]">GTX3:DRP0A[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_IDLE_RESET_PH" title="GTX3:RX_EN_IDLE_RESET_PH">GTX3:RX_EN_IDLE_RESET_PH</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[0]">GTX3:CHAN_BOND_SEQ_2_4[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[0]">GTX3:DRP0B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[1]">GTX3:CHAN_BOND_SEQ_2_4[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[1]">GTX3:DRP0B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[2]">GTX3:CHAN_BOND_SEQ_2_4[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[2]">GTX3:DRP0B[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[3]">GTX3:CHAN_BOND_SEQ_2_4[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[3]">GTX3:DRP0B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[4]">GTX3:CHAN_BOND_SEQ_2_4[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[4]">GTX3:DRP0B[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[5]">GTX3:CHAN_BOND_SEQ_2_4[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[5]">GTX3:DRP0B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[6]">GTX3:CHAN_BOND_SEQ_2_4[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[6]">GTX3:DRP0B[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[7]">GTX3:CHAN_BOND_SEQ_2_4[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[7]">GTX3:DRP0B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[8]">GTX3:CHAN_BOND_SEQ_2_4[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[8]">GTX3:DRP0B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4" title="GTX3:CHAN_BOND_SEQ_2_4[9]">GTX3:CHAN_BOND_SEQ_2_4[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[9]">GTX3:DRP0B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[10]">GTX3:DRP0B[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_IDLE_RESET_BUF" title="GTX3:RX_EN_IDLE_RESET_BUF">GTX3:RX_EN_IDLE_RESET_BUF</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[11]">GTX3:DRP0B[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_XCLK_SEL" title="GTX3:RX_XCLK_SEL">GTX3:RX_XCLK_SEL</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[12]">GTX3:DRP0B[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_IDLE_HI_CNT" title="GTX3:RX_IDLE_HI_CNT[0]">GTX3:RX_IDLE_HI_CNT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[13]">GTX3:DRP0B[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_IDLE_HI_CNT" title="GTX3:RX_IDLE_HI_CNT[1]">GTX3:RX_IDLE_HI_CNT[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[14]">GTX3:DRP0B[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_IDLE_HI_CNT" title="GTX3:RX_IDLE_HI_CNT[2]">GTX3:RX_IDLE_HI_CNT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0B" title="GTX3:DRP0B[15]">GTX3:DRP0B[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_IDLE_HI_CNT" title="GTX3:RX_IDLE_HI_CNT[3]">GTX3:RX_IDLE_HI_CNT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[0]">GTX3:DRP0C[0]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_OVFL_THRESH" title="GTX3:RXBUF_OVFL_THRESH[0]">GTX3:RXBUF_OVFL_THRESH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[1]">GTX3:DRP0C[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_OVFL_THRESH" title="GTX3:RXBUF_OVFL_THRESH[1]">GTX3:RXBUF_OVFL_THRESH[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[2]">GTX3:DRP0C[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_OVFL_THRESH" title="GTX3:RXBUF_OVFL_THRESH[2]">GTX3:RXBUF_OVFL_THRESH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[3]">GTX3:DRP0C[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_OVFL_THRESH" title="GTX3:RXBUF_OVFL_THRESH[3]">GTX3:RXBUF_OVFL_THRESH[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[4]">GTX3:DRP0C[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_OVFL_THRESH" title="GTX3:RXBUF_OVFL_THRESH[4]">GTX3:RXBUF_OVFL_THRESH[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[5]">GTX3:DRP0C[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_OVFL_THRESH" title="GTX3:RXBUF_OVFL_THRESH[5]">GTX3:RXBUF_OVFL_THRESH[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[6]">GTX3:DRP0C[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_UDFL_THRESH" title="GTX3:RXBUF_UDFL_THRESH[0]">GTX3:RXBUF_UDFL_THRESH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[7]">GTX3:DRP0C[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_UDFL_THRESH" title="GTX3:RXBUF_UDFL_THRESH[1]">GTX3:RXBUF_UDFL_THRESH[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[8]">GTX3:DRP0C[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_UDFL_THRESH" title="GTX3:RXBUF_UDFL_THRESH[2]">GTX3:RXBUF_UDFL_THRESH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[9]">GTX3:DRP0C[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_UDFL_THRESH" title="GTX3:RXBUF_UDFL_THRESH[3]">GTX3:RXBUF_UDFL_THRESH[3]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[10]">GTX3:DRP0C[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_UDFL_THRESH" title="GTX3:RXBUF_UDFL_THRESH[4]">GTX3:RXBUF_UDFL_THRESH[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[11]">GTX3:DRP0C[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_UDFL_THRESH" title="GTX3:RXBUF_UDFL_THRESH[5]">GTX3:RXBUF_UDFL_THRESH[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[12]">GTX3:DRP0C[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RXBUF_OVRD_THRESH" title="GTX3:RXBUF_OVRD_THRESH">GTX3:RXBUF_OVRD_THRESH</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[13]">GTX3:DRP0C[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_FIFO_ADDR_MODE" title="GTX3:RX_FIFO_ADDR_MODE">GTX3:RX_FIFO_ADDR_MODE</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[14]">GTX3:DRP0C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP0C" title="GTX3:DRP0C[15]">GTX3:DRP0C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[0]">GTX3:CLK_COR_SEQ_1_1[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[0]">GTX3:DRP0D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[1]">GTX3:CLK_COR_SEQ_1_1[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[1]">GTX3:DRP0D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[2]">GTX3:CLK_COR_SEQ_1_1[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[2]">GTX3:DRP0D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[3]">GTX3:CLK_COR_SEQ_1_1[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[3]">GTX3:DRP0D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[4]">GTX3:CLK_COR_SEQ_1_1[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[4]">GTX3:DRP0D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[5]">GTX3:CLK_COR_SEQ_1_1[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[5]">GTX3:DRP0D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[6]">GTX3:CLK_COR_SEQ_1_1[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[6]">GTX3:DRP0D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[7]">GTX3:CLK_COR_SEQ_1_1[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[7]">GTX3:DRP0D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[8]">GTX3:CLK_COR_SEQ_1_1[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[8]">GTX3:DRP0D[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1" title="GTX3:CLK_COR_SEQ_1_1[9]">GTX3:CLK_COR_SEQ_1_1[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[9]">GTX3:DRP0D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_ENABLE" title="GTX3:CLK_COR_SEQ_1_ENABLE[0]">GTX3:CLK_COR_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[10]">GTX3:DRP0D[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_ENABLE" title="GTX3:CLK_COR_SEQ_1_ENABLE[1]">GTX3:CLK_COR_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[11]">GTX3:DRP0D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_ENABLE" title="GTX3:CLK_COR_SEQ_1_ENABLE[2]">GTX3:CLK_COR_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[12]">GTX3:DRP0D[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_ENABLE" title="GTX3:CLK_COR_SEQ_1_ENABLE[3]">GTX3:CLK_COR_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[13]">GTX3:DRP0D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_CORRECT_USE" title="GTX3:CLK_CORRECT_USE">GTX3:CLK_CORRECT_USE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[14]">GTX3:DRP0D[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_PRECEDENCE" title="GTX3:CLK_COR_PRECEDENCE">GTX3:CLK_COR_PRECEDENCE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0D" title="GTX3:DRP0D[15]">GTX3:DRP0D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[0]">GTX3:CLK_COR_SEQ_1_2[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[0]">GTX3:DRP0E[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[1]">GTX3:CLK_COR_SEQ_1_2[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[1]">GTX3:DRP0E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[2]">GTX3:CLK_COR_SEQ_1_2[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[2]">GTX3:DRP0E[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[3]">GTX3:CLK_COR_SEQ_1_2[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[3]">GTX3:DRP0E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[4]">GTX3:CLK_COR_SEQ_1_2[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[4]">GTX3:DRP0E[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[5]">GTX3:CLK_COR_SEQ_1_2[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[5]">GTX3:DRP0E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[6]">GTX3:CLK_COR_SEQ_1_2[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[6]">GTX3:DRP0E[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[7]">GTX3:CLK_COR_SEQ_1_2[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[7]">GTX3:DRP0E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[8]">GTX3:CLK_COR_SEQ_1_2[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[8]">GTX3:DRP0E[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2" title="GTX3:CLK_COR_SEQ_1_2[9]">GTX3:CLK_COR_SEQ_1_2[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[9]">GTX3:DRP0E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_REPEAT_WAIT" title="GTX3:CLK_COR_REPEAT_WAIT[0]">GTX3:CLK_COR_REPEAT_WAIT[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[10]">GTX3:DRP0E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_REPEAT_WAIT" title="GTX3:CLK_COR_REPEAT_WAIT[1]">GTX3:CLK_COR_REPEAT_WAIT[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[11]">GTX3:DRP0E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_REPEAT_WAIT" title="GTX3:CLK_COR_REPEAT_WAIT[2]">GTX3:CLK_COR_REPEAT_WAIT[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[12]">GTX3:DRP0E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_REPEAT_WAIT" title="GTX3:CLK_COR_REPEAT_WAIT[3]">GTX3:CLK_COR_REPEAT_WAIT[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[13]">GTX3:DRP0E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_REPEAT_WAIT" title="GTX3:CLK_COR_REPEAT_WAIT[4]">GTX3:CLK_COR_REPEAT_WAIT[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[14]">GTX3:DRP0E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_KEEP_IDLE" title="GTX3:CLK_COR_KEEP_IDLE">GTX3:CLK_COR_KEEP_IDLE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0E" title="GTX3:DRP0E[15]">GTX3:DRP0E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[0]">GTX3:CLK_COR_SEQ_1_3[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[0]">GTX3:DRP0F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[1]">GTX3:CLK_COR_SEQ_1_3[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[1]">GTX3:DRP0F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[2]">GTX3:CLK_COR_SEQ_1_3[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[2]">GTX3:DRP0F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[3]">GTX3:CLK_COR_SEQ_1_3[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[3]">GTX3:DRP0F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[4]">GTX3:CLK_COR_SEQ_1_3[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[4]">GTX3:DRP0F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[5]">GTX3:CLK_COR_SEQ_1_3[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[5]">GTX3:DRP0F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[6]">GTX3:CLK_COR_SEQ_1_3[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[6]">GTX3:DRP0F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[7]">GTX3:CLK_COR_SEQ_1_3[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[7]">GTX3:DRP0F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[8]">GTX3:CLK_COR_SEQ_1_3[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[8]">GTX3:DRP0F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3" title="GTX3:CLK_COR_SEQ_1_3[9]">GTX3:CLK_COR_SEQ_1_3[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[9]">GTX3:DRP0F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MIN_LAT" title="GTX3:CLK_COR_MIN_LAT[0]">GTX3:CLK_COR_MIN_LAT[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[10]">GTX3:DRP0F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MIN_LAT" title="GTX3:CLK_COR_MIN_LAT[1]">GTX3:CLK_COR_MIN_LAT[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[11]">GTX3:DRP0F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MIN_LAT" title="GTX3:CLK_COR_MIN_LAT[2]">GTX3:CLK_COR_MIN_LAT[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[12]">GTX3:DRP0F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MIN_LAT" title="GTX3:CLK_COR_MIN_LAT[3]">GTX3:CLK_COR_MIN_LAT[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[13]">GTX3:DRP0F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MIN_LAT" title="GTX3:CLK_COR_MIN_LAT[4]">GTX3:CLK_COR_MIN_LAT[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[14]">GTX3:DRP0F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MIN_LAT" title="GTX3:CLK_COR_MIN_LAT[5]">GTX3:CLK_COR_MIN_LAT[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP0F" title="GTX3:DRP0F[15]">GTX3:DRP0F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 32</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[0]">GTX3:CLK_COR_SEQ_1_4[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[0]">GTX3:DRP10[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[1]">GTX3:CLK_COR_SEQ_1_4[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[1]">GTX3:DRP10[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[2]">GTX3:CLK_COR_SEQ_1_4[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[2]">GTX3:DRP10[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[3]">GTX3:CLK_COR_SEQ_1_4[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[3]">GTX3:DRP10[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[4]">GTX3:CLK_COR_SEQ_1_4[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[4]">GTX3:DRP10[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[5]">GTX3:CLK_COR_SEQ_1_4[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[5]">GTX3:DRP10[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[6]">GTX3:CLK_COR_SEQ_1_4[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[6]">GTX3:DRP10[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[7]">GTX3:CLK_COR_SEQ_1_4[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[7]">GTX3:DRP10[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[8]">GTX3:CLK_COR_SEQ_1_4[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[8]">GTX3:DRP10[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4" title="GTX3:CLK_COR_SEQ_1_4[9]">GTX3:CLK_COR_SEQ_1_4[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[9]">GTX3:DRP10[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MAX_LAT" title="GTX3:CLK_COR_MAX_LAT[0]">GTX3:CLK_COR_MAX_LAT[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[10]">GTX3:DRP10[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MAX_LAT" title="GTX3:CLK_COR_MAX_LAT[1]">GTX3:CLK_COR_MAX_LAT[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[11]">GTX3:DRP10[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MAX_LAT" title="GTX3:CLK_COR_MAX_LAT[2]">GTX3:CLK_COR_MAX_LAT[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[12]">GTX3:DRP10[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MAX_LAT" title="GTX3:CLK_COR_MAX_LAT[3]">GTX3:CLK_COR_MAX_LAT[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[13]">GTX3:DRP10[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MAX_LAT" title="GTX3:CLK_COR_MAX_LAT[4]">GTX3:CLK_COR_MAX_LAT[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[14]">GTX3:DRP10[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_MAX_LAT" title="GTX3:CLK_COR_MAX_LAT[5]">GTX3:CLK_COR_MAX_LAT[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP10" title="GTX3:DRP10[15]">GTX3:DRP10[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[0]">GTX3:CLK_COR_SEQ_2_1[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[0]">GTX3:DRP11[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[1]">GTX3:CLK_COR_SEQ_2_1[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[1]">GTX3:DRP11[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[2]">GTX3:CLK_COR_SEQ_2_1[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[2]">GTX3:DRP11[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[3]">GTX3:CLK_COR_SEQ_2_1[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[3]">GTX3:DRP11[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[4]">GTX3:CLK_COR_SEQ_2_1[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[4]">GTX3:DRP11[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[5]">GTX3:CLK_COR_SEQ_2_1[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[5]">GTX3:DRP11[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[6]">GTX3:CLK_COR_SEQ_2_1[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[6]">GTX3:DRP11[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[7]">GTX3:CLK_COR_SEQ_2_1[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[7]">GTX3:DRP11[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[8]">GTX3:CLK_COR_SEQ_2_1[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[8]">GTX3:DRP11[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1" title="GTX3:CLK_COR_SEQ_2_1[9]">GTX3:CLK_COR_SEQ_2_1[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[9]">GTX3:DRP11[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_ENABLE" title="GTX3:CLK_COR_SEQ_2_ENABLE[0]">GTX3:CLK_COR_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[10]">GTX3:DRP11[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_ENABLE" title="GTX3:CLK_COR_SEQ_2_ENABLE[1]">GTX3:CLK_COR_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[11]">GTX3:DRP11[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_ENABLE" title="GTX3:CLK_COR_SEQ_2_ENABLE[2]">GTX3:CLK_COR_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[12]">GTX3:DRP11[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_ENABLE" title="GTX3:CLK_COR_SEQ_2_ENABLE[3]">GTX3:CLK_COR_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[13]">GTX3:DRP11[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_USE" title="GTX3:CLK_COR_SEQ_2_USE">GTX3:CLK_COR_SEQ_2_USE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[14]">GTX3:DRP11[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_INSERT_IDLE_FLAG" title="GTX3:CLK_COR_INSERT_IDLE_FLAG">GTX3:CLK_COR_INSERT_IDLE_FLAG</a><br><a href="#bits-xc6v-GTX-GTX3:DRP11" title="GTX3:DRP11[15]">GTX3:DRP11[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[0]">GTX3:CLK_COR_SEQ_2_2[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[0]">GTX3:DRP12[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[1]">GTX3:CLK_COR_SEQ_2_2[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[1]">GTX3:DRP12[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[2]">GTX3:CLK_COR_SEQ_2_2[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[2]">GTX3:DRP12[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[3]">GTX3:CLK_COR_SEQ_2_2[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[3]">GTX3:DRP12[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[4]">GTX3:CLK_COR_SEQ_2_2[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[4]">GTX3:DRP12[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[5]">GTX3:CLK_COR_SEQ_2_2[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[5]">GTX3:DRP12[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[6]">GTX3:CLK_COR_SEQ_2_2[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[6]">GTX3:DRP12[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[7]">GTX3:CLK_COR_SEQ_2_2[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[7]">GTX3:DRP12[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[8]">GTX3:CLK_COR_SEQ_2_2[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[8]">GTX3:DRP12[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2" title="GTX3:CLK_COR_SEQ_2_2[9]">GTX3:CLK_COR_SEQ_2_2[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[9]">GTX3:DRP12[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_ADJ_LEN" title="GTX3:CLK_COR_ADJ_LEN[0]">GTX3:CLK_COR_ADJ_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[10]">GTX3:DRP12[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_ADJ_LEN" title="GTX3:CLK_COR_ADJ_LEN[1]">GTX3:CLK_COR_ADJ_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[11]">GTX3:DRP12[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[12]">GTX3:DRP12[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_SLIDE_MODE" title="GTX3:RX_SLIDE_MODE[0]">GTX3:RX_SLIDE_MODE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[13]">GTX3:DRP12[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_SLIDE_MODE" title="GTX3:RX_SLIDE_MODE[1]">GTX3:RX_SLIDE_MODE[1]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[14]">GTX3:DRP12[14]</a><br><a href="#bits-xc6v-GTX-GTX3:SHOW_REALIGN_COMMA" title="GTX3:SHOW_REALIGN_COMMA">GTX3:SHOW_REALIGN_COMMA</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP12" title="GTX3:DRP12[15]">GTX3:DRP12[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_CDR_FORCE_ROTATE" title="GTX3:RX_CDR_FORCE_ROTATE">GTX3:RX_CDR_FORCE_ROTATE</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[0]">GTX3:CLK_COR_SEQ_2_3[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[0]">GTX3:DRP13[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[1]">GTX3:CLK_COR_SEQ_2_3[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[1]">GTX3:DRP13[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[2]">GTX3:CLK_COR_SEQ_2_3[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[2]">GTX3:DRP13[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[3]">GTX3:CLK_COR_SEQ_2_3[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[3]">GTX3:DRP13[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[4]">GTX3:CLK_COR_SEQ_2_3[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[4]">GTX3:DRP13[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[5]">GTX3:CLK_COR_SEQ_2_3[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[5]">GTX3:DRP13[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[6]">GTX3:CLK_COR_SEQ_2_3[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[6]">GTX3:DRP13[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[7]">GTX3:CLK_COR_SEQ_2_3[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[7]">GTX3:DRP13[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[8]">GTX3:CLK_COR_SEQ_2_3[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[8]">GTX3:DRP13[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3" title="GTX3:CLK_COR_SEQ_2_3[9]">GTX3:CLK_COR_SEQ_2_3[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[9]">GTX3:DRP13[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_DET_LEN" title="GTX3:CLK_COR_DET_LEN[0]">GTX3:CLK_COR_DET_LEN[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[10]">GTX3:DRP13[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_DET_LEN" title="GTX3:CLK_COR_DET_LEN[1]">GTX3:CLK_COR_DET_LEN[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[11]">GTX3:DRP13[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[12]">GTX3:DRP13[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_SLIDE_AUTO_WAIT" title="GTX3:RX_SLIDE_AUTO_WAIT[0]">GTX3:RX_SLIDE_AUTO_WAIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[13]">GTX3:DRP13[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_SLIDE_AUTO_WAIT" title="GTX3:RX_SLIDE_AUTO_WAIT[1]">GTX3:RX_SLIDE_AUTO_WAIT[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[14]">GTX3:DRP13[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_SLIDE_AUTO_WAIT" title="GTX3:RX_SLIDE_AUTO_WAIT[2]">GTX3:RX_SLIDE_AUTO_WAIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP13" title="GTX3:DRP13[15]">GTX3:DRP13[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_SLIDE_AUTO_WAIT" title="GTX3:RX_SLIDE_AUTO_WAIT[3]">GTX3:RX_SLIDE_AUTO_WAIT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[0]">GTX3:CLK_COR_SEQ_2_4[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[0]">GTX3:DRP14[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[1]">GTX3:CLK_COR_SEQ_2_4[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[1]">GTX3:DRP14[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[2]">GTX3:CLK_COR_SEQ_2_4[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[2]">GTX3:DRP14[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[3]">GTX3:CLK_COR_SEQ_2_4[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[3]">GTX3:DRP14[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[4]">GTX3:CLK_COR_SEQ_2_4[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[4]">GTX3:DRP14[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[5]">GTX3:CLK_COR_SEQ_2_4[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[5]">GTX3:DRP14[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[6]">GTX3:CLK_COR_SEQ_2_4[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[6]">GTX3:DRP14[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[7]">GTX3:CLK_COR_SEQ_2_4[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[7]">GTX3:DRP14[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[8]">GTX3:CLK_COR_SEQ_2_4[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[8]">GTX3:DRP14[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4" title="GTX3:CLK_COR_SEQ_2_4[9]">GTX3:CLK_COR_SEQ_2_4[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[9]">GTX3:DRP14[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DEC_PCOMMA_DETECT" title="GTX3:DEC_PCOMMA_DETECT">GTX3:DEC_PCOMMA_DETECT</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[10]">GTX3:DRP14[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DEC_MCOMMA_DETECT" title="GTX3:DEC_MCOMMA_DETECT">GTX3:DEC_MCOMMA_DETECT</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[11]">GTX3:DRP14[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[12]">GTX3:DRP14[12]</a><br><a href="#bits-xc6v-GTX-GTX3:USR_CODE_ERR_CLR" title="GTX3:USR_CODE_ERR_CLR">GTX3:USR_CODE_ERR_CLR</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[13]">GTX3:DRP14[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DECODE_SEQ_MATCH" title="GTX3:RX_DECODE_SEQ_MATCH">GTX3:RX_DECODE_SEQ_MATCH</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:ALIGN_COMMA_WORD" title="GTX3:ALIGN_COMMA_WORD">GTX3:ALIGN_COMMA_WORD</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[14]">GTX3:DRP14[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DEC_VALID_COMMA_ONLY" title="GTX3:DEC_VALID_COMMA_ONLY">GTX3:DEC_VALID_COMMA_ONLY</a><br><a href="#bits-xc6v-GTX-GTX3:DRP14" title="GTX3:DRP14[15]">GTX3:DRP14[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[0]">GTX3:DRP15[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[0]">GTX3:PMA_CDR_SCAN[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[1]">GTX3:DRP15[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[1]">GTX3:PMA_CDR_SCAN[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[2]">GTX3:DRP15[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[2]">GTX3:PMA_CDR_SCAN[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[3]">GTX3:DRP15[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[3]">GTX3:PMA_CDR_SCAN[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[4]">GTX3:DRP15[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[4]">GTX3:PMA_CDR_SCAN[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[5]">GTX3:DRP15[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[5]">GTX3:PMA_CDR_SCAN[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[6]">GTX3:DRP15[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[6]">GTX3:PMA_CDR_SCAN[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[7]">GTX3:DRP15[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[7]">GTX3:PMA_CDR_SCAN[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[8]">GTX3:DRP15[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[8]">GTX3:PMA_CDR_SCAN[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[9]">GTX3:DRP15[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[9]">GTX3:PMA_CDR_SCAN[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[10]">GTX3:DRP15[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[10]">GTX3:PMA_CDR_SCAN[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[11]">GTX3:DRP15[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[11]">GTX3:PMA_CDR_SCAN[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[12]">GTX3:DRP15[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[12]">GTX3:PMA_CDR_SCAN[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[13]">GTX3:DRP15[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[13]">GTX3:PMA_CDR_SCAN[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[14]">GTX3:DRP15[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[14]">GTX3:PMA_CDR_SCAN[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP15" title="GTX3:DRP15[15]">GTX3:DRP15[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[15]">GTX3:PMA_CDR_SCAN[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[0]">GTX3:DRP16[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[16]">GTX3:PMA_CDR_SCAN[16]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[1]">GTX3:DRP16[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[17]">GTX3:PMA_CDR_SCAN[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[2]">GTX3:DRP16[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[18]">GTX3:PMA_CDR_SCAN[18]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[3]">GTX3:DRP16[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[19]">GTX3:PMA_CDR_SCAN[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[4]">GTX3:DRP16[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[20]">GTX3:PMA_CDR_SCAN[20]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[5]">GTX3:DRP16[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[21]">GTX3:PMA_CDR_SCAN[21]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[6]">GTX3:DRP16[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[22]">GTX3:PMA_CDR_SCAN[22]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[7]">GTX3:DRP16[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[23]">GTX3:PMA_CDR_SCAN[23]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[8]">GTX3:DRP16[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[24]">GTX3:PMA_CDR_SCAN[24]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[9]">GTX3:DRP16[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[25]">GTX3:PMA_CDR_SCAN[25]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[10]">GTX3:DRP16[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CDR_SCAN" title="GTX3:PMA_CDR_SCAN[26]">GTX3:PMA_CDR_SCAN[26]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CDR_PH_ADJ_TIME" title="GTX3:CDR_PH_ADJ_TIME[0]">GTX3:CDR_PH_ADJ_TIME[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[11]">GTX3:DRP16[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CDR_PH_ADJ_TIME" title="GTX3:CDR_PH_ADJ_TIME[1]">GTX3:CDR_PH_ADJ_TIME[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[12]">GTX3:DRP16[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CDR_PH_ADJ_TIME" title="GTX3:CDR_PH_ADJ_TIME[2]">GTX3:CDR_PH_ADJ_TIME[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[13]">GTX3:DRP16[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CDR_PH_ADJ_TIME" title="GTX3:CDR_PH_ADJ_TIME[3]">GTX3:CDR_PH_ADJ_TIME[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[14]">GTX3:DRP16[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CDR_PH_ADJ_TIME" title="GTX3:CDR_PH_ADJ_TIME[4]">GTX3:CDR_PH_ADJ_TIME[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP16" title="GTX3:DRP16[15]">GTX3:DRP16[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[0]">GTX3:DRP17[0]</a><br><a href="#bits-xc6v-GTX-GTX3:OOBDETECT_THRESHOLD" title="GTX3:OOBDETECT_THRESHOLD[0]">GTX3:OOBDETECT_THRESHOLD[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[1]">GTX3:DRP17[1]</a><br><a href="#bits-xc6v-GTX-GTX3:OOBDETECT_THRESHOLD" title="GTX3:OOBDETECT_THRESHOLD[1]">GTX3:OOBDETECT_THRESHOLD[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[2]">GTX3:DRP17[2]</a><br><a href="#bits-xc6v-GTX-GTX3:OOBDETECT_THRESHOLD" title="GTX3:OOBDETECT_THRESHOLD[2]">GTX3:OOBDETECT_THRESHOLD[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[3]">GTX3:DRP17[3]</a><br><a href="#bits-xc6v-GTX-GTX3:GTX_CFG_PWRUP" title="GTX3:GTX_CFG_PWRUP">GTX3:GTX_CFG_PWRUP</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:AC_CAP_DIS" title="GTX3:AC_CAP_DIS">GTX3:AC_CAP_DIS</a><br><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[4]">GTX3:DRP17[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[5]">GTX3:DRP17[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_CLK25_DIVIDER" title="GTX3:RX_CLK25_DIVIDER[0]">GTX3:RX_CLK25_DIVIDER[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[6]">GTX3:DRP17[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_CLK25_DIVIDER" title="GTX3:RX_CLK25_DIVIDER[1]">GTX3:RX_CLK25_DIVIDER[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[7]">GTX3:DRP17[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_CLK25_DIVIDER" title="GTX3:RX_CLK25_DIVIDER[2]">GTX3:RX_CLK25_DIVIDER[2]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[8]">GTX3:DRP17[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_CLK25_DIVIDER" title="GTX3:RX_CLK25_DIVIDER[3]">GTX3:RX_CLK25_DIVIDER[3]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[9]">GTX3:DRP17[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_CLK25_DIVIDER" title="GTX3:RX_CLK25_DIVIDER[4]">GTX3:RX_CLK25_DIVIDER[4]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BIAS_CFG" title="GTX3:BIAS_CFG[16]">GTX3:BIAS_CFG[16]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[10]">GTX3:DRP17[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_CFG" title="GTX3:CHAN_BOND_SEQ_2_CFG[4]">GTX3:CHAN_BOND_SEQ_2_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[11]">GTX3:DRP17[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[12]">GTX3:DRP17[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DATA_WIDTH" title="GTX3:RX_DATA_WIDTH[0]">GTX3:RX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[13]">GTX3:DRP17[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DATA_WIDTH" title="GTX3:RX_DATA_WIDTH[1]">GTX3:RX_DATA_WIDTH[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[14]">GTX3:DRP17[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DATA_WIDTH" title="GTX3:RX_DATA_WIDTH[2]">GTX3:RX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP17" title="GTX3:DRP17[15]">GTX3:DRP17[15]</a><br><a href="#bits-xc6v-GTX-GTX3:GEN_RXUSRCLK" title="GTX3:GEN_RXUSRCLK">GTX3:GEN_RXUSRCLK</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 33</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[0]">GTX3:DRP18[0]</a><br><a href="#bits-xc6v-GTX-GTX3:GEARBOX_ENDEC" title="GTX3:GEARBOX_ENDEC[0]">GTX3:GEARBOX_ENDEC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[1]">GTX3:DRP18[1]</a><br><a href="#bits-xc6v-GTX-GTX3:GEARBOX_ENDEC" title="GTX3:GEARBOX_ENDEC[1]">GTX3:GEARBOX_ENDEC[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[2]">GTX3:DRP18[2]</a><br><a href="#bits-xc6v-GTX-GTX3:GEARBOX_ENDEC" title="GTX3:GEARBOX_ENDEC[2]">GTX3:GEARBOX_ENDEC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[3]">GTX3:DRP18[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXGEARBOX_USE" title="GTX3:RXGEARBOX_USE">GTX3:RXGEARBOX_USE</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXCDRRESET" title="GTX3:A_RXCDRRESET">GTX3:A_RXCDRRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[4]">GTX3:DRP18[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_GTXTXRESET" title="GTX3:A_GTXTXRESET">GTX3:A_GTXTXRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[5]">GTX3:DRP18[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_GTXRXRESET" title="GTX3:A_GTXRXRESET">GTX3:A_GTXRXRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[6]">GTX3:DRP18[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXBUFRESET" title="GTX3:A_RXBUFRESET">GTX3:A_RXBUFRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[7]">GTX3:DRP18[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXRESET" title="GTX3:A_RXRESET">GTX3:A_RXRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[8]">GTX3:DRP18[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXRESET" title="GTX3:A_TXRESET">GTX3:A_TXRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[9]">GTX3:DRP18[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXCDRHOLD" title="GTX3:A_RXCDRHOLD">GTX3:A_RXCDRHOLD</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[10]">GTX3:DRP18[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXCDRFREQRESET" title="GTX3:A_RXCDRFREQRESET">GTX3:A_RXCDRFREQRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[11]">GTX3:DRP18[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXCDRPHASERESET" title="GTX3:A_RXCDRPHASERESET">GTX3:A_RXCDRPHASERESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[12]">GTX3:DRP18[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXDFERESET" title="GTX3:A_RXDFERESET">GTX3:A_RXDFERESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[13]">GTX3:DRP18[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[14]">GTX3:DRP18[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RESET_DRP_EN" title="GTX3:RESET_DRP_EN">GTX3:RESET_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP18" title="GTX3:DRP18[15]">GTX3:DRP18[15]</a><br><a href="#bits-xc6v-GTX-GTX3:MASTER_DRP_EN" title="GTX3:MASTER_DRP_EN">GTX3:MASTER_DRP_EN</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[0]">GTX3:DRP19[0]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[0]">GTX3:RXPLL_COM_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[1]">GTX3:DRP19[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[1]">GTX3:RXPLL_COM_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[2]">GTX3:DRP19[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[2]">GTX3:RXPLL_COM_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[3]">GTX3:DRP19[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[3]">GTX3:RXPLL_COM_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[4]">GTX3:DRP19[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[4]">GTX3:RXPLL_COM_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[5]">GTX3:DRP19[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[5]">GTX3:RXPLL_COM_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[6]">GTX3:DRP19[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[6]">GTX3:RXPLL_COM_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[7]">GTX3:DRP19[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[7]">GTX3:RXPLL_COM_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[8]">GTX3:DRP19[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[8]">GTX3:RXPLL_COM_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[9]">GTX3:DRP19[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[9]">GTX3:RXPLL_COM_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[10]">GTX3:DRP19[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[10]">GTX3:RXPLL_COM_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[11]">GTX3:DRP19[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[11]">GTX3:RXPLL_COM_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[12]">GTX3:DRP19[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[12]">GTX3:RXPLL_COM_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[13]">GTX3:DRP19[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[13]">GTX3:RXPLL_COM_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[14]">GTX3:DRP19[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[14]">GTX3:RXPLL_COM_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP19" title="GTX3:DRP19[15]">GTX3:DRP19[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[15]">GTX3:RXPLL_COM_CFG[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[0]">GTX3:DRP1A[0]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[16]">GTX3:RXPLL_COM_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[1]">GTX3:DRP1A[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[17]">GTX3:RXPLL_COM_CFG[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[2]">GTX3:DRP1A[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[18]">GTX3:RXPLL_COM_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[3]">GTX3:DRP1A[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[19]">GTX3:RXPLL_COM_CFG[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[4]">GTX3:DRP1A[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[20]">GTX3:RXPLL_COM_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[5]">GTX3:DRP1A[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[21]">GTX3:RXPLL_COM_CFG[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[6]">GTX3:DRP1A[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[22]">GTX3:RXPLL_COM_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[7]">GTX3:DRP1A[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_COM_CFG" title="GTX3:RXPLL_COM_CFG[23]">GTX3:RXPLL_COM_CFG[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[8]">GTX3:DRP1A[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_CP_CFG" title="GTX3:RXPLL_CP_CFG[0]">GTX3:RXPLL_CP_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[9]">GTX3:DRP1A[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_CP_CFG" title="GTX3:RXPLL_CP_CFG[1]">GTX3:RXPLL_CP_CFG[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[10]">GTX3:DRP1A[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_CP_CFG" title="GTX3:RXPLL_CP_CFG[2]">GTX3:RXPLL_CP_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[11]">GTX3:DRP1A[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_CP_CFG" title="GTX3:RXPLL_CP_CFG[3]">GTX3:RXPLL_CP_CFG[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[12]">GTX3:DRP1A[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_CP_CFG" title="GTX3:RXPLL_CP_CFG[4]">GTX3:RXPLL_CP_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[13]">GTX3:DRP1A[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_CP_CFG" title="GTX3:RXPLL_CP_CFG[5]">GTX3:RXPLL_CP_CFG[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[14]">GTX3:DRP1A[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_CP_CFG" title="GTX3:RXPLL_CP_CFG[6]">GTX3:RXPLL_CP_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1A" title="GTX3:DRP1A[15]">GTX3:DRP1A[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_CP_CFG" title="GTX3:RXPLL_CP_CFG[7]">GTX3:RXPLL_CP_CFG[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[0]">GTX3:DRP1B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[1]">GTX3:DRP1B[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_FB" title="GTX3:RXPLL_DIVSEL_FB[1]">GTX3:RXPLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[2]">GTX3:DRP1B[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_FB" title="GTX3:RXPLL_DIVSEL_FB[2]">GTX3:RXPLL_DIVSEL_FB[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[3]">GTX3:DRP1B[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_FB" title="GTX3:RXPLL_DIVSEL_FB[3]">GTX3:RXPLL_DIVSEL_FB[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[4]">GTX3:DRP1B[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_FB" title="GTX3:RXPLL_DIVSEL_FB[4]">GTX3:RXPLL_DIVSEL_FB[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[5]">GTX3:DRP1B[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_FB" title="GTX3:RXPLL_DIVSEL_FB[0]">GTX3:RXPLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[6]">GTX3:DRP1B[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL45_FB" title="GTX3:RXPLL_DIVSEL45_FB">GTX3:RXPLL_DIVSEL45_FB</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[7]">GTX3:DRP1B[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_STARTUP_EN" title="GTX3:RXPLL_STARTUP_EN">GTX3:RXPLL_STARTUP_EN</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[8]">GTX3:DRP1B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXPOWERDOWN" title="GTX3:A_RXPOWERDOWN[0]">GTX3:A_RXPOWERDOWN[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[9]">GTX3:DRP1B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXPOWERDOWN" title="GTX3:A_RXPOWERDOWN[1]">GTX3:A_RXPOWERDOWN[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[10]">GTX3:DRP1B[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[11]">GTX3:DRP1B[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_LKDET_CFG" title="GTX3:RXPLL_LKDET_CFG[0]">GTX3:RXPLL_LKDET_CFG[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[12]">GTX3:DRP1B[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_LKDET_CFG" title="GTX3:RXPLL_LKDET_CFG[1]">GTX3:RXPLL_LKDET_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[13]">GTX3:DRP1B[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_LKDET_CFG" title="GTX3:RXPLL_LKDET_CFG[2]">GTX3:RXPLL_LKDET_CFG[2]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[14]">GTX3:DRP1B[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_OUT" title="GTX3:RXPLL_DIVSEL_OUT[0]">GTX3:RXPLL_DIVSEL_OUT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1B" title="GTX3:DRP1B[15]">GTX3:DRP1B[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_OUT" title="GTX3:RXPLL_DIVSEL_OUT[1]">GTX3:RXPLL_DIVSEL_OUT[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[0]">GTX3:DRP1C[0]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLLREFSEL_TESTCLK" title="GTX3:RXPLLREFSEL_TESTCLK">GTX3:RXPLLREFSEL_TESTCLK</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[1]">GTX3:DRP1C[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_REF" title="GTX3:RXPLL_DIVSEL_REF[1]">GTX3:RXPLL_DIVSEL_REF[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[2]">GTX3:DRP1C[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_REF" title="GTX3:RXPLL_DIVSEL_REF[2]">GTX3:RXPLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[3]">GTX3:DRP1C[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_REF" title="GTX3:RXPLL_DIVSEL_REF[3]">GTX3:RXPLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[4]">GTX3:DRP1C[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_REF" title="GTX3:RXPLL_DIVSEL_REF[4]">GTX3:RXPLL_DIVSEL_REF[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[5]">GTX3:DRP1C[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_REF" title="GTX3:RXPLL_DIVSEL_REF[0]">GTX3:RXPLL_DIVSEL_REF[0]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[6]">GTX3:DRP1C[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLLREFSEL_MODE" title="GTX3:RXPLLREFSEL_MODE">GTX3:RXPLLREFSEL_MODE</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[7]">GTX3:DRP1C[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLLREFSEL_STATIC" title="GTX3:RXPLLREFSEL_STATIC[0]">GTX3:RXPLLREFSEL_STATIC[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[8]">GTX3:DRP1C[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLLREFSEL_STATIC" title="GTX3:RXPLLREFSEL_STATIC[1]">GTX3:RXPLLREFSEL_STATIC[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[9]">GTX3:DRP1C[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPLLREFSEL_STATIC" title="GTX3:RXPLLREFSEL_STATIC[2]">GTX3:RXPLLREFSEL_STATIC[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_PLLRXRESET" title="GTX3:A_PLLRXRESET">GTX3:A_PLLRXRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[10]">GTX3:DRP1C[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXPLLLKDETEN" title="GTX3:A_RXPLLLKDETEN">GTX3:A_RXPLLLKDETEN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[11]">GTX3:DRP1C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_PLLCLKRXRESET" title="GTX3:A_PLLCLKRXRESET">GTX3:A_PLLCLKRXRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[12]">GTX3:DRP1C[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[13]">GTX3:DRP1C[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PLL_DRP_EN" title="GTX3:PLL_DRP_EN">GTX3:PLL_DRP_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXPLLPOWERDOWN" title="GTX3:A_RXPLLPOWERDOWN">GTX3:A_RXPLLPOWERDOWN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[14]">GTX3:DRP1C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1C" title="GTX3:DRP1C[15]">GTX3:DRP1C[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_OVERSAMPLE_MODE" title="GTX3:RX_OVERSAMPLE_MODE">GTX3:RX_OVERSAMPLE_MODE</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[0]">GTX3:DRP1D[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[0]">GTX3:TXPLL_COM_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[1]">GTX3:DRP1D[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[1]">GTX3:TXPLL_COM_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[2]">GTX3:DRP1D[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[2]">GTX3:TXPLL_COM_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[3]">GTX3:DRP1D[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[3]">GTX3:TXPLL_COM_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[4]">GTX3:DRP1D[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[4]">GTX3:TXPLL_COM_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[5]">GTX3:DRP1D[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[5]">GTX3:TXPLL_COM_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[6]">GTX3:DRP1D[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[6]">GTX3:TXPLL_COM_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[7]">GTX3:DRP1D[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[7]">GTX3:TXPLL_COM_CFG[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[8]">GTX3:DRP1D[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[8]">GTX3:TXPLL_COM_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[9]">GTX3:DRP1D[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[9]">GTX3:TXPLL_COM_CFG[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[10]">GTX3:DRP1D[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[10]">GTX3:TXPLL_COM_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[11]">GTX3:DRP1D[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[11]">GTX3:TXPLL_COM_CFG[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[12]">GTX3:DRP1D[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[12]">GTX3:TXPLL_COM_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[13]">GTX3:DRP1D[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[13]">GTX3:TXPLL_COM_CFG[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[14]">GTX3:DRP1D[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[14]">GTX3:TXPLL_COM_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1D" title="GTX3:DRP1D[15]">GTX3:DRP1D[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[15]">GTX3:TXPLL_COM_CFG[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[0]">GTX3:DRP1E[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[16]">GTX3:TXPLL_COM_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[1]">GTX3:DRP1E[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[17]">GTX3:TXPLL_COM_CFG[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[2]">GTX3:DRP1E[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[18]">GTX3:TXPLL_COM_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[3]">GTX3:DRP1E[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[19]">GTX3:TXPLL_COM_CFG[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[4]">GTX3:DRP1E[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[20]">GTX3:TXPLL_COM_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[5]">GTX3:DRP1E[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[21]">GTX3:TXPLL_COM_CFG[21]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[6]">GTX3:DRP1E[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[22]">GTX3:TXPLL_COM_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[7]">GTX3:DRP1E[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_COM_CFG" title="GTX3:TXPLL_COM_CFG[23]">GTX3:TXPLL_COM_CFG[23]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[8]">GTX3:DRP1E[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_CP_CFG" title="GTX3:TXPLL_CP_CFG[0]">GTX3:TXPLL_CP_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[9]">GTX3:DRP1E[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_CP_CFG" title="GTX3:TXPLL_CP_CFG[1]">GTX3:TXPLL_CP_CFG[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[10]">GTX3:DRP1E[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_CP_CFG" title="GTX3:TXPLL_CP_CFG[2]">GTX3:TXPLL_CP_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[11]">GTX3:DRP1E[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_CP_CFG" title="GTX3:TXPLL_CP_CFG[3]">GTX3:TXPLL_CP_CFG[3]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[12]">GTX3:DRP1E[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_CP_CFG" title="GTX3:TXPLL_CP_CFG[4]">GTX3:TXPLL_CP_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[13]">GTX3:DRP1E[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_CP_CFG" title="GTX3:TXPLL_CP_CFG[5]">GTX3:TXPLL_CP_CFG[5]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[14]">GTX3:DRP1E[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_CP_CFG" title="GTX3:TXPLL_CP_CFG[6]">GTX3:TXPLL_CP_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1E" title="GTX3:DRP1E[15]">GTX3:DRP1E[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_CP_CFG" title="GTX3:TXPLL_CP_CFG[7]">GTX3:TXPLL_CP_CFG[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[0]">GTX3:DRP1F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[1]">GTX3:DRP1F[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_FB" title="GTX3:TXPLL_DIVSEL_FB[1]">GTX3:TXPLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[2]">GTX3:DRP1F[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_FB" title="GTX3:TXPLL_DIVSEL_FB[2]">GTX3:TXPLL_DIVSEL_FB[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[3]">GTX3:DRP1F[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_FB" title="GTX3:TXPLL_DIVSEL_FB[3]">GTX3:TXPLL_DIVSEL_FB[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[4]">GTX3:DRP1F[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_FB" title="GTX3:TXPLL_DIVSEL_FB[4]">GTX3:TXPLL_DIVSEL_FB[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[5]">GTX3:DRP1F[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_FB" title="GTX3:TXPLL_DIVSEL_FB[0]">GTX3:TXPLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[6]">GTX3:DRP1F[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL45_FB" title="GTX3:TXPLL_DIVSEL45_FB">GTX3:TXPLL_DIVSEL45_FB</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[7]">GTX3:DRP1F[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_STARTUP_EN" title="GTX3:TXPLL_STARTUP_EN">GTX3:TXPLL_STARTUP_EN</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[8]">GTX3:DRP1F[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_CLK_SOURCE" title="GTX3:TX_CLK_SOURCE">GTX3:TX_CLK_SOURCE</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPOWERDOWN" title="GTX3:A_TXPOWERDOWN[0]">GTX3:A_TXPOWERDOWN[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[9]">GTX3:DRP1F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPOWERDOWN" title="GTX3:A_TXPOWERDOWN[1]">GTX3:A_TXPOWERDOWN[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[10]">GTX3:DRP1F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[11]">GTX3:DRP1F[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_LKDET_CFG" title="GTX3:TXPLL_LKDET_CFG[0]">GTX3:TXPLL_LKDET_CFG[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[12]">GTX3:DRP1F[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_LKDET_CFG" title="GTX3:TXPLL_LKDET_CFG[1]">GTX3:TXPLL_LKDET_CFG[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[13]">GTX3:DRP1F[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_LKDET_CFG" title="GTX3:TXPLL_LKDET_CFG[2]">GTX3:TXPLL_LKDET_CFG[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[14]">GTX3:DRP1F[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_OUT" title="GTX3:TXPLL_DIVSEL_OUT[0]">GTX3:TXPLL_DIVSEL_OUT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP1F" title="GTX3:DRP1F[15]">GTX3:DRP1F[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_OUT" title="GTX3:TXPLL_DIVSEL_OUT[1]">GTX3:TXPLL_DIVSEL_OUT[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 34</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[0]">GTX3:DRP20[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLLREFSEL_TESTCLK" title="GTX3:TXPLLREFSEL_TESTCLK">GTX3:TXPLLREFSEL_TESTCLK</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[1]">GTX3:DRP20[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_REF" title="GTX3:TXPLL_DIVSEL_REF[1]">GTX3:TXPLL_DIVSEL_REF[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[2]">GTX3:DRP20[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_REF" title="GTX3:TXPLL_DIVSEL_REF[2]">GTX3:TXPLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[3]">GTX3:DRP20[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_REF" title="GTX3:TXPLL_DIVSEL_REF[3]">GTX3:TXPLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[4]">GTX3:DRP20[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_REF" title="GTX3:TXPLL_DIVSEL_REF[4]">GTX3:TXPLL_DIVSEL_REF[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[5]">GTX3:DRP20[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_REF" title="GTX3:TXPLL_DIVSEL_REF[0]">GTX3:TXPLL_DIVSEL_REF[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[6]">GTX3:DRP20[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLLREFSEL_MODE" title="GTX3:TXPLLREFSEL_MODE">GTX3:TXPLLREFSEL_MODE</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[7]">GTX3:DRP20[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLLREFSEL_STATIC" title="GTX3:TXPLLREFSEL_STATIC[0]">GTX3:TXPLLREFSEL_STATIC[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[8]">GTX3:DRP20[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLLREFSEL_STATIC" title="GTX3:TXPLLREFSEL_STATIC[1]">GTX3:TXPLLREFSEL_STATIC[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[9]">GTX3:DRP20[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLLREFSEL_STATIC" title="GTX3:TXPLLREFSEL_STATIC[2]">GTX3:TXPLLREFSEL_STATIC[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_PLLTXRESET" title="GTX3:A_PLLTXRESET">GTX3:A_PLLTXRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[10]">GTX3:DRP20[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPLLLKDETEN" title="GTX3:A_TXPLLLKDETEN">GTX3:A_TXPLLLKDETEN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[11]">GTX3:DRP20[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_PLLCLKTXRESET" title="GTX3:A_PLLCLKTXRESET">GTX3:A_PLLCLKTXRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[12]">GTX3:DRP20[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[13]">GTX3:DRP20[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PDELIDLE_DRP_EN" title="GTX3:PDELIDLE_DRP_EN">GTX3:PDELIDLE_DRP_EN</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPLLPOWERDOWN" title="GTX3:A_TXPLLPOWERDOWN">GTX3:A_TXPLLPOWERDOWN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[14]">GTX3:DRP20[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP20" title="GTX3:DRP20[15]">GTX3:DRP20[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_OVERSAMPLE_MODE" title="GTX3:TX_OVERSAMPLE_MODE">GTX3:TX_OVERSAMPLE_MODE</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[0]">GTX3:DRP21[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[0]">GTX3:TX_DETECT_RX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[1]">GTX3:DRP21[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[1]">GTX3:TX_DETECT_RX_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[2]">GTX3:DRP21[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[2]">GTX3:TX_DETECT_RX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[3]">GTX3:DRP21[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[3]">GTX3:TX_DETECT_RX_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[4]">GTX3:DRP21[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[4]">GTX3:TX_DETECT_RX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[5]">GTX3:DRP21[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[5]">GTX3:TX_DETECT_RX_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[6]">GTX3:DRP21[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[6]">GTX3:TX_DETECT_RX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[7]">GTX3:DRP21[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[7]">GTX3:TX_DETECT_RX_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[8]">GTX3:DRP21[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[8]">GTX3:TX_DETECT_RX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[9]">GTX3:DRP21[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[9]">GTX3:TX_DETECT_RX_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[10]">GTX3:DRP21[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[10]">GTX3:TX_DETECT_RX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[11]">GTX3:DRP21[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[11]">GTX3:TX_DETECT_RX_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[12]">GTX3:DRP21[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[12]">GTX3:TX_DETECT_RX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[13]">GTX3:DRP21[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG" title="GTX3:TX_DETECT_RX_CFG[13]">GTX3:TX_DETECT_RX_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXELECIDLE" title="GTX3:A_TXELECIDLE">GTX3:A_TXELECIDLE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[14]">GTX3:DRP21[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP21" title="GTX3:DRP21[15]">GTX3:DRP21[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PCI_EXPRESS_MODE" title="GTX3:PCI_EXPRESS_MODE">GTX3:PCI_EXPRESS_MODE</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[0]">GTX3:DRP22[0]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT0" title="HCLK_GTX:MUX.NORTHREFCLKOUT0[0]">HCLK_GTX:MUX.NORTHREFCLKOUT0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[1]">GTX3:DRP22[1]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT0" title="HCLK_GTX:MUX.NORTHREFCLKOUT0[1]">HCLK_GTX:MUX.NORTHREFCLKOUT0[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[2]">GTX3:DRP22[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[3]">GTX3:DRP22[3]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT1" title="HCLK_GTX:MUX.NORTHREFCLKOUT1[0]">HCLK_GTX:MUX.NORTHREFCLKOUT1[0]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[4]">GTX3:DRP22[4]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT1" title="HCLK_GTX:MUX.NORTHREFCLKOUT1[1]">HCLK_GTX:MUX.NORTHREFCLKOUT1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[5]">GTX3:DRP22[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[6]">GTX3:DRP22[6]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT0" title="HCLK_GTX:MUX.SOUTHREFCLKOUT0[0]">HCLK_GTX:MUX.SOUTHREFCLKOUT0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[7]">GTX3:DRP22[7]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT0" title="HCLK_GTX:MUX.SOUTHREFCLKOUT0[1]">HCLK_GTX:MUX.SOUTHREFCLKOUT0[1]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[8]">GTX3:DRP22[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[9]">GTX3:DRP22[9]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT1" title="HCLK_GTX:MUX.SOUTHREFCLKOUT1[0]">HCLK_GTX:MUX.SOUTHREFCLKOUT1[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[10]">GTX3:DRP22[10]</a><br><a href="#bits-xc6v-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT1" title="HCLK_GTX:MUX.SOUTHREFCLKOUT1[1]">HCLK_GTX:MUX.SOUTHREFCLKOUT1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[11]">GTX3:DRP22[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[12]">GTX3:DRP22[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[13]">GTX3:DRP22[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[14]">GTX3:DRP22[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP22" title="GTX3:DRP22[15]">GTX3:DRP22[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CAS_CLK_EN" title="GTX3:PMA_CAS_CLK_EN">GTX3:PMA_CAS_CLK_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[0]">GTX3:DRP23[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[0]">GTX3:TRANS_TIME_TO_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[1]">GTX3:DRP23[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[1]">GTX3:TRANS_TIME_TO_P2[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[2]">GTX3:DRP23[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[2]">GTX3:TRANS_TIME_TO_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[3]">GTX3:DRP23[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[3]">GTX3:TRANS_TIME_TO_P2[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[4]">GTX3:DRP23[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[4]">GTX3:TRANS_TIME_TO_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[5]">GTX3:DRP23[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[5]">GTX3:TRANS_TIME_TO_P2[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[6]">GTX3:DRP23[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[6]">GTX3:TRANS_TIME_TO_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[7]">GTX3:DRP23[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[7]">GTX3:TRANS_TIME_TO_P2[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[8]">GTX3:DRP23[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[8]">GTX3:TRANS_TIME_TO_P2[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[9]">GTX3:DRP23[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2" title="GTX3:TRANS_TIME_TO_P2[9]">GTX3:TRANS_TIME_TO_P2[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[10]">GTX3:DRP23[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_CLK25_DIVIDER" title="GTX3:TX_CLK25_DIVIDER[0]">GTX3:TX_CLK25_DIVIDER[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[11]">GTX3:DRP23[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_CLK25_DIVIDER" title="GTX3:TX_CLK25_DIVIDER[1]">GTX3:TX_CLK25_DIVIDER[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[12]">GTX3:DRP23[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_CLK25_DIVIDER" title="GTX3:TX_CLK25_DIVIDER[2]">GTX3:TX_CLK25_DIVIDER[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[13]">GTX3:DRP23[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_CLK25_DIVIDER" title="GTX3:TX_CLK25_DIVIDER[3]">GTX3:TX_CLK25_DIVIDER[3]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[14]">GTX3:DRP23[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_CLK25_DIVIDER" title="GTX3:TX_CLK25_DIVIDER[4]">GTX3:TX_CLK25_DIVIDER[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP23" title="GTX3:DRP23[15]">GTX3:DRP23[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[0]">GTX3:DRP24[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[0]">GTX3:TRANS_TIME_FROM_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[1]">GTX3:DRP24[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[1]">GTX3:TRANS_TIME_FROM_P2[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[2]">GTX3:DRP24[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[2]">GTX3:TRANS_TIME_FROM_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[3]">GTX3:DRP24[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[3]">GTX3:TRANS_TIME_FROM_P2[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[4]">GTX3:DRP24[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[4]">GTX3:TRANS_TIME_FROM_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[5]">GTX3:DRP24[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[5]">GTX3:TRANS_TIME_FROM_P2[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[6]">GTX3:DRP24[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[6]">GTX3:TRANS_TIME_FROM_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[7]">GTX3:DRP24[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[7]">GTX3:TRANS_TIME_FROM_P2[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[8]">GTX3:DRP24[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[8]">GTX3:TRANS_TIME_FROM_P2[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[9]">GTX3:DRP24[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[9]">GTX3:TRANS_TIME_FROM_P2[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[10]">GTX3:DRP24[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[10]">GTX3:TRANS_TIME_FROM_P2[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[11]">GTX3:DRP24[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2" title="GTX3:TRANS_TIME_FROM_P2[11]">GTX3:TRANS_TIME_FROM_P2[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:COM_BURST_VAL" title="GTX3:COM_BURST_VAL[0]">GTX3:COM_BURST_VAL[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[12]">GTX3:DRP24[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:COM_BURST_VAL" title="GTX3:COM_BURST_VAL[1]">GTX3:COM_BURST_VAL[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[13]">GTX3:DRP24[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:COM_BURST_VAL" title="GTX3:COM_BURST_VAL[2]">GTX3:COM_BURST_VAL[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[14]">GTX3:DRP24[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:COM_BURST_VAL" title="GTX3:COM_BURST_VAL[3]">GTX3:COM_BURST_VAL[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP24" title="GTX3:DRP24[15]">GTX3:DRP24[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[0]">GTX3:DRP25[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2" title="GTX3:TRANS_TIME_NON_P2[0]">GTX3:TRANS_TIME_NON_P2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[1]">GTX3:DRP25[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2" title="GTX3:TRANS_TIME_NON_P2[1]">GTX3:TRANS_TIME_NON_P2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[2]">GTX3:DRP25[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2" title="GTX3:TRANS_TIME_NON_P2[2]">GTX3:TRANS_TIME_NON_P2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[3]">GTX3:DRP25[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2" title="GTX3:TRANS_TIME_NON_P2[3]">GTX3:TRANS_TIME_NON_P2[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[4]">GTX3:DRP25[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2" title="GTX3:TRANS_TIME_NON_P2[4]">GTX3:TRANS_TIME_NON_P2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[5]">GTX3:DRP25[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2" title="GTX3:TRANS_TIME_NON_P2[5]">GTX3:TRANS_TIME_NON_P2[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[6]">GTX3:DRP25[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2" title="GTX3:TRANS_TIME_NON_P2[6]">GTX3:TRANS_TIME_NON_P2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[7]">GTX3:DRP25[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2" title="GTX3:TRANS_TIME_NON_P2[7]">GTX3:TRANS_TIME_NON_P2[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:CM_TRIM" title="GTX3:CM_TRIM[0]">GTX3:CM_TRIM[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[8]">GTX3:DRP25[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:CM_TRIM" title="GTX3:CM_TRIM[1]">GTX3:CM_TRIM[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[9]">GTX3:DRP25[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXPOLARITY" title="GTX3:A_RXPOLARITY">GTX3:A_RXPOLARITY</a><br><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[10]">GTX3:DRP25[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPOLARITY" title="GTX3:A_TXPOLARITY">GTX3:A_TXPOLARITY</a><br><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[11]">GTX3:DRP25[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[12]">GTX3:DRP25[12]</a><br><a href="#bits-xc6v-GTX-GTX3:POLARITY_DRP_EN" title="GTX3:POLARITY_DRP_EN">GTX3:POLARITY_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXPMASETPHASE" title="GTX3:A_RXPMASETPHASE">GTX3:A_RXPMASETPHASE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[13]">GTX3:DRP25[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXENPMAPHASEALIGN" title="GTX3:A_RXENPMAPHASEALIGN">GTX3:A_RXENPMAPHASEALIGN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[14]">GTX3:DRP25[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP25" title="GTX3:DRP25[15]">GTX3:DRP25[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_PMADATA_OPT" title="GTX3:TX_PMADATA_OPT">GTX3:TX_PMADATA_OPT</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[0]">GTX3:DRP26[0]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_WAKE" title="GTX3:SATA_MAX_WAKE[0]">GTX3:SATA_MAX_WAKE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[1]">GTX3:DRP26[1]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_WAKE" title="GTX3:SATA_MAX_WAKE[1]">GTX3:SATA_MAX_WAKE[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[2]">GTX3:DRP26[2]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_WAKE" title="GTX3:SATA_MAX_WAKE[2]">GTX3:SATA_MAX_WAKE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[3]">GTX3:DRP26[3]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_WAKE" title="GTX3:SATA_MAX_WAKE[3]">GTX3:SATA_MAX_WAKE[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[4]">GTX3:DRP26[4]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_WAKE" title="GTX3:SATA_MAX_WAKE[4]">GTX3:SATA_MAX_WAKE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[5]">GTX3:DRP26[5]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_WAKE" title="GTX3:SATA_MAX_WAKE[5]">GTX3:SATA_MAX_WAKE[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[6]">GTX3:DRP26[6]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_WAKE" title="GTX3:SATA_MIN_WAKE[0]">GTX3:SATA_MIN_WAKE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[7]">GTX3:DRP26[7]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_WAKE" title="GTX3:SATA_MIN_WAKE[1]">GTX3:SATA_MIN_WAKE[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[8]">GTX3:DRP26[8]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_WAKE" title="GTX3:SATA_MIN_WAKE[2]">GTX3:SATA_MIN_WAKE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[9]">GTX3:DRP26[9]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_WAKE" title="GTX3:SATA_MIN_WAKE[3]">GTX3:SATA_MIN_WAKE[3]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[10]">GTX3:DRP26[10]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_WAKE" title="GTX3:SATA_MIN_WAKE[4]">GTX3:SATA_MIN_WAKE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[11]">GTX3:DRP26[11]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_WAKE" title="GTX3:SATA_MIN_WAKE[5]">GTX3:SATA_MIN_WAKE[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[12]">GTX3:DRP26[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_SATA" title="GTX3:TXPLL_SATA[0]">GTX3:TXPLL_SATA[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[13]">GTX3:DRP26[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TXPLL_SATA" title="GTX3:TXPLL_SATA[1]">GTX3:TXPLL_SATA[1]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:BGTEST_CFG" title="GTX3:BGTEST_CFG[0]">GTX3:BGTEST_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[14]">GTX3:DRP26[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:BGTEST_CFG" title="GTX3:BGTEST_CFG[1]">GTX3:BGTEST_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP26" title="GTX3:DRP26[15]">GTX3:DRP26[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[0]">GTX3:DRP27[0]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_INIT" title="GTX3:SATA_MAX_INIT[0]">GTX3:SATA_MAX_INIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[1]">GTX3:DRP27[1]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_INIT" title="GTX3:SATA_MAX_INIT[1]">GTX3:SATA_MAX_INIT[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[2]">GTX3:DRP27[2]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_INIT" title="GTX3:SATA_MAX_INIT[2]">GTX3:SATA_MAX_INIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[3]">GTX3:DRP27[3]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_INIT" title="GTX3:SATA_MAX_INIT[3]">GTX3:SATA_MAX_INIT[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[4]">GTX3:DRP27[4]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_INIT" title="GTX3:SATA_MAX_INIT[4]">GTX3:SATA_MAX_INIT[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[5]">GTX3:DRP27[5]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_INIT" title="GTX3:SATA_MAX_INIT[5]">GTX3:SATA_MAX_INIT[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[6]">GTX3:DRP27[6]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_INIT" title="GTX3:SATA_MIN_INIT[0]">GTX3:SATA_MIN_INIT[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[7]">GTX3:DRP27[7]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_INIT" title="GTX3:SATA_MIN_INIT[1]">GTX3:SATA_MIN_INIT[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[8]">GTX3:DRP27[8]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_INIT" title="GTX3:SATA_MIN_INIT[2]">GTX3:SATA_MIN_INIT[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[9]">GTX3:DRP27[9]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_INIT" title="GTX3:SATA_MIN_INIT[3]">GTX3:SATA_MIN_INIT[3]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[10]">GTX3:DRP27[10]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_INIT" title="GTX3:SATA_MIN_INIT[4]">GTX3:SATA_MIN_INIT[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[11]">GTX3:DRP27[11]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_INIT" title="GTX3:SATA_MIN_INIT[5]">GTX3:SATA_MIN_INIT[5]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[12]">GTX3:DRP27[12]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_IDLE_VAL" title="GTX3:SATA_IDLE_VAL[0]">GTX3:SATA_IDLE_VAL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[13]">GTX3:DRP27[13]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_IDLE_VAL" title="GTX3:SATA_IDLE_VAL[1]">GTX3:SATA_IDLE_VAL[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[14]">GTX3:DRP27[14]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_IDLE_VAL" title="GTX3:SATA_IDLE_VAL[2]">GTX3:SATA_IDLE_VAL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP27" title="GTX3:DRP27[15]">GTX3:DRP27[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_EN_RATE_RESET_BUF" title="GTX3:TX_EN_RATE_RESET_BUF">GTX3:TX_EN_RATE_RESET_BUF</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 35</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[0]">GTX3:DRP28[0]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_BURST" title="GTX3:SATA_MAX_BURST[0]">GTX3:SATA_MAX_BURST[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[1]">GTX3:DRP28[1]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_BURST" title="GTX3:SATA_MAX_BURST[1]">GTX3:SATA_MAX_BURST[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[2]">GTX3:DRP28[2]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_BURST" title="GTX3:SATA_MAX_BURST[2]">GTX3:SATA_MAX_BURST[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[3]">GTX3:DRP28[3]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_BURST" title="GTX3:SATA_MAX_BURST[3]">GTX3:SATA_MAX_BURST[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[4]">GTX3:DRP28[4]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_BURST" title="GTX3:SATA_MAX_BURST[4]">GTX3:SATA_MAX_BURST[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[5]">GTX3:DRP28[5]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MAX_BURST" title="GTX3:SATA_MAX_BURST[5]">GTX3:SATA_MAX_BURST[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[6]">GTX3:DRP28[6]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_BURST" title="GTX3:SATA_MIN_BURST[0]">GTX3:SATA_MIN_BURST[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[7]">GTX3:DRP28[7]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_BURST" title="GTX3:SATA_MIN_BURST[1]">GTX3:SATA_MIN_BURST[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[8]">GTX3:DRP28[8]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_BURST" title="GTX3:SATA_MIN_BURST[2]">GTX3:SATA_MIN_BURST[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[9]">GTX3:DRP28[9]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_BURST" title="GTX3:SATA_MIN_BURST[3]">GTX3:SATA_MIN_BURST[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[10]">GTX3:DRP28[10]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_BURST" title="GTX3:SATA_MIN_BURST[4]">GTX3:SATA_MIN_BURST[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[11]">GTX3:DRP28[11]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_MIN_BURST" title="GTX3:SATA_MIN_BURST[5]">GTX3:SATA_MIN_BURST[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[12]">GTX3:DRP28[12]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_BURST_VAL" title="GTX3:SATA_BURST_VAL[0]">GTX3:SATA_BURST_VAL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[13]">GTX3:DRP28[13]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_BURST_VAL" title="GTX3:SATA_BURST_VAL[1]">GTX3:SATA_BURST_VAL[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[14]">GTX3:DRP28[14]</a><br><a href="#bits-xc6v-GTX-GTX3:SATA_BURST_VAL" title="GTX3:SATA_BURST_VAL[2]">GTX3:SATA_BURST_VAL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP28" title="GTX3:DRP28[15]">GTX3:DRP28[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[0]">GTX3:DRP29[0]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MAX_COMSAS" title="GTX3:SAS_MAX_COMSAS[0]">GTX3:SAS_MAX_COMSAS[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[1]">GTX3:DRP29[1]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MAX_COMSAS" title="GTX3:SAS_MAX_COMSAS[1]">GTX3:SAS_MAX_COMSAS[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[2]">GTX3:DRP29[2]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MAX_COMSAS" title="GTX3:SAS_MAX_COMSAS[2]">GTX3:SAS_MAX_COMSAS[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[3]">GTX3:DRP29[3]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MAX_COMSAS" title="GTX3:SAS_MAX_COMSAS[3]">GTX3:SAS_MAX_COMSAS[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[4]">GTX3:DRP29[4]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MAX_COMSAS" title="GTX3:SAS_MAX_COMSAS[4]">GTX3:SAS_MAX_COMSAS[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[5]">GTX3:DRP29[5]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MAX_COMSAS" title="GTX3:SAS_MAX_COMSAS[5]">GTX3:SAS_MAX_COMSAS[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[6]">GTX3:DRP29[6]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MIN_COMSAS" title="GTX3:SAS_MIN_COMSAS[0]">GTX3:SAS_MIN_COMSAS[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[7]">GTX3:DRP29[7]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MIN_COMSAS" title="GTX3:SAS_MIN_COMSAS[1]">GTX3:SAS_MIN_COMSAS[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[8]">GTX3:DRP29[8]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MIN_COMSAS" title="GTX3:SAS_MIN_COMSAS[2]">GTX3:SAS_MIN_COMSAS[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[9]">GTX3:DRP29[9]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MIN_COMSAS" title="GTX3:SAS_MIN_COMSAS[3]">GTX3:SAS_MIN_COMSAS[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[10]">GTX3:DRP29[10]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MIN_COMSAS" title="GTX3:SAS_MIN_COMSAS[4]">GTX3:SAS_MIN_COMSAS[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[11]">GTX3:DRP29[11]</a><br><a href="#bits-xc6v-GTX-GTX3:SAS_MIN_COMSAS" title="GTX3:SAS_MIN_COMSAS[5]">GTX3:SAS_MIN_COMSAS[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPMASETPHASE" title="GTX3:A_TXPMASETPHASE">GTX3:A_TXPMASETPHASE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[12]">GTX3:DRP29[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXENPMAPHASEALIGN" title="GTX3:A_TXENPMAPHASEALIGN">GTX3:A_TXENPMAPHASEALIGN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[13]">GTX3:DRP29[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXENSAMPLEALIGN" title="GTX3:A_RXENSAMPLEALIGN">GTX3:A_RXENSAMPLEALIGN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[14]">GTX3:DRP29[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP29" title="GTX3:DRP29[15]">GTX3:DRP29[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PHASEALIGN_DRP_EN" title="GTX3:PHASEALIGN_DRP_EN">GTX3:PHASEALIGN_DRP_EN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[0]">GTX3:DRP2A[0]</a><br><a href="#bits-xc6v-GTX-GTX3:LOOPBACK_DRP_EN" title="GTX3:LOOPBACK_DRP_EN">GTX3:LOOPBACK_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_LOOPBACK" title="GTX3:A_LOOPBACK[0]">GTX3:A_LOOPBACK[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[1]">GTX3:DRP2A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_LOOPBACK" title="GTX3:A_LOOPBACK[1]">GTX3:A_LOOPBACK[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[2]">GTX3:DRP2A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_LOOPBACK" title="GTX3:A_LOOPBACK[2]">GTX3:A_LOOPBACK[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[3]">GTX3:DRP2A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[4]">GTX3:DRP2A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXENPRBSTST" title="GTX3:A_RXENPRBSTST[0]">GTX3:A_RXENPRBSTST[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[5]">GTX3:DRP2A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXENPRBSTST" title="GTX3:A_RXENPRBSTST[1]">GTX3:A_RXENPRBSTST[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[6]">GTX3:DRP2A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXENPRBSTST" title="GTX3:A_RXENPRBSTST[2]">GTX3:A_RXENPRBSTST[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[7]">GTX3:DRP2A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[8]">GTX3:DRP2A[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RXPRBSERR_LOOPBACK" title="GTX3:RXPRBSERR_LOOPBACK">GTX3:RXPRBSERR_LOOPBACK</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[9]">GTX3:DRP2A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPRBSFORCEERR" title="GTX3:A_TXPRBSFORCEERR">GTX3:A_TXPRBSFORCEERR</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[10]">GTX3:DRP2A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXENPRBSTST" title="GTX3:A_TXENPRBSTST[0]">GTX3:A_TXENPRBSTST[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[11]">GTX3:DRP2A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXENPRBSTST" title="GTX3:A_TXENPRBSTST[1]">GTX3:A_TXENPRBSTST[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[12]">GTX3:DRP2A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXENPRBSTST" title="GTX3:A_TXENPRBSTST[2]">GTX3:A_TXENPRBSTST[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[13]">GTX3:DRP2A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_PRBSCNTRESET" title="GTX3:A_PRBSCNTRESET">GTX3:A_PRBSCNTRESET</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[14]">GTX3:DRP2A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2A" title="GTX3:DRP2A[15]">GTX3:DRP2A[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PRBS_DRP_EN" title="GTX3:PRBS_DRP_EN">GTX3:PRBS_DRP_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP1" title="GTX3:A_DFETAP1[0]">GTX3:A_DFETAP1[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[0]">GTX3:DRP2B[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP1" title="GTX3:A_DFETAP1[1]">GTX3:A_DFETAP1[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[1]">GTX3:DRP2B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP1" title="GTX3:A_DFETAP1[2]">GTX3:A_DFETAP1[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[2]">GTX3:DRP2B[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP1" title="GTX3:A_DFETAP1[3]">GTX3:A_DFETAP1[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[3]">GTX3:DRP2B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP1" title="GTX3:A_DFETAP1[4]">GTX3:A_DFETAP1[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[4]">GTX3:DRP2B[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP3" title="GTX3:A_DFETAP3[0]">GTX3:A_DFETAP3[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[5]">GTX3:DRP2B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP3" title="GTX3:A_DFETAP3[1]">GTX3:A_DFETAP3[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[6]">GTX3:DRP2B[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP3" title="GTX3:A_DFETAP3[2]">GTX3:A_DFETAP3[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[7]">GTX3:DRP2B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP3" title="GTX3:A_DFETAP3[3]">GTX3:A_DFETAP3[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[8]">GTX3:DRP2B[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[9]">GTX3:DRP2B[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_IDLE_HOLD_CDR" title="GTX3:RX_EN_IDLE_HOLD_CDR">GTX3:RX_EN_IDLE_HOLD_CDR</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[10]">GTX3:DRP2B[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_IDLE_RESET_FR" title="GTX3:RX_EN_IDLE_RESET_FR">GTX3:RX_EN_IDLE_RESET_FR</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[11]">GTX3:DRP2B[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_IDLE_HOLD_DFE" title="GTX3:RX_EN_IDLE_HOLD_DFE">GTX3:RX_EN_IDLE_HOLD_DFE</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[12]">GTX3:DRP2B[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[13]">GTX3:DRP2B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFEDLYOVRD" title="GTX3:A_DFEDLYOVRD">GTX3:A_DFEDLYOVRD</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[14]">GTX3:DRP2B[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAPOVRD" title="GTX3:A_DFETAPOVRD">GTX3:A_DFETAPOVRD</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2B" title="GTX3:DRP2B[15]">GTX3:DRP2B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP2" title="GTX3:A_DFETAP2[0]">GTX3:A_DFETAP2[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[0]">GTX3:DRP2C[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP2" title="GTX3:A_DFETAP2[1]">GTX3:A_DFETAP2[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[1]">GTX3:DRP2C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP2" title="GTX3:A_DFETAP2[2]">GTX3:A_DFETAP2[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[2]">GTX3:DRP2C[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP2" title="GTX3:A_DFETAP2[3]">GTX3:A_DFETAP2[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[3]">GTX3:DRP2C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP2" title="GTX3:A_DFETAP2[4]">GTX3:A_DFETAP2[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[4]">GTX3:DRP2C[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP4" title="GTX3:A_DFETAP4[0]">GTX3:A_DFETAP4[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[5]">GTX3:DRP2C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP4" title="GTX3:A_DFETAP4[1]">GTX3:A_DFETAP4[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[6]">GTX3:DRP2C[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP4" title="GTX3:A_DFETAP4[2]">GTX3:A_DFETAP4[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[7]">GTX3:DRP2C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFETAP4" title="GTX3:A_DFETAP4[3]">GTX3:A_DFETAP4[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[8]">GTX3:DRP2C[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFECLKDLYADJ" title="GTX3:A_DFECLKDLYADJ[0]">GTX3:A_DFECLKDLYADJ[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[9]">GTX3:DRP2C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFECLKDLYADJ" title="GTX3:A_DFECLKDLYADJ[1]">GTX3:A_DFECLKDLYADJ[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[10]">GTX3:DRP2C[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFECLKDLYADJ" title="GTX3:A_DFECLKDLYADJ[2]">GTX3:A_DFECLKDLYADJ[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[11]">GTX3:DRP2C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFECLKDLYADJ" title="GTX3:A_DFECLKDLYADJ[3]">GTX3:A_DFECLKDLYADJ[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[12]">GTX3:DRP2C[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_DFECLKDLYADJ" title="GTX3:A_DFECLKDLYADJ[4]">GTX3:A_DFECLKDLYADJ[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[13]">GTX3:DRP2C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_DFECLKDLYADJ" title="GTX3:A_DFECLKDLYADJ[5]">GTX3:A_DFECLKDLYADJ[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[14]">GTX3:DRP2C[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DFE_DRP_EN" title="GTX3:DFE_DRP_EN">GTX3:DFE_DRP_EN</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2C" title="GTX3:DRP2C[15]">GTX3:DRP2C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CFG" title="GTX3:DFE_CFG[0]">GTX3:DFE_CFG[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[0]">GTX3:DRP2D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CFG" title="GTX3:DFE_CFG[1]">GTX3:DFE_CFG[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[1]">GTX3:DRP2D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CFG" title="GTX3:DFE_CFG[2]">GTX3:DFE_CFG[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[2]">GTX3:DRP2D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CFG" title="GTX3:DFE_CFG[3]">GTX3:DFE_CFG[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[3]">GTX3:DRP2D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CFG" title="GTX3:DFE_CFG[4]">GTX3:DFE_CFG[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[4]">GTX3:DRP2D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CFG" title="GTX3:DFE_CFG[5]">GTX3:DFE_CFG[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[5]">GTX3:DRP2D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CFG" title="GTX3:DFE_CFG[6]">GTX3:DFE_CFG[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[6]">GTX3:DRP2D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CFG" title="GTX3:DFE_CFG[7]">GTX3:DFE_CFG[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[7]">GTX3:DRP2D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[8]">GTX3:DRP2D[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_OFFSET" title="GTX3:RX_EYE_OFFSET[0]">GTX3:RX_EYE_OFFSET[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[9]">GTX3:DRP2D[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_OFFSET" title="GTX3:RX_EYE_OFFSET[1]">GTX3:RX_EYE_OFFSET[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[10]">GTX3:DRP2D[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_OFFSET" title="GTX3:RX_EYE_OFFSET[2]">GTX3:RX_EYE_OFFSET[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[11]">GTX3:DRP2D[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_OFFSET" title="GTX3:RX_EYE_OFFSET[3]">GTX3:RX_EYE_OFFSET[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[12]">GTX3:DRP2D[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_OFFSET" title="GTX3:RX_EYE_OFFSET[4]">GTX3:RX_EYE_OFFSET[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[13]">GTX3:DRP2D[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_OFFSET" title="GTX3:RX_EYE_OFFSET[5]">GTX3:RX_EYE_OFFSET[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[14]">GTX3:DRP2D[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_OFFSET" title="GTX3:RX_EYE_OFFSET[6]">GTX3:RX_EYE_OFFSET[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2D" title="GTX3:DRP2D[15]">GTX3:DRP2D[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_OFFSET" title="GTX3:RX_EYE_OFFSET[7]">GTX3:RX_EYE_OFFSET[7]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[0]">GTX3:DRP2E[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TERMINATION_CTRL" title="GTX3:TERMINATION_CTRL[0]">GTX3:TERMINATION_CTRL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[1]">GTX3:DRP2E[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TERMINATION_CTRL" title="GTX3:TERMINATION_CTRL[1]">GTX3:TERMINATION_CTRL[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[2]">GTX3:DRP2E[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TERMINATION_CTRL" title="GTX3:TERMINATION_CTRL[2]">GTX3:TERMINATION_CTRL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[3]">GTX3:DRP2E[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TERMINATION_CTRL" title="GTX3:TERMINATION_CTRL[3]">GTX3:TERMINATION_CTRL[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[4]">GTX3:DRP2E[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TERMINATION_CTRL" title="GTX3:TERMINATION_CTRL[4]">GTX3:TERMINATION_CTRL[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[5]">GTX3:DRP2E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[6]">GTX3:DRP2E[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TERMINATION_OVRD" title="GTX3:TERMINATION_OVRD">GTX3:TERMINATION_OVRD</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[7]">GTX3:DRP2E[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RCV_TERM_GND" title="GTX3:RCV_TERM_GND">GTX3:RCV_TERM_GND</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[8]">GTX3:DRP2E[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RCV_TERM_VTTRX" title="GTX3:RCV_TERM_VTTRX">GTX3:RCV_TERM_VTTRX</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[9]">GTX3:DRP2E[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_SCANMODE" title="GTX3:RX_EYE_SCANMODE[0]">GTX3:RX_EYE_SCANMODE[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[10]">GTX3:DRP2E[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EYE_SCANMODE" title="GTX3:RX_EYE_SCANMODE[1]">GTX3:RX_EYE_SCANMODE[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CAL_TIME" title="GTX3:DFE_CAL_TIME[0]">GTX3:DFE_CAL_TIME[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[11]">GTX3:DRP2E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CAL_TIME" title="GTX3:DFE_CAL_TIME[1]">GTX3:DFE_CAL_TIME[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[12]">GTX3:DRP2E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CAL_TIME" title="GTX3:DFE_CAL_TIME[2]">GTX3:DFE_CAL_TIME[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[13]">GTX3:DRP2E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CAL_TIME" title="GTX3:DFE_CAL_TIME[3]">GTX3:DFE_CAL_TIME[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[14]">GTX3:DRP2E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DFE_CAL_TIME" title="GTX3:DFE_CAL_TIME[4]">GTX3:DFE_CAL_TIME[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2E" title="GTX3:DRP2E[15]">GTX3:DRP2E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[0]">GTX3:COMMA_10B_ENABLE[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[0]">GTX3:DRP2F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[1]">GTX3:COMMA_10B_ENABLE[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[1]">GTX3:DRP2F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[2]">GTX3:COMMA_10B_ENABLE[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[2]">GTX3:DRP2F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[3]">GTX3:COMMA_10B_ENABLE[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[3]">GTX3:DRP2F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[4]">GTX3:COMMA_10B_ENABLE[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[4]">GTX3:DRP2F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[5]">GTX3:COMMA_10B_ENABLE[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[5]">GTX3:DRP2F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[6]">GTX3:COMMA_10B_ENABLE[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[6]">GTX3:DRP2F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[7]">GTX3:COMMA_10B_ENABLE[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[7]">GTX3:DRP2F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[8]">GTX3:COMMA_10B_ENABLE[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[8]">GTX3:DRP2F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE" title="GTX3:COMMA_10B_ENABLE[9]">GTX3:COMMA_10B_ENABLE[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[9]">GTX3:DRP2F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:COMMA_DOUBLE" title="GTX3:COMMA_DOUBLE">GTX3:COMMA_DOUBLE</a><br><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[10]">GTX3:DRP2F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[11]">GTX3:DRP2F[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_IDLE_ASSERT_DELAY" title="GTX3:TX_IDLE_ASSERT_DELAY[0]">GTX3:TX_IDLE_ASSERT_DELAY[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[12]">GTX3:DRP2F[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_IDLE_ASSERT_DELAY" title="GTX3:TX_IDLE_ASSERT_DELAY[1]">GTX3:TX_IDLE_ASSERT_DELAY[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[13]">GTX3:DRP2F[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_IDLE_ASSERT_DELAY" title="GTX3:TX_IDLE_ASSERT_DELAY[2]">GTX3:TX_IDLE_ASSERT_DELAY[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[14]">GTX3:DRP2F[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_XCLK_SEL" title="GTX3:TX_XCLK_SEL">GTX3:TX_XCLK_SEL</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP2F" title="GTX3:DRP2F[15]">GTX3:DRP2F[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TXGEARBOX_USE" title="GTX3:TXGEARBOX_USE">GTX3:TXGEARBOX_USE</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 36</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[0]">GTX3:DRP30[0]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[0]">GTX3:MCOMMA_10B_VALUE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[1]">GTX3:DRP30[1]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[1]">GTX3:MCOMMA_10B_VALUE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[2]">GTX3:DRP30[2]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[2]">GTX3:MCOMMA_10B_VALUE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[3]">GTX3:DRP30[3]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[3]">GTX3:MCOMMA_10B_VALUE[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[4]">GTX3:DRP30[4]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[4]">GTX3:MCOMMA_10B_VALUE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[5]">GTX3:DRP30[5]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[5]">GTX3:MCOMMA_10B_VALUE[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[6]">GTX3:DRP30[6]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[6]">GTX3:MCOMMA_10B_VALUE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[7]">GTX3:DRP30[7]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[7]">GTX3:MCOMMA_10B_VALUE[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[8]">GTX3:DRP30[8]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[8]">GTX3:MCOMMA_10B_VALUE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[9]">GTX3:DRP30[9]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE" title="GTX3:MCOMMA_10B_VALUE[9]">GTX3:MCOMMA_10B_VALUE[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[10]">GTX3:DRP30[10]</a><br><a href="#bits-xc6v-GTX-GTX3:MCOMMA_DETECT" title="GTX3:MCOMMA_DETECT">GTX3:MCOMMA_DETECT</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[11]">GTX3:DRP30[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_IDLE_DEASSERT_DELAY" title="GTX3:TX_IDLE_DEASSERT_DELAY[0]">GTX3:TX_IDLE_DEASSERT_DELAY[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[12]">GTX3:DRP30[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_IDLE_DEASSERT_DELAY" title="GTX3:TX_IDLE_DEASSERT_DELAY[1]">GTX3:TX_IDLE_DEASSERT_DELAY[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[13]">GTX3:DRP30[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_IDLE_DEASSERT_DELAY" title="GTX3:TX_IDLE_DEASSERT_DELAY[2]">GTX3:TX_IDLE_DEASSERT_DELAY[2]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[14]">GTX3:DRP30[14]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.TXUSRCLK" title="~GTX3:INV.TXUSRCLK">~GTX3:INV.TXUSRCLK</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP30" title="GTX3:DRP30[15]">GTX3:DRP30[15]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.TXUSRCLK2" title="~GTX3:INV.TXUSRCLK2">~GTX3:INV.TXUSRCLK2</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[0]">GTX3:DRP31[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[0]">GTX3:PCOMMA_10B_VALUE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[1]">GTX3:DRP31[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[1]">GTX3:PCOMMA_10B_VALUE[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[2]">GTX3:DRP31[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[2]">GTX3:PCOMMA_10B_VALUE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[3]">GTX3:DRP31[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[3]">GTX3:PCOMMA_10B_VALUE[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[4]">GTX3:DRP31[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[4]">GTX3:PCOMMA_10B_VALUE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[5]">GTX3:DRP31[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[5]">GTX3:PCOMMA_10B_VALUE[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[6]">GTX3:DRP31[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[6]">GTX3:PCOMMA_10B_VALUE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[7]">GTX3:DRP31[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[7]">GTX3:PCOMMA_10B_VALUE[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[8]">GTX3:DRP31[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[8]">GTX3:PCOMMA_10B_VALUE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[9]">GTX3:DRP31[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE" title="GTX3:PCOMMA_10B_VALUE[9]">GTX3:PCOMMA_10B_VALUE[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[10]">GTX3:DRP31[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PCOMMA_DETECT" title="GTX3:PCOMMA_DETECT">GTX3:PCOMMA_DETECT</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[11]">GTX3:DRP31[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_BUFFER_USE" title="GTX3:TX_BUFFER_USE">GTX3:TX_BUFFER_USE</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[12]">GTX3:DRP31[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DATA_WIDTH" title="GTX3:TX_DATA_WIDTH[0]">GTX3:TX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[13]">GTX3:DRP31[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DATA_WIDTH" title="GTX3:TX_DATA_WIDTH[1]">GTX3:TX_DATA_WIDTH[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[14]">GTX3:DRP31[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DATA_WIDTH" title="GTX3:TX_DATA_WIDTH[2]">GTX3:TX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP31" title="GTX3:DRP31[15]">GTX3:DRP31[15]</a><br><a href="#bits-xc6v-GTX-GTX3:GEN_TXUSRCLK" title="GTX3:GEN_TXUSRCLK">GTX3:GEN_TXUSRCLK</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[0]">GTX3:DRP32[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[0]">GTX3:PMA_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[1]">GTX3:DRP32[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[1]">GTX3:PMA_CFG[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[2]">GTX3:DRP32[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[2]">GTX3:PMA_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[3]">GTX3:DRP32[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[3]">GTX3:PMA_CFG[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[4]">GTX3:DRP32[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[4]">GTX3:PMA_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[5]">GTX3:DRP32[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[5]">GTX3:PMA_CFG[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[6]">GTX3:DRP32[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[6]">GTX3:PMA_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[7]">GTX3:DRP32[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[7]">GTX3:PMA_CFG[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[8]">GTX3:DRP32[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[8]">GTX3:PMA_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[9]">GTX3:DRP32[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[9]">GTX3:PMA_CFG[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[10]">GTX3:DRP32[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[10]">GTX3:PMA_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[11]">GTX3:DRP32[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[11]">GTX3:PMA_CFG[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[12]">GTX3:DRP32[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[12]">GTX3:PMA_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[13]">GTX3:DRP32[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[13]">GTX3:PMA_CFG[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[14]">GTX3:DRP32[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[14]">GTX3:PMA_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP32" title="GTX3:DRP32[15]">GTX3:DRP32[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[15]">GTX3:PMA_CFG[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[0]">GTX3:DRP33[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[16]">GTX3:PMA_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[1]">GTX3:DRP33[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[17]">GTX3:PMA_CFG[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[2]">GTX3:DRP33[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[18]">GTX3:PMA_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[3]">GTX3:DRP33[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[19]">GTX3:PMA_CFG[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[4]">GTX3:DRP33[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[20]">GTX3:PMA_CFG[20]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[5]">GTX3:DRP33[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[21]">GTX3:PMA_CFG[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[6]">GTX3:DRP33[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[22]">GTX3:PMA_CFG[22]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[7]">GTX3:DRP33[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[23]">GTX3:PMA_CFG[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[8]">GTX3:DRP33[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[24]">GTX3:PMA_CFG[24]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[9]">GTX3:DRP33[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[25]">GTX3:PMA_CFG[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[10]">GTX3:DRP33[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[26]">GTX3:PMA_CFG[26]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[11]">GTX3:DRP33[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[27]">GTX3:PMA_CFG[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[12]">GTX3:DRP33[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[28]">GTX3:PMA_CFG[28]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[13]">GTX3:DRP33[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[29]">GTX3:PMA_CFG[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[14]">GTX3:DRP33[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[30]">GTX3:PMA_CFG[30]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP33" title="GTX3:DRP33[15]">GTX3:DRP33[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[31]">GTX3:PMA_CFG[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[0]">GTX3:DRP34[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[32]">GTX3:PMA_CFG[32]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[1]">GTX3:DRP34[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[33]">GTX3:PMA_CFG[33]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[2]">GTX3:DRP34[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[34]">GTX3:PMA_CFG[34]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[3]">GTX3:DRP34[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[35]">GTX3:PMA_CFG[35]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[4]">GTX3:DRP34[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[36]">GTX3:PMA_CFG[36]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[5]">GTX3:DRP34[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[37]">GTX3:PMA_CFG[37]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[6]">GTX3:DRP34[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[38]">GTX3:PMA_CFG[38]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[7]">GTX3:DRP34[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[39]">GTX3:PMA_CFG[39]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[8]">GTX3:DRP34[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[40]">GTX3:PMA_CFG[40]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[9]">GTX3:DRP34[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[41]">GTX3:PMA_CFG[41]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[10]">GTX3:DRP34[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[42]">GTX3:PMA_CFG[42]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[11]">GTX3:DRP34[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[43]">GTX3:PMA_CFG[43]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[12]">GTX3:DRP34[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[44]">GTX3:PMA_CFG[44]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[13]">GTX3:DRP34[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[45]">GTX3:PMA_CFG[45]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[14]">GTX3:DRP34[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[46]">GTX3:PMA_CFG[46]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP34" title="GTX3:DRP34[15]">GTX3:DRP34[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[47]">GTX3:PMA_CFG[47]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[0]">GTX3:DRP35[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[48]">GTX3:PMA_CFG[48]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[1]">GTX3:DRP35[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[49]">GTX3:PMA_CFG[49]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[2]">GTX3:DRP35[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[50]">GTX3:PMA_CFG[50]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[3]">GTX3:DRP35[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[51]">GTX3:PMA_CFG[51]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[4]">GTX3:DRP35[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[52]">GTX3:PMA_CFG[52]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[5]">GTX3:DRP35[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[53]">GTX3:PMA_CFG[53]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[6]">GTX3:DRP35[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[54]">GTX3:PMA_CFG[54]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[7]">GTX3:DRP35[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[55]">GTX3:PMA_CFG[55]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[8]">GTX3:DRP35[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[56]">GTX3:PMA_CFG[56]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[9]">GTX3:DRP35[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[57]">GTX3:PMA_CFG[57]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[10]">GTX3:DRP35[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[58]">GTX3:PMA_CFG[58]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[11]">GTX3:DRP35[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[59]">GTX3:PMA_CFG[59]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[12]">GTX3:DRP35[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[60]">GTX3:PMA_CFG[60]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[13]">GTX3:DRP35[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[61]">GTX3:PMA_CFG[61]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[14]">GTX3:DRP35[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[62]">GTX3:PMA_CFG[62]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP35" title="GTX3:DRP35[15]">GTX3:DRP35[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[63]">GTX3:PMA_CFG[63]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[0]">GTX3:DRP36[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[16]">GTX3:PMA_TX_CFG[16]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[1]">GTX3:DRP36[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[17]">GTX3:PMA_TX_CFG[17]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[2]">GTX3:DRP36[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[18]">GTX3:PMA_TX_CFG[18]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[3]">GTX3:DRP36[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[19]">GTX3:PMA_TX_CFG[19]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[4]">GTX3:DRP36[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[64]">GTX3:PMA_CFG[64]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[5]">GTX3:DRP36[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[65]">GTX3:PMA_CFG[65]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[6]">GTX3:DRP36[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[66]">GTX3:PMA_CFG[66]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[7]">GTX3:DRP36[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[67]">GTX3:PMA_CFG[67]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[8]">GTX3:DRP36[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[68]">GTX3:PMA_CFG[68]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[9]">GTX3:DRP36[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[69]">GTX3:PMA_CFG[69]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[10]">GTX3:DRP36[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[70]">GTX3:PMA_CFG[70]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[11]">GTX3:DRP36[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[71]">GTX3:PMA_CFG[71]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[12]">GTX3:DRP36[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[72]">GTX3:PMA_CFG[72]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[13]">GTX3:DRP36[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[73]">GTX3:PMA_CFG[73]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[14]">GTX3:DRP36[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[74]">GTX3:PMA_CFG[74]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP36" title="GTX3:DRP36[15]">GTX3:DRP36[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_CFG" title="GTX3:PMA_CFG[75]">GTX3:PMA_CFG[75]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[0]">GTX3:DRP37[0]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[0]">GTX3:PMA_TX_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[1]">GTX3:DRP37[1]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[1]">GTX3:PMA_TX_CFG[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[2]">GTX3:DRP37[2]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[2]">GTX3:PMA_TX_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[3]">GTX3:DRP37[3]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[3]">GTX3:PMA_TX_CFG[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[4]">GTX3:DRP37[4]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[4]">GTX3:PMA_TX_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[5]">GTX3:DRP37[5]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[5]">GTX3:PMA_TX_CFG[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[6]">GTX3:DRP37[6]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[6]">GTX3:PMA_TX_CFG[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[7]">GTX3:DRP37[7]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[7]">GTX3:PMA_TX_CFG[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[8]">GTX3:DRP37[8]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[8]">GTX3:PMA_TX_CFG[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[9]">GTX3:DRP37[9]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[9]">GTX3:PMA_TX_CFG[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[10]">GTX3:DRP37[10]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[10]">GTX3:PMA_TX_CFG[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[11]">GTX3:DRP37[11]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[11]">GTX3:PMA_TX_CFG[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[12]">GTX3:DRP37[12]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[12]">GTX3:PMA_TX_CFG[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[13]">GTX3:DRP37[13]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[13]">GTX3:PMA_TX_CFG[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[14]">GTX3:DRP37[14]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[14]">GTX3:PMA_TX_CFG[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP37" title="GTX3:DRP37[15]">GTX3:DRP37[15]</a><br><a href="#bits-xc6v-GTX-GTX3:PMA_TX_CFG" title="GTX3:PMA_TX_CFG[15]">GTX3:PMA_TX_CFG[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 37</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[0]">GTX3:DRP38[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_0" title="GTX3:TX_MARGIN_LOW_0[0]">GTX3:TX_MARGIN_LOW_0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[1]">GTX3:DRP38[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_0" title="GTX3:TX_MARGIN_LOW_0[1]">GTX3:TX_MARGIN_LOW_0[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[2]">GTX3:DRP38[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_0" title="GTX3:TX_MARGIN_LOW_0[2]">GTX3:TX_MARGIN_LOW_0[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[3]">GTX3:DRP38[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_0" title="GTX3:TX_MARGIN_LOW_0[3]">GTX3:TX_MARGIN_LOW_0[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[4]">GTX3:DRP38[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_0" title="GTX3:TX_MARGIN_LOW_0[4]">GTX3:TX_MARGIN_LOW_0[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[5]">GTX3:DRP38[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_0" title="GTX3:TX_MARGIN_LOW_0[5]">GTX3:TX_MARGIN_LOW_0[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[6]">GTX3:DRP38[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_0" title="GTX3:TX_MARGIN_LOW_0[6]">GTX3:TX_MARGIN_LOW_0[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[7]">GTX3:DRP38[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_0" title="GTX3:TX_MARGIN_FULL_0[0]">GTX3:TX_MARGIN_FULL_0[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[8]">GTX3:DRP38[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_0" title="GTX3:TX_MARGIN_FULL_0[1]">GTX3:TX_MARGIN_FULL_0[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[9]">GTX3:DRP38[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_0" title="GTX3:TX_MARGIN_FULL_0[2]">GTX3:TX_MARGIN_FULL_0[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[10]">GTX3:DRP38[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_0" title="GTX3:TX_MARGIN_FULL_0[3]">GTX3:TX_MARGIN_FULL_0[3]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[11]">GTX3:DRP38[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_0" title="GTX3:TX_MARGIN_FULL_0[4]">GTX3:TX_MARGIN_FULL_0[4]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[12]">GTX3:DRP38[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_0" title="GTX3:TX_MARGIN_FULL_0[5]">GTX3:TX_MARGIN_FULL_0[5]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[13]">GTX3:DRP38[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_0" title="GTX3:TX_MARGIN_FULL_0[6]">GTX3:TX_MARGIN_FULL_0[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[14]">GTX3:DRP38[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLKPCS_SEL" title="GTX3:TXOUTCLKPCS_SEL">GTX3:TXOUTCLKPCS_SEL</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP38" title="GTX3:DRP38[15]">GTX3:DRP38[15]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.DCLK" title="~GTX3:INV.DCLK">~GTX3:INV.DCLK</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[0]">GTX3:DRP39[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_1" title="GTX3:TX_MARGIN_LOW_1[0]">GTX3:TX_MARGIN_LOW_1[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[1]">GTX3:DRP39[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_1" title="GTX3:TX_MARGIN_LOW_1[1]">GTX3:TX_MARGIN_LOW_1[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[2]">GTX3:DRP39[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_1" title="GTX3:TX_MARGIN_LOW_1[2]">GTX3:TX_MARGIN_LOW_1[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[3]">GTX3:DRP39[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_1" title="GTX3:TX_MARGIN_LOW_1[3]">GTX3:TX_MARGIN_LOW_1[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[4]">GTX3:DRP39[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_1" title="GTX3:TX_MARGIN_LOW_1[4]">GTX3:TX_MARGIN_LOW_1[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[5]">GTX3:DRP39[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_1" title="GTX3:TX_MARGIN_LOW_1[5]">GTX3:TX_MARGIN_LOW_1[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[6]">GTX3:DRP39[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_1" title="GTX3:TX_MARGIN_LOW_1[6]">GTX3:TX_MARGIN_LOW_1[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[7]">GTX3:DRP39[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_1" title="GTX3:TX_MARGIN_FULL_1[0]">GTX3:TX_MARGIN_FULL_1[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[8]">GTX3:DRP39[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_1" title="GTX3:TX_MARGIN_FULL_1[1]">GTX3:TX_MARGIN_FULL_1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[9]">GTX3:DRP39[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_1" title="GTX3:TX_MARGIN_FULL_1[2]">GTX3:TX_MARGIN_FULL_1[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[10]">GTX3:DRP39[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_1" title="GTX3:TX_MARGIN_FULL_1[3]">GTX3:TX_MARGIN_FULL_1[3]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[11]">GTX3:DRP39[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_1" title="GTX3:TX_MARGIN_FULL_1[4]">GTX3:TX_MARGIN_FULL_1[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[12]">GTX3:DRP39[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_1" title="GTX3:TX_MARGIN_FULL_1[5]">GTX3:TX_MARGIN_FULL_1[5]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[13]">GTX3:DRP39[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_1" title="GTX3:TX_MARGIN_FULL_1[6]">GTX3:TX_MARGIN_FULL_1[6]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[14]">GTX3:DRP39[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_TDCC_CFG" title="GTX3:TX_TDCC_CFG[0]">GTX3:TX_TDCC_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP39" title="GTX3:DRP39[15]">GTX3:DRP39[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_TDCC_CFG" title="GTX3:TX_TDCC_CFG[1]">GTX3:TX_TDCC_CFG[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[0]">GTX3:DRP3A[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_2" title="GTX3:TX_MARGIN_LOW_2[0]">GTX3:TX_MARGIN_LOW_2[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[1]">GTX3:DRP3A[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_2" title="GTX3:TX_MARGIN_LOW_2[1]">GTX3:TX_MARGIN_LOW_2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[2]">GTX3:DRP3A[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_2" title="GTX3:TX_MARGIN_LOW_2[2]">GTX3:TX_MARGIN_LOW_2[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[3]">GTX3:DRP3A[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_2" title="GTX3:TX_MARGIN_LOW_2[3]">GTX3:TX_MARGIN_LOW_2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[4]">GTX3:DRP3A[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_2" title="GTX3:TX_MARGIN_LOW_2[4]">GTX3:TX_MARGIN_LOW_2[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[5]">GTX3:DRP3A[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_2" title="GTX3:TX_MARGIN_LOW_2[5]">GTX3:TX_MARGIN_LOW_2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[6]">GTX3:DRP3A[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_2" title="GTX3:TX_MARGIN_LOW_2[6]">GTX3:TX_MARGIN_LOW_2[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[7]">GTX3:DRP3A[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_2" title="GTX3:TX_MARGIN_FULL_2[0]">GTX3:TX_MARGIN_FULL_2[0]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[8]">GTX3:DRP3A[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_2" title="GTX3:TX_MARGIN_FULL_2[1]">GTX3:TX_MARGIN_FULL_2[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[9]">GTX3:DRP3A[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_2" title="GTX3:TX_MARGIN_FULL_2[2]">GTX3:TX_MARGIN_FULL_2[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[10]">GTX3:DRP3A[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_2" title="GTX3:TX_MARGIN_FULL_2[3]">GTX3:TX_MARGIN_FULL_2[3]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[11]">GTX3:DRP3A[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_2" title="GTX3:TX_MARGIN_FULL_2[4]">GTX3:TX_MARGIN_FULL_2[4]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[12]">GTX3:DRP3A[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_2" title="GTX3:TX_MARGIN_FULL_2[5]">GTX3:TX_MARGIN_FULL_2[5]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[13]">GTX3:DRP3A[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_2" title="GTX3:TX_MARGIN_FULL_2[6]">GTX3:TX_MARGIN_FULL_2[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[14]">GTX3:DRP3A[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TXDRIVE_LOOPBACK_HIZ" title="~GTX3:TXDRIVE_LOOPBACK_HIZ">~GTX3:TXDRIVE_LOOPBACK_HIZ</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3A" title="GTX3:DRP3A[15]">GTX3:DRP3A[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TXDRIVE_LOOPBACK_PD" title="~GTX3:TXDRIVE_LOOPBACK_PD">~GTX3:TXDRIVE_LOOPBACK_PD</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[0]">GTX3:DRP3B[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_3" title="GTX3:TX_MARGIN_LOW_3[0]">GTX3:TX_MARGIN_LOW_3[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[1]">GTX3:DRP3B[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_3" title="GTX3:TX_MARGIN_LOW_3[1]">GTX3:TX_MARGIN_LOW_3[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[2]">GTX3:DRP3B[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_3" title="GTX3:TX_MARGIN_LOW_3[2]">GTX3:TX_MARGIN_LOW_3[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[3]">GTX3:DRP3B[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_3" title="GTX3:TX_MARGIN_LOW_3[3]">GTX3:TX_MARGIN_LOW_3[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[4]">GTX3:DRP3B[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_3" title="GTX3:TX_MARGIN_LOW_3[4]">GTX3:TX_MARGIN_LOW_3[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[5]">GTX3:DRP3B[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_3" title="GTX3:TX_MARGIN_LOW_3[5]">GTX3:TX_MARGIN_LOW_3[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[6]">GTX3:DRP3B[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_3" title="GTX3:TX_MARGIN_LOW_3[6]">GTX3:TX_MARGIN_LOW_3[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[7]">GTX3:DRP3B[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_3" title="GTX3:TX_MARGIN_FULL_3[0]">GTX3:TX_MARGIN_FULL_3[0]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[8]">GTX3:DRP3B[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_3" title="GTX3:TX_MARGIN_FULL_3[1]">GTX3:TX_MARGIN_FULL_3[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[9]">GTX3:DRP3B[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_3" title="GTX3:TX_MARGIN_FULL_3[2]">GTX3:TX_MARGIN_FULL_3[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[10]">GTX3:DRP3B[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_3" title="GTX3:TX_MARGIN_FULL_3[3]">GTX3:TX_MARGIN_FULL_3[3]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[11]">GTX3:DRP3B[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_3" title="GTX3:TX_MARGIN_FULL_3[4]">GTX3:TX_MARGIN_FULL_3[4]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[12]">GTX3:DRP3B[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_3" title="GTX3:TX_MARGIN_FULL_3[5]">GTX3:TX_MARGIN_FULL_3[5]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[13]">GTX3:DRP3B[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_3" title="GTX3:TX_MARGIN_FULL_3[6]">GTX3:TX_MARGIN_FULL_3[6]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXSWING" title="GTX3:A_TXSWING">GTX3:A_TXSWING</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[14]">GTX3:DRP3B[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXDEEMPH" title="GTX3:A_TXDEEMPH">GTX3:A_TXDEEMPH</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3B" title="GTX3:DRP3B[15]">GTX3:DRP3B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[0]">GTX3:DRP3C[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_4" title="GTX3:TX_MARGIN_LOW_4[0]">GTX3:TX_MARGIN_LOW_4[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[1]">GTX3:DRP3C[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_4" title="GTX3:TX_MARGIN_LOW_4[1]">GTX3:TX_MARGIN_LOW_4[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[2]">GTX3:DRP3C[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_4" title="GTX3:TX_MARGIN_LOW_4[2]">GTX3:TX_MARGIN_LOW_4[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[3]">GTX3:DRP3C[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_4" title="GTX3:TX_MARGIN_LOW_4[3]">GTX3:TX_MARGIN_LOW_4[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[4]">GTX3:DRP3C[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_4" title="GTX3:TX_MARGIN_LOW_4[4]">GTX3:TX_MARGIN_LOW_4[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[5]">GTX3:DRP3C[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_4" title="GTX3:TX_MARGIN_LOW_4[5]">GTX3:TX_MARGIN_LOW_4[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[6]">GTX3:DRP3C[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_4" title="GTX3:TX_MARGIN_LOW_4[6]">GTX3:TX_MARGIN_LOW_4[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[7]">GTX3:DRP3C[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_4" title="GTX3:TX_MARGIN_FULL_4[0]">GTX3:TX_MARGIN_FULL_4[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[8]">GTX3:DRP3C[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_4" title="GTX3:TX_MARGIN_FULL_4[1]">GTX3:TX_MARGIN_FULL_4[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[9]">GTX3:DRP3C[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_4" title="GTX3:TX_MARGIN_FULL_4[2]">GTX3:TX_MARGIN_FULL_4[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[10]">GTX3:DRP3C[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_4" title="GTX3:TX_MARGIN_FULL_4[3]">GTX3:TX_MARGIN_FULL_4[3]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[11]">GTX3:DRP3C[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_4" title="GTX3:TX_MARGIN_FULL_4[4]">GTX3:TX_MARGIN_FULL_4[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[12]">GTX3:DRP3C[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_4" title="GTX3:TX_MARGIN_FULL_4[5]">GTX3:TX_MARGIN_FULL_4[5]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[13]">GTX3:DRP3C[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_4" title="GTX3:TX_MARGIN_FULL_4[6]">GTX3:TX_MARGIN_FULL_4[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[14]">GTX3:DRP3C[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TXDRIVE_DRP_EN" title="GTX3:TXDRIVE_DRP_EN">GTX3:TXDRIVE_DRP_EN</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3C" title="GTX3:DRP3C[15]">GTX3:DRP3C[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DRIVE_MODE" title="GTX3:TX_DRIVE_MODE">GTX3:TX_DRIVE_MODE</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXDIFFCTRL" title="GTX3:A_TXDIFFCTRL[0]">GTX3:A_TXDIFFCTRL[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[0]">GTX3:DRP3D[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXDIFFCTRL" title="GTX3:A_TXDIFFCTRL[1]">GTX3:A_TXDIFFCTRL[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[1]">GTX3:DRP3D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXDIFFCTRL" title="GTX3:A_TXDIFFCTRL[2]">GTX3:A_TXDIFFCTRL[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[2]">GTX3:DRP3D[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXDIFFCTRL" title="GTX3:A_TXDIFFCTRL[3]">GTX3:A_TXDIFFCTRL[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[3]">GTX3:DRP3D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXBUFDIFFCTRL" title="GTX3:A_TXBUFDIFFCTRL[0]">GTX3:A_TXBUFDIFFCTRL[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[4]">GTX3:DRP3D[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXBUFDIFFCTRL" title="GTX3:A_TXBUFDIFFCTRL[1]">GTX3:A_TXBUFDIFFCTRL[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[5]">GTX3:DRP3D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXBUFDIFFCTRL" title="GTX3:A_TXBUFDIFFCTRL[2]">GTX3:A_TXBUFDIFFCTRL[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[6]">GTX3:DRP3D[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPREEMPHASIS" title="GTX3:A_TXPREEMPHASIS[0]">GTX3:A_TXPREEMPHASIS[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[7]">GTX3:DRP3D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPREEMPHASIS" title="GTX3:A_TXPREEMPHASIS[1]">GTX3:A_TXPREEMPHASIS[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[8]">GTX3:DRP3D[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPREEMPHASIS" title="GTX3:A_TXPREEMPHASIS[2]">GTX3:A_TXPREEMPHASIS[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[9]">GTX3:DRP3D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPREEMPHASIS" title="GTX3:A_TXPREEMPHASIS[3]">GTX3:A_TXPREEMPHASIS[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[10]">GTX3:DRP3D[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPOSTEMPHASIS" title="GTX3:A_TXPOSTEMPHASIS[0]">GTX3:A_TXPOSTEMPHASIS[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[11]">GTX3:DRP3D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPOSTEMPHASIS" title="GTX3:A_TXPOSTEMPHASIS[1]">GTX3:A_TXPOSTEMPHASIS[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[12]">GTX3:DRP3D[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPOSTEMPHASIS" title="GTX3:A_TXPOSTEMPHASIS[2]">GTX3:A_TXPOSTEMPHASIS[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[13]">GTX3:DRP3D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPOSTEMPHASIS" title="GTX3:A_TXPOSTEMPHASIS[3]">GTX3:A_TXPOSTEMPHASIS[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[14]">GTX3:DRP3D[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXPOSTEMPHASIS" title="GTX3:A_TXPOSTEMPHASIS[4]">GTX3:A_TXPOSTEMPHASIS[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3D" title="GTX3:DRP3D[15]">GTX3:DRP3D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[0]">GTX3:DRP3E[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_0" title="GTX3:TX_DEEMPH_0[0]">GTX3:TX_DEEMPH_0[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[1]">GTX3:DRP3E[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_0" title="GTX3:TX_DEEMPH_0[1]">GTX3:TX_DEEMPH_0[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[2]">GTX3:DRP3E[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_0" title="GTX3:TX_DEEMPH_0[2]">GTX3:TX_DEEMPH_0[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[3]">GTX3:DRP3E[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_0" title="GTX3:TX_DEEMPH_0[3]">GTX3:TX_DEEMPH_0[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[4]">GTX3:DRP3E[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_0" title="GTX3:TX_DEEMPH_0[4]">GTX3:TX_DEEMPH_0[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[5]">GTX3:DRP3E[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_1" title="GTX3:TX_DEEMPH_1[0]">GTX3:TX_DEEMPH_1[0]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[6]">GTX3:DRP3E[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_1" title="GTX3:TX_DEEMPH_1[1]">GTX3:TX_DEEMPH_1[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[7]">GTX3:DRP3E[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_1" title="GTX3:TX_DEEMPH_1[2]">GTX3:TX_DEEMPH_1[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[8]">GTX3:DRP3E[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_1" title="GTX3:TX_DEEMPH_1[3]">GTX3:TX_DEEMPH_1[3]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[9]">GTX3:DRP3E[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DEEMPH_1" title="GTX3:TX_DEEMPH_1[4]">GTX3:TX_DEEMPH_1[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[10]">GTX3:DRP3E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[11]">GTX3:DRP3E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[12]">GTX3:DRP3E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXMARGIN" title="GTX3:A_TXMARGIN[0]">GTX3:A_TXMARGIN[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[13]">GTX3:DRP3E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_TXMARGIN" title="GTX3:A_TXMARGIN[1]">GTX3:A_TXMARGIN[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[14]">GTX3:DRP3E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_TXMARGIN" title="GTX3:A_TXMARGIN[2]">GTX3:A_TXMARGIN[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP3E" title="GTX3:DRP3E[15]">GTX3:DRP3E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[0]">GTX3:DRP3F[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_RATE" title="GTX3:TRANS_TIME_RATE[0]">GTX3:TRANS_TIME_RATE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[1]">GTX3:DRP3F[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_RATE" title="GTX3:TRANS_TIME_RATE[1]">GTX3:TRANS_TIME_RATE[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[2]">GTX3:DRP3F[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_RATE" title="GTX3:TRANS_TIME_RATE[2]">GTX3:TRANS_TIME_RATE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[3]">GTX3:DRP3F[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_RATE" title="GTX3:TRANS_TIME_RATE[3]">GTX3:TRANS_TIME_RATE[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[4]">GTX3:DRP3F[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_RATE" title="GTX3:TRANS_TIME_RATE[4]">GTX3:TRANS_TIME_RATE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[5]">GTX3:DRP3F[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_RATE" title="GTX3:TRANS_TIME_RATE[5]">GTX3:TRANS_TIME_RATE[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[6]">GTX3:DRP3F[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_RATE" title="GTX3:TRANS_TIME_RATE[6]">GTX3:TRANS_TIME_RATE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[7]">GTX3:DRP3F[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TRANS_TIME_RATE" title="GTX3:TRANS_TIME_RATE[7]">GTX3:TRANS_TIME_RATE[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[8]">GTX3:DRP3F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[9]">GTX3:DRP3F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[10]">GTX3:DRP3F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[11]">GTX3:DRP3F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[12]">GTX3:DRP3F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[13]">GTX3:DRP3F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[14]">GTX3:DRP3F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP3F" title="GTX3:DRP3F[15]">GTX3:DRP3F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 38</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[0]">GTX3:A_RXEQMIX[0]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[0]">GTX3:DRP40[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[1]">GTX3:A_RXEQMIX[1]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[1]">GTX3:DRP40[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[2]">GTX3:A_RXEQMIX[2]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[2]">GTX3:DRP40[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[3]">GTX3:A_RXEQMIX[3]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[3]">GTX3:DRP40[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[4]">GTX3:A_RXEQMIX[4]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[4]">GTX3:DRP40[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[5]">GTX3:A_RXEQMIX[5]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[5]">GTX3:DRP40[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[6]">GTX3:A_RXEQMIX[6]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[6]">GTX3:DRP40[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[7]">GTX3:A_RXEQMIX[7]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[7]">GTX3:DRP40[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[8]">GTX3:A_RXEQMIX[8]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[8]">GTX3:DRP40[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:A_RXEQMIX" title="GTX3:A_RXEQMIX[9]">GTX3:A_RXEQMIX[9]</a><br><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[9]">GTX3:DRP40[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[10]">GTX3:DRP40[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[11]">GTX3:DRP40[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[12]">GTX3:DRP40[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[13]">GTX3:DRP40[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[14]">GTX3:DRP40[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP40" title="GTX3:DRP40[15]">GTX3:DRP40[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[0]">GTX3:DRP41[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[16]">GTX3:TST_ATTR[16]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[1]">GTX3:DRP41[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[17]">GTX3:TST_ATTR[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[2]">GTX3:DRP41[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[18]">GTX3:TST_ATTR[18]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[3]">GTX3:DRP41[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[19]">GTX3:TST_ATTR[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[4]">GTX3:DRP41[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[20]">GTX3:TST_ATTR[20]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[5]">GTX3:DRP41[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[21]">GTX3:TST_ATTR[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[6]">GTX3:DRP41[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[22]">GTX3:TST_ATTR[22]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[7]">GTX3:DRP41[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[23]">GTX3:TST_ATTR[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[8]">GTX3:DRP41[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[24]">GTX3:TST_ATTR[24]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[9]">GTX3:DRP41[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[25]">GTX3:TST_ATTR[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[10]">GTX3:DRP41[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[26]">GTX3:TST_ATTR[26]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[11]">GTX3:DRP41[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[27]">GTX3:TST_ATTR[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[12]">GTX3:DRP41[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[28]">GTX3:TST_ATTR[28]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[13]">GTX3:DRP41[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[29]">GTX3:TST_ATTR[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[14]">GTX3:DRP41[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[30]">GTX3:TST_ATTR[30]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP41" title="GTX3:DRP41[15]">GTX3:DRP41[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[31]">GTX3:TST_ATTR[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[0]">GTX3:DRP42[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[0]">GTX3:TST_ATTR[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[1]">GTX3:DRP42[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[1]">GTX3:TST_ATTR[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[2]">GTX3:DRP42[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[2]">GTX3:TST_ATTR[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[3]">GTX3:DRP42[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[3]">GTX3:TST_ATTR[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[4]">GTX3:DRP42[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[4]">GTX3:TST_ATTR[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[5]">GTX3:DRP42[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[5]">GTX3:TST_ATTR[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[6]">GTX3:DRP42[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[6]">GTX3:TST_ATTR[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[7]">GTX3:DRP42[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[7]">GTX3:TST_ATTR[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[8]">GTX3:DRP42[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[8]">GTX3:TST_ATTR[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[9]">GTX3:DRP42[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[9]">GTX3:TST_ATTR[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[10]">GTX3:DRP42[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[10]">GTX3:TST_ATTR[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[11]">GTX3:DRP42[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[11]">GTX3:TST_ATTR[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[12]">GTX3:DRP42[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[12]">GTX3:TST_ATTR[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[13]">GTX3:DRP42[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[13]">GTX3:TST_ATTR[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[14]">GTX3:DRP42[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[14]">GTX3:TST_ATTR[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP42" title="GTX3:DRP42[15]">GTX3:DRP42[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TST_ATTR" title="GTX3:TST_ATTR[15]">GTX3:TST_ATTR[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[0]">GTX3:DRP43[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_CTRL" title="GTX3:TXOUTCLK_CTRL[2]">GTX3:TXOUTCLK_CTRL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[1]">GTX3:DRP43[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_CTRL" title="GTX3:TXOUTCLK_CTRL[1]">GTX3:TXOUTCLK_CTRL[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[2]">GTX3:DRP43[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_CTRL" title="GTX3:TXOUTCLK_CTRL[0]">GTX3:TXOUTCLK_CTRL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[3]">GTX3:DRP43[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_CTRL" title="GTX3:RXRECCLK_CTRL[2]">GTX3:RXRECCLK_CTRL[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[4]">GTX3:DRP43[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_CTRL" title="GTX3:RXRECCLK_CTRL[1]">GTX3:RXRECCLK_CTRL[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[5]">GTX3:DRP43[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_CTRL" title="GTX3:RXRECCLK_CTRL[0]">GTX3:RXRECCLK_CTRL[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[6]">GTX3:DRP43[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[7]">GTX3:DRP43[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[8]">GTX3:DRP43[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[9]">GTX3:DRP43[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[10]">GTX3:DRP43[10]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.TSTCLK0" title="~GTX3:INV.TSTCLK0">~GTX3:INV.TSTCLK0</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[11]">GTX3:DRP43[11]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.TSTCLK1" title="~GTX3:INV.TSTCLK1">~GTX3:INV.TSTCLK1</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[12]">GTX3:DRP43[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[13]">GTX3:DRP43[13]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.SCANCLK" title="~GTX3:INV.SCANCLK">~GTX3:INV.SCANCLK</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[14]">GTX3:DRP43[14]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.GREFCLKTX" title="~GTX3:INV.GREFCLKTX">~GTX3:INV.GREFCLKTX</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP43" title="GTX3:DRP43[15]">GTX3:DRP43[15]</a><br><a href="#bits-xc6v-GTX-GTX3:INV.GREFCLKRX" title="~GTX3:INV.GREFCLKRX">~GTX3:INV.GREFCLKRX</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[0]">GTX3:DRP44[0]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[0]">GTX3:POWER_SAVE[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[1]">GTX3:DRP44[1]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[1]">GTX3:POWER_SAVE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[2]">GTX3:DRP44[2]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[2]">GTX3:POWER_SAVE[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[3]">GTX3:DRP44[3]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[3]">GTX3:POWER_SAVE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[4]">GTX3:DRP44[4]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[4]">GTX3:POWER_SAVE[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[5]">GTX3:DRP44[5]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[5]">GTX3:POWER_SAVE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[6]">GTX3:DRP44[6]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[6]">GTX3:POWER_SAVE[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[7]">GTX3:DRP44[7]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[7]">GTX3:POWER_SAVE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[8]">GTX3:DRP44[8]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[8]">GTX3:POWER_SAVE[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[9]">GTX3:DRP44[9]</a><br><a href="#bits-xc6v-GTX-GTX3:POWER_SAVE" title="GTX3:POWER_SAVE[9]">GTX3:POWER_SAVE[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[10]">GTX3:DRP44[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[11]">GTX3:DRP44[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[12]">GTX3:DRP44[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[13]">GTX3:DRP44[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[14]">GTX3:DRP44[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP44" title="GTX3:DRP44[15]">GTX3:DRP44[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[0]">GTX3:DRP45[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_BYTECLK_CFG" title="GTX3:TX_BYTECLK_CFG[0]">GTX3:TX_BYTECLK_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[1]">GTX3:DRP45[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_BYTECLK_CFG" title="GTX3:TX_BYTECLK_CFG[1]">GTX3:TX_BYTECLK_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[2]">GTX3:DRP45[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_BYTECLK_CFG" title="GTX3:TX_BYTECLK_CFG[2]">GTX3:TX_BYTECLK_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[3]">GTX3:DRP45[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_BYTECLK_CFG" title="GTX3:TX_BYTECLK_CFG[3]">GTX3:TX_BYTECLK_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[4]">GTX3:DRP45[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_BYTECLK_CFG" title="GTX3:TX_BYTECLK_CFG[4]">GTX3:TX_BYTECLK_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[5]">GTX3:DRP45[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_BYTECLK_CFG" title="GTX3:TX_BYTECLK_CFG[5]">GTX3:TX_BYTECLK_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[6]">GTX3:DRP45[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_USRCLK_CFG" title="GTX3:TX_USRCLK_CFG[0]">GTX3:TX_USRCLK_CFG[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[7]">GTX3:DRP45[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_USRCLK_CFG" title="GTX3:TX_USRCLK_CFG[1]">GTX3:TX_USRCLK_CFG[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[8]">GTX3:DRP45[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_USRCLK_CFG" title="GTX3:TX_USRCLK_CFG[2]">GTX3:TX_USRCLK_CFG[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[9]">GTX3:DRP45[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_USRCLK_CFG" title="GTX3:TX_USRCLK_CFG[3]">GTX3:TX_USRCLK_CFG[3]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[10]">GTX3:DRP45[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_USRCLK_CFG" title="GTX3:TX_USRCLK_CFG[4]">GTX3:TX_USRCLK_CFG[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[11]">GTX3:DRP45[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_USRCLK_CFG" title="GTX3:TX_USRCLK_CFG[5]">GTX3:TX_USRCLK_CFG[5]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[12]">GTX3:DRP45[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[13]">GTX3:DRP45[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[14]">GTX3:DRP45[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP45" title="GTX3:DRP45[15]">GTX3:DRP45[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[0]">GTX3:DRP46[0]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[0]">GTX3:RXRECCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[1]">GTX3:DRP46[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[1]">GTX3:RXRECCLK_DLY[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[2]">GTX3:DRP46[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[2]">GTX3:RXRECCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[3]">GTX3:DRP46[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[3]">GTX3:RXRECCLK_DLY[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[4]">GTX3:DRP46[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[4]">GTX3:RXRECCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[5]">GTX3:DRP46[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[5]">GTX3:RXRECCLK_DLY[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[6]">GTX3:DRP46[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[6]">GTX3:RXRECCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[7]">GTX3:DRP46[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[7]">GTX3:RXRECCLK_DLY[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[8]">GTX3:DRP46[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[8]">GTX3:RXRECCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[9]">GTX3:DRP46[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RXRECCLK_DLY" title="GTX3:RXRECCLK_DLY[9]">GTX3:RXRECCLK_DLY[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[10]">GTX3:DRP46[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[11]">GTX3:DRP46[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[12]">GTX3:DRP46[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[13]">GTX3:DRP46[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[14]">GTX3:DRP46[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP46" title="GTX3:DRP46[15]">GTX3:DRP46[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[0]">GTX3:DRP47[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[0]">GTX3:TXOUTCLK_DLY[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[1]">GTX3:DRP47[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[1]">GTX3:TXOUTCLK_DLY[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[2]">GTX3:DRP47[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[2]">GTX3:TXOUTCLK_DLY[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[3]">GTX3:DRP47[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[3]">GTX3:TXOUTCLK_DLY[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[4]">GTX3:DRP47[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[4]">GTX3:TXOUTCLK_DLY[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[5]">GTX3:DRP47[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[5]">GTX3:TXOUTCLK_DLY[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[6]">GTX3:DRP47[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[6]">GTX3:TXOUTCLK_DLY[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[7]">GTX3:DRP47[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[7]">GTX3:TXOUTCLK_DLY[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[8]">GTX3:DRP47[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[8]">GTX3:TXOUTCLK_DLY[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[9]">GTX3:DRP47[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TXOUTCLK_DLY" title="GTX3:TXOUTCLK_DLY[9]">GTX3:TXOUTCLK_DLY[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[10]">GTX3:DRP47[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[11]">GTX3:DRP47[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[12]">GTX3:DRP47[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[13]">GTX3:DRP47[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[14]">GTX3:DRP47[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP47" title="GTX3:DRP47[15]">GTX3:DRP47[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 39</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[0]">GTX3:DRP48[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[1]">GTX3:DRP48[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[2]">GTX3:DRP48[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[3]">GTX3:DRP48[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[4]">GTX3:DRP48[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[5]">GTX3:DRP48[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[6]">GTX3:DRP48[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[7]">GTX3:DRP48[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[8]">GTX3:DRP48[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[9]">GTX3:DRP48[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[10]">GTX3:DRP48[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[11]">GTX3:DRP48[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[12]">GTX3:DRP48[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[13]">GTX3:DRP48[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[14]">GTX3:DRP48[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP48" title="GTX3:DRP48[15]">GTX3:DRP48[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[0]">GTX3:DRP49[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[1]">GTX3:DRP49[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[2]">GTX3:DRP49[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[3]">GTX3:DRP49[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[4]">GTX3:DRP49[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[5]">GTX3:DRP49[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[6]">GTX3:DRP49[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[7]">GTX3:DRP49[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[8]">GTX3:DRP49[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[9]">GTX3:DRP49[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[10]">GTX3:DRP49[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[11]">GTX3:DRP49[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[12]">GTX3:DRP49[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[13]">GTX3:DRP49[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[14]">GTX3:DRP49[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP49" title="GTX3:DRP49[15]">GTX3:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[0]">GTX3:DRP4A[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[1]">GTX3:DRP4A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[2]">GTX3:DRP4A[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[3]">GTX3:DRP4A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[4]">GTX3:DRP4A[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[5]">GTX3:DRP4A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[6]">GTX3:DRP4A[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[7]">GTX3:DRP4A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[8]">GTX3:DRP4A[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[9]">GTX3:DRP4A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[10]">GTX3:DRP4A[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[11]">GTX3:DRP4A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[12]">GTX3:DRP4A[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[13]">GTX3:DRP4A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[14]">GTX3:DRP4A[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4A" title="GTX3:DRP4A[15]">GTX3:DRP4A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[0]">GTX3:DRP4B[0]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_MONSEL" title="GTX3:RX_DLYALIGN_MONSEL[0]">GTX3:RX_DLYALIGN_MONSEL[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[1]">GTX3:DRP4B[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_MONSEL" title="GTX3:RX_DLYALIGN_MONSEL[1]">GTX3:RX_DLYALIGN_MONSEL[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[2]">GTX3:DRP4B[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_MONSEL" title="GTX3:RX_DLYALIGN_MONSEL[2]">GTX3:RX_DLYALIGN_MONSEL[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[3]">GTX3:DRP4B[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_MONSEL" title="GTX3:TX_DLYALIGN_MONSEL[0]">GTX3:TX_DLYALIGN_MONSEL[0]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[4]">GTX3:DRP4B[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_MONSEL" title="GTX3:TX_DLYALIGN_MONSEL[1]">GTX3:TX_DLYALIGN_MONSEL[1]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[5]">GTX3:DRP4B[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_MONSEL" title="GTX3:TX_DLYALIGN_MONSEL[2]">GTX3:TX_DLYALIGN_MONSEL[2]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[6]">GTX3:DRP4B[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_EDGESET" title="GTX3:RX_DLYALIGN_EDGESET[0]">GTX3:RX_DLYALIGN_EDGESET[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[7]">GTX3:DRP4B[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_EDGESET" title="GTX3:RX_DLYALIGN_EDGESET[1]">GTX3:RX_DLYALIGN_EDGESET[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[8]">GTX3:DRP4B[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_EDGESET" title="GTX3:RX_DLYALIGN_EDGESET[2]">GTX3:RX_DLYALIGN_EDGESET[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[9]">GTX3:DRP4B[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_EDGESET" title="GTX3:RX_DLYALIGN_EDGESET[3]">GTX3:RX_DLYALIGN_EDGESET[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[10]">GTX3:DRP4B[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_EDGESET" title="GTX3:RX_DLYALIGN_EDGESET[4]">GTX3:RX_DLYALIGN_EDGESET[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[11]">GTX3:DRP4B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[12]">GTX3:DRP4B[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[13]">GTX3:DRP4B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[14]">GTX3:DRP4B[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_EN_REALIGN_RESET_BUF2" title="GTX3:RX_EN_REALIGN_RESET_BUF2">GTX3:RX_EN_REALIGN_RESET_BUF2</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4B" title="GTX3:DRP4B[15]">GTX3:DRP4B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[0]">GTX3:DRP4C[0]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_CTRINC" title="GTX3:TX_DLYALIGN_CTRINC[0]">GTX3:TX_DLYALIGN_CTRINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[1]">GTX3:DRP4C[1]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_CTRINC" title="GTX3:TX_DLYALIGN_CTRINC[1]">GTX3:TX_DLYALIGN_CTRINC[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[2]">GTX3:DRP4C[2]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_CTRINC" title="GTX3:TX_DLYALIGN_CTRINC[2]">GTX3:TX_DLYALIGN_CTRINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[3]">GTX3:DRP4C[3]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_CTRINC" title="GTX3:TX_DLYALIGN_CTRINC[3]">GTX3:TX_DLYALIGN_CTRINC[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[4]">GTX3:DRP4C[4]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_LPFINC" title="GTX3:TX_DLYALIGN_LPFINC[0]">GTX3:TX_DLYALIGN_LPFINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[5]">GTX3:DRP4C[5]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_LPFINC" title="GTX3:TX_DLYALIGN_LPFINC[1]">GTX3:TX_DLYALIGN_LPFINC[1]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[6]">GTX3:DRP4C[6]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_LPFINC" title="GTX3:TX_DLYALIGN_LPFINC[2]">GTX3:TX_DLYALIGN_LPFINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[7]">GTX3:DRP4C[7]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_LPFINC" title="GTX3:TX_DLYALIGN_LPFINC[3]">GTX3:TX_DLYALIGN_LPFINC[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[8]">GTX3:DRP4C[8]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING" title="GTX3:TX_DLYALIGN_OVRDSETTING[0]">GTX3:TX_DLYALIGN_OVRDSETTING[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[9]">GTX3:DRP4C[9]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING" title="GTX3:TX_DLYALIGN_OVRDSETTING[1]">GTX3:TX_DLYALIGN_OVRDSETTING[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[10]">GTX3:DRP4C[10]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING" title="GTX3:TX_DLYALIGN_OVRDSETTING[2]">GTX3:TX_DLYALIGN_OVRDSETTING[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[11]">GTX3:DRP4C[11]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING" title="GTX3:TX_DLYALIGN_OVRDSETTING[3]">GTX3:TX_DLYALIGN_OVRDSETTING[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[12]">GTX3:DRP4C[12]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING" title="GTX3:TX_DLYALIGN_OVRDSETTING[4]">GTX3:TX_DLYALIGN_OVRDSETTING[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[13]">GTX3:DRP4C[13]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING" title="GTX3:TX_DLYALIGN_OVRDSETTING[5]">GTX3:TX_DLYALIGN_OVRDSETTING[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[14]">GTX3:DRP4C[14]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING" title="GTX3:TX_DLYALIGN_OVRDSETTING[6]">GTX3:TX_DLYALIGN_OVRDSETTING[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4C" title="GTX3:DRP4C[15]">GTX3:DRP4C[15]</a><br><a href="#bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING" title="GTX3:TX_DLYALIGN_OVRDSETTING[7]">GTX3:TX_DLYALIGN_OVRDSETTING[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[0]">GTX3:DRP4D[0]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_CTRINC" title="GTX3:RX_DLYALIGN_CTRINC[0]">GTX3:RX_DLYALIGN_CTRINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[1]">GTX3:DRP4D[1]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_CTRINC" title="GTX3:RX_DLYALIGN_CTRINC[1]">GTX3:RX_DLYALIGN_CTRINC[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[2]">GTX3:DRP4D[2]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_CTRINC" title="GTX3:RX_DLYALIGN_CTRINC[2]">GTX3:RX_DLYALIGN_CTRINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[3]">GTX3:DRP4D[3]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_CTRINC" title="GTX3:RX_DLYALIGN_CTRINC[3]">GTX3:RX_DLYALIGN_CTRINC[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[4]">GTX3:DRP4D[4]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_LPFINC" title="GTX3:RX_DLYALIGN_LPFINC[0]">GTX3:RX_DLYALIGN_LPFINC[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[5]">GTX3:DRP4D[5]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_LPFINC" title="GTX3:RX_DLYALIGN_LPFINC[1]">GTX3:RX_DLYALIGN_LPFINC[1]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[6]">GTX3:DRP4D[6]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_LPFINC" title="GTX3:RX_DLYALIGN_LPFINC[2]">GTX3:RX_DLYALIGN_LPFINC[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[7]">GTX3:DRP4D[7]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_LPFINC" title="GTX3:RX_DLYALIGN_LPFINC[3]">GTX3:RX_DLYALIGN_LPFINC[3]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[8]">GTX3:DRP4D[8]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING" title="GTX3:RX_DLYALIGN_OVRDSETTING[0]">GTX3:RX_DLYALIGN_OVRDSETTING[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[9]">GTX3:DRP4D[9]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING" title="GTX3:RX_DLYALIGN_OVRDSETTING[1]">GTX3:RX_DLYALIGN_OVRDSETTING[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[10]">GTX3:DRP4D[10]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING" title="GTX3:RX_DLYALIGN_OVRDSETTING[2]">GTX3:RX_DLYALIGN_OVRDSETTING[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[11]">GTX3:DRP4D[11]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING" title="GTX3:RX_DLYALIGN_OVRDSETTING[3]">GTX3:RX_DLYALIGN_OVRDSETTING[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[12]">GTX3:DRP4D[12]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING" title="GTX3:RX_DLYALIGN_OVRDSETTING[4]">GTX3:RX_DLYALIGN_OVRDSETTING[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[13]">GTX3:DRP4D[13]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING" title="GTX3:RX_DLYALIGN_OVRDSETTING[5]">GTX3:RX_DLYALIGN_OVRDSETTING[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[14]">GTX3:DRP4D[14]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING" title="GTX3:RX_DLYALIGN_OVRDSETTING[6]">GTX3:RX_DLYALIGN_OVRDSETTING[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4D" title="GTX3:DRP4D[15]">GTX3:DRP4D[15]</a><br><a href="#bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING" title="GTX3:RX_DLYALIGN_OVRDSETTING[7]">GTX3:RX_DLYALIGN_OVRDSETTING[7]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[0]">GTX3:DRP4E[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[1]">GTX3:DRP4E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[2]">GTX3:DRP4E[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[3]">GTX3:DRP4E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[4]">GTX3:DRP4E[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[5]">GTX3:DRP4E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[6]">GTX3:DRP4E[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[7]">GTX3:DRP4E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[8]">GTX3:DRP4E[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[9]">GTX3:DRP4E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[10]">GTX3:DRP4E[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[11]">GTX3:DRP4E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[12]">GTX3:DRP4E[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[13]">GTX3:DRP4E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[14]">GTX3:DRP4E[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4E" title="GTX3:DRP4E[15]">GTX3:DRP4E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[0]">GTX3:DRP4F[0]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[1]">GTX3:DRP4F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[2]">GTX3:DRP4F[2]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[3]">GTX3:DRP4F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[4]">GTX3:DRP4F[4]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[5]">GTX3:DRP4F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[6]">GTX3:DRP4F[6]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[7]">GTX3:DRP4F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[8]">GTX3:DRP4F[8]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[9]">GTX3:DRP4F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[10]">GTX3:DRP4F[10]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[11]">GTX3:DRP4F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[12]">GTX3:DRP4F[12]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[13]">GTX3:DRP4F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[14]">GTX3:DRP4F[14]</a></td><td><a href="#bits-xc6v-GTX-GTX3:DRP4F" title="GTX3:DRP4F[15]">GTX3:DRP4F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTX bittile 40</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-GTX-HCLK_GTX:DRPMASK_S" title="HCLK_GTX:DRPMASK_S">HCLK_GTX:DRPMASK_S</a></td><td><a href="#bits-xc6v-GTX-HCLK_GTX:DRPMASK_N" title="HCLK_GTX:DRPMASK_N">HCLK_GTX:DRPMASK_N</a></td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:DRP00"></div>
<div id="bits-xc6v-GTX-GTX0:DRP01"></div>
<div id="bits-xc6v-GTX-GTX0:DRP02"></div>
<div id="bits-xc6v-GTX-GTX0:DRP03"></div>
<div id="bits-xc6v-GTX-GTX0:DRP04"></div>
<div id="bits-xc6v-GTX-GTX0:DRP05"></div>
<div id="bits-xc6v-GTX-GTX0:DRP06"></div>
<div id="bits-xc6v-GTX-GTX0:DRP07"></div>
<div id="bits-xc6v-GTX-GTX0:DRP08"></div>
<div id="bits-xc6v-GTX-GTX0:DRP09"></div>
<div id="bits-xc6v-GTX-GTX0:DRP0A"></div>
<div id="bits-xc6v-GTX-GTX0:DRP0B"></div>
<div id="bits-xc6v-GTX-GTX0:DRP0C"></div>
<div id="bits-xc6v-GTX-GTX0:DRP0D"></div>
<div id="bits-xc6v-GTX-GTX0:DRP0E"></div>
<div id="bits-xc6v-GTX-GTX0:DRP0F"></div>
<div id="bits-xc6v-GTX-GTX0:DRP10"></div>
<div id="bits-xc6v-GTX-GTX0:DRP11"></div>
<div id="bits-xc6v-GTX-GTX0:DRP12"></div>
<div id="bits-xc6v-GTX-GTX0:DRP13"></div>
<div id="bits-xc6v-GTX-GTX0:DRP14"></div>
<div id="bits-xc6v-GTX-GTX0:DRP15"></div>
<div id="bits-xc6v-GTX-GTX0:DRP16"></div>
<div id="bits-xc6v-GTX-GTX0:DRP17"></div>
<div id="bits-xc6v-GTX-GTX0:DRP18"></div>
<div id="bits-xc6v-GTX-GTX0:DRP19"></div>
<div id="bits-xc6v-GTX-GTX0:DRP1A"></div>
<div id="bits-xc6v-GTX-GTX0:DRP1B"></div>
<div id="bits-xc6v-GTX-GTX0:DRP1C"></div>
<div id="bits-xc6v-GTX-GTX0:DRP1D"></div>
<div id="bits-xc6v-GTX-GTX0:DRP1E"></div>
<div id="bits-xc6v-GTX-GTX0:DRP1F"></div>
<div id="bits-xc6v-GTX-GTX0:DRP20"></div>
<div id="bits-xc6v-GTX-GTX0:DRP21"></div>
<div id="bits-xc6v-GTX-GTX0:DRP22"></div>
<div id="bits-xc6v-GTX-GTX0:DRP23"></div>
<div id="bits-xc6v-GTX-GTX0:DRP24"></div>
<div id="bits-xc6v-GTX-GTX0:DRP25"></div>
<div id="bits-xc6v-GTX-GTX0:DRP26"></div>
<div id="bits-xc6v-GTX-GTX0:DRP27"></div>
<div id="bits-xc6v-GTX-GTX0:DRP28"></div>
<div id="bits-xc6v-GTX-GTX0:DRP29"></div>
<div id="bits-xc6v-GTX-GTX0:DRP2A"></div>
<div id="bits-xc6v-GTX-GTX0:DRP2B"></div>
<div id="bits-xc6v-GTX-GTX0:DRP2C"></div>
<div id="bits-xc6v-GTX-GTX0:DRP2D"></div>
<div id="bits-xc6v-GTX-GTX0:DRP2E"></div>
<div id="bits-xc6v-GTX-GTX0:DRP2F"></div>
<div id="bits-xc6v-GTX-GTX0:DRP30"></div>
<div id="bits-xc6v-GTX-GTX0:DRP31"></div>
<div id="bits-xc6v-GTX-GTX0:DRP32"></div>
<div id="bits-xc6v-GTX-GTX0:DRP33"></div>
<div id="bits-xc6v-GTX-GTX0:DRP34"></div>
<div id="bits-xc6v-GTX-GTX0:DRP35"></div>
<div id="bits-xc6v-GTX-GTX0:DRP36"></div>
<div id="bits-xc6v-GTX-GTX0:DRP37"></div>
<div id="bits-xc6v-GTX-GTX0:DRP38"></div>
<div id="bits-xc6v-GTX-GTX0:DRP39"></div>
<div id="bits-xc6v-GTX-GTX0:DRP3A"></div>
<div id="bits-xc6v-GTX-GTX0:DRP3B"></div>
<div id="bits-xc6v-GTX-GTX0:DRP3C"></div>
<div id="bits-xc6v-GTX-GTX0:DRP3D"></div>
<div id="bits-xc6v-GTX-GTX0:DRP3E"></div>
<div id="bits-xc6v-GTX-GTX0:DRP3F"></div>
<div id="bits-xc6v-GTX-GTX0:DRP40"></div>
<div id="bits-xc6v-GTX-GTX0:DRP41"></div>
<div id="bits-xc6v-GTX-GTX0:DRP42"></div>
<div id="bits-xc6v-GTX-GTX0:DRP43"></div>
<div id="bits-xc6v-GTX-GTX0:DRP44"></div>
<div id="bits-xc6v-GTX-GTX0:DRP45"></div>
<div id="bits-xc6v-GTX-GTX0:DRP46"></div>
<div id="bits-xc6v-GTX-GTX0:DRP47"></div>
<div id="bits-xc6v-GTX-GTX0:DRP48"></div>
<div id="bits-xc6v-GTX-GTX0:DRP49"></div>
<div id="bits-xc6v-GTX-GTX0:DRP4A"></div>
<div id="bits-xc6v-GTX-GTX0:DRP4B"></div>
<div id="bits-xc6v-GTX-GTX0:DRP4C"></div>
<div id="bits-xc6v-GTX-GTX0:DRP4D"></div>
<div id="bits-xc6v-GTX-GTX0:DRP4E"></div>
<div id="bits-xc6v-GTX-GTX0:DRP4F"></div>
<div id="bits-xc6v-GTX-GTX0:RXUSRCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX1:DRP00"></div>
<div id="bits-xc6v-GTX-GTX1:DRP01"></div>
<div id="bits-xc6v-GTX-GTX1:DRP02"></div>
<div id="bits-xc6v-GTX-GTX1:DRP03"></div>
<div id="bits-xc6v-GTX-GTX1:DRP04"></div>
<div id="bits-xc6v-GTX-GTX1:DRP05"></div>
<div id="bits-xc6v-GTX-GTX1:DRP06"></div>
<div id="bits-xc6v-GTX-GTX1:DRP07"></div>
<div id="bits-xc6v-GTX-GTX1:DRP08"></div>
<div id="bits-xc6v-GTX-GTX1:DRP09"></div>
<div id="bits-xc6v-GTX-GTX1:DRP0A"></div>
<div id="bits-xc6v-GTX-GTX1:DRP0B"></div>
<div id="bits-xc6v-GTX-GTX1:DRP0C"></div>
<div id="bits-xc6v-GTX-GTX1:DRP0D"></div>
<div id="bits-xc6v-GTX-GTX1:DRP0E"></div>
<div id="bits-xc6v-GTX-GTX1:DRP0F"></div>
<div id="bits-xc6v-GTX-GTX1:DRP10"></div>
<div id="bits-xc6v-GTX-GTX1:DRP11"></div>
<div id="bits-xc6v-GTX-GTX1:DRP12"></div>
<div id="bits-xc6v-GTX-GTX1:DRP13"></div>
<div id="bits-xc6v-GTX-GTX1:DRP14"></div>
<div id="bits-xc6v-GTX-GTX1:DRP15"></div>
<div id="bits-xc6v-GTX-GTX1:DRP16"></div>
<div id="bits-xc6v-GTX-GTX1:DRP17"></div>
<div id="bits-xc6v-GTX-GTX1:DRP18"></div>
<div id="bits-xc6v-GTX-GTX1:DRP19"></div>
<div id="bits-xc6v-GTX-GTX1:DRP1A"></div>
<div id="bits-xc6v-GTX-GTX1:DRP1B"></div>
<div id="bits-xc6v-GTX-GTX1:DRP1C"></div>
<div id="bits-xc6v-GTX-GTX1:DRP1D"></div>
<div id="bits-xc6v-GTX-GTX1:DRP1E"></div>
<div id="bits-xc6v-GTX-GTX1:DRP1F"></div>
<div id="bits-xc6v-GTX-GTX1:DRP20"></div>
<div id="bits-xc6v-GTX-GTX1:DRP21"></div>
<div id="bits-xc6v-GTX-GTX1:DRP22"></div>
<div id="bits-xc6v-GTX-GTX1:DRP23"></div>
<div id="bits-xc6v-GTX-GTX1:DRP24"></div>
<div id="bits-xc6v-GTX-GTX1:DRP25"></div>
<div id="bits-xc6v-GTX-GTX1:DRP26"></div>
<div id="bits-xc6v-GTX-GTX1:DRP27"></div>
<div id="bits-xc6v-GTX-GTX1:DRP28"></div>
<div id="bits-xc6v-GTX-GTX1:DRP29"></div>
<div id="bits-xc6v-GTX-GTX1:DRP2A"></div>
<div id="bits-xc6v-GTX-GTX1:DRP2B"></div>
<div id="bits-xc6v-GTX-GTX1:DRP2C"></div>
<div id="bits-xc6v-GTX-GTX1:DRP2D"></div>
<div id="bits-xc6v-GTX-GTX1:DRP2E"></div>
<div id="bits-xc6v-GTX-GTX1:DRP2F"></div>
<div id="bits-xc6v-GTX-GTX1:DRP30"></div>
<div id="bits-xc6v-GTX-GTX1:DRP31"></div>
<div id="bits-xc6v-GTX-GTX1:DRP32"></div>
<div id="bits-xc6v-GTX-GTX1:DRP33"></div>
<div id="bits-xc6v-GTX-GTX1:DRP34"></div>
<div id="bits-xc6v-GTX-GTX1:DRP35"></div>
<div id="bits-xc6v-GTX-GTX1:DRP36"></div>
<div id="bits-xc6v-GTX-GTX1:DRP37"></div>
<div id="bits-xc6v-GTX-GTX1:DRP38"></div>
<div id="bits-xc6v-GTX-GTX1:DRP39"></div>
<div id="bits-xc6v-GTX-GTX1:DRP3A"></div>
<div id="bits-xc6v-GTX-GTX1:DRP3B"></div>
<div id="bits-xc6v-GTX-GTX1:DRP3C"></div>
<div id="bits-xc6v-GTX-GTX1:DRP3D"></div>
<div id="bits-xc6v-GTX-GTX1:DRP3E"></div>
<div id="bits-xc6v-GTX-GTX1:DRP3F"></div>
<div id="bits-xc6v-GTX-GTX1:DRP40"></div>
<div id="bits-xc6v-GTX-GTX1:DRP41"></div>
<div id="bits-xc6v-GTX-GTX1:DRP42"></div>
<div id="bits-xc6v-GTX-GTX1:DRP43"></div>
<div id="bits-xc6v-GTX-GTX1:DRP44"></div>
<div id="bits-xc6v-GTX-GTX1:DRP45"></div>
<div id="bits-xc6v-GTX-GTX1:DRP46"></div>
<div id="bits-xc6v-GTX-GTX1:DRP47"></div>
<div id="bits-xc6v-GTX-GTX1:DRP48"></div>
<div id="bits-xc6v-GTX-GTX1:DRP49"></div>
<div id="bits-xc6v-GTX-GTX1:DRP4A"></div>
<div id="bits-xc6v-GTX-GTX1:DRP4B"></div>
<div id="bits-xc6v-GTX-GTX1:DRP4C"></div>
<div id="bits-xc6v-GTX-GTX1:DRP4D"></div>
<div id="bits-xc6v-GTX-GTX1:DRP4E"></div>
<div id="bits-xc6v-GTX-GTX1:DRP4F"></div>
<div id="bits-xc6v-GTX-GTX1:RXUSRCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX2:DRP00"></div>
<div id="bits-xc6v-GTX-GTX2:DRP01"></div>
<div id="bits-xc6v-GTX-GTX2:DRP02"></div>
<div id="bits-xc6v-GTX-GTX2:DRP03"></div>
<div id="bits-xc6v-GTX-GTX2:DRP04"></div>
<div id="bits-xc6v-GTX-GTX2:DRP05"></div>
<div id="bits-xc6v-GTX-GTX2:DRP06"></div>
<div id="bits-xc6v-GTX-GTX2:DRP07"></div>
<div id="bits-xc6v-GTX-GTX2:DRP08"></div>
<div id="bits-xc6v-GTX-GTX2:DRP09"></div>
<div id="bits-xc6v-GTX-GTX2:DRP0A"></div>
<div id="bits-xc6v-GTX-GTX2:DRP0B"></div>
<div id="bits-xc6v-GTX-GTX2:DRP0C"></div>
<div id="bits-xc6v-GTX-GTX2:DRP0D"></div>
<div id="bits-xc6v-GTX-GTX2:DRP0E"></div>
<div id="bits-xc6v-GTX-GTX2:DRP0F"></div>
<div id="bits-xc6v-GTX-GTX2:DRP10"></div>
<div id="bits-xc6v-GTX-GTX2:DRP11"></div>
<div id="bits-xc6v-GTX-GTX2:DRP12"></div>
<div id="bits-xc6v-GTX-GTX2:DRP13"></div>
<div id="bits-xc6v-GTX-GTX2:DRP14"></div>
<div id="bits-xc6v-GTX-GTX2:DRP15"></div>
<div id="bits-xc6v-GTX-GTX2:DRP16"></div>
<div id="bits-xc6v-GTX-GTX2:DRP17"></div>
<div id="bits-xc6v-GTX-GTX2:DRP18"></div>
<div id="bits-xc6v-GTX-GTX2:DRP19"></div>
<div id="bits-xc6v-GTX-GTX2:DRP1A"></div>
<div id="bits-xc6v-GTX-GTX2:DRP1B"></div>
<div id="bits-xc6v-GTX-GTX2:DRP1C"></div>
<div id="bits-xc6v-GTX-GTX2:DRP1D"></div>
<div id="bits-xc6v-GTX-GTX2:DRP1E"></div>
<div id="bits-xc6v-GTX-GTX2:DRP1F"></div>
<div id="bits-xc6v-GTX-GTX2:DRP20"></div>
<div id="bits-xc6v-GTX-GTX2:DRP21"></div>
<div id="bits-xc6v-GTX-GTX2:DRP22"></div>
<div id="bits-xc6v-GTX-GTX2:DRP23"></div>
<div id="bits-xc6v-GTX-GTX2:DRP24"></div>
<div id="bits-xc6v-GTX-GTX2:DRP25"></div>
<div id="bits-xc6v-GTX-GTX2:DRP26"></div>
<div id="bits-xc6v-GTX-GTX2:DRP27"></div>
<div id="bits-xc6v-GTX-GTX2:DRP28"></div>
<div id="bits-xc6v-GTX-GTX2:DRP29"></div>
<div id="bits-xc6v-GTX-GTX2:DRP2A"></div>
<div id="bits-xc6v-GTX-GTX2:DRP2B"></div>
<div id="bits-xc6v-GTX-GTX2:DRP2C"></div>
<div id="bits-xc6v-GTX-GTX2:DRP2D"></div>
<div id="bits-xc6v-GTX-GTX2:DRP2E"></div>
<div id="bits-xc6v-GTX-GTX2:DRP2F"></div>
<div id="bits-xc6v-GTX-GTX2:DRP30"></div>
<div id="bits-xc6v-GTX-GTX2:DRP31"></div>
<div id="bits-xc6v-GTX-GTX2:DRP32"></div>
<div id="bits-xc6v-GTX-GTX2:DRP33"></div>
<div id="bits-xc6v-GTX-GTX2:DRP34"></div>
<div id="bits-xc6v-GTX-GTX2:DRP35"></div>
<div id="bits-xc6v-GTX-GTX2:DRP36"></div>
<div id="bits-xc6v-GTX-GTX2:DRP37"></div>
<div id="bits-xc6v-GTX-GTX2:DRP38"></div>
<div id="bits-xc6v-GTX-GTX2:DRP39"></div>
<div id="bits-xc6v-GTX-GTX2:DRP3A"></div>
<div id="bits-xc6v-GTX-GTX2:DRP3B"></div>
<div id="bits-xc6v-GTX-GTX2:DRP3C"></div>
<div id="bits-xc6v-GTX-GTX2:DRP3D"></div>
<div id="bits-xc6v-GTX-GTX2:DRP3E"></div>
<div id="bits-xc6v-GTX-GTX2:DRP3F"></div>
<div id="bits-xc6v-GTX-GTX2:DRP40"></div>
<div id="bits-xc6v-GTX-GTX2:DRP41"></div>
<div id="bits-xc6v-GTX-GTX2:DRP42"></div>
<div id="bits-xc6v-GTX-GTX2:DRP43"></div>
<div id="bits-xc6v-GTX-GTX2:DRP44"></div>
<div id="bits-xc6v-GTX-GTX2:DRP45"></div>
<div id="bits-xc6v-GTX-GTX2:DRP46"></div>
<div id="bits-xc6v-GTX-GTX2:DRP47"></div>
<div id="bits-xc6v-GTX-GTX2:DRP48"></div>
<div id="bits-xc6v-GTX-GTX2:DRP49"></div>
<div id="bits-xc6v-GTX-GTX2:DRP4A"></div>
<div id="bits-xc6v-GTX-GTX2:DRP4B"></div>
<div id="bits-xc6v-GTX-GTX2:DRP4C"></div>
<div id="bits-xc6v-GTX-GTX2:DRP4D"></div>
<div id="bits-xc6v-GTX-GTX2:DRP4E"></div>
<div id="bits-xc6v-GTX-GTX2:DRP4F"></div>
<div id="bits-xc6v-GTX-GTX2:RXUSRCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX3:DRP00"></div>
<div id="bits-xc6v-GTX-GTX3:DRP01"></div>
<div id="bits-xc6v-GTX-GTX3:DRP02"></div>
<div id="bits-xc6v-GTX-GTX3:DRP03"></div>
<div id="bits-xc6v-GTX-GTX3:DRP04"></div>
<div id="bits-xc6v-GTX-GTX3:DRP05"></div>
<div id="bits-xc6v-GTX-GTX3:DRP06"></div>
<div id="bits-xc6v-GTX-GTX3:DRP07"></div>
<div id="bits-xc6v-GTX-GTX3:DRP08"></div>
<div id="bits-xc6v-GTX-GTX3:DRP09"></div>
<div id="bits-xc6v-GTX-GTX3:DRP0A"></div>
<div id="bits-xc6v-GTX-GTX3:DRP0B"></div>
<div id="bits-xc6v-GTX-GTX3:DRP0C"></div>
<div id="bits-xc6v-GTX-GTX3:DRP0D"></div>
<div id="bits-xc6v-GTX-GTX3:DRP0E"></div>
<div id="bits-xc6v-GTX-GTX3:DRP0F"></div>
<div id="bits-xc6v-GTX-GTX3:DRP10"></div>
<div id="bits-xc6v-GTX-GTX3:DRP11"></div>
<div id="bits-xc6v-GTX-GTX3:DRP12"></div>
<div id="bits-xc6v-GTX-GTX3:DRP13"></div>
<div id="bits-xc6v-GTX-GTX3:DRP14"></div>
<div id="bits-xc6v-GTX-GTX3:DRP15"></div>
<div id="bits-xc6v-GTX-GTX3:DRP16"></div>
<div id="bits-xc6v-GTX-GTX3:DRP17"></div>
<div id="bits-xc6v-GTX-GTX3:DRP18"></div>
<div id="bits-xc6v-GTX-GTX3:DRP19"></div>
<div id="bits-xc6v-GTX-GTX3:DRP1A"></div>
<div id="bits-xc6v-GTX-GTX3:DRP1B"></div>
<div id="bits-xc6v-GTX-GTX3:DRP1C"></div>
<div id="bits-xc6v-GTX-GTX3:DRP1D"></div>
<div id="bits-xc6v-GTX-GTX3:DRP1E"></div>
<div id="bits-xc6v-GTX-GTX3:DRP1F"></div>
<div id="bits-xc6v-GTX-GTX3:DRP20"></div>
<div id="bits-xc6v-GTX-GTX3:DRP21"></div>
<div id="bits-xc6v-GTX-GTX3:DRP22"></div>
<div id="bits-xc6v-GTX-GTX3:DRP23"></div>
<div id="bits-xc6v-GTX-GTX3:DRP24"></div>
<div id="bits-xc6v-GTX-GTX3:DRP25"></div>
<div id="bits-xc6v-GTX-GTX3:DRP26"></div>
<div id="bits-xc6v-GTX-GTX3:DRP27"></div>
<div id="bits-xc6v-GTX-GTX3:DRP28"></div>
<div id="bits-xc6v-GTX-GTX3:DRP29"></div>
<div id="bits-xc6v-GTX-GTX3:DRP2A"></div>
<div id="bits-xc6v-GTX-GTX3:DRP2B"></div>
<div id="bits-xc6v-GTX-GTX3:DRP2C"></div>
<div id="bits-xc6v-GTX-GTX3:DRP2D"></div>
<div id="bits-xc6v-GTX-GTX3:DRP2E"></div>
<div id="bits-xc6v-GTX-GTX3:DRP2F"></div>
<div id="bits-xc6v-GTX-GTX3:DRP30"></div>
<div id="bits-xc6v-GTX-GTX3:DRP31"></div>
<div id="bits-xc6v-GTX-GTX3:DRP32"></div>
<div id="bits-xc6v-GTX-GTX3:DRP33"></div>
<div id="bits-xc6v-GTX-GTX3:DRP34"></div>
<div id="bits-xc6v-GTX-GTX3:DRP35"></div>
<div id="bits-xc6v-GTX-GTX3:DRP36"></div>
<div id="bits-xc6v-GTX-GTX3:DRP37"></div>
<div id="bits-xc6v-GTX-GTX3:DRP38"></div>
<div id="bits-xc6v-GTX-GTX3:DRP39"></div>
<div id="bits-xc6v-GTX-GTX3:DRP3A"></div>
<div id="bits-xc6v-GTX-GTX3:DRP3B"></div>
<div id="bits-xc6v-GTX-GTX3:DRP3C"></div>
<div id="bits-xc6v-GTX-GTX3:DRP3D"></div>
<div id="bits-xc6v-GTX-GTX3:DRP3E"></div>
<div id="bits-xc6v-GTX-GTX3:DRP3F"></div>
<div id="bits-xc6v-GTX-GTX3:DRP40"></div>
<div id="bits-xc6v-GTX-GTX3:DRP41"></div>
<div id="bits-xc6v-GTX-GTX3:DRP42"></div>
<div id="bits-xc6v-GTX-GTX3:DRP43"></div>
<div id="bits-xc6v-GTX-GTX3:DRP44"></div>
<div id="bits-xc6v-GTX-GTX3:DRP45"></div>
<div id="bits-xc6v-GTX-GTX3:DRP46"></div>
<div id="bits-xc6v-GTX-GTX3:DRP47"></div>
<div id="bits-xc6v-GTX-GTX3:DRP48"></div>
<div id="bits-xc6v-GTX-GTX3:DRP49"></div>
<div id="bits-xc6v-GTX-GTX3:DRP4A"></div>
<div id="bits-xc6v-GTX-GTX3:DRP4B"></div>
<div id="bits-xc6v-GTX-GTX3:DRP4C"></div>
<div id="bits-xc6v-GTX-GTX3:DRP4D"></div>
<div id="bits-xc6v-GTX-GTX3:DRP4E"></div>
<div id="bits-xc6v-GTX-GTX3:DRP4F"></div>
<div id="bits-xc6v-GTX-GTX3:RXUSRCLK_DLY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:DRP00</th><th>[0, 29, 7]</th><th>[0, 28, 7]</th><th>[0, 29, 6]</th><th>[0, 28, 6]</th><th>[0, 29, 5]</th><th>[0, 28, 5]</th><th>[0, 29, 4]</th><th>[0, 28, 4]</th><th>[0, 29, 3]</th><th>[0, 28, 3]</th><th>[0, 29, 2]</th><th>[0, 28, 2]</th><th>[0, 29, 1]</th><th>[0, 28, 1]</th><th>[0, 29, 0]</th><th>[0, 28, 0]</th></tr>
<tr><th>GTX0:DRP01</th><th>[0, 29, 15]</th><th>[0, 28, 15]</th><th>[0, 29, 14]</th><th>[0, 28, 14]</th><th>[0, 29, 13]</th><th>[0, 28, 13]</th><th>[0, 29, 12]</th><th>[0, 28, 12]</th><th>[0, 29, 11]</th><th>[0, 28, 11]</th><th>[0, 29, 10]</th><th>[0, 28, 10]</th><th>[0, 29, 9]</th><th>[0, 28, 9]</th><th>[0, 29, 8]</th><th>[0, 28, 8]</th></tr>
<tr><th>GTX0:DRP02</th><th>[0, 29, 23]</th><th>[0, 28, 23]</th><th>[0, 29, 22]</th><th>[0, 28, 22]</th><th>[0, 29, 21]</th><th>[0, 28, 21]</th><th>[0, 29, 20]</th><th>[0, 28, 20]</th><th>[0, 29, 19]</th><th>[0, 28, 19]</th><th>[0, 29, 18]</th><th>[0, 28, 18]</th><th>[0, 29, 17]</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th><th>[0, 28, 16]</th></tr>
<tr><th>GTX0:DRP03</th><th>[0, 29, 31]</th><th>[0, 28, 31]</th><th>[0, 29, 30]</th><th>[0, 28, 30]</th><th>[0, 29, 29]</th><th>[0, 28, 29]</th><th>[0, 29, 28]</th><th>[0, 28, 28]</th><th>[0, 29, 27]</th><th>[0, 28, 27]</th><th>[0, 29, 26]</th><th>[0, 28, 26]</th><th>[0, 29, 25]</th><th>[0, 28, 25]</th><th>[0, 29, 24]</th><th>[0, 28, 24]</th></tr>
<tr><th>GTX0:DRP04</th><th>[0, 29, 39]</th><th>[0, 28, 39]</th><th>[0, 29, 38]</th><th>[0, 28, 38]</th><th>[0, 29, 37]</th><th>[0, 28, 37]</th><th>[0, 29, 36]</th><th>[0, 28, 36]</th><th>[0, 29, 35]</th><th>[0, 28, 35]</th><th>[0, 29, 34]</th><th>[0, 28, 34]</th><th>[0, 29, 33]</th><th>[0, 28, 33]</th><th>[0, 29, 32]</th><th>[0, 28, 32]</th></tr>
<tr><th>GTX0:DRP05</th><th>[0, 29, 47]</th><th>[0, 28, 47]</th><th>[0, 29, 46]</th><th>[0, 28, 46]</th><th>[0, 29, 45]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th><th>[0, 28, 44]</th><th>[0, 29, 43]</th><th>[0, 28, 43]</th><th>[0, 29, 42]</th><th>[0, 28, 42]</th><th>[0, 29, 41]</th><th>[0, 28, 41]</th><th>[0, 29, 40]</th><th>[0, 28, 40]</th></tr>
<tr><th>GTX0:DRP06</th><th>[0, 29, 55]</th><th>[0, 28, 55]</th><th>[0, 29, 54]</th><th>[0, 28, 54]</th><th>[0, 29, 53]</th><th>[0, 28, 53]</th><th>[0, 29, 52]</th><th>[0, 28, 52]</th><th>[0, 29, 51]</th><th>[0, 28, 51]</th><th>[0, 29, 50]</th><th>[0, 28, 50]</th><th>[0, 29, 49]</th><th>[0, 28, 49]</th><th>[0, 29, 48]</th><th>[0, 28, 48]</th></tr>
<tr><th>GTX0:DRP07</th><th>[0, 29, 63]</th><th>[0, 28, 63]</th><th>[0, 29, 62]</th><th>[0, 28, 62]</th><th>[0, 29, 61]</th><th>[0, 28, 61]</th><th>[0, 29, 60]</th><th>[0, 28, 60]</th><th>[0, 29, 59]</th><th>[0, 28, 59]</th><th>[0, 29, 58]</th><th>[0, 28, 58]</th><th>[0, 29, 57]</th><th>[0, 28, 57]</th><th>[0, 29, 56]</th><th>[0, 28, 56]</th></tr>
<tr><th>GTX0:DRP08</th><th>[1, 29, 7]</th><th>[1, 28, 7]</th><th>[1, 29, 6]</th><th>[1, 28, 6]</th><th>[1, 29, 5]</th><th>[1, 28, 5]</th><th>[1, 29, 4]</th><th>[1, 28, 4]</th><th>[1, 29, 3]</th><th>[1, 28, 3]</th><th>[1, 29, 2]</th><th>[1, 28, 2]</th><th>[1, 29, 1]</th><th>[1, 28, 1]</th><th>[1, 29, 0]</th><th>[1, 28, 0]</th></tr>
<tr><th>GTX0:DRP09</th><th>[1, 29, 15]</th><th>[1, 28, 15]</th><th>[1, 29, 14]</th><th>[1, 28, 14]</th><th>[1, 29, 13]</th><th>[1, 28, 13]</th><th>[1, 29, 12]</th><th>[1, 28, 12]</th><th>[1, 29, 11]</th><th>[1, 28, 11]</th><th>[1, 29, 10]</th><th>[1, 28, 10]</th><th>[1, 29, 9]</th><th>[1, 28, 9]</th><th>[1, 29, 8]</th><th>[1, 28, 8]</th></tr>
<tr><th>GTX0:DRP0A</th><th>[1, 29, 23]</th><th>[1, 28, 23]</th><th>[1, 29, 22]</th><th>[1, 28, 22]</th><th>[1, 29, 21]</th><th>[1, 28, 21]</th><th>[1, 29, 20]</th><th>[1, 28, 20]</th><th>[1, 29, 19]</th><th>[1, 28, 19]</th><th>[1, 29, 18]</th><th>[1, 28, 18]</th><th>[1, 29, 17]</th><th>[1, 28, 17]</th><th>[1, 29, 16]</th><th>[1, 28, 16]</th></tr>
<tr><th>GTX0:DRP0B</th><th>[1, 29, 31]</th><th>[1, 28, 31]</th><th>[1, 29, 30]</th><th>[1, 28, 30]</th><th>[1, 29, 29]</th><th>[1, 28, 29]</th><th>[1, 29, 28]</th><th>[1, 28, 28]</th><th>[1, 29, 27]</th><th>[1, 28, 27]</th><th>[1, 29, 26]</th><th>[1, 28, 26]</th><th>[1, 29, 25]</th><th>[1, 28, 25]</th><th>[1, 29, 24]</th><th>[1, 28, 24]</th></tr>
<tr><th>GTX0:DRP0C</th><th>[1, 29, 39]</th><th>[1, 28, 39]</th><th>[1, 29, 38]</th><th>[1, 28, 38]</th><th>[1, 29, 37]</th><th>[1, 28, 37]</th><th>[1, 29, 36]</th><th>[1, 28, 36]</th><th>[1, 29, 35]</th><th>[1, 28, 35]</th><th>[1, 29, 34]</th><th>[1, 28, 34]</th><th>[1, 29, 33]</th><th>[1, 28, 33]</th><th>[1, 29, 32]</th><th>[1, 28, 32]</th></tr>
<tr><th>GTX0:DRP0D</th><th>[1, 29, 47]</th><th>[1, 28, 47]</th><th>[1, 29, 46]</th><th>[1, 28, 46]</th><th>[1, 29, 45]</th><th>[1, 28, 45]</th><th>[1, 29, 44]</th><th>[1, 28, 44]</th><th>[1, 29, 43]</th><th>[1, 28, 43]</th><th>[1, 29, 42]</th><th>[1, 28, 42]</th><th>[1, 29, 41]</th><th>[1, 28, 41]</th><th>[1, 29, 40]</th><th>[1, 28, 40]</th></tr>
<tr><th>GTX0:DRP0E</th><th>[1, 29, 55]</th><th>[1, 28, 55]</th><th>[1, 29, 54]</th><th>[1, 28, 54]</th><th>[1, 29, 53]</th><th>[1, 28, 53]</th><th>[1, 29, 52]</th><th>[1, 28, 52]</th><th>[1, 29, 51]</th><th>[1, 28, 51]</th><th>[1, 29, 50]</th><th>[1, 28, 50]</th><th>[1, 29, 49]</th><th>[1, 28, 49]</th><th>[1, 29, 48]</th><th>[1, 28, 48]</th></tr>
<tr><th>GTX0:DRP0F</th><th>[1, 29, 63]</th><th>[1, 28, 63]</th><th>[1, 29, 62]</th><th>[1, 28, 62]</th><th>[1, 29, 61]</th><th>[1, 28, 61]</th><th>[1, 29, 60]</th><th>[1, 28, 60]</th><th>[1, 29, 59]</th><th>[1, 28, 59]</th><th>[1, 29, 58]</th><th>[1, 28, 58]</th><th>[1, 29, 57]</th><th>[1, 28, 57]</th><th>[1, 29, 56]</th><th>[1, 28, 56]</th></tr>
<tr><th>GTX0:DRP10</th><th>[2, 29, 7]</th><th>[2, 28, 7]</th><th>[2, 29, 6]</th><th>[2, 28, 6]</th><th>[2, 29, 5]</th><th>[2, 28, 5]</th><th>[2, 29, 4]</th><th>[2, 28, 4]</th><th>[2, 29, 3]</th><th>[2, 28, 3]</th><th>[2, 29, 2]</th><th>[2, 28, 2]</th><th>[2, 29, 1]</th><th>[2, 28, 1]</th><th>[2, 29, 0]</th><th>[2, 28, 0]</th></tr>
<tr><th>GTX0:DRP11</th><th>[2, 29, 15]</th><th>[2, 28, 15]</th><th>[2, 29, 14]</th><th>[2, 28, 14]</th><th>[2, 29, 13]</th><th>[2, 28, 13]</th><th>[2, 29, 12]</th><th>[2, 28, 12]</th><th>[2, 29, 11]</th><th>[2, 28, 11]</th><th>[2, 29, 10]</th><th>[2, 28, 10]</th><th>[2, 29, 9]</th><th>[2, 28, 9]</th><th>[2, 29, 8]</th><th>[2, 28, 8]</th></tr>
<tr><th>GTX0:DRP12</th><th>[2, 29, 23]</th><th>[2, 28, 23]</th><th>[2, 29, 22]</th><th>[2, 28, 22]</th><th>[2, 29, 21]</th><th>[2, 28, 21]</th><th>[2, 29, 20]</th><th>[2, 28, 20]</th><th>[2, 29, 19]</th><th>[2, 28, 19]</th><th>[2, 29, 18]</th><th>[2, 28, 18]</th><th>[2, 29, 17]</th><th>[2, 28, 17]</th><th>[2, 29, 16]</th><th>[2, 28, 16]</th></tr>
<tr><th>GTX0:DRP13</th><th>[2, 29, 31]</th><th>[2, 28, 31]</th><th>[2, 29, 30]</th><th>[2, 28, 30]</th><th>[2, 29, 29]</th><th>[2, 28, 29]</th><th>[2, 29, 28]</th><th>[2, 28, 28]</th><th>[2, 29, 27]</th><th>[2, 28, 27]</th><th>[2, 29, 26]</th><th>[2, 28, 26]</th><th>[2, 29, 25]</th><th>[2, 28, 25]</th><th>[2, 29, 24]</th><th>[2, 28, 24]</th></tr>
<tr><th>GTX0:DRP14</th><th>[2, 29, 39]</th><th>[2, 28, 39]</th><th>[2, 29, 38]</th><th>[2, 28, 38]</th><th>[2, 29, 37]</th><th>[2, 28, 37]</th><th>[2, 29, 36]</th><th>[2, 28, 36]</th><th>[2, 29, 35]</th><th>[2, 28, 35]</th><th>[2, 29, 34]</th><th>[2, 28, 34]</th><th>[2, 29, 33]</th><th>[2, 28, 33]</th><th>[2, 29, 32]</th><th>[2, 28, 32]</th></tr>
<tr><th>GTX0:DRP15</th><th>[2, 29, 47]</th><th>[2, 28, 47]</th><th>[2, 29, 46]</th><th>[2, 28, 46]</th><th>[2, 29, 45]</th><th>[2, 28, 45]</th><th>[2, 29, 44]</th><th>[2, 28, 44]</th><th>[2, 29, 43]</th><th>[2, 28, 43]</th><th>[2, 29, 42]</th><th>[2, 28, 42]</th><th>[2, 29, 41]</th><th>[2, 28, 41]</th><th>[2, 29, 40]</th><th>[2, 28, 40]</th></tr>
<tr><th>GTX0:DRP16</th><th>[2, 29, 55]</th><th>[2, 28, 55]</th><th>[2, 29, 54]</th><th>[2, 28, 54]</th><th>[2, 29, 53]</th><th>[2, 28, 53]</th><th>[2, 29, 52]</th><th>[2, 28, 52]</th><th>[2, 29, 51]</th><th>[2, 28, 51]</th><th>[2, 29, 50]</th><th>[2, 28, 50]</th><th>[2, 29, 49]</th><th>[2, 28, 49]</th><th>[2, 29, 48]</th><th>[2, 28, 48]</th></tr>
<tr><th>GTX0:DRP17</th><th>[2, 29, 63]</th><th>[2, 28, 63]</th><th>[2, 29, 62]</th><th>[2, 28, 62]</th><th>[2, 29, 61]</th><th>[2, 28, 61]</th><th>[2, 29, 60]</th><th>[2, 28, 60]</th><th>[2, 29, 59]</th><th>[2, 28, 59]</th><th>[2, 29, 58]</th><th>[2, 28, 58]</th><th>[2, 29, 57]</th><th>[2, 28, 57]</th><th>[2, 29, 56]</th><th>[2, 28, 56]</th></tr>
<tr><th>GTX0:DRP18</th><th>[3, 29, 7]</th><th>[3, 28, 7]</th><th>[3, 29, 6]</th><th>[3, 28, 6]</th><th>[3, 29, 5]</th><th>[3, 28, 5]</th><th>[3, 29, 4]</th><th>[3, 28, 4]</th><th>[3, 29, 3]</th><th>[3, 28, 3]</th><th>[3, 29, 2]</th><th>[3, 28, 2]</th><th>[3, 29, 1]</th><th>[3, 28, 1]</th><th>[3, 29, 0]</th><th>[3, 28, 0]</th></tr>
<tr><th>GTX0:DRP19</th><th>[3, 29, 15]</th><th>[3, 28, 15]</th><th>[3, 29, 14]</th><th>[3, 28, 14]</th><th>[3, 29, 13]</th><th>[3, 28, 13]</th><th>[3, 29, 12]</th><th>[3, 28, 12]</th><th>[3, 29, 11]</th><th>[3, 28, 11]</th><th>[3, 29, 10]</th><th>[3, 28, 10]</th><th>[3, 29, 9]</th><th>[3, 28, 9]</th><th>[3, 29, 8]</th><th>[3, 28, 8]</th></tr>
<tr><th>GTX0:DRP1A</th><th>[3, 29, 23]</th><th>[3, 28, 23]</th><th>[3, 29, 22]</th><th>[3, 28, 22]</th><th>[3, 29, 21]</th><th>[3, 28, 21]</th><th>[3, 29, 20]</th><th>[3, 28, 20]</th><th>[3, 29, 19]</th><th>[3, 28, 19]</th><th>[3, 29, 18]</th><th>[3, 28, 18]</th><th>[3, 29, 17]</th><th>[3, 28, 17]</th><th>[3, 29, 16]</th><th>[3, 28, 16]</th></tr>
<tr><th>GTX0:DRP1B</th><th>[3, 29, 31]</th><th>[3, 28, 31]</th><th>[3, 29, 30]</th><th>[3, 28, 30]</th><th>[3, 29, 29]</th><th>[3, 28, 29]</th><th>[3, 29, 28]</th><th>[3, 28, 28]</th><th>[3, 29, 27]</th><th>[3, 28, 27]</th><th>[3, 29, 26]</th><th>[3, 28, 26]</th><th>[3, 29, 25]</th><th>[3, 28, 25]</th><th>[3, 29, 24]</th><th>[3, 28, 24]</th></tr>
<tr><th>GTX0:DRP1C</th><th>[3, 29, 39]</th><th>[3, 28, 39]</th><th>[3, 29, 38]</th><th>[3, 28, 38]</th><th>[3, 29, 37]</th><th>[3, 28, 37]</th><th>[3, 29, 36]</th><th>[3, 28, 36]</th><th>[3, 29, 35]</th><th>[3, 28, 35]</th><th>[3, 29, 34]</th><th>[3, 28, 34]</th><th>[3, 29, 33]</th><th>[3, 28, 33]</th><th>[3, 29, 32]</th><th>[3, 28, 32]</th></tr>
<tr><th>GTX0:DRP1D</th><th>[3, 29, 47]</th><th>[3, 28, 47]</th><th>[3, 29, 46]</th><th>[3, 28, 46]</th><th>[3, 29, 45]</th><th>[3, 28, 45]</th><th>[3, 29, 44]</th><th>[3, 28, 44]</th><th>[3, 29, 43]</th><th>[3, 28, 43]</th><th>[3, 29, 42]</th><th>[3, 28, 42]</th><th>[3, 29, 41]</th><th>[3, 28, 41]</th><th>[3, 29, 40]</th><th>[3, 28, 40]</th></tr>
<tr><th>GTX0:DRP1E</th><th>[3, 29, 55]</th><th>[3, 28, 55]</th><th>[3, 29, 54]</th><th>[3, 28, 54]</th><th>[3, 29, 53]</th><th>[3, 28, 53]</th><th>[3, 29, 52]</th><th>[3, 28, 52]</th><th>[3, 29, 51]</th><th>[3, 28, 51]</th><th>[3, 29, 50]</th><th>[3, 28, 50]</th><th>[3, 29, 49]</th><th>[3, 28, 49]</th><th>[3, 29, 48]</th><th>[3, 28, 48]</th></tr>
<tr><th>GTX0:DRP1F</th><th>[3, 29, 63]</th><th>[3, 28, 63]</th><th>[3, 29, 62]</th><th>[3, 28, 62]</th><th>[3, 29, 61]</th><th>[3, 28, 61]</th><th>[3, 29, 60]</th><th>[3, 28, 60]</th><th>[3, 29, 59]</th><th>[3, 28, 59]</th><th>[3, 29, 58]</th><th>[3, 28, 58]</th><th>[3, 29, 57]</th><th>[3, 28, 57]</th><th>[3, 29, 56]</th><th>[3, 28, 56]</th></tr>
<tr><th>GTX0:DRP20</th><th>[4, 29, 7]</th><th>[4, 28, 7]</th><th>[4, 29, 6]</th><th>[4, 28, 6]</th><th>[4, 29, 5]</th><th>[4, 28, 5]</th><th>[4, 29, 4]</th><th>[4, 28, 4]</th><th>[4, 29, 3]</th><th>[4, 28, 3]</th><th>[4, 29, 2]</th><th>[4, 28, 2]</th><th>[4, 29, 1]</th><th>[4, 28, 1]</th><th>[4, 29, 0]</th><th>[4, 28, 0]</th></tr>
<tr><th>GTX0:DRP21</th><th>[4, 29, 15]</th><th>[4, 28, 15]</th><th>[4, 29, 14]</th><th>[4, 28, 14]</th><th>[4, 29, 13]</th><th>[4, 28, 13]</th><th>[4, 29, 12]</th><th>[4, 28, 12]</th><th>[4, 29, 11]</th><th>[4, 28, 11]</th><th>[4, 29, 10]</th><th>[4, 28, 10]</th><th>[4, 29, 9]</th><th>[4, 28, 9]</th><th>[4, 29, 8]</th><th>[4, 28, 8]</th></tr>
<tr><th>GTX0:DRP22</th><th>[4, 29, 23]</th><th>[4, 28, 23]</th><th>[4, 29, 22]</th><th>[4, 28, 22]</th><th>[4, 29, 21]</th><th>[4, 28, 21]</th><th>[4, 29, 20]</th><th>[4, 28, 20]</th><th>[4, 29, 19]</th><th>[4, 28, 19]</th><th>[4, 29, 18]</th><th>[4, 28, 18]</th><th>[4, 29, 17]</th><th>[4, 28, 17]</th><th>[4, 29, 16]</th><th>[4, 28, 16]</th></tr>
<tr><th>GTX0:DRP23</th><th>[4, 29, 31]</th><th>[4, 28, 31]</th><th>[4, 29, 30]</th><th>[4, 28, 30]</th><th>[4, 29, 29]</th><th>[4, 28, 29]</th><th>[4, 29, 28]</th><th>[4, 28, 28]</th><th>[4, 29, 27]</th><th>[4, 28, 27]</th><th>[4, 29, 26]</th><th>[4, 28, 26]</th><th>[4, 29, 25]</th><th>[4, 28, 25]</th><th>[4, 29, 24]</th><th>[4, 28, 24]</th></tr>
<tr><th>GTX0:DRP24</th><th>[4, 29, 39]</th><th>[4, 28, 39]</th><th>[4, 29, 38]</th><th>[4, 28, 38]</th><th>[4, 29, 37]</th><th>[4, 28, 37]</th><th>[4, 29, 36]</th><th>[4, 28, 36]</th><th>[4, 29, 35]</th><th>[4, 28, 35]</th><th>[4, 29, 34]</th><th>[4, 28, 34]</th><th>[4, 29, 33]</th><th>[4, 28, 33]</th><th>[4, 29, 32]</th><th>[4, 28, 32]</th></tr>
<tr><th>GTX0:DRP25</th><th>[4, 29, 47]</th><th>[4, 28, 47]</th><th>[4, 29, 46]</th><th>[4, 28, 46]</th><th>[4, 29, 45]</th><th>[4, 28, 45]</th><th>[4, 29, 44]</th><th>[4, 28, 44]</th><th>[4, 29, 43]</th><th>[4, 28, 43]</th><th>[4, 29, 42]</th><th>[4, 28, 42]</th><th>[4, 29, 41]</th><th>[4, 28, 41]</th><th>[4, 29, 40]</th><th>[4, 28, 40]</th></tr>
<tr><th>GTX0:DRP26</th><th>[4, 29, 55]</th><th>[4, 28, 55]</th><th>[4, 29, 54]</th><th>[4, 28, 54]</th><th>[4, 29, 53]</th><th>[4, 28, 53]</th><th>[4, 29, 52]</th><th>[4, 28, 52]</th><th>[4, 29, 51]</th><th>[4, 28, 51]</th><th>[4, 29, 50]</th><th>[4, 28, 50]</th><th>[4, 29, 49]</th><th>[4, 28, 49]</th><th>[4, 29, 48]</th><th>[4, 28, 48]</th></tr>
<tr><th>GTX0:DRP27</th><th>[4, 29, 63]</th><th>[4, 28, 63]</th><th>[4, 29, 62]</th><th>[4, 28, 62]</th><th>[4, 29, 61]</th><th>[4, 28, 61]</th><th>[4, 29, 60]</th><th>[4, 28, 60]</th><th>[4, 29, 59]</th><th>[4, 28, 59]</th><th>[4, 29, 58]</th><th>[4, 28, 58]</th><th>[4, 29, 57]</th><th>[4, 28, 57]</th><th>[4, 29, 56]</th><th>[4, 28, 56]</th></tr>
<tr><th>GTX0:DRP28</th><th>[5, 29, 7]</th><th>[5, 28, 7]</th><th>[5, 29, 6]</th><th>[5, 28, 6]</th><th>[5, 29, 5]</th><th>[5, 28, 5]</th><th>[5, 29, 4]</th><th>[5, 28, 4]</th><th>[5, 29, 3]</th><th>[5, 28, 3]</th><th>[5, 29, 2]</th><th>[5, 28, 2]</th><th>[5, 29, 1]</th><th>[5, 28, 1]</th><th>[5, 29, 0]</th><th>[5, 28, 0]</th></tr>
<tr><th>GTX0:DRP29</th><th>[5, 29, 15]</th><th>[5, 28, 15]</th><th>[5, 29, 14]</th><th>[5, 28, 14]</th><th>[5, 29, 13]</th><th>[5, 28, 13]</th><th>[5, 29, 12]</th><th>[5, 28, 12]</th><th>[5, 29, 11]</th><th>[5, 28, 11]</th><th>[5, 29, 10]</th><th>[5, 28, 10]</th><th>[5, 29, 9]</th><th>[5, 28, 9]</th><th>[5, 29, 8]</th><th>[5, 28, 8]</th></tr>
<tr><th>GTX0:DRP2A</th><th>[5, 29, 23]</th><th>[5, 28, 23]</th><th>[5, 29, 22]</th><th>[5, 28, 22]</th><th>[5, 29, 21]</th><th>[5, 28, 21]</th><th>[5, 29, 20]</th><th>[5, 28, 20]</th><th>[5, 29, 19]</th><th>[5, 28, 19]</th><th>[5, 29, 18]</th><th>[5, 28, 18]</th><th>[5, 29, 17]</th><th>[5, 28, 17]</th><th>[5, 29, 16]</th><th>[5, 28, 16]</th></tr>
<tr><th>GTX0:DRP2B</th><th>[5, 29, 31]</th><th>[5, 28, 31]</th><th>[5, 29, 30]</th><th>[5, 28, 30]</th><th>[5, 29, 29]</th><th>[5, 28, 29]</th><th>[5, 29, 28]</th><th>[5, 28, 28]</th><th>[5, 29, 27]</th><th>[5, 28, 27]</th><th>[5, 29, 26]</th><th>[5, 28, 26]</th><th>[5, 29, 25]</th><th>[5, 28, 25]</th><th>[5, 29, 24]</th><th>[5, 28, 24]</th></tr>
<tr><th>GTX0:DRP2C</th><th>[5, 29, 39]</th><th>[5, 28, 39]</th><th>[5, 29, 38]</th><th>[5, 28, 38]</th><th>[5, 29, 37]</th><th>[5, 28, 37]</th><th>[5, 29, 36]</th><th>[5, 28, 36]</th><th>[5, 29, 35]</th><th>[5, 28, 35]</th><th>[5, 29, 34]</th><th>[5, 28, 34]</th><th>[5, 29, 33]</th><th>[5, 28, 33]</th><th>[5, 29, 32]</th><th>[5, 28, 32]</th></tr>
<tr><th>GTX0:DRP2D</th><th>[5, 29, 47]</th><th>[5, 28, 47]</th><th>[5, 29, 46]</th><th>[5, 28, 46]</th><th>[5, 29, 45]</th><th>[5, 28, 45]</th><th>[5, 29, 44]</th><th>[5, 28, 44]</th><th>[5, 29, 43]</th><th>[5, 28, 43]</th><th>[5, 29, 42]</th><th>[5, 28, 42]</th><th>[5, 29, 41]</th><th>[5, 28, 41]</th><th>[5, 29, 40]</th><th>[5, 28, 40]</th></tr>
<tr><th>GTX0:DRP2E</th><th>[5, 29, 55]</th><th>[5, 28, 55]</th><th>[5, 29, 54]</th><th>[5, 28, 54]</th><th>[5, 29, 53]</th><th>[5, 28, 53]</th><th>[5, 29, 52]</th><th>[5, 28, 52]</th><th>[5, 29, 51]</th><th>[5, 28, 51]</th><th>[5, 29, 50]</th><th>[5, 28, 50]</th><th>[5, 29, 49]</th><th>[5, 28, 49]</th><th>[5, 29, 48]</th><th>[5, 28, 48]</th></tr>
<tr><th>GTX0:DRP2F</th><th>[5, 29, 63]</th><th>[5, 28, 63]</th><th>[5, 29, 62]</th><th>[5, 28, 62]</th><th>[5, 29, 61]</th><th>[5, 28, 61]</th><th>[5, 29, 60]</th><th>[5, 28, 60]</th><th>[5, 29, 59]</th><th>[5, 28, 59]</th><th>[5, 29, 58]</th><th>[5, 28, 58]</th><th>[5, 29, 57]</th><th>[5, 28, 57]</th><th>[5, 29, 56]</th><th>[5, 28, 56]</th></tr>
<tr><th>GTX0:DRP30</th><th>[6, 29, 7]</th><th>[6, 28, 7]</th><th>[6, 29, 6]</th><th>[6, 28, 6]</th><th>[6, 29, 5]</th><th>[6, 28, 5]</th><th>[6, 29, 4]</th><th>[6, 28, 4]</th><th>[6, 29, 3]</th><th>[6, 28, 3]</th><th>[6, 29, 2]</th><th>[6, 28, 2]</th><th>[6, 29, 1]</th><th>[6, 28, 1]</th><th>[6, 29, 0]</th><th>[6, 28, 0]</th></tr>
<tr><th>GTX0:DRP31</th><th>[6, 29, 15]</th><th>[6, 28, 15]</th><th>[6, 29, 14]</th><th>[6, 28, 14]</th><th>[6, 29, 13]</th><th>[6, 28, 13]</th><th>[6, 29, 12]</th><th>[6, 28, 12]</th><th>[6, 29, 11]</th><th>[6, 28, 11]</th><th>[6, 29, 10]</th><th>[6, 28, 10]</th><th>[6, 29, 9]</th><th>[6, 28, 9]</th><th>[6, 29, 8]</th><th>[6, 28, 8]</th></tr>
<tr><th>GTX0:DRP32</th><th>[6, 29, 23]</th><th>[6, 28, 23]</th><th>[6, 29, 22]</th><th>[6, 28, 22]</th><th>[6, 29, 21]</th><th>[6, 28, 21]</th><th>[6, 29, 20]</th><th>[6, 28, 20]</th><th>[6, 29, 19]</th><th>[6, 28, 19]</th><th>[6, 29, 18]</th><th>[6, 28, 18]</th><th>[6, 29, 17]</th><th>[6, 28, 17]</th><th>[6, 29, 16]</th><th>[6, 28, 16]</th></tr>
<tr><th>GTX0:DRP33</th><th>[6, 29, 31]</th><th>[6, 28, 31]</th><th>[6, 29, 30]</th><th>[6, 28, 30]</th><th>[6, 29, 29]</th><th>[6, 28, 29]</th><th>[6, 29, 28]</th><th>[6, 28, 28]</th><th>[6, 29, 27]</th><th>[6, 28, 27]</th><th>[6, 29, 26]</th><th>[6, 28, 26]</th><th>[6, 29, 25]</th><th>[6, 28, 25]</th><th>[6, 29, 24]</th><th>[6, 28, 24]</th></tr>
<tr><th>GTX0:DRP34</th><th>[6, 29, 39]</th><th>[6, 28, 39]</th><th>[6, 29, 38]</th><th>[6, 28, 38]</th><th>[6, 29, 37]</th><th>[6, 28, 37]</th><th>[6, 29, 36]</th><th>[6, 28, 36]</th><th>[6, 29, 35]</th><th>[6, 28, 35]</th><th>[6, 29, 34]</th><th>[6, 28, 34]</th><th>[6, 29, 33]</th><th>[6, 28, 33]</th><th>[6, 29, 32]</th><th>[6, 28, 32]</th></tr>
<tr><th>GTX0:DRP35</th><th>[6, 29, 47]</th><th>[6, 28, 47]</th><th>[6, 29, 46]</th><th>[6, 28, 46]</th><th>[6, 29, 45]</th><th>[6, 28, 45]</th><th>[6, 29, 44]</th><th>[6, 28, 44]</th><th>[6, 29, 43]</th><th>[6, 28, 43]</th><th>[6, 29, 42]</th><th>[6, 28, 42]</th><th>[6, 29, 41]</th><th>[6, 28, 41]</th><th>[6, 29, 40]</th><th>[6, 28, 40]</th></tr>
<tr><th>GTX0:DRP36</th><th>[6, 29, 55]</th><th>[6, 28, 55]</th><th>[6, 29, 54]</th><th>[6, 28, 54]</th><th>[6, 29, 53]</th><th>[6, 28, 53]</th><th>[6, 29, 52]</th><th>[6, 28, 52]</th><th>[6, 29, 51]</th><th>[6, 28, 51]</th><th>[6, 29, 50]</th><th>[6, 28, 50]</th><th>[6, 29, 49]</th><th>[6, 28, 49]</th><th>[6, 29, 48]</th><th>[6, 28, 48]</th></tr>
<tr><th>GTX0:DRP37</th><th>[6, 29, 63]</th><th>[6, 28, 63]</th><th>[6, 29, 62]</th><th>[6, 28, 62]</th><th>[6, 29, 61]</th><th>[6, 28, 61]</th><th>[6, 29, 60]</th><th>[6, 28, 60]</th><th>[6, 29, 59]</th><th>[6, 28, 59]</th><th>[6, 29, 58]</th><th>[6, 28, 58]</th><th>[6, 29, 57]</th><th>[6, 28, 57]</th><th>[6, 29, 56]</th><th>[6, 28, 56]</th></tr>
<tr><th>GTX0:DRP38</th><th>[7, 29, 7]</th><th>[7, 28, 7]</th><th>[7, 29, 6]</th><th>[7, 28, 6]</th><th>[7, 29, 5]</th><th>[7, 28, 5]</th><th>[7, 29, 4]</th><th>[7, 28, 4]</th><th>[7, 29, 3]</th><th>[7, 28, 3]</th><th>[7, 29, 2]</th><th>[7, 28, 2]</th><th>[7, 29, 1]</th><th>[7, 28, 1]</th><th>[7, 29, 0]</th><th>[7, 28, 0]</th></tr>
<tr><th>GTX0:DRP39</th><th>[7, 29, 15]</th><th>[7, 28, 15]</th><th>[7, 29, 14]</th><th>[7, 28, 14]</th><th>[7, 29, 13]</th><th>[7, 28, 13]</th><th>[7, 29, 12]</th><th>[7, 28, 12]</th><th>[7, 29, 11]</th><th>[7, 28, 11]</th><th>[7, 29, 10]</th><th>[7, 28, 10]</th><th>[7, 29, 9]</th><th>[7, 28, 9]</th><th>[7, 29, 8]</th><th>[7, 28, 8]</th></tr>
<tr><th>GTX0:DRP3A</th><th>[7, 29, 23]</th><th>[7, 28, 23]</th><th>[7, 29, 22]</th><th>[7, 28, 22]</th><th>[7, 29, 21]</th><th>[7, 28, 21]</th><th>[7, 29, 20]</th><th>[7, 28, 20]</th><th>[7, 29, 19]</th><th>[7, 28, 19]</th><th>[7, 29, 18]</th><th>[7, 28, 18]</th><th>[7, 29, 17]</th><th>[7, 28, 17]</th><th>[7, 29, 16]</th><th>[7, 28, 16]</th></tr>
<tr><th>GTX0:DRP3B</th><th>[7, 29, 31]</th><th>[7, 28, 31]</th><th>[7, 29, 30]</th><th>[7, 28, 30]</th><th>[7, 29, 29]</th><th>[7, 28, 29]</th><th>[7, 29, 28]</th><th>[7, 28, 28]</th><th>[7, 29, 27]</th><th>[7, 28, 27]</th><th>[7, 29, 26]</th><th>[7, 28, 26]</th><th>[7, 29, 25]</th><th>[7, 28, 25]</th><th>[7, 29, 24]</th><th>[7, 28, 24]</th></tr>
<tr><th>GTX0:DRP3C</th><th>[7, 29, 39]</th><th>[7, 28, 39]</th><th>[7, 29, 38]</th><th>[7, 28, 38]</th><th>[7, 29, 37]</th><th>[7, 28, 37]</th><th>[7, 29, 36]</th><th>[7, 28, 36]</th><th>[7, 29, 35]</th><th>[7, 28, 35]</th><th>[7, 29, 34]</th><th>[7, 28, 34]</th><th>[7, 29, 33]</th><th>[7, 28, 33]</th><th>[7, 29, 32]</th><th>[7, 28, 32]</th></tr>
<tr><th>GTX0:DRP3D</th><th>[7, 29, 47]</th><th>[7, 28, 47]</th><th>[7, 29, 46]</th><th>[7, 28, 46]</th><th>[7, 29, 45]</th><th>[7, 28, 45]</th><th>[7, 29, 44]</th><th>[7, 28, 44]</th><th>[7, 29, 43]</th><th>[7, 28, 43]</th><th>[7, 29, 42]</th><th>[7, 28, 42]</th><th>[7, 29, 41]</th><th>[7, 28, 41]</th><th>[7, 29, 40]</th><th>[7, 28, 40]</th></tr>
<tr><th>GTX0:DRP3E</th><th>[7, 29, 55]</th><th>[7, 28, 55]</th><th>[7, 29, 54]</th><th>[7, 28, 54]</th><th>[7, 29, 53]</th><th>[7, 28, 53]</th><th>[7, 29, 52]</th><th>[7, 28, 52]</th><th>[7, 29, 51]</th><th>[7, 28, 51]</th><th>[7, 29, 50]</th><th>[7, 28, 50]</th><th>[7, 29, 49]</th><th>[7, 28, 49]</th><th>[7, 29, 48]</th><th>[7, 28, 48]</th></tr>
<tr><th>GTX0:DRP3F</th><th>[7, 29, 63]</th><th>[7, 28, 63]</th><th>[7, 29, 62]</th><th>[7, 28, 62]</th><th>[7, 29, 61]</th><th>[7, 28, 61]</th><th>[7, 29, 60]</th><th>[7, 28, 60]</th><th>[7, 29, 59]</th><th>[7, 28, 59]</th><th>[7, 29, 58]</th><th>[7, 28, 58]</th><th>[7, 29, 57]</th><th>[7, 28, 57]</th><th>[7, 29, 56]</th><th>[7, 28, 56]</th></tr>
<tr><th>GTX0:DRP40</th><th>[8, 29, 7]</th><th>[8, 28, 7]</th><th>[8, 29, 6]</th><th>[8, 28, 6]</th><th>[8, 29, 5]</th><th>[8, 28, 5]</th><th>[8, 29, 4]</th><th>[8, 28, 4]</th><th>[8, 29, 3]</th><th>[8, 28, 3]</th><th>[8, 29, 2]</th><th>[8, 28, 2]</th><th>[8, 29, 1]</th><th>[8, 28, 1]</th><th>[8, 29, 0]</th><th>[8, 28, 0]</th></tr>
<tr><th>GTX0:DRP41</th><th>[8, 29, 15]</th><th>[8, 28, 15]</th><th>[8, 29, 14]</th><th>[8, 28, 14]</th><th>[8, 29, 13]</th><th>[8, 28, 13]</th><th>[8, 29, 12]</th><th>[8, 28, 12]</th><th>[8, 29, 11]</th><th>[8, 28, 11]</th><th>[8, 29, 10]</th><th>[8, 28, 10]</th><th>[8, 29, 9]</th><th>[8, 28, 9]</th><th>[8, 29, 8]</th><th>[8, 28, 8]</th></tr>
<tr><th>GTX0:DRP42</th><th>[8, 29, 23]</th><th>[8, 28, 23]</th><th>[8, 29, 22]</th><th>[8, 28, 22]</th><th>[8, 29, 21]</th><th>[8, 28, 21]</th><th>[8, 29, 20]</th><th>[8, 28, 20]</th><th>[8, 29, 19]</th><th>[8, 28, 19]</th><th>[8, 29, 18]</th><th>[8, 28, 18]</th><th>[8, 29, 17]</th><th>[8, 28, 17]</th><th>[8, 29, 16]</th><th>[8, 28, 16]</th></tr>
<tr><th>GTX0:DRP43</th><th>[8, 29, 31]</th><th>[8, 28, 31]</th><th>[8, 29, 30]</th><th>[8, 28, 30]</th><th>[8, 29, 29]</th><th>[8, 28, 29]</th><th>[8, 29, 28]</th><th>[8, 28, 28]</th><th>[8, 29, 27]</th><th>[8, 28, 27]</th><th>[8, 29, 26]</th><th>[8, 28, 26]</th><th>[8, 29, 25]</th><th>[8, 28, 25]</th><th>[8, 29, 24]</th><th>[8, 28, 24]</th></tr>
<tr><th>GTX0:DRP44</th><th>[8, 29, 39]</th><th>[8, 28, 39]</th><th>[8, 29, 38]</th><th>[8, 28, 38]</th><th>[8, 29, 37]</th><th>[8, 28, 37]</th><th>[8, 29, 36]</th><th>[8, 28, 36]</th><th>[8, 29, 35]</th><th>[8, 28, 35]</th><th>[8, 29, 34]</th><th>[8, 28, 34]</th><th>[8, 29, 33]</th><th>[8, 28, 33]</th><th>[8, 29, 32]</th><th>[8, 28, 32]</th></tr>
<tr><th>GTX0:DRP45</th><th>[8, 29, 47]</th><th>[8, 28, 47]</th><th>[8, 29, 46]</th><th>[8, 28, 46]</th><th>[8, 29, 45]</th><th>[8, 28, 45]</th><th>[8, 29, 44]</th><th>[8, 28, 44]</th><th>[8, 29, 43]</th><th>[8, 28, 43]</th><th>[8, 29, 42]</th><th>[8, 28, 42]</th><th>[8, 29, 41]</th><th>[8, 28, 41]</th><th>[8, 29, 40]</th><th>[8, 28, 40]</th></tr>
<tr><th>GTX0:DRP46</th><th>[8, 29, 55]</th><th>[8, 28, 55]</th><th>[8, 29, 54]</th><th>[8, 28, 54]</th><th>[8, 29, 53]</th><th>[8, 28, 53]</th><th>[8, 29, 52]</th><th>[8, 28, 52]</th><th>[8, 29, 51]</th><th>[8, 28, 51]</th><th>[8, 29, 50]</th><th>[8, 28, 50]</th><th>[8, 29, 49]</th><th>[8, 28, 49]</th><th>[8, 29, 48]</th><th>[8, 28, 48]</th></tr>
<tr><th>GTX0:DRP47</th><th>[8, 29, 63]</th><th>[8, 28, 63]</th><th>[8, 29, 62]</th><th>[8, 28, 62]</th><th>[8, 29, 61]</th><th>[8, 28, 61]</th><th>[8, 29, 60]</th><th>[8, 28, 60]</th><th>[8, 29, 59]</th><th>[8, 28, 59]</th><th>[8, 29, 58]</th><th>[8, 28, 58]</th><th>[8, 29, 57]</th><th>[8, 28, 57]</th><th>[8, 29, 56]</th><th>[8, 28, 56]</th></tr>
<tr><th>GTX0:DRP48</th><th>[9, 29, 7]</th><th>[9, 28, 7]</th><th>[9, 29, 6]</th><th>[9, 28, 6]</th><th>[9, 29, 5]</th><th>[9, 28, 5]</th><th>[9, 29, 4]</th><th>[9, 28, 4]</th><th>[9, 29, 3]</th><th>[9, 28, 3]</th><th>[9, 29, 2]</th><th>[9, 28, 2]</th><th>[9, 29, 1]</th><th>[9, 28, 1]</th><th>[9, 29, 0]</th><th>[9, 28, 0]</th></tr>
<tr><th>GTX0:DRP49</th><th>[9, 29, 15]</th><th>[9, 28, 15]</th><th>[9, 29, 14]</th><th>[9, 28, 14]</th><th>[9, 29, 13]</th><th>[9, 28, 13]</th><th>[9, 29, 12]</th><th>[9, 28, 12]</th><th>[9, 29, 11]</th><th>[9, 28, 11]</th><th>[9, 29, 10]</th><th>[9, 28, 10]</th><th>[9, 29, 9]</th><th>[9, 28, 9]</th><th>[9, 29, 8]</th><th>[9, 28, 8]</th></tr>
<tr><th>GTX0:DRP4A</th><th>[9, 29, 23]</th><th>[9, 28, 23]</th><th>[9, 29, 22]</th><th>[9, 28, 22]</th><th>[9, 29, 21]</th><th>[9, 28, 21]</th><th>[9, 29, 20]</th><th>[9, 28, 20]</th><th>[9, 29, 19]</th><th>[9, 28, 19]</th><th>[9, 29, 18]</th><th>[9, 28, 18]</th><th>[9, 29, 17]</th><th>[9, 28, 17]</th><th>[9, 29, 16]</th><th>[9, 28, 16]</th></tr>
<tr><th>GTX0:DRP4B</th><th>[9, 29, 31]</th><th>[9, 28, 31]</th><th>[9, 29, 30]</th><th>[9, 28, 30]</th><th>[9, 29, 29]</th><th>[9, 28, 29]</th><th>[9, 29, 28]</th><th>[9, 28, 28]</th><th>[9, 29, 27]</th><th>[9, 28, 27]</th><th>[9, 29, 26]</th><th>[9, 28, 26]</th><th>[9, 29, 25]</th><th>[9, 28, 25]</th><th>[9, 29, 24]</th><th>[9, 28, 24]</th></tr>
<tr><th>GTX0:DRP4C</th><th>[9, 29, 39]</th><th>[9, 28, 39]</th><th>[9, 29, 38]</th><th>[9, 28, 38]</th><th>[9, 29, 37]</th><th>[9, 28, 37]</th><th>[9, 29, 36]</th><th>[9, 28, 36]</th><th>[9, 29, 35]</th><th>[9, 28, 35]</th><th>[9, 29, 34]</th><th>[9, 28, 34]</th><th>[9, 29, 33]</th><th>[9, 28, 33]</th><th>[9, 29, 32]</th><th>[9, 28, 32]</th></tr>
<tr><th>GTX0:DRP4D</th><th>[9, 29, 47]</th><th>[9, 28, 47]</th><th>[9, 29, 46]</th><th>[9, 28, 46]</th><th>[9, 29, 45]</th><th>[9, 28, 45]</th><th>[9, 29, 44]</th><th>[9, 28, 44]</th><th>[9, 29, 43]</th><th>[9, 28, 43]</th><th>[9, 29, 42]</th><th>[9, 28, 42]</th><th>[9, 29, 41]</th><th>[9, 28, 41]</th><th>[9, 29, 40]</th><th>[9, 28, 40]</th></tr>
<tr><th>GTX0:DRP4E</th><th>[9, 29, 55]</th><th>[9, 28, 55]</th><th>[9, 29, 54]</th><th>[9, 28, 54]</th><th>[9, 29, 53]</th><th>[9, 28, 53]</th><th>[9, 29, 52]</th><th>[9, 28, 52]</th><th>[9, 29, 51]</th><th>[9, 28, 51]</th><th>[9, 29, 50]</th><th>[9, 28, 50]</th><th>[9, 29, 49]</th><th>[9, 28, 49]</th><th>[9, 29, 48]</th><th>[9, 28, 48]</th></tr>
<tr><th>GTX0:DRP4F</th><th>[9, 29, 63]</th><th>[9, 28, 63]</th><th>[9, 29, 62]</th><th>[9, 28, 62]</th><th>[9, 29, 61]</th><th>[9, 28, 61]</th><th>[9, 29, 60]</th><th>[9, 28, 60]</th><th>[9, 29, 59]</th><th>[9, 28, 59]</th><th>[9, 29, 58]</th><th>[9, 28, 58]</th><th>[9, 29, 57]</th><th>[9, 28, 57]</th><th>[9, 29, 56]</th><th>[9, 28, 56]</th></tr>
<tr><th>GTX0:RXUSRCLK_DLY</th><th>[0, 29, 23]</th><th>[0, 28, 23]</th><th>[0, 29, 22]</th><th>[0, 28, 22]</th><th>[0, 29, 21]</th><th>[0, 28, 21]</th><th>[0, 29, 20]</th><th>[0, 28, 20]</th><th>[0, 29, 19]</th><th>[0, 28, 19]</th><th>[0, 29, 18]</th><th>[0, 28, 18]</th><th>[0, 29, 17]</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th><th>[0, 28, 16]</th></tr>
<tr><th>GTX1:DRP00</th><th>[10, 29, 7]</th><th>[10, 28, 7]</th><th>[10, 29, 6]</th><th>[10, 28, 6]</th><th>[10, 29, 5]</th><th>[10, 28, 5]</th><th>[10, 29, 4]</th><th>[10, 28, 4]</th><th>[10, 29, 3]</th><th>[10, 28, 3]</th><th>[10, 29, 2]</th><th>[10, 28, 2]</th><th>[10, 29, 1]</th><th>[10, 28, 1]</th><th>[10, 29, 0]</th><th>[10, 28, 0]</th></tr>
<tr><th>GTX1:DRP01</th><th>[10, 29, 15]</th><th>[10, 28, 15]</th><th>[10, 29, 14]</th><th>[10, 28, 14]</th><th>[10, 29, 13]</th><th>[10, 28, 13]</th><th>[10, 29, 12]</th><th>[10, 28, 12]</th><th>[10, 29, 11]</th><th>[10, 28, 11]</th><th>[10, 29, 10]</th><th>[10, 28, 10]</th><th>[10, 29, 9]</th><th>[10, 28, 9]</th><th>[10, 29, 8]</th><th>[10, 28, 8]</th></tr>
<tr><th>GTX1:DRP02</th><th>[10, 29, 23]</th><th>[10, 28, 23]</th><th>[10, 29, 22]</th><th>[10, 28, 22]</th><th>[10, 29, 21]</th><th>[10, 28, 21]</th><th>[10, 29, 20]</th><th>[10, 28, 20]</th><th>[10, 29, 19]</th><th>[10, 28, 19]</th><th>[10, 29, 18]</th><th>[10, 28, 18]</th><th>[10, 29, 17]</th><th>[10, 28, 17]</th><th>[10, 29, 16]</th><th>[10, 28, 16]</th></tr>
<tr><th>GTX1:DRP03</th><th>[10, 29, 31]</th><th>[10, 28, 31]</th><th>[10, 29, 30]</th><th>[10, 28, 30]</th><th>[10, 29, 29]</th><th>[10, 28, 29]</th><th>[10, 29, 28]</th><th>[10, 28, 28]</th><th>[10, 29, 27]</th><th>[10, 28, 27]</th><th>[10, 29, 26]</th><th>[10, 28, 26]</th><th>[10, 29, 25]</th><th>[10, 28, 25]</th><th>[10, 29, 24]</th><th>[10, 28, 24]</th></tr>
<tr><th>GTX1:DRP04</th><th>[10, 29, 39]</th><th>[10, 28, 39]</th><th>[10, 29, 38]</th><th>[10, 28, 38]</th><th>[10, 29, 37]</th><th>[10, 28, 37]</th><th>[10, 29, 36]</th><th>[10, 28, 36]</th><th>[10, 29, 35]</th><th>[10, 28, 35]</th><th>[10, 29, 34]</th><th>[10, 28, 34]</th><th>[10, 29, 33]</th><th>[10, 28, 33]</th><th>[10, 29, 32]</th><th>[10, 28, 32]</th></tr>
<tr><th>GTX1:DRP05</th><th>[10, 29, 47]</th><th>[10, 28, 47]</th><th>[10, 29, 46]</th><th>[10, 28, 46]</th><th>[10, 29, 45]</th><th>[10, 28, 45]</th><th>[10, 29, 44]</th><th>[10, 28, 44]</th><th>[10, 29, 43]</th><th>[10, 28, 43]</th><th>[10, 29, 42]</th><th>[10, 28, 42]</th><th>[10, 29, 41]</th><th>[10, 28, 41]</th><th>[10, 29, 40]</th><th>[10, 28, 40]</th></tr>
<tr><th>GTX1:DRP06</th><th>[10, 29, 55]</th><th>[10, 28, 55]</th><th>[10, 29, 54]</th><th>[10, 28, 54]</th><th>[10, 29, 53]</th><th>[10, 28, 53]</th><th>[10, 29, 52]</th><th>[10, 28, 52]</th><th>[10, 29, 51]</th><th>[10, 28, 51]</th><th>[10, 29, 50]</th><th>[10, 28, 50]</th><th>[10, 29, 49]</th><th>[10, 28, 49]</th><th>[10, 29, 48]</th><th>[10, 28, 48]</th></tr>
<tr><th>GTX1:DRP07</th><th>[10, 29, 63]</th><th>[10, 28, 63]</th><th>[10, 29, 62]</th><th>[10, 28, 62]</th><th>[10, 29, 61]</th><th>[10, 28, 61]</th><th>[10, 29, 60]</th><th>[10, 28, 60]</th><th>[10, 29, 59]</th><th>[10, 28, 59]</th><th>[10, 29, 58]</th><th>[10, 28, 58]</th><th>[10, 29, 57]</th><th>[10, 28, 57]</th><th>[10, 29, 56]</th><th>[10, 28, 56]</th></tr>
<tr><th>GTX1:DRP08</th><th>[11, 29, 7]</th><th>[11, 28, 7]</th><th>[11, 29, 6]</th><th>[11, 28, 6]</th><th>[11, 29, 5]</th><th>[11, 28, 5]</th><th>[11, 29, 4]</th><th>[11, 28, 4]</th><th>[11, 29, 3]</th><th>[11, 28, 3]</th><th>[11, 29, 2]</th><th>[11, 28, 2]</th><th>[11, 29, 1]</th><th>[11, 28, 1]</th><th>[11, 29, 0]</th><th>[11, 28, 0]</th></tr>
<tr><th>GTX1:DRP09</th><th>[11, 29, 15]</th><th>[11, 28, 15]</th><th>[11, 29, 14]</th><th>[11, 28, 14]</th><th>[11, 29, 13]</th><th>[11, 28, 13]</th><th>[11, 29, 12]</th><th>[11, 28, 12]</th><th>[11, 29, 11]</th><th>[11, 28, 11]</th><th>[11, 29, 10]</th><th>[11, 28, 10]</th><th>[11, 29, 9]</th><th>[11, 28, 9]</th><th>[11, 29, 8]</th><th>[11, 28, 8]</th></tr>
<tr><th>GTX1:DRP0A</th><th>[11, 29, 23]</th><th>[11, 28, 23]</th><th>[11, 29, 22]</th><th>[11, 28, 22]</th><th>[11, 29, 21]</th><th>[11, 28, 21]</th><th>[11, 29, 20]</th><th>[11, 28, 20]</th><th>[11, 29, 19]</th><th>[11, 28, 19]</th><th>[11, 29, 18]</th><th>[11, 28, 18]</th><th>[11, 29, 17]</th><th>[11, 28, 17]</th><th>[11, 29, 16]</th><th>[11, 28, 16]</th></tr>
<tr><th>GTX1:DRP0B</th><th>[11, 29, 31]</th><th>[11, 28, 31]</th><th>[11, 29, 30]</th><th>[11, 28, 30]</th><th>[11, 29, 29]</th><th>[11, 28, 29]</th><th>[11, 29, 28]</th><th>[11, 28, 28]</th><th>[11, 29, 27]</th><th>[11, 28, 27]</th><th>[11, 29, 26]</th><th>[11, 28, 26]</th><th>[11, 29, 25]</th><th>[11, 28, 25]</th><th>[11, 29, 24]</th><th>[11, 28, 24]</th></tr>
<tr><th>GTX1:DRP0C</th><th>[11, 29, 39]</th><th>[11, 28, 39]</th><th>[11, 29, 38]</th><th>[11, 28, 38]</th><th>[11, 29, 37]</th><th>[11, 28, 37]</th><th>[11, 29, 36]</th><th>[11, 28, 36]</th><th>[11, 29, 35]</th><th>[11, 28, 35]</th><th>[11, 29, 34]</th><th>[11, 28, 34]</th><th>[11, 29, 33]</th><th>[11, 28, 33]</th><th>[11, 29, 32]</th><th>[11, 28, 32]</th></tr>
<tr><th>GTX1:DRP0D</th><th>[11, 29, 47]</th><th>[11, 28, 47]</th><th>[11, 29, 46]</th><th>[11, 28, 46]</th><th>[11, 29, 45]</th><th>[11, 28, 45]</th><th>[11, 29, 44]</th><th>[11, 28, 44]</th><th>[11, 29, 43]</th><th>[11, 28, 43]</th><th>[11, 29, 42]</th><th>[11, 28, 42]</th><th>[11, 29, 41]</th><th>[11, 28, 41]</th><th>[11, 29, 40]</th><th>[11, 28, 40]</th></tr>
<tr><th>GTX1:DRP0E</th><th>[11, 29, 55]</th><th>[11, 28, 55]</th><th>[11, 29, 54]</th><th>[11, 28, 54]</th><th>[11, 29, 53]</th><th>[11, 28, 53]</th><th>[11, 29, 52]</th><th>[11, 28, 52]</th><th>[11, 29, 51]</th><th>[11, 28, 51]</th><th>[11, 29, 50]</th><th>[11, 28, 50]</th><th>[11, 29, 49]</th><th>[11, 28, 49]</th><th>[11, 29, 48]</th><th>[11, 28, 48]</th></tr>
<tr><th>GTX1:DRP0F</th><th>[11, 29, 63]</th><th>[11, 28, 63]</th><th>[11, 29, 62]</th><th>[11, 28, 62]</th><th>[11, 29, 61]</th><th>[11, 28, 61]</th><th>[11, 29, 60]</th><th>[11, 28, 60]</th><th>[11, 29, 59]</th><th>[11, 28, 59]</th><th>[11, 29, 58]</th><th>[11, 28, 58]</th><th>[11, 29, 57]</th><th>[11, 28, 57]</th><th>[11, 29, 56]</th><th>[11, 28, 56]</th></tr>
<tr><th>GTX1:DRP10</th><th>[12, 29, 7]</th><th>[12, 28, 7]</th><th>[12, 29, 6]</th><th>[12, 28, 6]</th><th>[12, 29, 5]</th><th>[12, 28, 5]</th><th>[12, 29, 4]</th><th>[12, 28, 4]</th><th>[12, 29, 3]</th><th>[12, 28, 3]</th><th>[12, 29, 2]</th><th>[12, 28, 2]</th><th>[12, 29, 1]</th><th>[12, 28, 1]</th><th>[12, 29, 0]</th><th>[12, 28, 0]</th></tr>
<tr><th>GTX1:DRP11</th><th>[12, 29, 15]</th><th>[12, 28, 15]</th><th>[12, 29, 14]</th><th>[12, 28, 14]</th><th>[12, 29, 13]</th><th>[12, 28, 13]</th><th>[12, 29, 12]</th><th>[12, 28, 12]</th><th>[12, 29, 11]</th><th>[12, 28, 11]</th><th>[12, 29, 10]</th><th>[12, 28, 10]</th><th>[12, 29, 9]</th><th>[12, 28, 9]</th><th>[12, 29, 8]</th><th>[12, 28, 8]</th></tr>
<tr><th>GTX1:DRP12</th><th>[12, 29, 23]</th><th>[12, 28, 23]</th><th>[12, 29, 22]</th><th>[12, 28, 22]</th><th>[12, 29, 21]</th><th>[12, 28, 21]</th><th>[12, 29, 20]</th><th>[12, 28, 20]</th><th>[12, 29, 19]</th><th>[12, 28, 19]</th><th>[12, 29, 18]</th><th>[12, 28, 18]</th><th>[12, 29, 17]</th><th>[12, 28, 17]</th><th>[12, 29, 16]</th><th>[12, 28, 16]</th></tr>
<tr><th>GTX1:DRP13</th><th>[12, 29, 31]</th><th>[12, 28, 31]</th><th>[12, 29, 30]</th><th>[12, 28, 30]</th><th>[12, 29, 29]</th><th>[12, 28, 29]</th><th>[12, 29, 28]</th><th>[12, 28, 28]</th><th>[12, 29, 27]</th><th>[12, 28, 27]</th><th>[12, 29, 26]</th><th>[12, 28, 26]</th><th>[12, 29, 25]</th><th>[12, 28, 25]</th><th>[12, 29, 24]</th><th>[12, 28, 24]</th></tr>
<tr><th>GTX1:DRP14</th><th>[12, 29, 39]</th><th>[12, 28, 39]</th><th>[12, 29, 38]</th><th>[12, 28, 38]</th><th>[12, 29, 37]</th><th>[12, 28, 37]</th><th>[12, 29, 36]</th><th>[12, 28, 36]</th><th>[12, 29, 35]</th><th>[12, 28, 35]</th><th>[12, 29, 34]</th><th>[12, 28, 34]</th><th>[12, 29, 33]</th><th>[12, 28, 33]</th><th>[12, 29, 32]</th><th>[12, 28, 32]</th></tr>
<tr><th>GTX1:DRP15</th><th>[12, 29, 47]</th><th>[12, 28, 47]</th><th>[12, 29, 46]</th><th>[12, 28, 46]</th><th>[12, 29, 45]</th><th>[12, 28, 45]</th><th>[12, 29, 44]</th><th>[12, 28, 44]</th><th>[12, 29, 43]</th><th>[12, 28, 43]</th><th>[12, 29, 42]</th><th>[12, 28, 42]</th><th>[12, 29, 41]</th><th>[12, 28, 41]</th><th>[12, 29, 40]</th><th>[12, 28, 40]</th></tr>
<tr><th>GTX1:DRP16</th><th>[12, 29, 55]</th><th>[12, 28, 55]</th><th>[12, 29, 54]</th><th>[12, 28, 54]</th><th>[12, 29, 53]</th><th>[12, 28, 53]</th><th>[12, 29, 52]</th><th>[12, 28, 52]</th><th>[12, 29, 51]</th><th>[12, 28, 51]</th><th>[12, 29, 50]</th><th>[12, 28, 50]</th><th>[12, 29, 49]</th><th>[12, 28, 49]</th><th>[12, 29, 48]</th><th>[12, 28, 48]</th></tr>
<tr><th>GTX1:DRP17</th><th>[12, 29, 63]</th><th>[12, 28, 63]</th><th>[12, 29, 62]</th><th>[12, 28, 62]</th><th>[12, 29, 61]</th><th>[12, 28, 61]</th><th>[12, 29, 60]</th><th>[12, 28, 60]</th><th>[12, 29, 59]</th><th>[12, 28, 59]</th><th>[12, 29, 58]</th><th>[12, 28, 58]</th><th>[12, 29, 57]</th><th>[12, 28, 57]</th><th>[12, 29, 56]</th><th>[12, 28, 56]</th></tr>
<tr><th>GTX1:DRP18</th><th>[13, 29, 7]</th><th>[13, 28, 7]</th><th>[13, 29, 6]</th><th>[13, 28, 6]</th><th>[13, 29, 5]</th><th>[13, 28, 5]</th><th>[13, 29, 4]</th><th>[13, 28, 4]</th><th>[13, 29, 3]</th><th>[13, 28, 3]</th><th>[13, 29, 2]</th><th>[13, 28, 2]</th><th>[13, 29, 1]</th><th>[13, 28, 1]</th><th>[13, 29, 0]</th><th>[13, 28, 0]</th></tr>
<tr><th>GTX1:DRP19</th><th>[13, 29, 15]</th><th>[13, 28, 15]</th><th>[13, 29, 14]</th><th>[13, 28, 14]</th><th>[13, 29, 13]</th><th>[13, 28, 13]</th><th>[13, 29, 12]</th><th>[13, 28, 12]</th><th>[13, 29, 11]</th><th>[13, 28, 11]</th><th>[13, 29, 10]</th><th>[13, 28, 10]</th><th>[13, 29, 9]</th><th>[13, 28, 9]</th><th>[13, 29, 8]</th><th>[13, 28, 8]</th></tr>
<tr><th>GTX1:DRP1A</th><th>[13, 29, 23]</th><th>[13, 28, 23]</th><th>[13, 29, 22]</th><th>[13, 28, 22]</th><th>[13, 29, 21]</th><th>[13, 28, 21]</th><th>[13, 29, 20]</th><th>[13, 28, 20]</th><th>[13, 29, 19]</th><th>[13, 28, 19]</th><th>[13, 29, 18]</th><th>[13, 28, 18]</th><th>[13, 29, 17]</th><th>[13, 28, 17]</th><th>[13, 29, 16]</th><th>[13, 28, 16]</th></tr>
<tr><th>GTX1:DRP1B</th><th>[13, 29, 31]</th><th>[13, 28, 31]</th><th>[13, 29, 30]</th><th>[13, 28, 30]</th><th>[13, 29, 29]</th><th>[13, 28, 29]</th><th>[13, 29, 28]</th><th>[13, 28, 28]</th><th>[13, 29, 27]</th><th>[13, 28, 27]</th><th>[13, 29, 26]</th><th>[13, 28, 26]</th><th>[13, 29, 25]</th><th>[13, 28, 25]</th><th>[13, 29, 24]</th><th>[13, 28, 24]</th></tr>
<tr><th>GTX1:DRP1C</th><th>[13, 29, 39]</th><th>[13, 28, 39]</th><th>[13, 29, 38]</th><th>[13, 28, 38]</th><th>[13, 29, 37]</th><th>[13, 28, 37]</th><th>[13, 29, 36]</th><th>[13, 28, 36]</th><th>[13, 29, 35]</th><th>[13, 28, 35]</th><th>[13, 29, 34]</th><th>[13, 28, 34]</th><th>[13, 29, 33]</th><th>[13, 28, 33]</th><th>[13, 29, 32]</th><th>[13, 28, 32]</th></tr>
<tr><th>GTX1:DRP1D</th><th>[13, 29, 47]</th><th>[13, 28, 47]</th><th>[13, 29, 46]</th><th>[13, 28, 46]</th><th>[13, 29, 45]</th><th>[13, 28, 45]</th><th>[13, 29, 44]</th><th>[13, 28, 44]</th><th>[13, 29, 43]</th><th>[13, 28, 43]</th><th>[13, 29, 42]</th><th>[13, 28, 42]</th><th>[13, 29, 41]</th><th>[13, 28, 41]</th><th>[13, 29, 40]</th><th>[13, 28, 40]</th></tr>
<tr><th>GTX1:DRP1E</th><th>[13, 29, 55]</th><th>[13, 28, 55]</th><th>[13, 29, 54]</th><th>[13, 28, 54]</th><th>[13, 29, 53]</th><th>[13, 28, 53]</th><th>[13, 29, 52]</th><th>[13, 28, 52]</th><th>[13, 29, 51]</th><th>[13, 28, 51]</th><th>[13, 29, 50]</th><th>[13, 28, 50]</th><th>[13, 29, 49]</th><th>[13, 28, 49]</th><th>[13, 29, 48]</th><th>[13, 28, 48]</th></tr>
<tr><th>GTX1:DRP1F</th><th>[13, 29, 63]</th><th>[13, 28, 63]</th><th>[13, 29, 62]</th><th>[13, 28, 62]</th><th>[13, 29, 61]</th><th>[13, 28, 61]</th><th>[13, 29, 60]</th><th>[13, 28, 60]</th><th>[13, 29, 59]</th><th>[13, 28, 59]</th><th>[13, 29, 58]</th><th>[13, 28, 58]</th><th>[13, 29, 57]</th><th>[13, 28, 57]</th><th>[13, 29, 56]</th><th>[13, 28, 56]</th></tr>
<tr><th>GTX1:DRP20</th><th>[14, 29, 7]</th><th>[14, 28, 7]</th><th>[14, 29, 6]</th><th>[14, 28, 6]</th><th>[14, 29, 5]</th><th>[14, 28, 5]</th><th>[14, 29, 4]</th><th>[14, 28, 4]</th><th>[14, 29, 3]</th><th>[14, 28, 3]</th><th>[14, 29, 2]</th><th>[14, 28, 2]</th><th>[14, 29, 1]</th><th>[14, 28, 1]</th><th>[14, 29, 0]</th><th>[14, 28, 0]</th></tr>
<tr><th>GTX1:DRP21</th><th>[14, 29, 15]</th><th>[14, 28, 15]</th><th>[14, 29, 14]</th><th>[14, 28, 14]</th><th>[14, 29, 13]</th><th>[14, 28, 13]</th><th>[14, 29, 12]</th><th>[14, 28, 12]</th><th>[14, 29, 11]</th><th>[14, 28, 11]</th><th>[14, 29, 10]</th><th>[14, 28, 10]</th><th>[14, 29, 9]</th><th>[14, 28, 9]</th><th>[14, 29, 8]</th><th>[14, 28, 8]</th></tr>
<tr><th>GTX1:DRP22</th><th>[14, 29, 23]</th><th>[14, 28, 23]</th><th>[14, 29, 22]</th><th>[14, 28, 22]</th><th>[14, 29, 21]</th><th>[14, 28, 21]</th><th>[14, 29, 20]</th><th>[14, 28, 20]</th><th>[14, 29, 19]</th><th>[14, 28, 19]</th><th>[14, 29, 18]</th><th>[14, 28, 18]</th><th>[14, 29, 17]</th><th>[14, 28, 17]</th><th>[14, 29, 16]</th><th>[14, 28, 16]</th></tr>
<tr><th>GTX1:DRP23</th><th>[14, 29, 31]</th><th>[14, 28, 31]</th><th>[14, 29, 30]</th><th>[14, 28, 30]</th><th>[14, 29, 29]</th><th>[14, 28, 29]</th><th>[14, 29, 28]</th><th>[14, 28, 28]</th><th>[14, 29, 27]</th><th>[14, 28, 27]</th><th>[14, 29, 26]</th><th>[14, 28, 26]</th><th>[14, 29, 25]</th><th>[14, 28, 25]</th><th>[14, 29, 24]</th><th>[14, 28, 24]</th></tr>
<tr><th>GTX1:DRP24</th><th>[14, 29, 39]</th><th>[14, 28, 39]</th><th>[14, 29, 38]</th><th>[14, 28, 38]</th><th>[14, 29, 37]</th><th>[14, 28, 37]</th><th>[14, 29, 36]</th><th>[14, 28, 36]</th><th>[14, 29, 35]</th><th>[14, 28, 35]</th><th>[14, 29, 34]</th><th>[14, 28, 34]</th><th>[14, 29, 33]</th><th>[14, 28, 33]</th><th>[14, 29, 32]</th><th>[14, 28, 32]</th></tr>
<tr><th>GTX1:DRP25</th><th>[14, 29, 47]</th><th>[14, 28, 47]</th><th>[14, 29, 46]</th><th>[14, 28, 46]</th><th>[14, 29, 45]</th><th>[14, 28, 45]</th><th>[14, 29, 44]</th><th>[14, 28, 44]</th><th>[14, 29, 43]</th><th>[14, 28, 43]</th><th>[14, 29, 42]</th><th>[14, 28, 42]</th><th>[14, 29, 41]</th><th>[14, 28, 41]</th><th>[14, 29, 40]</th><th>[14, 28, 40]</th></tr>
<tr><th>GTX1:DRP26</th><th>[14, 29, 55]</th><th>[14, 28, 55]</th><th>[14, 29, 54]</th><th>[14, 28, 54]</th><th>[14, 29, 53]</th><th>[14, 28, 53]</th><th>[14, 29, 52]</th><th>[14, 28, 52]</th><th>[14, 29, 51]</th><th>[14, 28, 51]</th><th>[14, 29, 50]</th><th>[14, 28, 50]</th><th>[14, 29, 49]</th><th>[14, 28, 49]</th><th>[14, 29, 48]</th><th>[14, 28, 48]</th></tr>
<tr><th>GTX1:DRP27</th><th>[14, 29, 63]</th><th>[14, 28, 63]</th><th>[14, 29, 62]</th><th>[14, 28, 62]</th><th>[14, 29, 61]</th><th>[14, 28, 61]</th><th>[14, 29, 60]</th><th>[14, 28, 60]</th><th>[14, 29, 59]</th><th>[14, 28, 59]</th><th>[14, 29, 58]</th><th>[14, 28, 58]</th><th>[14, 29, 57]</th><th>[14, 28, 57]</th><th>[14, 29, 56]</th><th>[14, 28, 56]</th></tr>
<tr><th>GTX1:DRP28</th><th>[15, 29, 7]</th><th>[15, 28, 7]</th><th>[15, 29, 6]</th><th>[15, 28, 6]</th><th>[15, 29, 5]</th><th>[15, 28, 5]</th><th>[15, 29, 4]</th><th>[15, 28, 4]</th><th>[15, 29, 3]</th><th>[15, 28, 3]</th><th>[15, 29, 2]</th><th>[15, 28, 2]</th><th>[15, 29, 1]</th><th>[15, 28, 1]</th><th>[15, 29, 0]</th><th>[15, 28, 0]</th></tr>
<tr><th>GTX1:DRP29</th><th>[15, 29, 15]</th><th>[15, 28, 15]</th><th>[15, 29, 14]</th><th>[15, 28, 14]</th><th>[15, 29, 13]</th><th>[15, 28, 13]</th><th>[15, 29, 12]</th><th>[15, 28, 12]</th><th>[15, 29, 11]</th><th>[15, 28, 11]</th><th>[15, 29, 10]</th><th>[15, 28, 10]</th><th>[15, 29, 9]</th><th>[15, 28, 9]</th><th>[15, 29, 8]</th><th>[15, 28, 8]</th></tr>
<tr><th>GTX1:DRP2A</th><th>[15, 29, 23]</th><th>[15, 28, 23]</th><th>[15, 29, 22]</th><th>[15, 28, 22]</th><th>[15, 29, 21]</th><th>[15, 28, 21]</th><th>[15, 29, 20]</th><th>[15, 28, 20]</th><th>[15, 29, 19]</th><th>[15, 28, 19]</th><th>[15, 29, 18]</th><th>[15, 28, 18]</th><th>[15, 29, 17]</th><th>[15, 28, 17]</th><th>[15, 29, 16]</th><th>[15, 28, 16]</th></tr>
<tr><th>GTX1:DRP2B</th><th>[15, 29, 31]</th><th>[15, 28, 31]</th><th>[15, 29, 30]</th><th>[15, 28, 30]</th><th>[15, 29, 29]</th><th>[15, 28, 29]</th><th>[15, 29, 28]</th><th>[15, 28, 28]</th><th>[15, 29, 27]</th><th>[15, 28, 27]</th><th>[15, 29, 26]</th><th>[15, 28, 26]</th><th>[15, 29, 25]</th><th>[15, 28, 25]</th><th>[15, 29, 24]</th><th>[15, 28, 24]</th></tr>
<tr><th>GTX1:DRP2C</th><th>[15, 29, 39]</th><th>[15, 28, 39]</th><th>[15, 29, 38]</th><th>[15, 28, 38]</th><th>[15, 29, 37]</th><th>[15, 28, 37]</th><th>[15, 29, 36]</th><th>[15, 28, 36]</th><th>[15, 29, 35]</th><th>[15, 28, 35]</th><th>[15, 29, 34]</th><th>[15, 28, 34]</th><th>[15, 29, 33]</th><th>[15, 28, 33]</th><th>[15, 29, 32]</th><th>[15, 28, 32]</th></tr>
<tr><th>GTX1:DRP2D</th><th>[15, 29, 47]</th><th>[15, 28, 47]</th><th>[15, 29, 46]</th><th>[15, 28, 46]</th><th>[15, 29, 45]</th><th>[15, 28, 45]</th><th>[15, 29, 44]</th><th>[15, 28, 44]</th><th>[15, 29, 43]</th><th>[15, 28, 43]</th><th>[15, 29, 42]</th><th>[15, 28, 42]</th><th>[15, 29, 41]</th><th>[15, 28, 41]</th><th>[15, 29, 40]</th><th>[15, 28, 40]</th></tr>
<tr><th>GTX1:DRP2E</th><th>[15, 29, 55]</th><th>[15, 28, 55]</th><th>[15, 29, 54]</th><th>[15, 28, 54]</th><th>[15, 29, 53]</th><th>[15, 28, 53]</th><th>[15, 29, 52]</th><th>[15, 28, 52]</th><th>[15, 29, 51]</th><th>[15, 28, 51]</th><th>[15, 29, 50]</th><th>[15, 28, 50]</th><th>[15, 29, 49]</th><th>[15, 28, 49]</th><th>[15, 29, 48]</th><th>[15, 28, 48]</th></tr>
<tr><th>GTX1:DRP2F</th><th>[15, 29, 63]</th><th>[15, 28, 63]</th><th>[15, 29, 62]</th><th>[15, 28, 62]</th><th>[15, 29, 61]</th><th>[15, 28, 61]</th><th>[15, 29, 60]</th><th>[15, 28, 60]</th><th>[15, 29, 59]</th><th>[15, 28, 59]</th><th>[15, 29, 58]</th><th>[15, 28, 58]</th><th>[15, 29, 57]</th><th>[15, 28, 57]</th><th>[15, 29, 56]</th><th>[15, 28, 56]</th></tr>
<tr><th>GTX1:DRP30</th><th>[16, 29, 7]</th><th>[16, 28, 7]</th><th>[16, 29, 6]</th><th>[16, 28, 6]</th><th>[16, 29, 5]</th><th>[16, 28, 5]</th><th>[16, 29, 4]</th><th>[16, 28, 4]</th><th>[16, 29, 3]</th><th>[16, 28, 3]</th><th>[16, 29, 2]</th><th>[16, 28, 2]</th><th>[16, 29, 1]</th><th>[16, 28, 1]</th><th>[16, 29, 0]</th><th>[16, 28, 0]</th></tr>
<tr><th>GTX1:DRP31</th><th>[16, 29, 15]</th><th>[16, 28, 15]</th><th>[16, 29, 14]</th><th>[16, 28, 14]</th><th>[16, 29, 13]</th><th>[16, 28, 13]</th><th>[16, 29, 12]</th><th>[16, 28, 12]</th><th>[16, 29, 11]</th><th>[16, 28, 11]</th><th>[16, 29, 10]</th><th>[16, 28, 10]</th><th>[16, 29, 9]</th><th>[16, 28, 9]</th><th>[16, 29, 8]</th><th>[16, 28, 8]</th></tr>
<tr><th>GTX1:DRP32</th><th>[16, 29, 23]</th><th>[16, 28, 23]</th><th>[16, 29, 22]</th><th>[16, 28, 22]</th><th>[16, 29, 21]</th><th>[16, 28, 21]</th><th>[16, 29, 20]</th><th>[16, 28, 20]</th><th>[16, 29, 19]</th><th>[16, 28, 19]</th><th>[16, 29, 18]</th><th>[16, 28, 18]</th><th>[16, 29, 17]</th><th>[16, 28, 17]</th><th>[16, 29, 16]</th><th>[16, 28, 16]</th></tr>
<tr><th>GTX1:DRP33</th><th>[16, 29, 31]</th><th>[16, 28, 31]</th><th>[16, 29, 30]</th><th>[16, 28, 30]</th><th>[16, 29, 29]</th><th>[16, 28, 29]</th><th>[16, 29, 28]</th><th>[16, 28, 28]</th><th>[16, 29, 27]</th><th>[16, 28, 27]</th><th>[16, 29, 26]</th><th>[16, 28, 26]</th><th>[16, 29, 25]</th><th>[16, 28, 25]</th><th>[16, 29, 24]</th><th>[16, 28, 24]</th></tr>
<tr><th>GTX1:DRP34</th><th>[16, 29, 39]</th><th>[16, 28, 39]</th><th>[16, 29, 38]</th><th>[16, 28, 38]</th><th>[16, 29, 37]</th><th>[16, 28, 37]</th><th>[16, 29, 36]</th><th>[16, 28, 36]</th><th>[16, 29, 35]</th><th>[16, 28, 35]</th><th>[16, 29, 34]</th><th>[16, 28, 34]</th><th>[16, 29, 33]</th><th>[16, 28, 33]</th><th>[16, 29, 32]</th><th>[16, 28, 32]</th></tr>
<tr><th>GTX1:DRP35</th><th>[16, 29, 47]</th><th>[16, 28, 47]</th><th>[16, 29, 46]</th><th>[16, 28, 46]</th><th>[16, 29, 45]</th><th>[16, 28, 45]</th><th>[16, 29, 44]</th><th>[16, 28, 44]</th><th>[16, 29, 43]</th><th>[16, 28, 43]</th><th>[16, 29, 42]</th><th>[16, 28, 42]</th><th>[16, 29, 41]</th><th>[16, 28, 41]</th><th>[16, 29, 40]</th><th>[16, 28, 40]</th></tr>
<tr><th>GTX1:DRP36</th><th>[16, 29, 55]</th><th>[16, 28, 55]</th><th>[16, 29, 54]</th><th>[16, 28, 54]</th><th>[16, 29, 53]</th><th>[16, 28, 53]</th><th>[16, 29, 52]</th><th>[16, 28, 52]</th><th>[16, 29, 51]</th><th>[16, 28, 51]</th><th>[16, 29, 50]</th><th>[16, 28, 50]</th><th>[16, 29, 49]</th><th>[16, 28, 49]</th><th>[16, 29, 48]</th><th>[16, 28, 48]</th></tr>
<tr><th>GTX1:DRP37</th><th>[16, 29, 63]</th><th>[16, 28, 63]</th><th>[16, 29, 62]</th><th>[16, 28, 62]</th><th>[16, 29, 61]</th><th>[16, 28, 61]</th><th>[16, 29, 60]</th><th>[16, 28, 60]</th><th>[16, 29, 59]</th><th>[16, 28, 59]</th><th>[16, 29, 58]</th><th>[16, 28, 58]</th><th>[16, 29, 57]</th><th>[16, 28, 57]</th><th>[16, 29, 56]</th><th>[16, 28, 56]</th></tr>
<tr><th>GTX1:DRP38</th><th>[17, 29, 7]</th><th>[17, 28, 7]</th><th>[17, 29, 6]</th><th>[17, 28, 6]</th><th>[17, 29, 5]</th><th>[17, 28, 5]</th><th>[17, 29, 4]</th><th>[17, 28, 4]</th><th>[17, 29, 3]</th><th>[17, 28, 3]</th><th>[17, 29, 2]</th><th>[17, 28, 2]</th><th>[17, 29, 1]</th><th>[17, 28, 1]</th><th>[17, 29, 0]</th><th>[17, 28, 0]</th></tr>
<tr><th>GTX1:DRP39</th><th>[17, 29, 15]</th><th>[17, 28, 15]</th><th>[17, 29, 14]</th><th>[17, 28, 14]</th><th>[17, 29, 13]</th><th>[17, 28, 13]</th><th>[17, 29, 12]</th><th>[17, 28, 12]</th><th>[17, 29, 11]</th><th>[17, 28, 11]</th><th>[17, 29, 10]</th><th>[17, 28, 10]</th><th>[17, 29, 9]</th><th>[17, 28, 9]</th><th>[17, 29, 8]</th><th>[17, 28, 8]</th></tr>
<tr><th>GTX1:DRP3A</th><th>[17, 29, 23]</th><th>[17, 28, 23]</th><th>[17, 29, 22]</th><th>[17, 28, 22]</th><th>[17, 29, 21]</th><th>[17, 28, 21]</th><th>[17, 29, 20]</th><th>[17, 28, 20]</th><th>[17, 29, 19]</th><th>[17, 28, 19]</th><th>[17, 29, 18]</th><th>[17, 28, 18]</th><th>[17, 29, 17]</th><th>[17, 28, 17]</th><th>[17, 29, 16]</th><th>[17, 28, 16]</th></tr>
<tr><th>GTX1:DRP3B</th><th>[17, 29, 31]</th><th>[17, 28, 31]</th><th>[17, 29, 30]</th><th>[17, 28, 30]</th><th>[17, 29, 29]</th><th>[17, 28, 29]</th><th>[17, 29, 28]</th><th>[17, 28, 28]</th><th>[17, 29, 27]</th><th>[17, 28, 27]</th><th>[17, 29, 26]</th><th>[17, 28, 26]</th><th>[17, 29, 25]</th><th>[17, 28, 25]</th><th>[17, 29, 24]</th><th>[17, 28, 24]</th></tr>
<tr><th>GTX1:DRP3C</th><th>[17, 29, 39]</th><th>[17, 28, 39]</th><th>[17, 29, 38]</th><th>[17, 28, 38]</th><th>[17, 29, 37]</th><th>[17, 28, 37]</th><th>[17, 29, 36]</th><th>[17, 28, 36]</th><th>[17, 29, 35]</th><th>[17, 28, 35]</th><th>[17, 29, 34]</th><th>[17, 28, 34]</th><th>[17, 29, 33]</th><th>[17, 28, 33]</th><th>[17, 29, 32]</th><th>[17, 28, 32]</th></tr>
<tr><th>GTX1:DRP3D</th><th>[17, 29, 47]</th><th>[17, 28, 47]</th><th>[17, 29, 46]</th><th>[17, 28, 46]</th><th>[17, 29, 45]</th><th>[17, 28, 45]</th><th>[17, 29, 44]</th><th>[17, 28, 44]</th><th>[17, 29, 43]</th><th>[17, 28, 43]</th><th>[17, 29, 42]</th><th>[17, 28, 42]</th><th>[17, 29, 41]</th><th>[17, 28, 41]</th><th>[17, 29, 40]</th><th>[17, 28, 40]</th></tr>
<tr><th>GTX1:DRP3E</th><th>[17, 29, 55]</th><th>[17, 28, 55]</th><th>[17, 29, 54]</th><th>[17, 28, 54]</th><th>[17, 29, 53]</th><th>[17, 28, 53]</th><th>[17, 29, 52]</th><th>[17, 28, 52]</th><th>[17, 29, 51]</th><th>[17, 28, 51]</th><th>[17, 29, 50]</th><th>[17, 28, 50]</th><th>[17, 29, 49]</th><th>[17, 28, 49]</th><th>[17, 29, 48]</th><th>[17, 28, 48]</th></tr>
<tr><th>GTX1:DRP3F</th><th>[17, 29, 63]</th><th>[17, 28, 63]</th><th>[17, 29, 62]</th><th>[17, 28, 62]</th><th>[17, 29, 61]</th><th>[17, 28, 61]</th><th>[17, 29, 60]</th><th>[17, 28, 60]</th><th>[17, 29, 59]</th><th>[17, 28, 59]</th><th>[17, 29, 58]</th><th>[17, 28, 58]</th><th>[17, 29, 57]</th><th>[17, 28, 57]</th><th>[17, 29, 56]</th><th>[17, 28, 56]</th></tr>
<tr><th>GTX1:DRP40</th><th>[18, 29, 7]</th><th>[18, 28, 7]</th><th>[18, 29, 6]</th><th>[18, 28, 6]</th><th>[18, 29, 5]</th><th>[18, 28, 5]</th><th>[18, 29, 4]</th><th>[18, 28, 4]</th><th>[18, 29, 3]</th><th>[18, 28, 3]</th><th>[18, 29, 2]</th><th>[18, 28, 2]</th><th>[18, 29, 1]</th><th>[18, 28, 1]</th><th>[18, 29, 0]</th><th>[18, 28, 0]</th></tr>
<tr><th>GTX1:DRP41</th><th>[18, 29, 15]</th><th>[18, 28, 15]</th><th>[18, 29, 14]</th><th>[18, 28, 14]</th><th>[18, 29, 13]</th><th>[18, 28, 13]</th><th>[18, 29, 12]</th><th>[18, 28, 12]</th><th>[18, 29, 11]</th><th>[18, 28, 11]</th><th>[18, 29, 10]</th><th>[18, 28, 10]</th><th>[18, 29, 9]</th><th>[18, 28, 9]</th><th>[18, 29, 8]</th><th>[18, 28, 8]</th></tr>
<tr><th>GTX1:DRP42</th><th>[18, 29, 23]</th><th>[18, 28, 23]</th><th>[18, 29, 22]</th><th>[18, 28, 22]</th><th>[18, 29, 21]</th><th>[18, 28, 21]</th><th>[18, 29, 20]</th><th>[18, 28, 20]</th><th>[18, 29, 19]</th><th>[18, 28, 19]</th><th>[18, 29, 18]</th><th>[18, 28, 18]</th><th>[18, 29, 17]</th><th>[18, 28, 17]</th><th>[18, 29, 16]</th><th>[18, 28, 16]</th></tr>
<tr><th>GTX1:DRP43</th><th>[18, 29, 31]</th><th>[18, 28, 31]</th><th>[18, 29, 30]</th><th>[18, 28, 30]</th><th>[18, 29, 29]</th><th>[18, 28, 29]</th><th>[18, 29, 28]</th><th>[18, 28, 28]</th><th>[18, 29, 27]</th><th>[18, 28, 27]</th><th>[18, 29, 26]</th><th>[18, 28, 26]</th><th>[18, 29, 25]</th><th>[18, 28, 25]</th><th>[18, 29, 24]</th><th>[18, 28, 24]</th></tr>
<tr><th>GTX1:DRP44</th><th>[18, 29, 39]</th><th>[18, 28, 39]</th><th>[18, 29, 38]</th><th>[18, 28, 38]</th><th>[18, 29, 37]</th><th>[18, 28, 37]</th><th>[18, 29, 36]</th><th>[18, 28, 36]</th><th>[18, 29, 35]</th><th>[18, 28, 35]</th><th>[18, 29, 34]</th><th>[18, 28, 34]</th><th>[18, 29, 33]</th><th>[18, 28, 33]</th><th>[18, 29, 32]</th><th>[18, 28, 32]</th></tr>
<tr><th>GTX1:DRP45</th><th>[18, 29, 47]</th><th>[18, 28, 47]</th><th>[18, 29, 46]</th><th>[18, 28, 46]</th><th>[18, 29, 45]</th><th>[18, 28, 45]</th><th>[18, 29, 44]</th><th>[18, 28, 44]</th><th>[18, 29, 43]</th><th>[18, 28, 43]</th><th>[18, 29, 42]</th><th>[18, 28, 42]</th><th>[18, 29, 41]</th><th>[18, 28, 41]</th><th>[18, 29, 40]</th><th>[18, 28, 40]</th></tr>
<tr><th>GTX1:DRP46</th><th>[18, 29, 55]</th><th>[18, 28, 55]</th><th>[18, 29, 54]</th><th>[18, 28, 54]</th><th>[18, 29, 53]</th><th>[18, 28, 53]</th><th>[18, 29, 52]</th><th>[18, 28, 52]</th><th>[18, 29, 51]</th><th>[18, 28, 51]</th><th>[18, 29, 50]</th><th>[18, 28, 50]</th><th>[18, 29, 49]</th><th>[18, 28, 49]</th><th>[18, 29, 48]</th><th>[18, 28, 48]</th></tr>
<tr><th>GTX1:DRP47</th><th>[18, 29, 63]</th><th>[18, 28, 63]</th><th>[18, 29, 62]</th><th>[18, 28, 62]</th><th>[18, 29, 61]</th><th>[18, 28, 61]</th><th>[18, 29, 60]</th><th>[18, 28, 60]</th><th>[18, 29, 59]</th><th>[18, 28, 59]</th><th>[18, 29, 58]</th><th>[18, 28, 58]</th><th>[18, 29, 57]</th><th>[18, 28, 57]</th><th>[18, 29, 56]</th><th>[18, 28, 56]</th></tr>
<tr><th>GTX1:DRP48</th><th>[19, 29, 7]</th><th>[19, 28, 7]</th><th>[19, 29, 6]</th><th>[19, 28, 6]</th><th>[19, 29, 5]</th><th>[19, 28, 5]</th><th>[19, 29, 4]</th><th>[19, 28, 4]</th><th>[19, 29, 3]</th><th>[19, 28, 3]</th><th>[19, 29, 2]</th><th>[19, 28, 2]</th><th>[19, 29, 1]</th><th>[19, 28, 1]</th><th>[19, 29, 0]</th><th>[19, 28, 0]</th></tr>
<tr><th>GTX1:DRP49</th><th>[19, 29, 15]</th><th>[19, 28, 15]</th><th>[19, 29, 14]</th><th>[19, 28, 14]</th><th>[19, 29, 13]</th><th>[19, 28, 13]</th><th>[19, 29, 12]</th><th>[19, 28, 12]</th><th>[19, 29, 11]</th><th>[19, 28, 11]</th><th>[19, 29, 10]</th><th>[19, 28, 10]</th><th>[19, 29, 9]</th><th>[19, 28, 9]</th><th>[19, 29, 8]</th><th>[19, 28, 8]</th></tr>
<tr><th>GTX1:DRP4A</th><th>[19, 29, 23]</th><th>[19, 28, 23]</th><th>[19, 29, 22]</th><th>[19, 28, 22]</th><th>[19, 29, 21]</th><th>[19, 28, 21]</th><th>[19, 29, 20]</th><th>[19, 28, 20]</th><th>[19, 29, 19]</th><th>[19, 28, 19]</th><th>[19, 29, 18]</th><th>[19, 28, 18]</th><th>[19, 29, 17]</th><th>[19, 28, 17]</th><th>[19, 29, 16]</th><th>[19, 28, 16]</th></tr>
<tr><th>GTX1:DRP4B</th><th>[19, 29, 31]</th><th>[19, 28, 31]</th><th>[19, 29, 30]</th><th>[19, 28, 30]</th><th>[19, 29, 29]</th><th>[19, 28, 29]</th><th>[19, 29, 28]</th><th>[19, 28, 28]</th><th>[19, 29, 27]</th><th>[19, 28, 27]</th><th>[19, 29, 26]</th><th>[19, 28, 26]</th><th>[19, 29, 25]</th><th>[19, 28, 25]</th><th>[19, 29, 24]</th><th>[19, 28, 24]</th></tr>
<tr><th>GTX1:DRP4C</th><th>[19, 29, 39]</th><th>[19, 28, 39]</th><th>[19, 29, 38]</th><th>[19, 28, 38]</th><th>[19, 29, 37]</th><th>[19, 28, 37]</th><th>[19, 29, 36]</th><th>[19, 28, 36]</th><th>[19, 29, 35]</th><th>[19, 28, 35]</th><th>[19, 29, 34]</th><th>[19, 28, 34]</th><th>[19, 29, 33]</th><th>[19, 28, 33]</th><th>[19, 29, 32]</th><th>[19, 28, 32]</th></tr>
<tr><th>GTX1:DRP4D</th><th>[19, 29, 47]</th><th>[19, 28, 47]</th><th>[19, 29, 46]</th><th>[19, 28, 46]</th><th>[19, 29, 45]</th><th>[19, 28, 45]</th><th>[19, 29, 44]</th><th>[19, 28, 44]</th><th>[19, 29, 43]</th><th>[19, 28, 43]</th><th>[19, 29, 42]</th><th>[19, 28, 42]</th><th>[19, 29, 41]</th><th>[19, 28, 41]</th><th>[19, 29, 40]</th><th>[19, 28, 40]</th></tr>
<tr><th>GTX1:DRP4E</th><th>[19, 29, 55]</th><th>[19, 28, 55]</th><th>[19, 29, 54]</th><th>[19, 28, 54]</th><th>[19, 29, 53]</th><th>[19, 28, 53]</th><th>[19, 29, 52]</th><th>[19, 28, 52]</th><th>[19, 29, 51]</th><th>[19, 28, 51]</th><th>[19, 29, 50]</th><th>[19, 28, 50]</th><th>[19, 29, 49]</th><th>[19, 28, 49]</th><th>[19, 29, 48]</th><th>[19, 28, 48]</th></tr>
<tr><th>GTX1:DRP4F</th><th>[19, 29, 63]</th><th>[19, 28, 63]</th><th>[19, 29, 62]</th><th>[19, 28, 62]</th><th>[19, 29, 61]</th><th>[19, 28, 61]</th><th>[19, 29, 60]</th><th>[19, 28, 60]</th><th>[19, 29, 59]</th><th>[19, 28, 59]</th><th>[19, 29, 58]</th><th>[19, 28, 58]</th><th>[19, 29, 57]</th><th>[19, 28, 57]</th><th>[19, 29, 56]</th><th>[19, 28, 56]</th></tr>
<tr><th>GTX1:RXUSRCLK_DLY</th><th>[10, 29, 23]</th><th>[10, 28, 23]</th><th>[10, 29, 22]</th><th>[10, 28, 22]</th><th>[10, 29, 21]</th><th>[10, 28, 21]</th><th>[10, 29, 20]</th><th>[10, 28, 20]</th><th>[10, 29, 19]</th><th>[10, 28, 19]</th><th>[10, 29, 18]</th><th>[10, 28, 18]</th><th>[10, 29, 17]</th><th>[10, 28, 17]</th><th>[10, 29, 16]</th><th>[10, 28, 16]</th></tr>
<tr><th>GTX2:DRP00</th><th>[20, 29, 7]</th><th>[20, 28, 7]</th><th>[20, 29, 6]</th><th>[20, 28, 6]</th><th>[20, 29, 5]</th><th>[20, 28, 5]</th><th>[20, 29, 4]</th><th>[20, 28, 4]</th><th>[20, 29, 3]</th><th>[20, 28, 3]</th><th>[20, 29, 2]</th><th>[20, 28, 2]</th><th>[20, 29, 1]</th><th>[20, 28, 1]</th><th>[20, 29, 0]</th><th>[20, 28, 0]</th></tr>
<tr><th>GTX2:DRP01</th><th>[20, 29, 15]</th><th>[20, 28, 15]</th><th>[20, 29, 14]</th><th>[20, 28, 14]</th><th>[20, 29, 13]</th><th>[20, 28, 13]</th><th>[20, 29, 12]</th><th>[20, 28, 12]</th><th>[20, 29, 11]</th><th>[20, 28, 11]</th><th>[20, 29, 10]</th><th>[20, 28, 10]</th><th>[20, 29, 9]</th><th>[20, 28, 9]</th><th>[20, 29, 8]</th><th>[20, 28, 8]</th></tr>
<tr><th>GTX2:DRP02</th><th>[20, 29, 23]</th><th>[20, 28, 23]</th><th>[20, 29, 22]</th><th>[20, 28, 22]</th><th>[20, 29, 21]</th><th>[20, 28, 21]</th><th>[20, 29, 20]</th><th>[20, 28, 20]</th><th>[20, 29, 19]</th><th>[20, 28, 19]</th><th>[20, 29, 18]</th><th>[20, 28, 18]</th><th>[20, 29, 17]</th><th>[20, 28, 17]</th><th>[20, 29, 16]</th><th>[20, 28, 16]</th></tr>
<tr><th>GTX2:DRP03</th><th>[20, 29, 31]</th><th>[20, 28, 31]</th><th>[20, 29, 30]</th><th>[20, 28, 30]</th><th>[20, 29, 29]</th><th>[20, 28, 29]</th><th>[20, 29, 28]</th><th>[20, 28, 28]</th><th>[20, 29, 27]</th><th>[20, 28, 27]</th><th>[20, 29, 26]</th><th>[20, 28, 26]</th><th>[20, 29, 25]</th><th>[20, 28, 25]</th><th>[20, 29, 24]</th><th>[20, 28, 24]</th></tr>
<tr><th>GTX2:DRP04</th><th>[20, 29, 39]</th><th>[20, 28, 39]</th><th>[20, 29, 38]</th><th>[20, 28, 38]</th><th>[20, 29, 37]</th><th>[20, 28, 37]</th><th>[20, 29, 36]</th><th>[20, 28, 36]</th><th>[20, 29, 35]</th><th>[20, 28, 35]</th><th>[20, 29, 34]</th><th>[20, 28, 34]</th><th>[20, 29, 33]</th><th>[20, 28, 33]</th><th>[20, 29, 32]</th><th>[20, 28, 32]</th></tr>
<tr><th>GTX2:DRP05</th><th>[20, 29, 47]</th><th>[20, 28, 47]</th><th>[20, 29, 46]</th><th>[20, 28, 46]</th><th>[20, 29, 45]</th><th>[20, 28, 45]</th><th>[20, 29, 44]</th><th>[20, 28, 44]</th><th>[20, 29, 43]</th><th>[20, 28, 43]</th><th>[20, 29, 42]</th><th>[20, 28, 42]</th><th>[20, 29, 41]</th><th>[20, 28, 41]</th><th>[20, 29, 40]</th><th>[20, 28, 40]</th></tr>
<tr><th>GTX2:DRP06</th><th>[20, 29, 55]</th><th>[20, 28, 55]</th><th>[20, 29, 54]</th><th>[20, 28, 54]</th><th>[20, 29, 53]</th><th>[20, 28, 53]</th><th>[20, 29, 52]</th><th>[20, 28, 52]</th><th>[20, 29, 51]</th><th>[20, 28, 51]</th><th>[20, 29, 50]</th><th>[20, 28, 50]</th><th>[20, 29, 49]</th><th>[20, 28, 49]</th><th>[20, 29, 48]</th><th>[20, 28, 48]</th></tr>
<tr><th>GTX2:DRP07</th><th>[20, 29, 63]</th><th>[20, 28, 63]</th><th>[20, 29, 62]</th><th>[20, 28, 62]</th><th>[20, 29, 61]</th><th>[20, 28, 61]</th><th>[20, 29, 60]</th><th>[20, 28, 60]</th><th>[20, 29, 59]</th><th>[20, 28, 59]</th><th>[20, 29, 58]</th><th>[20, 28, 58]</th><th>[20, 29, 57]</th><th>[20, 28, 57]</th><th>[20, 29, 56]</th><th>[20, 28, 56]</th></tr>
<tr><th>GTX2:DRP08</th><th>[21, 29, 7]</th><th>[21, 28, 7]</th><th>[21, 29, 6]</th><th>[21, 28, 6]</th><th>[21, 29, 5]</th><th>[21, 28, 5]</th><th>[21, 29, 4]</th><th>[21, 28, 4]</th><th>[21, 29, 3]</th><th>[21, 28, 3]</th><th>[21, 29, 2]</th><th>[21, 28, 2]</th><th>[21, 29, 1]</th><th>[21, 28, 1]</th><th>[21, 29, 0]</th><th>[21, 28, 0]</th></tr>
<tr><th>GTX2:DRP09</th><th>[21, 29, 15]</th><th>[21, 28, 15]</th><th>[21, 29, 14]</th><th>[21, 28, 14]</th><th>[21, 29, 13]</th><th>[21, 28, 13]</th><th>[21, 29, 12]</th><th>[21, 28, 12]</th><th>[21, 29, 11]</th><th>[21, 28, 11]</th><th>[21, 29, 10]</th><th>[21, 28, 10]</th><th>[21, 29, 9]</th><th>[21, 28, 9]</th><th>[21, 29, 8]</th><th>[21, 28, 8]</th></tr>
<tr><th>GTX2:DRP0A</th><th>[21, 29, 23]</th><th>[21, 28, 23]</th><th>[21, 29, 22]</th><th>[21, 28, 22]</th><th>[21, 29, 21]</th><th>[21, 28, 21]</th><th>[21, 29, 20]</th><th>[21, 28, 20]</th><th>[21, 29, 19]</th><th>[21, 28, 19]</th><th>[21, 29, 18]</th><th>[21, 28, 18]</th><th>[21, 29, 17]</th><th>[21, 28, 17]</th><th>[21, 29, 16]</th><th>[21, 28, 16]</th></tr>
<tr><th>GTX2:DRP0B</th><th>[21, 29, 31]</th><th>[21, 28, 31]</th><th>[21, 29, 30]</th><th>[21, 28, 30]</th><th>[21, 29, 29]</th><th>[21, 28, 29]</th><th>[21, 29, 28]</th><th>[21, 28, 28]</th><th>[21, 29, 27]</th><th>[21, 28, 27]</th><th>[21, 29, 26]</th><th>[21, 28, 26]</th><th>[21, 29, 25]</th><th>[21, 28, 25]</th><th>[21, 29, 24]</th><th>[21, 28, 24]</th></tr>
<tr><th>GTX2:DRP0C</th><th>[21, 29, 39]</th><th>[21, 28, 39]</th><th>[21, 29, 38]</th><th>[21, 28, 38]</th><th>[21, 29, 37]</th><th>[21, 28, 37]</th><th>[21, 29, 36]</th><th>[21, 28, 36]</th><th>[21, 29, 35]</th><th>[21, 28, 35]</th><th>[21, 29, 34]</th><th>[21, 28, 34]</th><th>[21, 29, 33]</th><th>[21, 28, 33]</th><th>[21, 29, 32]</th><th>[21, 28, 32]</th></tr>
<tr><th>GTX2:DRP0D</th><th>[21, 29, 47]</th><th>[21, 28, 47]</th><th>[21, 29, 46]</th><th>[21, 28, 46]</th><th>[21, 29, 45]</th><th>[21, 28, 45]</th><th>[21, 29, 44]</th><th>[21, 28, 44]</th><th>[21, 29, 43]</th><th>[21, 28, 43]</th><th>[21, 29, 42]</th><th>[21, 28, 42]</th><th>[21, 29, 41]</th><th>[21, 28, 41]</th><th>[21, 29, 40]</th><th>[21, 28, 40]</th></tr>
<tr><th>GTX2:DRP0E</th><th>[21, 29, 55]</th><th>[21, 28, 55]</th><th>[21, 29, 54]</th><th>[21, 28, 54]</th><th>[21, 29, 53]</th><th>[21, 28, 53]</th><th>[21, 29, 52]</th><th>[21, 28, 52]</th><th>[21, 29, 51]</th><th>[21, 28, 51]</th><th>[21, 29, 50]</th><th>[21, 28, 50]</th><th>[21, 29, 49]</th><th>[21, 28, 49]</th><th>[21, 29, 48]</th><th>[21, 28, 48]</th></tr>
<tr><th>GTX2:DRP0F</th><th>[21, 29, 63]</th><th>[21, 28, 63]</th><th>[21, 29, 62]</th><th>[21, 28, 62]</th><th>[21, 29, 61]</th><th>[21, 28, 61]</th><th>[21, 29, 60]</th><th>[21, 28, 60]</th><th>[21, 29, 59]</th><th>[21, 28, 59]</th><th>[21, 29, 58]</th><th>[21, 28, 58]</th><th>[21, 29, 57]</th><th>[21, 28, 57]</th><th>[21, 29, 56]</th><th>[21, 28, 56]</th></tr>
<tr><th>GTX2:DRP10</th><th>[22, 29, 7]</th><th>[22, 28, 7]</th><th>[22, 29, 6]</th><th>[22, 28, 6]</th><th>[22, 29, 5]</th><th>[22, 28, 5]</th><th>[22, 29, 4]</th><th>[22, 28, 4]</th><th>[22, 29, 3]</th><th>[22, 28, 3]</th><th>[22, 29, 2]</th><th>[22, 28, 2]</th><th>[22, 29, 1]</th><th>[22, 28, 1]</th><th>[22, 29, 0]</th><th>[22, 28, 0]</th></tr>
<tr><th>GTX2:DRP11</th><th>[22, 29, 15]</th><th>[22, 28, 15]</th><th>[22, 29, 14]</th><th>[22, 28, 14]</th><th>[22, 29, 13]</th><th>[22, 28, 13]</th><th>[22, 29, 12]</th><th>[22, 28, 12]</th><th>[22, 29, 11]</th><th>[22, 28, 11]</th><th>[22, 29, 10]</th><th>[22, 28, 10]</th><th>[22, 29, 9]</th><th>[22, 28, 9]</th><th>[22, 29, 8]</th><th>[22, 28, 8]</th></tr>
<tr><th>GTX2:DRP12</th><th>[22, 29, 23]</th><th>[22, 28, 23]</th><th>[22, 29, 22]</th><th>[22, 28, 22]</th><th>[22, 29, 21]</th><th>[22, 28, 21]</th><th>[22, 29, 20]</th><th>[22, 28, 20]</th><th>[22, 29, 19]</th><th>[22, 28, 19]</th><th>[22, 29, 18]</th><th>[22, 28, 18]</th><th>[22, 29, 17]</th><th>[22, 28, 17]</th><th>[22, 29, 16]</th><th>[22, 28, 16]</th></tr>
<tr><th>GTX2:DRP13</th><th>[22, 29, 31]</th><th>[22, 28, 31]</th><th>[22, 29, 30]</th><th>[22, 28, 30]</th><th>[22, 29, 29]</th><th>[22, 28, 29]</th><th>[22, 29, 28]</th><th>[22, 28, 28]</th><th>[22, 29, 27]</th><th>[22, 28, 27]</th><th>[22, 29, 26]</th><th>[22, 28, 26]</th><th>[22, 29, 25]</th><th>[22, 28, 25]</th><th>[22, 29, 24]</th><th>[22, 28, 24]</th></tr>
<tr><th>GTX2:DRP14</th><th>[22, 29, 39]</th><th>[22, 28, 39]</th><th>[22, 29, 38]</th><th>[22, 28, 38]</th><th>[22, 29, 37]</th><th>[22, 28, 37]</th><th>[22, 29, 36]</th><th>[22, 28, 36]</th><th>[22, 29, 35]</th><th>[22, 28, 35]</th><th>[22, 29, 34]</th><th>[22, 28, 34]</th><th>[22, 29, 33]</th><th>[22, 28, 33]</th><th>[22, 29, 32]</th><th>[22, 28, 32]</th></tr>
<tr><th>GTX2:DRP15</th><th>[22, 29, 47]</th><th>[22, 28, 47]</th><th>[22, 29, 46]</th><th>[22, 28, 46]</th><th>[22, 29, 45]</th><th>[22, 28, 45]</th><th>[22, 29, 44]</th><th>[22, 28, 44]</th><th>[22, 29, 43]</th><th>[22, 28, 43]</th><th>[22, 29, 42]</th><th>[22, 28, 42]</th><th>[22, 29, 41]</th><th>[22, 28, 41]</th><th>[22, 29, 40]</th><th>[22, 28, 40]</th></tr>
<tr><th>GTX2:DRP16</th><th>[22, 29, 55]</th><th>[22, 28, 55]</th><th>[22, 29, 54]</th><th>[22, 28, 54]</th><th>[22, 29, 53]</th><th>[22, 28, 53]</th><th>[22, 29, 52]</th><th>[22, 28, 52]</th><th>[22, 29, 51]</th><th>[22, 28, 51]</th><th>[22, 29, 50]</th><th>[22, 28, 50]</th><th>[22, 29, 49]</th><th>[22, 28, 49]</th><th>[22, 29, 48]</th><th>[22, 28, 48]</th></tr>
<tr><th>GTX2:DRP17</th><th>[22, 29, 63]</th><th>[22, 28, 63]</th><th>[22, 29, 62]</th><th>[22, 28, 62]</th><th>[22, 29, 61]</th><th>[22, 28, 61]</th><th>[22, 29, 60]</th><th>[22, 28, 60]</th><th>[22, 29, 59]</th><th>[22, 28, 59]</th><th>[22, 29, 58]</th><th>[22, 28, 58]</th><th>[22, 29, 57]</th><th>[22, 28, 57]</th><th>[22, 29, 56]</th><th>[22, 28, 56]</th></tr>
<tr><th>GTX2:DRP18</th><th>[23, 29, 7]</th><th>[23, 28, 7]</th><th>[23, 29, 6]</th><th>[23, 28, 6]</th><th>[23, 29, 5]</th><th>[23, 28, 5]</th><th>[23, 29, 4]</th><th>[23, 28, 4]</th><th>[23, 29, 3]</th><th>[23, 28, 3]</th><th>[23, 29, 2]</th><th>[23, 28, 2]</th><th>[23, 29, 1]</th><th>[23, 28, 1]</th><th>[23, 29, 0]</th><th>[23, 28, 0]</th></tr>
<tr><th>GTX2:DRP19</th><th>[23, 29, 15]</th><th>[23, 28, 15]</th><th>[23, 29, 14]</th><th>[23, 28, 14]</th><th>[23, 29, 13]</th><th>[23, 28, 13]</th><th>[23, 29, 12]</th><th>[23, 28, 12]</th><th>[23, 29, 11]</th><th>[23, 28, 11]</th><th>[23, 29, 10]</th><th>[23, 28, 10]</th><th>[23, 29, 9]</th><th>[23, 28, 9]</th><th>[23, 29, 8]</th><th>[23, 28, 8]</th></tr>
<tr><th>GTX2:DRP1A</th><th>[23, 29, 23]</th><th>[23, 28, 23]</th><th>[23, 29, 22]</th><th>[23, 28, 22]</th><th>[23, 29, 21]</th><th>[23, 28, 21]</th><th>[23, 29, 20]</th><th>[23, 28, 20]</th><th>[23, 29, 19]</th><th>[23, 28, 19]</th><th>[23, 29, 18]</th><th>[23, 28, 18]</th><th>[23, 29, 17]</th><th>[23, 28, 17]</th><th>[23, 29, 16]</th><th>[23, 28, 16]</th></tr>
<tr><th>GTX2:DRP1B</th><th>[23, 29, 31]</th><th>[23, 28, 31]</th><th>[23, 29, 30]</th><th>[23, 28, 30]</th><th>[23, 29, 29]</th><th>[23, 28, 29]</th><th>[23, 29, 28]</th><th>[23, 28, 28]</th><th>[23, 29, 27]</th><th>[23, 28, 27]</th><th>[23, 29, 26]</th><th>[23, 28, 26]</th><th>[23, 29, 25]</th><th>[23, 28, 25]</th><th>[23, 29, 24]</th><th>[23, 28, 24]</th></tr>
<tr><th>GTX2:DRP1C</th><th>[23, 29, 39]</th><th>[23, 28, 39]</th><th>[23, 29, 38]</th><th>[23, 28, 38]</th><th>[23, 29, 37]</th><th>[23, 28, 37]</th><th>[23, 29, 36]</th><th>[23, 28, 36]</th><th>[23, 29, 35]</th><th>[23, 28, 35]</th><th>[23, 29, 34]</th><th>[23, 28, 34]</th><th>[23, 29, 33]</th><th>[23, 28, 33]</th><th>[23, 29, 32]</th><th>[23, 28, 32]</th></tr>
<tr><th>GTX2:DRP1D</th><th>[23, 29, 47]</th><th>[23, 28, 47]</th><th>[23, 29, 46]</th><th>[23, 28, 46]</th><th>[23, 29, 45]</th><th>[23, 28, 45]</th><th>[23, 29, 44]</th><th>[23, 28, 44]</th><th>[23, 29, 43]</th><th>[23, 28, 43]</th><th>[23, 29, 42]</th><th>[23, 28, 42]</th><th>[23, 29, 41]</th><th>[23, 28, 41]</th><th>[23, 29, 40]</th><th>[23, 28, 40]</th></tr>
<tr><th>GTX2:DRP1E</th><th>[23, 29, 55]</th><th>[23, 28, 55]</th><th>[23, 29, 54]</th><th>[23, 28, 54]</th><th>[23, 29, 53]</th><th>[23, 28, 53]</th><th>[23, 29, 52]</th><th>[23, 28, 52]</th><th>[23, 29, 51]</th><th>[23, 28, 51]</th><th>[23, 29, 50]</th><th>[23, 28, 50]</th><th>[23, 29, 49]</th><th>[23, 28, 49]</th><th>[23, 29, 48]</th><th>[23, 28, 48]</th></tr>
<tr><th>GTX2:DRP1F</th><th>[23, 29, 63]</th><th>[23, 28, 63]</th><th>[23, 29, 62]</th><th>[23, 28, 62]</th><th>[23, 29, 61]</th><th>[23, 28, 61]</th><th>[23, 29, 60]</th><th>[23, 28, 60]</th><th>[23, 29, 59]</th><th>[23, 28, 59]</th><th>[23, 29, 58]</th><th>[23, 28, 58]</th><th>[23, 29, 57]</th><th>[23, 28, 57]</th><th>[23, 29, 56]</th><th>[23, 28, 56]</th></tr>
<tr><th>GTX2:DRP20</th><th>[24, 29, 7]</th><th>[24, 28, 7]</th><th>[24, 29, 6]</th><th>[24, 28, 6]</th><th>[24, 29, 5]</th><th>[24, 28, 5]</th><th>[24, 29, 4]</th><th>[24, 28, 4]</th><th>[24, 29, 3]</th><th>[24, 28, 3]</th><th>[24, 29, 2]</th><th>[24, 28, 2]</th><th>[24, 29, 1]</th><th>[24, 28, 1]</th><th>[24, 29, 0]</th><th>[24, 28, 0]</th></tr>
<tr><th>GTX2:DRP21</th><th>[24, 29, 15]</th><th>[24, 28, 15]</th><th>[24, 29, 14]</th><th>[24, 28, 14]</th><th>[24, 29, 13]</th><th>[24, 28, 13]</th><th>[24, 29, 12]</th><th>[24, 28, 12]</th><th>[24, 29, 11]</th><th>[24, 28, 11]</th><th>[24, 29, 10]</th><th>[24, 28, 10]</th><th>[24, 29, 9]</th><th>[24, 28, 9]</th><th>[24, 29, 8]</th><th>[24, 28, 8]</th></tr>
<tr><th>GTX2:DRP22</th><th>[24, 29, 23]</th><th>[24, 28, 23]</th><th>[24, 29, 22]</th><th>[24, 28, 22]</th><th>[24, 29, 21]</th><th>[24, 28, 21]</th><th>[24, 29, 20]</th><th>[24, 28, 20]</th><th>[24, 29, 19]</th><th>[24, 28, 19]</th><th>[24, 29, 18]</th><th>[24, 28, 18]</th><th>[24, 29, 17]</th><th>[24, 28, 17]</th><th>[24, 29, 16]</th><th>[24, 28, 16]</th></tr>
<tr><th>GTX2:DRP23</th><th>[24, 29, 31]</th><th>[24, 28, 31]</th><th>[24, 29, 30]</th><th>[24, 28, 30]</th><th>[24, 29, 29]</th><th>[24, 28, 29]</th><th>[24, 29, 28]</th><th>[24, 28, 28]</th><th>[24, 29, 27]</th><th>[24, 28, 27]</th><th>[24, 29, 26]</th><th>[24, 28, 26]</th><th>[24, 29, 25]</th><th>[24, 28, 25]</th><th>[24, 29, 24]</th><th>[24, 28, 24]</th></tr>
<tr><th>GTX2:DRP24</th><th>[24, 29, 39]</th><th>[24, 28, 39]</th><th>[24, 29, 38]</th><th>[24, 28, 38]</th><th>[24, 29, 37]</th><th>[24, 28, 37]</th><th>[24, 29, 36]</th><th>[24, 28, 36]</th><th>[24, 29, 35]</th><th>[24, 28, 35]</th><th>[24, 29, 34]</th><th>[24, 28, 34]</th><th>[24, 29, 33]</th><th>[24, 28, 33]</th><th>[24, 29, 32]</th><th>[24, 28, 32]</th></tr>
<tr><th>GTX2:DRP25</th><th>[24, 29, 47]</th><th>[24, 28, 47]</th><th>[24, 29, 46]</th><th>[24, 28, 46]</th><th>[24, 29, 45]</th><th>[24, 28, 45]</th><th>[24, 29, 44]</th><th>[24, 28, 44]</th><th>[24, 29, 43]</th><th>[24, 28, 43]</th><th>[24, 29, 42]</th><th>[24, 28, 42]</th><th>[24, 29, 41]</th><th>[24, 28, 41]</th><th>[24, 29, 40]</th><th>[24, 28, 40]</th></tr>
<tr><th>GTX2:DRP26</th><th>[24, 29, 55]</th><th>[24, 28, 55]</th><th>[24, 29, 54]</th><th>[24, 28, 54]</th><th>[24, 29, 53]</th><th>[24, 28, 53]</th><th>[24, 29, 52]</th><th>[24, 28, 52]</th><th>[24, 29, 51]</th><th>[24, 28, 51]</th><th>[24, 29, 50]</th><th>[24, 28, 50]</th><th>[24, 29, 49]</th><th>[24, 28, 49]</th><th>[24, 29, 48]</th><th>[24, 28, 48]</th></tr>
<tr><th>GTX2:DRP27</th><th>[24, 29, 63]</th><th>[24, 28, 63]</th><th>[24, 29, 62]</th><th>[24, 28, 62]</th><th>[24, 29, 61]</th><th>[24, 28, 61]</th><th>[24, 29, 60]</th><th>[24, 28, 60]</th><th>[24, 29, 59]</th><th>[24, 28, 59]</th><th>[24, 29, 58]</th><th>[24, 28, 58]</th><th>[24, 29, 57]</th><th>[24, 28, 57]</th><th>[24, 29, 56]</th><th>[24, 28, 56]</th></tr>
<tr><th>GTX2:DRP28</th><th>[25, 29, 7]</th><th>[25, 28, 7]</th><th>[25, 29, 6]</th><th>[25, 28, 6]</th><th>[25, 29, 5]</th><th>[25, 28, 5]</th><th>[25, 29, 4]</th><th>[25, 28, 4]</th><th>[25, 29, 3]</th><th>[25, 28, 3]</th><th>[25, 29, 2]</th><th>[25, 28, 2]</th><th>[25, 29, 1]</th><th>[25, 28, 1]</th><th>[25, 29, 0]</th><th>[25, 28, 0]</th></tr>
<tr><th>GTX2:DRP29</th><th>[25, 29, 15]</th><th>[25, 28, 15]</th><th>[25, 29, 14]</th><th>[25, 28, 14]</th><th>[25, 29, 13]</th><th>[25, 28, 13]</th><th>[25, 29, 12]</th><th>[25, 28, 12]</th><th>[25, 29, 11]</th><th>[25, 28, 11]</th><th>[25, 29, 10]</th><th>[25, 28, 10]</th><th>[25, 29, 9]</th><th>[25, 28, 9]</th><th>[25, 29, 8]</th><th>[25, 28, 8]</th></tr>
<tr><th>GTX2:DRP2A</th><th>[25, 29, 23]</th><th>[25, 28, 23]</th><th>[25, 29, 22]</th><th>[25, 28, 22]</th><th>[25, 29, 21]</th><th>[25, 28, 21]</th><th>[25, 29, 20]</th><th>[25, 28, 20]</th><th>[25, 29, 19]</th><th>[25, 28, 19]</th><th>[25, 29, 18]</th><th>[25, 28, 18]</th><th>[25, 29, 17]</th><th>[25, 28, 17]</th><th>[25, 29, 16]</th><th>[25, 28, 16]</th></tr>
<tr><th>GTX2:DRP2B</th><th>[25, 29, 31]</th><th>[25, 28, 31]</th><th>[25, 29, 30]</th><th>[25, 28, 30]</th><th>[25, 29, 29]</th><th>[25, 28, 29]</th><th>[25, 29, 28]</th><th>[25, 28, 28]</th><th>[25, 29, 27]</th><th>[25, 28, 27]</th><th>[25, 29, 26]</th><th>[25, 28, 26]</th><th>[25, 29, 25]</th><th>[25, 28, 25]</th><th>[25, 29, 24]</th><th>[25, 28, 24]</th></tr>
<tr><th>GTX2:DRP2C</th><th>[25, 29, 39]</th><th>[25, 28, 39]</th><th>[25, 29, 38]</th><th>[25, 28, 38]</th><th>[25, 29, 37]</th><th>[25, 28, 37]</th><th>[25, 29, 36]</th><th>[25, 28, 36]</th><th>[25, 29, 35]</th><th>[25, 28, 35]</th><th>[25, 29, 34]</th><th>[25, 28, 34]</th><th>[25, 29, 33]</th><th>[25, 28, 33]</th><th>[25, 29, 32]</th><th>[25, 28, 32]</th></tr>
<tr><th>GTX2:DRP2D</th><th>[25, 29, 47]</th><th>[25, 28, 47]</th><th>[25, 29, 46]</th><th>[25, 28, 46]</th><th>[25, 29, 45]</th><th>[25, 28, 45]</th><th>[25, 29, 44]</th><th>[25, 28, 44]</th><th>[25, 29, 43]</th><th>[25, 28, 43]</th><th>[25, 29, 42]</th><th>[25, 28, 42]</th><th>[25, 29, 41]</th><th>[25, 28, 41]</th><th>[25, 29, 40]</th><th>[25, 28, 40]</th></tr>
<tr><th>GTX2:DRP2E</th><th>[25, 29, 55]</th><th>[25, 28, 55]</th><th>[25, 29, 54]</th><th>[25, 28, 54]</th><th>[25, 29, 53]</th><th>[25, 28, 53]</th><th>[25, 29, 52]</th><th>[25, 28, 52]</th><th>[25, 29, 51]</th><th>[25, 28, 51]</th><th>[25, 29, 50]</th><th>[25, 28, 50]</th><th>[25, 29, 49]</th><th>[25, 28, 49]</th><th>[25, 29, 48]</th><th>[25, 28, 48]</th></tr>
<tr><th>GTX2:DRP2F</th><th>[25, 29, 63]</th><th>[25, 28, 63]</th><th>[25, 29, 62]</th><th>[25, 28, 62]</th><th>[25, 29, 61]</th><th>[25, 28, 61]</th><th>[25, 29, 60]</th><th>[25, 28, 60]</th><th>[25, 29, 59]</th><th>[25, 28, 59]</th><th>[25, 29, 58]</th><th>[25, 28, 58]</th><th>[25, 29, 57]</th><th>[25, 28, 57]</th><th>[25, 29, 56]</th><th>[25, 28, 56]</th></tr>
<tr><th>GTX2:DRP30</th><th>[26, 29, 7]</th><th>[26, 28, 7]</th><th>[26, 29, 6]</th><th>[26, 28, 6]</th><th>[26, 29, 5]</th><th>[26, 28, 5]</th><th>[26, 29, 4]</th><th>[26, 28, 4]</th><th>[26, 29, 3]</th><th>[26, 28, 3]</th><th>[26, 29, 2]</th><th>[26, 28, 2]</th><th>[26, 29, 1]</th><th>[26, 28, 1]</th><th>[26, 29, 0]</th><th>[26, 28, 0]</th></tr>
<tr><th>GTX2:DRP31</th><th>[26, 29, 15]</th><th>[26, 28, 15]</th><th>[26, 29, 14]</th><th>[26, 28, 14]</th><th>[26, 29, 13]</th><th>[26, 28, 13]</th><th>[26, 29, 12]</th><th>[26, 28, 12]</th><th>[26, 29, 11]</th><th>[26, 28, 11]</th><th>[26, 29, 10]</th><th>[26, 28, 10]</th><th>[26, 29, 9]</th><th>[26, 28, 9]</th><th>[26, 29, 8]</th><th>[26, 28, 8]</th></tr>
<tr><th>GTX2:DRP32</th><th>[26, 29, 23]</th><th>[26, 28, 23]</th><th>[26, 29, 22]</th><th>[26, 28, 22]</th><th>[26, 29, 21]</th><th>[26, 28, 21]</th><th>[26, 29, 20]</th><th>[26, 28, 20]</th><th>[26, 29, 19]</th><th>[26, 28, 19]</th><th>[26, 29, 18]</th><th>[26, 28, 18]</th><th>[26, 29, 17]</th><th>[26, 28, 17]</th><th>[26, 29, 16]</th><th>[26, 28, 16]</th></tr>
<tr><th>GTX2:DRP33</th><th>[26, 29, 31]</th><th>[26, 28, 31]</th><th>[26, 29, 30]</th><th>[26, 28, 30]</th><th>[26, 29, 29]</th><th>[26, 28, 29]</th><th>[26, 29, 28]</th><th>[26, 28, 28]</th><th>[26, 29, 27]</th><th>[26, 28, 27]</th><th>[26, 29, 26]</th><th>[26, 28, 26]</th><th>[26, 29, 25]</th><th>[26, 28, 25]</th><th>[26, 29, 24]</th><th>[26, 28, 24]</th></tr>
<tr><th>GTX2:DRP34</th><th>[26, 29, 39]</th><th>[26, 28, 39]</th><th>[26, 29, 38]</th><th>[26, 28, 38]</th><th>[26, 29, 37]</th><th>[26, 28, 37]</th><th>[26, 29, 36]</th><th>[26, 28, 36]</th><th>[26, 29, 35]</th><th>[26, 28, 35]</th><th>[26, 29, 34]</th><th>[26, 28, 34]</th><th>[26, 29, 33]</th><th>[26, 28, 33]</th><th>[26, 29, 32]</th><th>[26, 28, 32]</th></tr>
<tr><th>GTX2:DRP35</th><th>[26, 29, 47]</th><th>[26, 28, 47]</th><th>[26, 29, 46]</th><th>[26, 28, 46]</th><th>[26, 29, 45]</th><th>[26, 28, 45]</th><th>[26, 29, 44]</th><th>[26, 28, 44]</th><th>[26, 29, 43]</th><th>[26, 28, 43]</th><th>[26, 29, 42]</th><th>[26, 28, 42]</th><th>[26, 29, 41]</th><th>[26, 28, 41]</th><th>[26, 29, 40]</th><th>[26, 28, 40]</th></tr>
<tr><th>GTX2:DRP36</th><th>[26, 29, 55]</th><th>[26, 28, 55]</th><th>[26, 29, 54]</th><th>[26, 28, 54]</th><th>[26, 29, 53]</th><th>[26, 28, 53]</th><th>[26, 29, 52]</th><th>[26, 28, 52]</th><th>[26, 29, 51]</th><th>[26, 28, 51]</th><th>[26, 29, 50]</th><th>[26, 28, 50]</th><th>[26, 29, 49]</th><th>[26, 28, 49]</th><th>[26, 29, 48]</th><th>[26, 28, 48]</th></tr>
<tr><th>GTX2:DRP37</th><th>[26, 29, 63]</th><th>[26, 28, 63]</th><th>[26, 29, 62]</th><th>[26, 28, 62]</th><th>[26, 29, 61]</th><th>[26, 28, 61]</th><th>[26, 29, 60]</th><th>[26, 28, 60]</th><th>[26, 29, 59]</th><th>[26, 28, 59]</th><th>[26, 29, 58]</th><th>[26, 28, 58]</th><th>[26, 29, 57]</th><th>[26, 28, 57]</th><th>[26, 29, 56]</th><th>[26, 28, 56]</th></tr>
<tr><th>GTX2:DRP38</th><th>[27, 29, 7]</th><th>[27, 28, 7]</th><th>[27, 29, 6]</th><th>[27, 28, 6]</th><th>[27, 29, 5]</th><th>[27, 28, 5]</th><th>[27, 29, 4]</th><th>[27, 28, 4]</th><th>[27, 29, 3]</th><th>[27, 28, 3]</th><th>[27, 29, 2]</th><th>[27, 28, 2]</th><th>[27, 29, 1]</th><th>[27, 28, 1]</th><th>[27, 29, 0]</th><th>[27, 28, 0]</th></tr>
<tr><th>GTX2:DRP39</th><th>[27, 29, 15]</th><th>[27, 28, 15]</th><th>[27, 29, 14]</th><th>[27, 28, 14]</th><th>[27, 29, 13]</th><th>[27, 28, 13]</th><th>[27, 29, 12]</th><th>[27, 28, 12]</th><th>[27, 29, 11]</th><th>[27, 28, 11]</th><th>[27, 29, 10]</th><th>[27, 28, 10]</th><th>[27, 29, 9]</th><th>[27, 28, 9]</th><th>[27, 29, 8]</th><th>[27, 28, 8]</th></tr>
<tr><th>GTX2:DRP3A</th><th>[27, 29, 23]</th><th>[27, 28, 23]</th><th>[27, 29, 22]</th><th>[27, 28, 22]</th><th>[27, 29, 21]</th><th>[27, 28, 21]</th><th>[27, 29, 20]</th><th>[27, 28, 20]</th><th>[27, 29, 19]</th><th>[27, 28, 19]</th><th>[27, 29, 18]</th><th>[27, 28, 18]</th><th>[27, 29, 17]</th><th>[27, 28, 17]</th><th>[27, 29, 16]</th><th>[27, 28, 16]</th></tr>
<tr><th>GTX2:DRP3B</th><th>[27, 29, 31]</th><th>[27, 28, 31]</th><th>[27, 29, 30]</th><th>[27, 28, 30]</th><th>[27, 29, 29]</th><th>[27, 28, 29]</th><th>[27, 29, 28]</th><th>[27, 28, 28]</th><th>[27, 29, 27]</th><th>[27, 28, 27]</th><th>[27, 29, 26]</th><th>[27, 28, 26]</th><th>[27, 29, 25]</th><th>[27, 28, 25]</th><th>[27, 29, 24]</th><th>[27, 28, 24]</th></tr>
<tr><th>GTX2:DRP3C</th><th>[27, 29, 39]</th><th>[27, 28, 39]</th><th>[27, 29, 38]</th><th>[27, 28, 38]</th><th>[27, 29, 37]</th><th>[27, 28, 37]</th><th>[27, 29, 36]</th><th>[27, 28, 36]</th><th>[27, 29, 35]</th><th>[27, 28, 35]</th><th>[27, 29, 34]</th><th>[27, 28, 34]</th><th>[27, 29, 33]</th><th>[27, 28, 33]</th><th>[27, 29, 32]</th><th>[27, 28, 32]</th></tr>
<tr><th>GTX2:DRP3D</th><th>[27, 29, 47]</th><th>[27, 28, 47]</th><th>[27, 29, 46]</th><th>[27, 28, 46]</th><th>[27, 29, 45]</th><th>[27, 28, 45]</th><th>[27, 29, 44]</th><th>[27, 28, 44]</th><th>[27, 29, 43]</th><th>[27, 28, 43]</th><th>[27, 29, 42]</th><th>[27, 28, 42]</th><th>[27, 29, 41]</th><th>[27, 28, 41]</th><th>[27, 29, 40]</th><th>[27, 28, 40]</th></tr>
<tr><th>GTX2:DRP3E</th><th>[27, 29, 55]</th><th>[27, 28, 55]</th><th>[27, 29, 54]</th><th>[27, 28, 54]</th><th>[27, 29, 53]</th><th>[27, 28, 53]</th><th>[27, 29, 52]</th><th>[27, 28, 52]</th><th>[27, 29, 51]</th><th>[27, 28, 51]</th><th>[27, 29, 50]</th><th>[27, 28, 50]</th><th>[27, 29, 49]</th><th>[27, 28, 49]</th><th>[27, 29, 48]</th><th>[27, 28, 48]</th></tr>
<tr><th>GTX2:DRP3F</th><th>[27, 29, 63]</th><th>[27, 28, 63]</th><th>[27, 29, 62]</th><th>[27, 28, 62]</th><th>[27, 29, 61]</th><th>[27, 28, 61]</th><th>[27, 29, 60]</th><th>[27, 28, 60]</th><th>[27, 29, 59]</th><th>[27, 28, 59]</th><th>[27, 29, 58]</th><th>[27, 28, 58]</th><th>[27, 29, 57]</th><th>[27, 28, 57]</th><th>[27, 29, 56]</th><th>[27, 28, 56]</th></tr>
<tr><th>GTX2:DRP40</th><th>[28, 29, 7]</th><th>[28, 28, 7]</th><th>[28, 29, 6]</th><th>[28, 28, 6]</th><th>[28, 29, 5]</th><th>[28, 28, 5]</th><th>[28, 29, 4]</th><th>[28, 28, 4]</th><th>[28, 29, 3]</th><th>[28, 28, 3]</th><th>[28, 29, 2]</th><th>[28, 28, 2]</th><th>[28, 29, 1]</th><th>[28, 28, 1]</th><th>[28, 29, 0]</th><th>[28, 28, 0]</th></tr>
<tr><th>GTX2:DRP41</th><th>[28, 29, 15]</th><th>[28, 28, 15]</th><th>[28, 29, 14]</th><th>[28, 28, 14]</th><th>[28, 29, 13]</th><th>[28, 28, 13]</th><th>[28, 29, 12]</th><th>[28, 28, 12]</th><th>[28, 29, 11]</th><th>[28, 28, 11]</th><th>[28, 29, 10]</th><th>[28, 28, 10]</th><th>[28, 29, 9]</th><th>[28, 28, 9]</th><th>[28, 29, 8]</th><th>[28, 28, 8]</th></tr>
<tr><th>GTX2:DRP42</th><th>[28, 29, 23]</th><th>[28, 28, 23]</th><th>[28, 29, 22]</th><th>[28, 28, 22]</th><th>[28, 29, 21]</th><th>[28, 28, 21]</th><th>[28, 29, 20]</th><th>[28, 28, 20]</th><th>[28, 29, 19]</th><th>[28, 28, 19]</th><th>[28, 29, 18]</th><th>[28, 28, 18]</th><th>[28, 29, 17]</th><th>[28, 28, 17]</th><th>[28, 29, 16]</th><th>[28, 28, 16]</th></tr>
<tr><th>GTX2:DRP43</th><th>[28, 29, 31]</th><th>[28, 28, 31]</th><th>[28, 29, 30]</th><th>[28, 28, 30]</th><th>[28, 29, 29]</th><th>[28, 28, 29]</th><th>[28, 29, 28]</th><th>[28, 28, 28]</th><th>[28, 29, 27]</th><th>[28, 28, 27]</th><th>[28, 29, 26]</th><th>[28, 28, 26]</th><th>[28, 29, 25]</th><th>[28, 28, 25]</th><th>[28, 29, 24]</th><th>[28, 28, 24]</th></tr>
<tr><th>GTX2:DRP44</th><th>[28, 29, 39]</th><th>[28, 28, 39]</th><th>[28, 29, 38]</th><th>[28, 28, 38]</th><th>[28, 29, 37]</th><th>[28, 28, 37]</th><th>[28, 29, 36]</th><th>[28, 28, 36]</th><th>[28, 29, 35]</th><th>[28, 28, 35]</th><th>[28, 29, 34]</th><th>[28, 28, 34]</th><th>[28, 29, 33]</th><th>[28, 28, 33]</th><th>[28, 29, 32]</th><th>[28, 28, 32]</th></tr>
<tr><th>GTX2:DRP45</th><th>[28, 29, 47]</th><th>[28, 28, 47]</th><th>[28, 29, 46]</th><th>[28, 28, 46]</th><th>[28, 29, 45]</th><th>[28, 28, 45]</th><th>[28, 29, 44]</th><th>[28, 28, 44]</th><th>[28, 29, 43]</th><th>[28, 28, 43]</th><th>[28, 29, 42]</th><th>[28, 28, 42]</th><th>[28, 29, 41]</th><th>[28, 28, 41]</th><th>[28, 29, 40]</th><th>[28, 28, 40]</th></tr>
<tr><th>GTX2:DRP46</th><th>[28, 29, 55]</th><th>[28, 28, 55]</th><th>[28, 29, 54]</th><th>[28, 28, 54]</th><th>[28, 29, 53]</th><th>[28, 28, 53]</th><th>[28, 29, 52]</th><th>[28, 28, 52]</th><th>[28, 29, 51]</th><th>[28, 28, 51]</th><th>[28, 29, 50]</th><th>[28, 28, 50]</th><th>[28, 29, 49]</th><th>[28, 28, 49]</th><th>[28, 29, 48]</th><th>[28, 28, 48]</th></tr>
<tr><th>GTX2:DRP47</th><th>[28, 29, 63]</th><th>[28, 28, 63]</th><th>[28, 29, 62]</th><th>[28, 28, 62]</th><th>[28, 29, 61]</th><th>[28, 28, 61]</th><th>[28, 29, 60]</th><th>[28, 28, 60]</th><th>[28, 29, 59]</th><th>[28, 28, 59]</th><th>[28, 29, 58]</th><th>[28, 28, 58]</th><th>[28, 29, 57]</th><th>[28, 28, 57]</th><th>[28, 29, 56]</th><th>[28, 28, 56]</th></tr>
<tr><th>GTX2:DRP48</th><th>[29, 29, 7]</th><th>[29, 28, 7]</th><th>[29, 29, 6]</th><th>[29, 28, 6]</th><th>[29, 29, 5]</th><th>[29, 28, 5]</th><th>[29, 29, 4]</th><th>[29, 28, 4]</th><th>[29, 29, 3]</th><th>[29, 28, 3]</th><th>[29, 29, 2]</th><th>[29, 28, 2]</th><th>[29, 29, 1]</th><th>[29, 28, 1]</th><th>[29, 29, 0]</th><th>[29, 28, 0]</th></tr>
<tr><th>GTX2:DRP49</th><th>[29, 29, 15]</th><th>[29, 28, 15]</th><th>[29, 29, 14]</th><th>[29, 28, 14]</th><th>[29, 29, 13]</th><th>[29, 28, 13]</th><th>[29, 29, 12]</th><th>[29, 28, 12]</th><th>[29, 29, 11]</th><th>[29, 28, 11]</th><th>[29, 29, 10]</th><th>[29, 28, 10]</th><th>[29, 29, 9]</th><th>[29, 28, 9]</th><th>[29, 29, 8]</th><th>[29, 28, 8]</th></tr>
<tr><th>GTX2:DRP4A</th><th>[29, 29, 23]</th><th>[29, 28, 23]</th><th>[29, 29, 22]</th><th>[29, 28, 22]</th><th>[29, 29, 21]</th><th>[29, 28, 21]</th><th>[29, 29, 20]</th><th>[29, 28, 20]</th><th>[29, 29, 19]</th><th>[29, 28, 19]</th><th>[29, 29, 18]</th><th>[29, 28, 18]</th><th>[29, 29, 17]</th><th>[29, 28, 17]</th><th>[29, 29, 16]</th><th>[29, 28, 16]</th></tr>
<tr><th>GTX2:DRP4B</th><th>[29, 29, 31]</th><th>[29, 28, 31]</th><th>[29, 29, 30]</th><th>[29, 28, 30]</th><th>[29, 29, 29]</th><th>[29, 28, 29]</th><th>[29, 29, 28]</th><th>[29, 28, 28]</th><th>[29, 29, 27]</th><th>[29, 28, 27]</th><th>[29, 29, 26]</th><th>[29, 28, 26]</th><th>[29, 29, 25]</th><th>[29, 28, 25]</th><th>[29, 29, 24]</th><th>[29, 28, 24]</th></tr>
<tr><th>GTX2:DRP4C</th><th>[29, 29, 39]</th><th>[29, 28, 39]</th><th>[29, 29, 38]</th><th>[29, 28, 38]</th><th>[29, 29, 37]</th><th>[29, 28, 37]</th><th>[29, 29, 36]</th><th>[29, 28, 36]</th><th>[29, 29, 35]</th><th>[29, 28, 35]</th><th>[29, 29, 34]</th><th>[29, 28, 34]</th><th>[29, 29, 33]</th><th>[29, 28, 33]</th><th>[29, 29, 32]</th><th>[29, 28, 32]</th></tr>
<tr><th>GTX2:DRP4D</th><th>[29, 29, 47]</th><th>[29, 28, 47]</th><th>[29, 29, 46]</th><th>[29, 28, 46]</th><th>[29, 29, 45]</th><th>[29, 28, 45]</th><th>[29, 29, 44]</th><th>[29, 28, 44]</th><th>[29, 29, 43]</th><th>[29, 28, 43]</th><th>[29, 29, 42]</th><th>[29, 28, 42]</th><th>[29, 29, 41]</th><th>[29, 28, 41]</th><th>[29, 29, 40]</th><th>[29, 28, 40]</th></tr>
<tr><th>GTX2:DRP4E</th><th>[29, 29, 55]</th><th>[29, 28, 55]</th><th>[29, 29, 54]</th><th>[29, 28, 54]</th><th>[29, 29, 53]</th><th>[29, 28, 53]</th><th>[29, 29, 52]</th><th>[29, 28, 52]</th><th>[29, 29, 51]</th><th>[29, 28, 51]</th><th>[29, 29, 50]</th><th>[29, 28, 50]</th><th>[29, 29, 49]</th><th>[29, 28, 49]</th><th>[29, 29, 48]</th><th>[29, 28, 48]</th></tr>
<tr><th>GTX2:DRP4F</th><th>[29, 29, 63]</th><th>[29, 28, 63]</th><th>[29, 29, 62]</th><th>[29, 28, 62]</th><th>[29, 29, 61]</th><th>[29, 28, 61]</th><th>[29, 29, 60]</th><th>[29, 28, 60]</th><th>[29, 29, 59]</th><th>[29, 28, 59]</th><th>[29, 29, 58]</th><th>[29, 28, 58]</th><th>[29, 29, 57]</th><th>[29, 28, 57]</th><th>[29, 29, 56]</th><th>[29, 28, 56]</th></tr>
<tr><th>GTX2:RXUSRCLK_DLY</th><th>[20, 29, 23]</th><th>[20, 28, 23]</th><th>[20, 29, 22]</th><th>[20, 28, 22]</th><th>[20, 29, 21]</th><th>[20, 28, 21]</th><th>[20, 29, 20]</th><th>[20, 28, 20]</th><th>[20, 29, 19]</th><th>[20, 28, 19]</th><th>[20, 29, 18]</th><th>[20, 28, 18]</th><th>[20, 29, 17]</th><th>[20, 28, 17]</th><th>[20, 29, 16]</th><th>[20, 28, 16]</th></tr>
<tr><th>GTX3:DRP00</th><th>[30, 29, 7]</th><th>[30, 28, 7]</th><th>[30, 29, 6]</th><th>[30, 28, 6]</th><th>[30, 29, 5]</th><th>[30, 28, 5]</th><th>[30, 29, 4]</th><th>[30, 28, 4]</th><th>[30, 29, 3]</th><th>[30, 28, 3]</th><th>[30, 29, 2]</th><th>[30, 28, 2]</th><th>[30, 29, 1]</th><th>[30, 28, 1]</th><th>[30, 29, 0]</th><th>[30, 28, 0]</th></tr>
<tr><th>GTX3:DRP01</th><th>[30, 29, 15]</th><th>[30, 28, 15]</th><th>[30, 29, 14]</th><th>[30, 28, 14]</th><th>[30, 29, 13]</th><th>[30, 28, 13]</th><th>[30, 29, 12]</th><th>[30, 28, 12]</th><th>[30, 29, 11]</th><th>[30, 28, 11]</th><th>[30, 29, 10]</th><th>[30, 28, 10]</th><th>[30, 29, 9]</th><th>[30, 28, 9]</th><th>[30, 29, 8]</th><th>[30, 28, 8]</th></tr>
<tr><th>GTX3:DRP02</th><th>[30, 29, 23]</th><th>[30, 28, 23]</th><th>[30, 29, 22]</th><th>[30, 28, 22]</th><th>[30, 29, 21]</th><th>[30, 28, 21]</th><th>[30, 29, 20]</th><th>[30, 28, 20]</th><th>[30, 29, 19]</th><th>[30, 28, 19]</th><th>[30, 29, 18]</th><th>[30, 28, 18]</th><th>[30, 29, 17]</th><th>[30, 28, 17]</th><th>[30, 29, 16]</th><th>[30, 28, 16]</th></tr>
<tr><th>GTX3:DRP03</th><th>[30, 29, 31]</th><th>[30, 28, 31]</th><th>[30, 29, 30]</th><th>[30, 28, 30]</th><th>[30, 29, 29]</th><th>[30, 28, 29]</th><th>[30, 29, 28]</th><th>[30, 28, 28]</th><th>[30, 29, 27]</th><th>[30, 28, 27]</th><th>[30, 29, 26]</th><th>[30, 28, 26]</th><th>[30, 29, 25]</th><th>[30, 28, 25]</th><th>[30, 29, 24]</th><th>[30, 28, 24]</th></tr>
<tr><th>GTX3:DRP04</th><th>[30, 29, 39]</th><th>[30, 28, 39]</th><th>[30, 29, 38]</th><th>[30, 28, 38]</th><th>[30, 29, 37]</th><th>[30, 28, 37]</th><th>[30, 29, 36]</th><th>[30, 28, 36]</th><th>[30, 29, 35]</th><th>[30, 28, 35]</th><th>[30, 29, 34]</th><th>[30, 28, 34]</th><th>[30, 29, 33]</th><th>[30, 28, 33]</th><th>[30, 29, 32]</th><th>[30, 28, 32]</th></tr>
<tr><th>GTX3:DRP05</th><th>[30, 29, 47]</th><th>[30, 28, 47]</th><th>[30, 29, 46]</th><th>[30, 28, 46]</th><th>[30, 29, 45]</th><th>[30, 28, 45]</th><th>[30, 29, 44]</th><th>[30, 28, 44]</th><th>[30, 29, 43]</th><th>[30, 28, 43]</th><th>[30, 29, 42]</th><th>[30, 28, 42]</th><th>[30, 29, 41]</th><th>[30, 28, 41]</th><th>[30, 29, 40]</th><th>[30, 28, 40]</th></tr>
<tr><th>GTX3:DRP06</th><th>[30, 29, 55]</th><th>[30, 28, 55]</th><th>[30, 29, 54]</th><th>[30, 28, 54]</th><th>[30, 29, 53]</th><th>[30, 28, 53]</th><th>[30, 29, 52]</th><th>[30, 28, 52]</th><th>[30, 29, 51]</th><th>[30, 28, 51]</th><th>[30, 29, 50]</th><th>[30, 28, 50]</th><th>[30, 29, 49]</th><th>[30, 28, 49]</th><th>[30, 29, 48]</th><th>[30, 28, 48]</th></tr>
<tr><th>GTX3:DRP07</th><th>[30, 29, 63]</th><th>[30, 28, 63]</th><th>[30, 29, 62]</th><th>[30, 28, 62]</th><th>[30, 29, 61]</th><th>[30, 28, 61]</th><th>[30, 29, 60]</th><th>[30, 28, 60]</th><th>[30, 29, 59]</th><th>[30, 28, 59]</th><th>[30, 29, 58]</th><th>[30, 28, 58]</th><th>[30, 29, 57]</th><th>[30, 28, 57]</th><th>[30, 29, 56]</th><th>[30, 28, 56]</th></tr>
<tr><th>GTX3:DRP08</th><th>[31, 29, 7]</th><th>[31, 28, 7]</th><th>[31, 29, 6]</th><th>[31, 28, 6]</th><th>[31, 29, 5]</th><th>[31, 28, 5]</th><th>[31, 29, 4]</th><th>[31, 28, 4]</th><th>[31, 29, 3]</th><th>[31, 28, 3]</th><th>[31, 29, 2]</th><th>[31, 28, 2]</th><th>[31, 29, 1]</th><th>[31, 28, 1]</th><th>[31, 29, 0]</th><th>[31, 28, 0]</th></tr>
<tr><th>GTX3:DRP09</th><th>[31, 29, 15]</th><th>[31, 28, 15]</th><th>[31, 29, 14]</th><th>[31, 28, 14]</th><th>[31, 29, 13]</th><th>[31, 28, 13]</th><th>[31, 29, 12]</th><th>[31, 28, 12]</th><th>[31, 29, 11]</th><th>[31, 28, 11]</th><th>[31, 29, 10]</th><th>[31, 28, 10]</th><th>[31, 29, 9]</th><th>[31, 28, 9]</th><th>[31, 29, 8]</th><th>[31, 28, 8]</th></tr>
<tr><th>GTX3:DRP0A</th><th>[31, 29, 23]</th><th>[31, 28, 23]</th><th>[31, 29, 22]</th><th>[31, 28, 22]</th><th>[31, 29, 21]</th><th>[31, 28, 21]</th><th>[31, 29, 20]</th><th>[31, 28, 20]</th><th>[31, 29, 19]</th><th>[31, 28, 19]</th><th>[31, 29, 18]</th><th>[31, 28, 18]</th><th>[31, 29, 17]</th><th>[31, 28, 17]</th><th>[31, 29, 16]</th><th>[31, 28, 16]</th></tr>
<tr><th>GTX3:DRP0B</th><th>[31, 29, 31]</th><th>[31, 28, 31]</th><th>[31, 29, 30]</th><th>[31, 28, 30]</th><th>[31, 29, 29]</th><th>[31, 28, 29]</th><th>[31, 29, 28]</th><th>[31, 28, 28]</th><th>[31, 29, 27]</th><th>[31, 28, 27]</th><th>[31, 29, 26]</th><th>[31, 28, 26]</th><th>[31, 29, 25]</th><th>[31, 28, 25]</th><th>[31, 29, 24]</th><th>[31, 28, 24]</th></tr>
<tr><th>GTX3:DRP0C</th><th>[31, 29, 39]</th><th>[31, 28, 39]</th><th>[31, 29, 38]</th><th>[31, 28, 38]</th><th>[31, 29, 37]</th><th>[31, 28, 37]</th><th>[31, 29, 36]</th><th>[31, 28, 36]</th><th>[31, 29, 35]</th><th>[31, 28, 35]</th><th>[31, 29, 34]</th><th>[31, 28, 34]</th><th>[31, 29, 33]</th><th>[31, 28, 33]</th><th>[31, 29, 32]</th><th>[31, 28, 32]</th></tr>
<tr><th>GTX3:DRP0D</th><th>[31, 29, 47]</th><th>[31, 28, 47]</th><th>[31, 29, 46]</th><th>[31, 28, 46]</th><th>[31, 29, 45]</th><th>[31, 28, 45]</th><th>[31, 29, 44]</th><th>[31, 28, 44]</th><th>[31, 29, 43]</th><th>[31, 28, 43]</th><th>[31, 29, 42]</th><th>[31, 28, 42]</th><th>[31, 29, 41]</th><th>[31, 28, 41]</th><th>[31, 29, 40]</th><th>[31, 28, 40]</th></tr>
<tr><th>GTX3:DRP0E</th><th>[31, 29, 55]</th><th>[31, 28, 55]</th><th>[31, 29, 54]</th><th>[31, 28, 54]</th><th>[31, 29, 53]</th><th>[31, 28, 53]</th><th>[31, 29, 52]</th><th>[31, 28, 52]</th><th>[31, 29, 51]</th><th>[31, 28, 51]</th><th>[31, 29, 50]</th><th>[31, 28, 50]</th><th>[31, 29, 49]</th><th>[31, 28, 49]</th><th>[31, 29, 48]</th><th>[31, 28, 48]</th></tr>
<tr><th>GTX3:DRP0F</th><th>[31, 29, 63]</th><th>[31, 28, 63]</th><th>[31, 29, 62]</th><th>[31, 28, 62]</th><th>[31, 29, 61]</th><th>[31, 28, 61]</th><th>[31, 29, 60]</th><th>[31, 28, 60]</th><th>[31, 29, 59]</th><th>[31, 28, 59]</th><th>[31, 29, 58]</th><th>[31, 28, 58]</th><th>[31, 29, 57]</th><th>[31, 28, 57]</th><th>[31, 29, 56]</th><th>[31, 28, 56]</th></tr>
<tr><th>GTX3:DRP10</th><th>[32, 29, 7]</th><th>[32, 28, 7]</th><th>[32, 29, 6]</th><th>[32, 28, 6]</th><th>[32, 29, 5]</th><th>[32, 28, 5]</th><th>[32, 29, 4]</th><th>[32, 28, 4]</th><th>[32, 29, 3]</th><th>[32, 28, 3]</th><th>[32, 29, 2]</th><th>[32, 28, 2]</th><th>[32, 29, 1]</th><th>[32, 28, 1]</th><th>[32, 29, 0]</th><th>[32, 28, 0]</th></tr>
<tr><th>GTX3:DRP11</th><th>[32, 29, 15]</th><th>[32, 28, 15]</th><th>[32, 29, 14]</th><th>[32, 28, 14]</th><th>[32, 29, 13]</th><th>[32, 28, 13]</th><th>[32, 29, 12]</th><th>[32, 28, 12]</th><th>[32, 29, 11]</th><th>[32, 28, 11]</th><th>[32, 29, 10]</th><th>[32, 28, 10]</th><th>[32, 29, 9]</th><th>[32, 28, 9]</th><th>[32, 29, 8]</th><th>[32, 28, 8]</th></tr>
<tr><th>GTX3:DRP12</th><th>[32, 29, 23]</th><th>[32, 28, 23]</th><th>[32, 29, 22]</th><th>[32, 28, 22]</th><th>[32, 29, 21]</th><th>[32, 28, 21]</th><th>[32, 29, 20]</th><th>[32, 28, 20]</th><th>[32, 29, 19]</th><th>[32, 28, 19]</th><th>[32, 29, 18]</th><th>[32, 28, 18]</th><th>[32, 29, 17]</th><th>[32, 28, 17]</th><th>[32, 29, 16]</th><th>[32, 28, 16]</th></tr>
<tr><th>GTX3:DRP13</th><th>[32, 29, 31]</th><th>[32, 28, 31]</th><th>[32, 29, 30]</th><th>[32, 28, 30]</th><th>[32, 29, 29]</th><th>[32, 28, 29]</th><th>[32, 29, 28]</th><th>[32, 28, 28]</th><th>[32, 29, 27]</th><th>[32, 28, 27]</th><th>[32, 29, 26]</th><th>[32, 28, 26]</th><th>[32, 29, 25]</th><th>[32, 28, 25]</th><th>[32, 29, 24]</th><th>[32, 28, 24]</th></tr>
<tr><th>GTX3:DRP14</th><th>[32, 29, 39]</th><th>[32, 28, 39]</th><th>[32, 29, 38]</th><th>[32, 28, 38]</th><th>[32, 29, 37]</th><th>[32, 28, 37]</th><th>[32, 29, 36]</th><th>[32, 28, 36]</th><th>[32, 29, 35]</th><th>[32, 28, 35]</th><th>[32, 29, 34]</th><th>[32, 28, 34]</th><th>[32, 29, 33]</th><th>[32, 28, 33]</th><th>[32, 29, 32]</th><th>[32, 28, 32]</th></tr>
<tr><th>GTX3:DRP15</th><th>[32, 29, 47]</th><th>[32, 28, 47]</th><th>[32, 29, 46]</th><th>[32, 28, 46]</th><th>[32, 29, 45]</th><th>[32, 28, 45]</th><th>[32, 29, 44]</th><th>[32, 28, 44]</th><th>[32, 29, 43]</th><th>[32, 28, 43]</th><th>[32, 29, 42]</th><th>[32, 28, 42]</th><th>[32, 29, 41]</th><th>[32, 28, 41]</th><th>[32, 29, 40]</th><th>[32, 28, 40]</th></tr>
<tr><th>GTX3:DRP16</th><th>[32, 29, 55]</th><th>[32, 28, 55]</th><th>[32, 29, 54]</th><th>[32, 28, 54]</th><th>[32, 29, 53]</th><th>[32, 28, 53]</th><th>[32, 29, 52]</th><th>[32, 28, 52]</th><th>[32, 29, 51]</th><th>[32, 28, 51]</th><th>[32, 29, 50]</th><th>[32, 28, 50]</th><th>[32, 29, 49]</th><th>[32, 28, 49]</th><th>[32, 29, 48]</th><th>[32, 28, 48]</th></tr>
<tr><th>GTX3:DRP17</th><th>[32, 29, 63]</th><th>[32, 28, 63]</th><th>[32, 29, 62]</th><th>[32, 28, 62]</th><th>[32, 29, 61]</th><th>[32, 28, 61]</th><th>[32, 29, 60]</th><th>[32, 28, 60]</th><th>[32, 29, 59]</th><th>[32, 28, 59]</th><th>[32, 29, 58]</th><th>[32, 28, 58]</th><th>[32, 29, 57]</th><th>[32, 28, 57]</th><th>[32, 29, 56]</th><th>[32, 28, 56]</th></tr>
<tr><th>GTX3:DRP18</th><th>[33, 29, 7]</th><th>[33, 28, 7]</th><th>[33, 29, 6]</th><th>[33, 28, 6]</th><th>[33, 29, 5]</th><th>[33, 28, 5]</th><th>[33, 29, 4]</th><th>[33, 28, 4]</th><th>[33, 29, 3]</th><th>[33, 28, 3]</th><th>[33, 29, 2]</th><th>[33, 28, 2]</th><th>[33, 29, 1]</th><th>[33, 28, 1]</th><th>[33, 29, 0]</th><th>[33, 28, 0]</th></tr>
<tr><th>GTX3:DRP19</th><th>[33, 29, 15]</th><th>[33, 28, 15]</th><th>[33, 29, 14]</th><th>[33, 28, 14]</th><th>[33, 29, 13]</th><th>[33, 28, 13]</th><th>[33, 29, 12]</th><th>[33, 28, 12]</th><th>[33, 29, 11]</th><th>[33, 28, 11]</th><th>[33, 29, 10]</th><th>[33, 28, 10]</th><th>[33, 29, 9]</th><th>[33, 28, 9]</th><th>[33, 29, 8]</th><th>[33, 28, 8]</th></tr>
<tr><th>GTX3:DRP1A</th><th>[33, 29, 23]</th><th>[33, 28, 23]</th><th>[33, 29, 22]</th><th>[33, 28, 22]</th><th>[33, 29, 21]</th><th>[33, 28, 21]</th><th>[33, 29, 20]</th><th>[33, 28, 20]</th><th>[33, 29, 19]</th><th>[33, 28, 19]</th><th>[33, 29, 18]</th><th>[33, 28, 18]</th><th>[33, 29, 17]</th><th>[33, 28, 17]</th><th>[33, 29, 16]</th><th>[33, 28, 16]</th></tr>
<tr><th>GTX3:DRP1B</th><th>[33, 29, 31]</th><th>[33, 28, 31]</th><th>[33, 29, 30]</th><th>[33, 28, 30]</th><th>[33, 29, 29]</th><th>[33, 28, 29]</th><th>[33, 29, 28]</th><th>[33, 28, 28]</th><th>[33, 29, 27]</th><th>[33, 28, 27]</th><th>[33, 29, 26]</th><th>[33, 28, 26]</th><th>[33, 29, 25]</th><th>[33, 28, 25]</th><th>[33, 29, 24]</th><th>[33, 28, 24]</th></tr>
<tr><th>GTX3:DRP1C</th><th>[33, 29, 39]</th><th>[33, 28, 39]</th><th>[33, 29, 38]</th><th>[33, 28, 38]</th><th>[33, 29, 37]</th><th>[33, 28, 37]</th><th>[33, 29, 36]</th><th>[33, 28, 36]</th><th>[33, 29, 35]</th><th>[33, 28, 35]</th><th>[33, 29, 34]</th><th>[33, 28, 34]</th><th>[33, 29, 33]</th><th>[33, 28, 33]</th><th>[33, 29, 32]</th><th>[33, 28, 32]</th></tr>
<tr><th>GTX3:DRP1D</th><th>[33, 29, 47]</th><th>[33, 28, 47]</th><th>[33, 29, 46]</th><th>[33, 28, 46]</th><th>[33, 29, 45]</th><th>[33, 28, 45]</th><th>[33, 29, 44]</th><th>[33, 28, 44]</th><th>[33, 29, 43]</th><th>[33, 28, 43]</th><th>[33, 29, 42]</th><th>[33, 28, 42]</th><th>[33, 29, 41]</th><th>[33, 28, 41]</th><th>[33, 29, 40]</th><th>[33, 28, 40]</th></tr>
<tr><th>GTX3:DRP1E</th><th>[33, 29, 55]</th><th>[33, 28, 55]</th><th>[33, 29, 54]</th><th>[33, 28, 54]</th><th>[33, 29, 53]</th><th>[33, 28, 53]</th><th>[33, 29, 52]</th><th>[33, 28, 52]</th><th>[33, 29, 51]</th><th>[33, 28, 51]</th><th>[33, 29, 50]</th><th>[33, 28, 50]</th><th>[33, 29, 49]</th><th>[33, 28, 49]</th><th>[33, 29, 48]</th><th>[33, 28, 48]</th></tr>
<tr><th>GTX3:DRP1F</th><th>[33, 29, 63]</th><th>[33, 28, 63]</th><th>[33, 29, 62]</th><th>[33, 28, 62]</th><th>[33, 29, 61]</th><th>[33, 28, 61]</th><th>[33, 29, 60]</th><th>[33, 28, 60]</th><th>[33, 29, 59]</th><th>[33, 28, 59]</th><th>[33, 29, 58]</th><th>[33, 28, 58]</th><th>[33, 29, 57]</th><th>[33, 28, 57]</th><th>[33, 29, 56]</th><th>[33, 28, 56]</th></tr>
<tr><th>GTX3:DRP20</th><th>[34, 29, 7]</th><th>[34, 28, 7]</th><th>[34, 29, 6]</th><th>[34, 28, 6]</th><th>[34, 29, 5]</th><th>[34, 28, 5]</th><th>[34, 29, 4]</th><th>[34, 28, 4]</th><th>[34, 29, 3]</th><th>[34, 28, 3]</th><th>[34, 29, 2]</th><th>[34, 28, 2]</th><th>[34, 29, 1]</th><th>[34, 28, 1]</th><th>[34, 29, 0]</th><th>[34, 28, 0]</th></tr>
<tr><th>GTX3:DRP21</th><th>[34, 29, 15]</th><th>[34, 28, 15]</th><th>[34, 29, 14]</th><th>[34, 28, 14]</th><th>[34, 29, 13]</th><th>[34, 28, 13]</th><th>[34, 29, 12]</th><th>[34, 28, 12]</th><th>[34, 29, 11]</th><th>[34, 28, 11]</th><th>[34, 29, 10]</th><th>[34, 28, 10]</th><th>[34, 29, 9]</th><th>[34, 28, 9]</th><th>[34, 29, 8]</th><th>[34, 28, 8]</th></tr>
<tr><th>GTX3:DRP22</th><th>[34, 29, 23]</th><th>[34, 28, 23]</th><th>[34, 29, 22]</th><th>[34, 28, 22]</th><th>[34, 29, 21]</th><th>[34, 28, 21]</th><th>[34, 29, 20]</th><th>[34, 28, 20]</th><th>[34, 29, 19]</th><th>[34, 28, 19]</th><th>[34, 29, 18]</th><th>[34, 28, 18]</th><th>[34, 29, 17]</th><th>[34, 28, 17]</th><th>[34, 29, 16]</th><th>[34, 28, 16]</th></tr>
<tr><th>GTX3:DRP23</th><th>[34, 29, 31]</th><th>[34, 28, 31]</th><th>[34, 29, 30]</th><th>[34, 28, 30]</th><th>[34, 29, 29]</th><th>[34, 28, 29]</th><th>[34, 29, 28]</th><th>[34, 28, 28]</th><th>[34, 29, 27]</th><th>[34, 28, 27]</th><th>[34, 29, 26]</th><th>[34, 28, 26]</th><th>[34, 29, 25]</th><th>[34, 28, 25]</th><th>[34, 29, 24]</th><th>[34, 28, 24]</th></tr>
<tr><th>GTX3:DRP24</th><th>[34, 29, 39]</th><th>[34, 28, 39]</th><th>[34, 29, 38]</th><th>[34, 28, 38]</th><th>[34, 29, 37]</th><th>[34, 28, 37]</th><th>[34, 29, 36]</th><th>[34, 28, 36]</th><th>[34, 29, 35]</th><th>[34, 28, 35]</th><th>[34, 29, 34]</th><th>[34, 28, 34]</th><th>[34, 29, 33]</th><th>[34, 28, 33]</th><th>[34, 29, 32]</th><th>[34, 28, 32]</th></tr>
<tr><th>GTX3:DRP25</th><th>[34, 29, 47]</th><th>[34, 28, 47]</th><th>[34, 29, 46]</th><th>[34, 28, 46]</th><th>[34, 29, 45]</th><th>[34, 28, 45]</th><th>[34, 29, 44]</th><th>[34, 28, 44]</th><th>[34, 29, 43]</th><th>[34, 28, 43]</th><th>[34, 29, 42]</th><th>[34, 28, 42]</th><th>[34, 29, 41]</th><th>[34, 28, 41]</th><th>[34, 29, 40]</th><th>[34, 28, 40]</th></tr>
<tr><th>GTX3:DRP26</th><th>[34, 29, 55]</th><th>[34, 28, 55]</th><th>[34, 29, 54]</th><th>[34, 28, 54]</th><th>[34, 29, 53]</th><th>[34, 28, 53]</th><th>[34, 29, 52]</th><th>[34, 28, 52]</th><th>[34, 29, 51]</th><th>[34, 28, 51]</th><th>[34, 29, 50]</th><th>[34, 28, 50]</th><th>[34, 29, 49]</th><th>[34, 28, 49]</th><th>[34, 29, 48]</th><th>[34, 28, 48]</th></tr>
<tr><th>GTX3:DRP27</th><th>[34, 29, 63]</th><th>[34, 28, 63]</th><th>[34, 29, 62]</th><th>[34, 28, 62]</th><th>[34, 29, 61]</th><th>[34, 28, 61]</th><th>[34, 29, 60]</th><th>[34, 28, 60]</th><th>[34, 29, 59]</th><th>[34, 28, 59]</th><th>[34, 29, 58]</th><th>[34, 28, 58]</th><th>[34, 29, 57]</th><th>[34, 28, 57]</th><th>[34, 29, 56]</th><th>[34, 28, 56]</th></tr>
<tr><th>GTX3:DRP28</th><th>[35, 29, 7]</th><th>[35, 28, 7]</th><th>[35, 29, 6]</th><th>[35, 28, 6]</th><th>[35, 29, 5]</th><th>[35, 28, 5]</th><th>[35, 29, 4]</th><th>[35, 28, 4]</th><th>[35, 29, 3]</th><th>[35, 28, 3]</th><th>[35, 29, 2]</th><th>[35, 28, 2]</th><th>[35, 29, 1]</th><th>[35, 28, 1]</th><th>[35, 29, 0]</th><th>[35, 28, 0]</th></tr>
<tr><th>GTX3:DRP29</th><th>[35, 29, 15]</th><th>[35, 28, 15]</th><th>[35, 29, 14]</th><th>[35, 28, 14]</th><th>[35, 29, 13]</th><th>[35, 28, 13]</th><th>[35, 29, 12]</th><th>[35, 28, 12]</th><th>[35, 29, 11]</th><th>[35, 28, 11]</th><th>[35, 29, 10]</th><th>[35, 28, 10]</th><th>[35, 29, 9]</th><th>[35, 28, 9]</th><th>[35, 29, 8]</th><th>[35, 28, 8]</th></tr>
<tr><th>GTX3:DRP2A</th><th>[35, 29, 23]</th><th>[35, 28, 23]</th><th>[35, 29, 22]</th><th>[35, 28, 22]</th><th>[35, 29, 21]</th><th>[35, 28, 21]</th><th>[35, 29, 20]</th><th>[35, 28, 20]</th><th>[35, 29, 19]</th><th>[35, 28, 19]</th><th>[35, 29, 18]</th><th>[35, 28, 18]</th><th>[35, 29, 17]</th><th>[35, 28, 17]</th><th>[35, 29, 16]</th><th>[35, 28, 16]</th></tr>
<tr><th>GTX3:DRP2B</th><th>[35, 29, 31]</th><th>[35, 28, 31]</th><th>[35, 29, 30]</th><th>[35, 28, 30]</th><th>[35, 29, 29]</th><th>[35, 28, 29]</th><th>[35, 29, 28]</th><th>[35, 28, 28]</th><th>[35, 29, 27]</th><th>[35, 28, 27]</th><th>[35, 29, 26]</th><th>[35, 28, 26]</th><th>[35, 29, 25]</th><th>[35, 28, 25]</th><th>[35, 29, 24]</th><th>[35, 28, 24]</th></tr>
<tr><th>GTX3:DRP2C</th><th>[35, 29, 39]</th><th>[35, 28, 39]</th><th>[35, 29, 38]</th><th>[35, 28, 38]</th><th>[35, 29, 37]</th><th>[35, 28, 37]</th><th>[35, 29, 36]</th><th>[35, 28, 36]</th><th>[35, 29, 35]</th><th>[35, 28, 35]</th><th>[35, 29, 34]</th><th>[35, 28, 34]</th><th>[35, 29, 33]</th><th>[35, 28, 33]</th><th>[35, 29, 32]</th><th>[35, 28, 32]</th></tr>
<tr><th>GTX3:DRP2D</th><th>[35, 29, 47]</th><th>[35, 28, 47]</th><th>[35, 29, 46]</th><th>[35, 28, 46]</th><th>[35, 29, 45]</th><th>[35, 28, 45]</th><th>[35, 29, 44]</th><th>[35, 28, 44]</th><th>[35, 29, 43]</th><th>[35, 28, 43]</th><th>[35, 29, 42]</th><th>[35, 28, 42]</th><th>[35, 29, 41]</th><th>[35, 28, 41]</th><th>[35, 29, 40]</th><th>[35, 28, 40]</th></tr>
<tr><th>GTX3:DRP2E</th><th>[35, 29, 55]</th><th>[35, 28, 55]</th><th>[35, 29, 54]</th><th>[35, 28, 54]</th><th>[35, 29, 53]</th><th>[35, 28, 53]</th><th>[35, 29, 52]</th><th>[35, 28, 52]</th><th>[35, 29, 51]</th><th>[35, 28, 51]</th><th>[35, 29, 50]</th><th>[35, 28, 50]</th><th>[35, 29, 49]</th><th>[35, 28, 49]</th><th>[35, 29, 48]</th><th>[35, 28, 48]</th></tr>
<tr><th>GTX3:DRP2F</th><th>[35, 29, 63]</th><th>[35, 28, 63]</th><th>[35, 29, 62]</th><th>[35, 28, 62]</th><th>[35, 29, 61]</th><th>[35, 28, 61]</th><th>[35, 29, 60]</th><th>[35, 28, 60]</th><th>[35, 29, 59]</th><th>[35, 28, 59]</th><th>[35, 29, 58]</th><th>[35, 28, 58]</th><th>[35, 29, 57]</th><th>[35, 28, 57]</th><th>[35, 29, 56]</th><th>[35, 28, 56]</th></tr>
<tr><th>GTX3:DRP30</th><th>[36, 29, 7]</th><th>[36, 28, 7]</th><th>[36, 29, 6]</th><th>[36, 28, 6]</th><th>[36, 29, 5]</th><th>[36, 28, 5]</th><th>[36, 29, 4]</th><th>[36, 28, 4]</th><th>[36, 29, 3]</th><th>[36, 28, 3]</th><th>[36, 29, 2]</th><th>[36, 28, 2]</th><th>[36, 29, 1]</th><th>[36, 28, 1]</th><th>[36, 29, 0]</th><th>[36, 28, 0]</th></tr>
<tr><th>GTX3:DRP31</th><th>[36, 29, 15]</th><th>[36, 28, 15]</th><th>[36, 29, 14]</th><th>[36, 28, 14]</th><th>[36, 29, 13]</th><th>[36, 28, 13]</th><th>[36, 29, 12]</th><th>[36, 28, 12]</th><th>[36, 29, 11]</th><th>[36, 28, 11]</th><th>[36, 29, 10]</th><th>[36, 28, 10]</th><th>[36, 29, 9]</th><th>[36, 28, 9]</th><th>[36, 29, 8]</th><th>[36, 28, 8]</th></tr>
<tr><th>GTX3:DRP32</th><th>[36, 29, 23]</th><th>[36, 28, 23]</th><th>[36, 29, 22]</th><th>[36, 28, 22]</th><th>[36, 29, 21]</th><th>[36, 28, 21]</th><th>[36, 29, 20]</th><th>[36, 28, 20]</th><th>[36, 29, 19]</th><th>[36, 28, 19]</th><th>[36, 29, 18]</th><th>[36, 28, 18]</th><th>[36, 29, 17]</th><th>[36, 28, 17]</th><th>[36, 29, 16]</th><th>[36, 28, 16]</th></tr>
<tr><th>GTX3:DRP33</th><th>[36, 29, 31]</th><th>[36, 28, 31]</th><th>[36, 29, 30]</th><th>[36, 28, 30]</th><th>[36, 29, 29]</th><th>[36, 28, 29]</th><th>[36, 29, 28]</th><th>[36, 28, 28]</th><th>[36, 29, 27]</th><th>[36, 28, 27]</th><th>[36, 29, 26]</th><th>[36, 28, 26]</th><th>[36, 29, 25]</th><th>[36, 28, 25]</th><th>[36, 29, 24]</th><th>[36, 28, 24]</th></tr>
<tr><th>GTX3:DRP34</th><th>[36, 29, 39]</th><th>[36, 28, 39]</th><th>[36, 29, 38]</th><th>[36, 28, 38]</th><th>[36, 29, 37]</th><th>[36, 28, 37]</th><th>[36, 29, 36]</th><th>[36, 28, 36]</th><th>[36, 29, 35]</th><th>[36, 28, 35]</th><th>[36, 29, 34]</th><th>[36, 28, 34]</th><th>[36, 29, 33]</th><th>[36, 28, 33]</th><th>[36, 29, 32]</th><th>[36, 28, 32]</th></tr>
<tr><th>GTX3:DRP35</th><th>[36, 29, 47]</th><th>[36, 28, 47]</th><th>[36, 29, 46]</th><th>[36, 28, 46]</th><th>[36, 29, 45]</th><th>[36, 28, 45]</th><th>[36, 29, 44]</th><th>[36, 28, 44]</th><th>[36, 29, 43]</th><th>[36, 28, 43]</th><th>[36, 29, 42]</th><th>[36, 28, 42]</th><th>[36, 29, 41]</th><th>[36, 28, 41]</th><th>[36, 29, 40]</th><th>[36, 28, 40]</th></tr>
<tr><th>GTX3:DRP36</th><th>[36, 29, 55]</th><th>[36, 28, 55]</th><th>[36, 29, 54]</th><th>[36, 28, 54]</th><th>[36, 29, 53]</th><th>[36, 28, 53]</th><th>[36, 29, 52]</th><th>[36, 28, 52]</th><th>[36, 29, 51]</th><th>[36, 28, 51]</th><th>[36, 29, 50]</th><th>[36, 28, 50]</th><th>[36, 29, 49]</th><th>[36, 28, 49]</th><th>[36, 29, 48]</th><th>[36, 28, 48]</th></tr>
<tr><th>GTX3:DRP37</th><th>[36, 29, 63]</th><th>[36, 28, 63]</th><th>[36, 29, 62]</th><th>[36, 28, 62]</th><th>[36, 29, 61]</th><th>[36, 28, 61]</th><th>[36, 29, 60]</th><th>[36, 28, 60]</th><th>[36, 29, 59]</th><th>[36, 28, 59]</th><th>[36, 29, 58]</th><th>[36, 28, 58]</th><th>[36, 29, 57]</th><th>[36, 28, 57]</th><th>[36, 29, 56]</th><th>[36, 28, 56]</th></tr>
<tr><th>GTX3:DRP38</th><th>[37, 29, 7]</th><th>[37, 28, 7]</th><th>[37, 29, 6]</th><th>[37, 28, 6]</th><th>[37, 29, 5]</th><th>[37, 28, 5]</th><th>[37, 29, 4]</th><th>[37, 28, 4]</th><th>[37, 29, 3]</th><th>[37, 28, 3]</th><th>[37, 29, 2]</th><th>[37, 28, 2]</th><th>[37, 29, 1]</th><th>[37, 28, 1]</th><th>[37, 29, 0]</th><th>[37, 28, 0]</th></tr>
<tr><th>GTX3:DRP39</th><th>[37, 29, 15]</th><th>[37, 28, 15]</th><th>[37, 29, 14]</th><th>[37, 28, 14]</th><th>[37, 29, 13]</th><th>[37, 28, 13]</th><th>[37, 29, 12]</th><th>[37, 28, 12]</th><th>[37, 29, 11]</th><th>[37, 28, 11]</th><th>[37, 29, 10]</th><th>[37, 28, 10]</th><th>[37, 29, 9]</th><th>[37, 28, 9]</th><th>[37, 29, 8]</th><th>[37, 28, 8]</th></tr>
<tr><th>GTX3:DRP3A</th><th>[37, 29, 23]</th><th>[37, 28, 23]</th><th>[37, 29, 22]</th><th>[37, 28, 22]</th><th>[37, 29, 21]</th><th>[37, 28, 21]</th><th>[37, 29, 20]</th><th>[37, 28, 20]</th><th>[37, 29, 19]</th><th>[37, 28, 19]</th><th>[37, 29, 18]</th><th>[37, 28, 18]</th><th>[37, 29, 17]</th><th>[37, 28, 17]</th><th>[37, 29, 16]</th><th>[37, 28, 16]</th></tr>
<tr><th>GTX3:DRP3B</th><th>[37, 29, 31]</th><th>[37, 28, 31]</th><th>[37, 29, 30]</th><th>[37, 28, 30]</th><th>[37, 29, 29]</th><th>[37, 28, 29]</th><th>[37, 29, 28]</th><th>[37, 28, 28]</th><th>[37, 29, 27]</th><th>[37, 28, 27]</th><th>[37, 29, 26]</th><th>[37, 28, 26]</th><th>[37, 29, 25]</th><th>[37, 28, 25]</th><th>[37, 29, 24]</th><th>[37, 28, 24]</th></tr>
<tr><th>GTX3:DRP3C</th><th>[37, 29, 39]</th><th>[37, 28, 39]</th><th>[37, 29, 38]</th><th>[37, 28, 38]</th><th>[37, 29, 37]</th><th>[37, 28, 37]</th><th>[37, 29, 36]</th><th>[37, 28, 36]</th><th>[37, 29, 35]</th><th>[37, 28, 35]</th><th>[37, 29, 34]</th><th>[37, 28, 34]</th><th>[37, 29, 33]</th><th>[37, 28, 33]</th><th>[37, 29, 32]</th><th>[37, 28, 32]</th></tr>
<tr><th>GTX3:DRP3D</th><th>[37, 29, 47]</th><th>[37, 28, 47]</th><th>[37, 29, 46]</th><th>[37, 28, 46]</th><th>[37, 29, 45]</th><th>[37, 28, 45]</th><th>[37, 29, 44]</th><th>[37, 28, 44]</th><th>[37, 29, 43]</th><th>[37, 28, 43]</th><th>[37, 29, 42]</th><th>[37, 28, 42]</th><th>[37, 29, 41]</th><th>[37, 28, 41]</th><th>[37, 29, 40]</th><th>[37, 28, 40]</th></tr>
<tr><th>GTX3:DRP3E</th><th>[37, 29, 55]</th><th>[37, 28, 55]</th><th>[37, 29, 54]</th><th>[37, 28, 54]</th><th>[37, 29, 53]</th><th>[37, 28, 53]</th><th>[37, 29, 52]</th><th>[37, 28, 52]</th><th>[37, 29, 51]</th><th>[37, 28, 51]</th><th>[37, 29, 50]</th><th>[37, 28, 50]</th><th>[37, 29, 49]</th><th>[37, 28, 49]</th><th>[37, 29, 48]</th><th>[37, 28, 48]</th></tr>
<tr><th>GTX3:DRP3F</th><th>[37, 29, 63]</th><th>[37, 28, 63]</th><th>[37, 29, 62]</th><th>[37, 28, 62]</th><th>[37, 29, 61]</th><th>[37, 28, 61]</th><th>[37, 29, 60]</th><th>[37, 28, 60]</th><th>[37, 29, 59]</th><th>[37, 28, 59]</th><th>[37, 29, 58]</th><th>[37, 28, 58]</th><th>[37, 29, 57]</th><th>[37, 28, 57]</th><th>[37, 29, 56]</th><th>[37, 28, 56]</th></tr>
<tr><th>GTX3:DRP40</th><th>[38, 29, 7]</th><th>[38, 28, 7]</th><th>[38, 29, 6]</th><th>[38, 28, 6]</th><th>[38, 29, 5]</th><th>[38, 28, 5]</th><th>[38, 29, 4]</th><th>[38, 28, 4]</th><th>[38, 29, 3]</th><th>[38, 28, 3]</th><th>[38, 29, 2]</th><th>[38, 28, 2]</th><th>[38, 29, 1]</th><th>[38, 28, 1]</th><th>[38, 29, 0]</th><th>[38, 28, 0]</th></tr>
<tr><th>GTX3:DRP41</th><th>[38, 29, 15]</th><th>[38, 28, 15]</th><th>[38, 29, 14]</th><th>[38, 28, 14]</th><th>[38, 29, 13]</th><th>[38, 28, 13]</th><th>[38, 29, 12]</th><th>[38, 28, 12]</th><th>[38, 29, 11]</th><th>[38, 28, 11]</th><th>[38, 29, 10]</th><th>[38, 28, 10]</th><th>[38, 29, 9]</th><th>[38, 28, 9]</th><th>[38, 29, 8]</th><th>[38, 28, 8]</th></tr>
<tr><th>GTX3:DRP42</th><th>[38, 29, 23]</th><th>[38, 28, 23]</th><th>[38, 29, 22]</th><th>[38, 28, 22]</th><th>[38, 29, 21]</th><th>[38, 28, 21]</th><th>[38, 29, 20]</th><th>[38, 28, 20]</th><th>[38, 29, 19]</th><th>[38, 28, 19]</th><th>[38, 29, 18]</th><th>[38, 28, 18]</th><th>[38, 29, 17]</th><th>[38, 28, 17]</th><th>[38, 29, 16]</th><th>[38, 28, 16]</th></tr>
<tr><th>GTX3:DRP43</th><th>[38, 29, 31]</th><th>[38, 28, 31]</th><th>[38, 29, 30]</th><th>[38, 28, 30]</th><th>[38, 29, 29]</th><th>[38, 28, 29]</th><th>[38, 29, 28]</th><th>[38, 28, 28]</th><th>[38, 29, 27]</th><th>[38, 28, 27]</th><th>[38, 29, 26]</th><th>[38, 28, 26]</th><th>[38, 29, 25]</th><th>[38, 28, 25]</th><th>[38, 29, 24]</th><th>[38, 28, 24]</th></tr>
<tr><th>GTX3:DRP44</th><th>[38, 29, 39]</th><th>[38, 28, 39]</th><th>[38, 29, 38]</th><th>[38, 28, 38]</th><th>[38, 29, 37]</th><th>[38, 28, 37]</th><th>[38, 29, 36]</th><th>[38, 28, 36]</th><th>[38, 29, 35]</th><th>[38, 28, 35]</th><th>[38, 29, 34]</th><th>[38, 28, 34]</th><th>[38, 29, 33]</th><th>[38, 28, 33]</th><th>[38, 29, 32]</th><th>[38, 28, 32]</th></tr>
<tr><th>GTX3:DRP45</th><th>[38, 29, 47]</th><th>[38, 28, 47]</th><th>[38, 29, 46]</th><th>[38, 28, 46]</th><th>[38, 29, 45]</th><th>[38, 28, 45]</th><th>[38, 29, 44]</th><th>[38, 28, 44]</th><th>[38, 29, 43]</th><th>[38, 28, 43]</th><th>[38, 29, 42]</th><th>[38, 28, 42]</th><th>[38, 29, 41]</th><th>[38, 28, 41]</th><th>[38, 29, 40]</th><th>[38, 28, 40]</th></tr>
<tr><th>GTX3:DRP46</th><th>[38, 29, 55]</th><th>[38, 28, 55]</th><th>[38, 29, 54]</th><th>[38, 28, 54]</th><th>[38, 29, 53]</th><th>[38, 28, 53]</th><th>[38, 29, 52]</th><th>[38, 28, 52]</th><th>[38, 29, 51]</th><th>[38, 28, 51]</th><th>[38, 29, 50]</th><th>[38, 28, 50]</th><th>[38, 29, 49]</th><th>[38, 28, 49]</th><th>[38, 29, 48]</th><th>[38, 28, 48]</th></tr>
<tr><th>GTX3:DRP47</th><th>[38, 29, 63]</th><th>[38, 28, 63]</th><th>[38, 29, 62]</th><th>[38, 28, 62]</th><th>[38, 29, 61]</th><th>[38, 28, 61]</th><th>[38, 29, 60]</th><th>[38, 28, 60]</th><th>[38, 29, 59]</th><th>[38, 28, 59]</th><th>[38, 29, 58]</th><th>[38, 28, 58]</th><th>[38, 29, 57]</th><th>[38, 28, 57]</th><th>[38, 29, 56]</th><th>[38, 28, 56]</th></tr>
<tr><th>GTX3:DRP48</th><th>[39, 29, 7]</th><th>[39, 28, 7]</th><th>[39, 29, 6]</th><th>[39, 28, 6]</th><th>[39, 29, 5]</th><th>[39, 28, 5]</th><th>[39, 29, 4]</th><th>[39, 28, 4]</th><th>[39, 29, 3]</th><th>[39, 28, 3]</th><th>[39, 29, 2]</th><th>[39, 28, 2]</th><th>[39, 29, 1]</th><th>[39, 28, 1]</th><th>[39, 29, 0]</th><th>[39, 28, 0]</th></tr>
<tr><th>GTX3:DRP49</th><th>[39, 29, 15]</th><th>[39, 28, 15]</th><th>[39, 29, 14]</th><th>[39, 28, 14]</th><th>[39, 29, 13]</th><th>[39, 28, 13]</th><th>[39, 29, 12]</th><th>[39, 28, 12]</th><th>[39, 29, 11]</th><th>[39, 28, 11]</th><th>[39, 29, 10]</th><th>[39, 28, 10]</th><th>[39, 29, 9]</th><th>[39, 28, 9]</th><th>[39, 29, 8]</th><th>[39, 28, 8]</th></tr>
<tr><th>GTX3:DRP4A</th><th>[39, 29, 23]</th><th>[39, 28, 23]</th><th>[39, 29, 22]</th><th>[39, 28, 22]</th><th>[39, 29, 21]</th><th>[39, 28, 21]</th><th>[39, 29, 20]</th><th>[39, 28, 20]</th><th>[39, 29, 19]</th><th>[39, 28, 19]</th><th>[39, 29, 18]</th><th>[39, 28, 18]</th><th>[39, 29, 17]</th><th>[39, 28, 17]</th><th>[39, 29, 16]</th><th>[39, 28, 16]</th></tr>
<tr><th>GTX3:DRP4B</th><th>[39, 29, 31]</th><th>[39, 28, 31]</th><th>[39, 29, 30]</th><th>[39, 28, 30]</th><th>[39, 29, 29]</th><th>[39, 28, 29]</th><th>[39, 29, 28]</th><th>[39, 28, 28]</th><th>[39, 29, 27]</th><th>[39, 28, 27]</th><th>[39, 29, 26]</th><th>[39, 28, 26]</th><th>[39, 29, 25]</th><th>[39, 28, 25]</th><th>[39, 29, 24]</th><th>[39, 28, 24]</th></tr>
<tr><th>GTX3:DRP4C</th><th>[39, 29, 39]</th><th>[39, 28, 39]</th><th>[39, 29, 38]</th><th>[39, 28, 38]</th><th>[39, 29, 37]</th><th>[39, 28, 37]</th><th>[39, 29, 36]</th><th>[39, 28, 36]</th><th>[39, 29, 35]</th><th>[39, 28, 35]</th><th>[39, 29, 34]</th><th>[39, 28, 34]</th><th>[39, 29, 33]</th><th>[39, 28, 33]</th><th>[39, 29, 32]</th><th>[39, 28, 32]</th></tr>
<tr><th>GTX3:DRP4D</th><th>[39, 29, 47]</th><th>[39, 28, 47]</th><th>[39, 29, 46]</th><th>[39, 28, 46]</th><th>[39, 29, 45]</th><th>[39, 28, 45]</th><th>[39, 29, 44]</th><th>[39, 28, 44]</th><th>[39, 29, 43]</th><th>[39, 28, 43]</th><th>[39, 29, 42]</th><th>[39, 28, 42]</th><th>[39, 29, 41]</th><th>[39, 28, 41]</th><th>[39, 29, 40]</th><th>[39, 28, 40]</th></tr>
<tr><th>GTX3:DRP4E</th><th>[39, 29, 55]</th><th>[39, 28, 55]</th><th>[39, 29, 54]</th><th>[39, 28, 54]</th><th>[39, 29, 53]</th><th>[39, 28, 53]</th><th>[39, 29, 52]</th><th>[39, 28, 52]</th><th>[39, 29, 51]</th><th>[39, 28, 51]</th><th>[39, 29, 50]</th><th>[39, 28, 50]</th><th>[39, 29, 49]</th><th>[39, 28, 49]</th><th>[39, 29, 48]</th><th>[39, 28, 48]</th></tr>
<tr><th>GTX3:DRP4F</th><th>[39, 29, 63]</th><th>[39, 28, 63]</th><th>[39, 29, 62]</th><th>[39, 28, 62]</th><th>[39, 29, 61]</th><th>[39, 28, 61]</th><th>[39, 29, 60]</th><th>[39, 28, 60]</th><th>[39, 29, 59]</th><th>[39, 28, 59]</th><th>[39, 29, 58]</th><th>[39, 28, 58]</th><th>[39, 29, 57]</th><th>[39, 28, 57]</th><th>[39, 29, 56]</th><th>[39, 28, 56]</th></tr>
<tr><th>GTX3:RXUSRCLK_DLY</th><th>[30, 29, 23]</th><th>[30, 28, 23]</th><th>[30, 29, 22]</th><th>[30, 28, 22]</th><th>[30, 29, 21]</th><th>[30, 28, 21]</th><th>[30, 29, 20]</th><th>[30, 28, 20]</th><th>[30, 29, 19]</th><th>[30, 28, 19]</th><th>[30, 29, 18]</th><th>[30, 28, 18]</th><th>[30, 29, 17]</th><th>[30, 28, 17]</th><th>[30, 29, 16]</th><th>[30, 28, 16]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:PMA_RX_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:PMA_RX_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:PMA_RX_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:PMA_RX_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:PMA_RX_CFG</th><th>[0, 28, 12]</th><th>[0, 29, 11]</th><th>[0, 28, 11]</th><th>[0, 29, 10]</th><th>[0, 28, 10]</th><th>[0, 29, 9]</th><th>[0, 28, 9]</th><th>[0, 29, 8]</th><th>[0, 28, 8]</th><th>[0, 29, 7]</th><th>[0, 28, 7]</th><th>[0, 29, 6]</th><th>[0, 28, 6]</th><th>[0, 29, 5]</th><th>[0, 28, 5]</th><th>[0, 29, 4]</th><th>[0, 28, 4]</th><th>[0, 29, 3]</th><th>[0, 28, 3]</th><th>[0, 29, 2]</th><th>[0, 28, 2]</th><th>[0, 29, 1]</th><th>[0, 28, 1]</th><th>[0, 29, 0]</th><th>[0, 28, 0]</th></tr>
<tr><th>GTX1:PMA_RX_CFG</th><th>[10, 28, 12]</th><th>[10, 29, 11]</th><th>[10, 28, 11]</th><th>[10, 29, 10]</th><th>[10, 28, 10]</th><th>[10, 29, 9]</th><th>[10, 28, 9]</th><th>[10, 29, 8]</th><th>[10, 28, 8]</th><th>[10, 29, 7]</th><th>[10, 28, 7]</th><th>[10, 29, 6]</th><th>[10, 28, 6]</th><th>[10, 29, 5]</th><th>[10, 28, 5]</th><th>[10, 29, 4]</th><th>[10, 28, 4]</th><th>[10, 29, 3]</th><th>[10, 28, 3]</th><th>[10, 29, 2]</th><th>[10, 28, 2]</th><th>[10, 29, 1]</th><th>[10, 28, 1]</th><th>[10, 29, 0]</th><th>[10, 28, 0]</th></tr>
<tr><th>GTX2:PMA_RX_CFG</th><th>[20, 28, 12]</th><th>[20, 29, 11]</th><th>[20, 28, 11]</th><th>[20, 29, 10]</th><th>[20, 28, 10]</th><th>[20, 29, 9]</th><th>[20, 28, 9]</th><th>[20, 29, 8]</th><th>[20, 28, 8]</th><th>[20, 29, 7]</th><th>[20, 28, 7]</th><th>[20, 29, 6]</th><th>[20, 28, 6]</th><th>[20, 29, 5]</th><th>[20, 28, 5]</th><th>[20, 29, 4]</th><th>[20, 28, 4]</th><th>[20, 29, 3]</th><th>[20, 28, 3]</th><th>[20, 29, 2]</th><th>[20, 28, 2]</th><th>[20, 29, 1]</th><th>[20, 28, 1]</th><th>[20, 29, 0]</th><th>[20, 28, 0]</th></tr>
<tr><th>GTX3:PMA_RX_CFG</th><th>[30, 28, 12]</th><th>[30, 29, 11]</th><th>[30, 28, 11]</th><th>[30, 29, 10]</th><th>[30, 28, 10]</th><th>[30, 29, 9]</th><th>[30, 28, 9]</th><th>[30, 29, 8]</th><th>[30, 28, 8]</th><th>[30, 29, 7]</th><th>[30, 28, 7]</th><th>[30, 29, 6]</th><th>[30, 28, 6]</th><th>[30, 29, 5]</th><th>[30, 28, 5]</th><th>[30, 29, 4]</th><th>[30, 28, 4]</th><th>[30, 29, 3]</th><th>[30, 28, 3]</th><th>[30, 29, 2]</th><th>[30, 28, 2]</th><th>[30, 29, 1]</th><th>[30, 28, 1]</th><th>[30, 29, 0]</th><th>[30, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:BIAS_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:BIAS_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:BIAS_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:BIAS_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:BIAS_CFG</th><th>[2, 28, 61]</th><th>[0, 29, 31]</th><th>[0, 28, 31]</th><th>[0, 29, 30]</th><th>[0, 28, 30]</th><th>[0, 29, 29]</th><th>[0, 28, 29]</th><th>[0, 29, 28]</th><th>[0, 28, 28]</th><th>[0, 29, 27]</th><th>[0, 28, 27]</th><th>[0, 29, 26]</th><th>[0, 28, 26]</th><th>[0, 29, 25]</th><th>[0, 28, 25]</th><th>[0, 29, 24]</th><th>[0, 28, 24]</th></tr>
<tr><th>GTX1:BIAS_CFG</th><th>[12, 28, 61]</th><th>[10, 29, 31]</th><th>[10, 28, 31]</th><th>[10, 29, 30]</th><th>[10, 28, 30]</th><th>[10, 29, 29]</th><th>[10, 28, 29]</th><th>[10, 29, 28]</th><th>[10, 28, 28]</th><th>[10, 29, 27]</th><th>[10, 28, 27]</th><th>[10, 29, 26]</th><th>[10, 28, 26]</th><th>[10, 29, 25]</th><th>[10, 28, 25]</th><th>[10, 29, 24]</th><th>[10, 28, 24]</th></tr>
<tr><th>GTX2:BIAS_CFG</th><th>[22, 28, 61]</th><th>[20, 29, 31]</th><th>[20, 28, 31]</th><th>[20, 29, 30]</th><th>[20, 28, 30]</th><th>[20, 29, 29]</th><th>[20, 28, 29]</th><th>[20, 29, 28]</th><th>[20, 28, 28]</th><th>[20, 29, 27]</th><th>[20, 28, 27]</th><th>[20, 29, 26]</th><th>[20, 28, 26]</th><th>[20, 29, 25]</th><th>[20, 28, 25]</th><th>[20, 29, 24]</th><th>[20, 28, 24]</th></tr>
<tr><th>GTX3:BIAS_CFG</th><th>[32, 28, 61]</th><th>[30, 29, 31]</th><th>[30, 28, 31]</th><th>[30, 29, 30]</th><th>[30, 28, 30]</th><th>[30, 29, 29]</th><th>[30, 28, 29]</th><th>[30, 29, 28]</th><th>[30, 28, 28]</th><th>[30, 29, 27]</th><th>[30, 28, 27]</th><th>[30, 29, 26]</th><th>[30, 28, 26]</th><th>[30, 29, 25]</th><th>[30, 28, 25]</th><th>[30, 29, 24]</th><th>[30, 28, 24]</th></tr>
<tr><td>Non-inverted</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:A_RXEQMIX"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_1"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_2"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_3"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_4"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_1"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_2"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_3"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_4"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_1"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_2"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_3"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_4"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_1"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_2"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_3"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_4"></div>
<div id="bits-xc6v-GTX-GTX0:COMMA_10B_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX0:MCOMMA_10B_VALUE"></div>
<div id="bits-xc6v-GTX-GTX0:PCOMMA_10B_VALUE"></div>
<div id="bits-xc6v-GTX-GTX0:POWER_SAVE"></div>
<div id="bits-xc6v-GTX-GTX0:RXRECCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX0:TRANS_TIME_TO_P2"></div>
<div id="bits-xc6v-GTX-GTX0:TXOUTCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXEQMIX"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_1"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_2"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_3"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_4"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_1"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_2"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_3"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_4"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_1"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_2"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_3"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_4"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_1"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_2"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_3"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_4"></div>
<div id="bits-xc6v-GTX-GTX1:COMMA_10B_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX1:MCOMMA_10B_VALUE"></div>
<div id="bits-xc6v-GTX-GTX1:PCOMMA_10B_VALUE"></div>
<div id="bits-xc6v-GTX-GTX1:POWER_SAVE"></div>
<div id="bits-xc6v-GTX-GTX1:RXRECCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX1:TRANS_TIME_TO_P2"></div>
<div id="bits-xc6v-GTX-GTX1:TXOUTCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXEQMIX"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_1"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_2"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_3"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_4"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_1"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_2"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_3"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_4"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_1"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_2"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_3"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_4"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_1"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_2"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_3"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_4"></div>
<div id="bits-xc6v-GTX-GTX2:COMMA_10B_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX2:MCOMMA_10B_VALUE"></div>
<div id="bits-xc6v-GTX-GTX2:PCOMMA_10B_VALUE"></div>
<div id="bits-xc6v-GTX-GTX2:POWER_SAVE"></div>
<div id="bits-xc6v-GTX-GTX2:RXRECCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX2:TRANS_TIME_TO_P2"></div>
<div id="bits-xc6v-GTX-GTX2:TXOUTCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXEQMIX"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_1"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_2"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_3"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_4"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_1"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_2"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_3"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_4"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_1"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_2"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_3"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_4"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_1"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_2"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_3"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_4"></div>
<div id="bits-xc6v-GTX-GTX3:COMMA_10B_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX3:MCOMMA_10B_VALUE"></div>
<div id="bits-xc6v-GTX-GTX3:PCOMMA_10B_VALUE"></div>
<div id="bits-xc6v-GTX-GTX3:POWER_SAVE"></div>
<div id="bits-xc6v-GTX-GTX3:RXRECCLK_DLY"></div>
<div id="bits-xc6v-GTX-GTX3:TRANS_TIME_TO_P2"></div>
<div id="bits-xc6v-GTX-GTX3:TXOUTCLK_DLY"></div>
<div id="bits-xc6v-GTX-IBUFDS_GTX0:REFCLKOUT_DLY"></div>
<div id="bits-xc6v-GTX-IBUFDS_GTX1:REFCLKOUT_DLY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:A_RXEQMIX</th><th>[8, 29, 4]</th><th>[8, 28, 4]</th><th>[8, 29, 3]</th><th>[8, 28, 3]</th><th>[8, 29, 2]</th><th>[8, 28, 2]</th><th>[8, 29, 1]</th><th>[8, 28, 1]</th><th>[8, 29, 0]</th><th>[8, 28, 0]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_1_1</th><th>[0, 29, 36]</th><th>[0, 28, 36]</th><th>[0, 29, 35]</th><th>[0, 28, 35]</th><th>[0, 29, 34]</th><th>[0, 28, 34]</th><th>[0, 29, 33]</th><th>[0, 28, 33]</th><th>[0, 29, 32]</th><th>[0, 28, 32]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_1_2</th><th>[0, 29, 44]</th><th>[0, 28, 44]</th><th>[0, 29, 43]</th><th>[0, 28, 43]</th><th>[0, 29, 42]</th><th>[0, 28, 42]</th><th>[0, 29, 41]</th><th>[0, 28, 41]</th><th>[0, 29, 40]</th><th>[0, 28, 40]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_1_3</th><th>[0, 29, 52]</th><th>[0, 28, 52]</th><th>[0, 29, 51]</th><th>[0, 28, 51]</th><th>[0, 29, 50]</th><th>[0, 28, 50]</th><th>[0, 29, 49]</th><th>[0, 28, 49]</th><th>[0, 29, 48]</th><th>[0, 28, 48]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_1_4</th><th>[0, 29, 60]</th><th>[0, 28, 60]</th><th>[0, 29, 59]</th><th>[0, 28, 59]</th><th>[0, 29, 58]</th><th>[0, 28, 58]</th><th>[0, 29, 57]</th><th>[0, 28, 57]</th><th>[0, 29, 56]</th><th>[0, 28, 56]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_2_1</th><th>[1, 29, 4]</th><th>[1, 28, 4]</th><th>[1, 29, 3]</th><th>[1, 28, 3]</th><th>[1, 29, 2]</th><th>[1, 28, 2]</th><th>[1, 29, 1]</th><th>[1, 28, 1]</th><th>[1, 29, 0]</th><th>[1, 28, 0]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_2_2</th><th>[1, 29, 12]</th><th>[1, 28, 12]</th><th>[1, 29, 11]</th><th>[1, 28, 11]</th><th>[1, 29, 10]</th><th>[1, 28, 10]</th><th>[1, 29, 9]</th><th>[1, 28, 9]</th><th>[1, 29, 8]</th><th>[1, 28, 8]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_2_3</th><th>[1, 29, 20]</th><th>[1, 28, 20]</th><th>[1, 29, 19]</th><th>[1, 28, 19]</th><th>[1, 29, 18]</th><th>[1, 28, 18]</th><th>[1, 29, 17]</th><th>[1, 28, 17]</th><th>[1, 29, 16]</th><th>[1, 28, 16]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_2_4</th><th>[1, 29, 28]</th><th>[1, 28, 28]</th><th>[1, 29, 27]</th><th>[1, 28, 27]</th><th>[1, 29, 26]</th><th>[1, 28, 26]</th><th>[1, 29, 25]</th><th>[1, 28, 25]</th><th>[1, 29, 24]</th><th>[1, 28, 24]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_1_1</th><th>[1, 29, 44]</th><th>[1, 28, 44]</th><th>[1, 29, 43]</th><th>[1, 28, 43]</th><th>[1, 29, 42]</th><th>[1, 28, 42]</th><th>[1, 29, 41]</th><th>[1, 28, 41]</th><th>[1, 29, 40]</th><th>[1, 28, 40]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_1_2</th><th>[1, 29, 52]</th><th>[1, 28, 52]</th><th>[1, 29, 51]</th><th>[1, 28, 51]</th><th>[1, 29, 50]</th><th>[1, 28, 50]</th><th>[1, 29, 49]</th><th>[1, 28, 49]</th><th>[1, 29, 48]</th><th>[1, 28, 48]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_1_3</th><th>[1, 29, 60]</th><th>[1, 28, 60]</th><th>[1, 29, 59]</th><th>[1, 28, 59]</th><th>[1, 29, 58]</th><th>[1, 28, 58]</th><th>[1, 29, 57]</th><th>[1, 28, 57]</th><th>[1, 29, 56]</th><th>[1, 28, 56]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_1_4</th><th>[2, 29, 4]</th><th>[2, 28, 4]</th><th>[2, 29, 3]</th><th>[2, 28, 3]</th><th>[2, 29, 2]</th><th>[2, 28, 2]</th><th>[2, 29, 1]</th><th>[2, 28, 1]</th><th>[2, 29, 0]</th><th>[2, 28, 0]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_2_1</th><th>[2, 29, 12]</th><th>[2, 28, 12]</th><th>[2, 29, 11]</th><th>[2, 28, 11]</th><th>[2, 29, 10]</th><th>[2, 28, 10]</th><th>[2, 29, 9]</th><th>[2, 28, 9]</th><th>[2, 29, 8]</th><th>[2, 28, 8]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_2_2</th><th>[2, 29, 20]</th><th>[2, 28, 20]</th><th>[2, 29, 19]</th><th>[2, 28, 19]</th><th>[2, 29, 18]</th><th>[2, 28, 18]</th><th>[2, 29, 17]</th><th>[2, 28, 17]</th><th>[2, 29, 16]</th><th>[2, 28, 16]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_2_3</th><th>[2, 29, 28]</th><th>[2, 28, 28]</th><th>[2, 29, 27]</th><th>[2, 28, 27]</th><th>[2, 29, 26]</th><th>[2, 28, 26]</th><th>[2, 29, 25]</th><th>[2, 28, 25]</th><th>[2, 29, 24]</th><th>[2, 28, 24]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_2_4</th><th>[2, 29, 36]</th><th>[2, 28, 36]</th><th>[2, 29, 35]</th><th>[2, 28, 35]</th><th>[2, 29, 34]</th><th>[2, 28, 34]</th><th>[2, 29, 33]</th><th>[2, 28, 33]</th><th>[2, 29, 32]</th><th>[2, 28, 32]</th></tr>
<tr><th>GTX0:COMMA_10B_ENABLE</th><th>[5, 29, 60]</th><th>[5, 28, 60]</th><th>[5, 29, 59]</th><th>[5, 28, 59]</th><th>[5, 29, 58]</th><th>[5, 28, 58]</th><th>[5, 29, 57]</th><th>[5, 28, 57]</th><th>[5, 29, 56]</th><th>[5, 28, 56]</th></tr>
<tr><th>GTX0:MCOMMA_10B_VALUE</th><th>[6, 29, 4]</th><th>[6, 28, 4]</th><th>[6, 29, 3]</th><th>[6, 28, 3]</th><th>[6, 29, 2]</th><th>[6, 28, 2]</th><th>[6, 29, 1]</th><th>[6, 28, 1]</th><th>[6, 29, 0]</th><th>[6, 28, 0]</th></tr>
<tr><th>GTX0:PCOMMA_10B_VALUE</th><th>[6, 29, 12]</th><th>[6, 28, 12]</th><th>[6, 29, 11]</th><th>[6, 28, 11]</th><th>[6, 29, 10]</th><th>[6, 28, 10]</th><th>[6, 29, 9]</th><th>[6, 28, 9]</th><th>[6, 29, 8]</th><th>[6, 28, 8]</th></tr>
<tr><th>GTX0:POWER_SAVE</th><th>[8, 29, 36]</th><th>[8, 28, 36]</th><th>[8, 29, 35]</th><th>[8, 28, 35]</th><th>[8, 29, 34]</th><th>[8, 28, 34]</th><th>[8, 29, 33]</th><th>[8, 28, 33]</th><th>[8, 29, 32]</th><th>[8, 28, 32]</th></tr>
<tr><th>GTX0:RXRECCLK_DLY</th><th>[8, 29, 52]</th><th>[8, 28, 52]</th><th>[8, 29, 51]</th><th>[8, 28, 51]</th><th>[8, 29, 50]</th><th>[8, 28, 50]</th><th>[8, 29, 49]</th><th>[8, 28, 49]</th><th>[8, 29, 48]</th><th>[8, 28, 48]</th></tr>
<tr><th>GTX0:TRANS_TIME_TO_P2</th><th>[4, 29, 28]</th><th>[4, 28, 28]</th><th>[4, 29, 27]</th><th>[4, 28, 27]</th><th>[4, 29, 26]</th><th>[4, 28, 26]</th><th>[4, 29, 25]</th><th>[4, 28, 25]</th><th>[4, 29, 24]</th><th>[4, 28, 24]</th></tr>
<tr><th>GTX0:TXOUTCLK_DLY</th><th>[8, 29, 60]</th><th>[8, 28, 60]</th><th>[8, 29, 59]</th><th>[8, 28, 59]</th><th>[8, 29, 58]</th><th>[8, 28, 58]</th><th>[8, 29, 57]</th><th>[8, 28, 57]</th><th>[8, 29, 56]</th><th>[8, 28, 56]</th></tr>
<tr><th>GTX1:A_RXEQMIX</th><th>[18, 29, 4]</th><th>[18, 28, 4]</th><th>[18, 29, 3]</th><th>[18, 28, 3]</th><th>[18, 29, 2]</th><th>[18, 28, 2]</th><th>[18, 29, 1]</th><th>[18, 28, 1]</th><th>[18, 29, 0]</th><th>[18, 28, 0]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_1_1</th><th>[10, 29, 36]</th><th>[10, 28, 36]</th><th>[10, 29, 35]</th><th>[10, 28, 35]</th><th>[10, 29, 34]</th><th>[10, 28, 34]</th><th>[10, 29, 33]</th><th>[10, 28, 33]</th><th>[10, 29, 32]</th><th>[10, 28, 32]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_1_2</th><th>[10, 29, 44]</th><th>[10, 28, 44]</th><th>[10, 29, 43]</th><th>[10, 28, 43]</th><th>[10, 29, 42]</th><th>[10, 28, 42]</th><th>[10, 29, 41]</th><th>[10, 28, 41]</th><th>[10, 29, 40]</th><th>[10, 28, 40]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_1_3</th><th>[10, 29, 52]</th><th>[10, 28, 52]</th><th>[10, 29, 51]</th><th>[10, 28, 51]</th><th>[10, 29, 50]</th><th>[10, 28, 50]</th><th>[10, 29, 49]</th><th>[10, 28, 49]</th><th>[10, 29, 48]</th><th>[10, 28, 48]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_1_4</th><th>[10, 29, 60]</th><th>[10, 28, 60]</th><th>[10, 29, 59]</th><th>[10, 28, 59]</th><th>[10, 29, 58]</th><th>[10, 28, 58]</th><th>[10, 29, 57]</th><th>[10, 28, 57]</th><th>[10, 29, 56]</th><th>[10, 28, 56]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_2_1</th><th>[11, 29, 4]</th><th>[11, 28, 4]</th><th>[11, 29, 3]</th><th>[11, 28, 3]</th><th>[11, 29, 2]</th><th>[11, 28, 2]</th><th>[11, 29, 1]</th><th>[11, 28, 1]</th><th>[11, 29, 0]</th><th>[11, 28, 0]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_2_2</th><th>[11, 29, 12]</th><th>[11, 28, 12]</th><th>[11, 29, 11]</th><th>[11, 28, 11]</th><th>[11, 29, 10]</th><th>[11, 28, 10]</th><th>[11, 29, 9]</th><th>[11, 28, 9]</th><th>[11, 29, 8]</th><th>[11, 28, 8]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_2_3</th><th>[11, 29, 20]</th><th>[11, 28, 20]</th><th>[11, 29, 19]</th><th>[11, 28, 19]</th><th>[11, 29, 18]</th><th>[11, 28, 18]</th><th>[11, 29, 17]</th><th>[11, 28, 17]</th><th>[11, 29, 16]</th><th>[11, 28, 16]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_2_4</th><th>[11, 29, 28]</th><th>[11, 28, 28]</th><th>[11, 29, 27]</th><th>[11, 28, 27]</th><th>[11, 29, 26]</th><th>[11, 28, 26]</th><th>[11, 29, 25]</th><th>[11, 28, 25]</th><th>[11, 29, 24]</th><th>[11, 28, 24]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_1_1</th><th>[11, 29, 44]</th><th>[11, 28, 44]</th><th>[11, 29, 43]</th><th>[11, 28, 43]</th><th>[11, 29, 42]</th><th>[11, 28, 42]</th><th>[11, 29, 41]</th><th>[11, 28, 41]</th><th>[11, 29, 40]</th><th>[11, 28, 40]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_1_2</th><th>[11, 29, 52]</th><th>[11, 28, 52]</th><th>[11, 29, 51]</th><th>[11, 28, 51]</th><th>[11, 29, 50]</th><th>[11, 28, 50]</th><th>[11, 29, 49]</th><th>[11, 28, 49]</th><th>[11, 29, 48]</th><th>[11, 28, 48]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_1_3</th><th>[11, 29, 60]</th><th>[11, 28, 60]</th><th>[11, 29, 59]</th><th>[11, 28, 59]</th><th>[11, 29, 58]</th><th>[11, 28, 58]</th><th>[11, 29, 57]</th><th>[11, 28, 57]</th><th>[11, 29, 56]</th><th>[11, 28, 56]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_1_4</th><th>[12, 29, 4]</th><th>[12, 28, 4]</th><th>[12, 29, 3]</th><th>[12, 28, 3]</th><th>[12, 29, 2]</th><th>[12, 28, 2]</th><th>[12, 29, 1]</th><th>[12, 28, 1]</th><th>[12, 29, 0]</th><th>[12, 28, 0]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_2_1</th><th>[12, 29, 12]</th><th>[12, 28, 12]</th><th>[12, 29, 11]</th><th>[12, 28, 11]</th><th>[12, 29, 10]</th><th>[12, 28, 10]</th><th>[12, 29, 9]</th><th>[12, 28, 9]</th><th>[12, 29, 8]</th><th>[12, 28, 8]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_2_2</th><th>[12, 29, 20]</th><th>[12, 28, 20]</th><th>[12, 29, 19]</th><th>[12, 28, 19]</th><th>[12, 29, 18]</th><th>[12, 28, 18]</th><th>[12, 29, 17]</th><th>[12, 28, 17]</th><th>[12, 29, 16]</th><th>[12, 28, 16]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_2_3</th><th>[12, 29, 28]</th><th>[12, 28, 28]</th><th>[12, 29, 27]</th><th>[12, 28, 27]</th><th>[12, 29, 26]</th><th>[12, 28, 26]</th><th>[12, 29, 25]</th><th>[12, 28, 25]</th><th>[12, 29, 24]</th><th>[12, 28, 24]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_2_4</th><th>[12, 29, 36]</th><th>[12, 28, 36]</th><th>[12, 29, 35]</th><th>[12, 28, 35]</th><th>[12, 29, 34]</th><th>[12, 28, 34]</th><th>[12, 29, 33]</th><th>[12, 28, 33]</th><th>[12, 29, 32]</th><th>[12, 28, 32]</th></tr>
<tr><th>GTX1:COMMA_10B_ENABLE</th><th>[15, 29, 60]</th><th>[15, 28, 60]</th><th>[15, 29, 59]</th><th>[15, 28, 59]</th><th>[15, 29, 58]</th><th>[15, 28, 58]</th><th>[15, 29, 57]</th><th>[15, 28, 57]</th><th>[15, 29, 56]</th><th>[15, 28, 56]</th></tr>
<tr><th>GTX1:MCOMMA_10B_VALUE</th><th>[16, 29, 4]</th><th>[16, 28, 4]</th><th>[16, 29, 3]</th><th>[16, 28, 3]</th><th>[16, 29, 2]</th><th>[16, 28, 2]</th><th>[16, 29, 1]</th><th>[16, 28, 1]</th><th>[16, 29, 0]</th><th>[16, 28, 0]</th></tr>
<tr><th>GTX1:PCOMMA_10B_VALUE</th><th>[16, 29, 12]</th><th>[16, 28, 12]</th><th>[16, 29, 11]</th><th>[16, 28, 11]</th><th>[16, 29, 10]</th><th>[16, 28, 10]</th><th>[16, 29, 9]</th><th>[16, 28, 9]</th><th>[16, 29, 8]</th><th>[16, 28, 8]</th></tr>
<tr><th>GTX1:POWER_SAVE</th><th>[18, 29, 36]</th><th>[18, 28, 36]</th><th>[18, 29, 35]</th><th>[18, 28, 35]</th><th>[18, 29, 34]</th><th>[18, 28, 34]</th><th>[18, 29, 33]</th><th>[18, 28, 33]</th><th>[18, 29, 32]</th><th>[18, 28, 32]</th></tr>
<tr><th>GTX1:RXRECCLK_DLY</th><th>[18, 29, 52]</th><th>[18, 28, 52]</th><th>[18, 29, 51]</th><th>[18, 28, 51]</th><th>[18, 29, 50]</th><th>[18, 28, 50]</th><th>[18, 29, 49]</th><th>[18, 28, 49]</th><th>[18, 29, 48]</th><th>[18, 28, 48]</th></tr>
<tr><th>GTX1:TRANS_TIME_TO_P2</th><th>[14, 29, 28]</th><th>[14, 28, 28]</th><th>[14, 29, 27]</th><th>[14, 28, 27]</th><th>[14, 29, 26]</th><th>[14, 28, 26]</th><th>[14, 29, 25]</th><th>[14, 28, 25]</th><th>[14, 29, 24]</th><th>[14, 28, 24]</th></tr>
<tr><th>GTX1:TXOUTCLK_DLY</th><th>[18, 29, 60]</th><th>[18, 28, 60]</th><th>[18, 29, 59]</th><th>[18, 28, 59]</th><th>[18, 29, 58]</th><th>[18, 28, 58]</th><th>[18, 29, 57]</th><th>[18, 28, 57]</th><th>[18, 29, 56]</th><th>[18, 28, 56]</th></tr>
<tr><th>GTX2:A_RXEQMIX</th><th>[28, 29, 4]</th><th>[28, 28, 4]</th><th>[28, 29, 3]</th><th>[28, 28, 3]</th><th>[28, 29, 2]</th><th>[28, 28, 2]</th><th>[28, 29, 1]</th><th>[28, 28, 1]</th><th>[28, 29, 0]</th><th>[28, 28, 0]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_1_1</th><th>[20, 29, 36]</th><th>[20, 28, 36]</th><th>[20, 29, 35]</th><th>[20, 28, 35]</th><th>[20, 29, 34]</th><th>[20, 28, 34]</th><th>[20, 29, 33]</th><th>[20, 28, 33]</th><th>[20, 29, 32]</th><th>[20, 28, 32]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_1_2</th><th>[20, 29, 44]</th><th>[20, 28, 44]</th><th>[20, 29, 43]</th><th>[20, 28, 43]</th><th>[20, 29, 42]</th><th>[20, 28, 42]</th><th>[20, 29, 41]</th><th>[20, 28, 41]</th><th>[20, 29, 40]</th><th>[20, 28, 40]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_1_3</th><th>[20, 29, 52]</th><th>[20, 28, 52]</th><th>[20, 29, 51]</th><th>[20, 28, 51]</th><th>[20, 29, 50]</th><th>[20, 28, 50]</th><th>[20, 29, 49]</th><th>[20, 28, 49]</th><th>[20, 29, 48]</th><th>[20, 28, 48]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_1_4</th><th>[20, 29, 60]</th><th>[20, 28, 60]</th><th>[20, 29, 59]</th><th>[20, 28, 59]</th><th>[20, 29, 58]</th><th>[20, 28, 58]</th><th>[20, 29, 57]</th><th>[20, 28, 57]</th><th>[20, 29, 56]</th><th>[20, 28, 56]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_2_1</th><th>[21, 29, 4]</th><th>[21, 28, 4]</th><th>[21, 29, 3]</th><th>[21, 28, 3]</th><th>[21, 29, 2]</th><th>[21, 28, 2]</th><th>[21, 29, 1]</th><th>[21, 28, 1]</th><th>[21, 29, 0]</th><th>[21, 28, 0]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_2_2</th><th>[21, 29, 12]</th><th>[21, 28, 12]</th><th>[21, 29, 11]</th><th>[21, 28, 11]</th><th>[21, 29, 10]</th><th>[21, 28, 10]</th><th>[21, 29, 9]</th><th>[21, 28, 9]</th><th>[21, 29, 8]</th><th>[21, 28, 8]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_2_3</th><th>[21, 29, 20]</th><th>[21, 28, 20]</th><th>[21, 29, 19]</th><th>[21, 28, 19]</th><th>[21, 29, 18]</th><th>[21, 28, 18]</th><th>[21, 29, 17]</th><th>[21, 28, 17]</th><th>[21, 29, 16]</th><th>[21, 28, 16]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_2_4</th><th>[21, 29, 28]</th><th>[21, 28, 28]</th><th>[21, 29, 27]</th><th>[21, 28, 27]</th><th>[21, 29, 26]</th><th>[21, 28, 26]</th><th>[21, 29, 25]</th><th>[21, 28, 25]</th><th>[21, 29, 24]</th><th>[21, 28, 24]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_1_1</th><th>[21, 29, 44]</th><th>[21, 28, 44]</th><th>[21, 29, 43]</th><th>[21, 28, 43]</th><th>[21, 29, 42]</th><th>[21, 28, 42]</th><th>[21, 29, 41]</th><th>[21, 28, 41]</th><th>[21, 29, 40]</th><th>[21, 28, 40]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_1_2</th><th>[21, 29, 52]</th><th>[21, 28, 52]</th><th>[21, 29, 51]</th><th>[21, 28, 51]</th><th>[21, 29, 50]</th><th>[21, 28, 50]</th><th>[21, 29, 49]</th><th>[21, 28, 49]</th><th>[21, 29, 48]</th><th>[21, 28, 48]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_1_3</th><th>[21, 29, 60]</th><th>[21, 28, 60]</th><th>[21, 29, 59]</th><th>[21, 28, 59]</th><th>[21, 29, 58]</th><th>[21, 28, 58]</th><th>[21, 29, 57]</th><th>[21, 28, 57]</th><th>[21, 29, 56]</th><th>[21, 28, 56]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_1_4</th><th>[22, 29, 4]</th><th>[22, 28, 4]</th><th>[22, 29, 3]</th><th>[22, 28, 3]</th><th>[22, 29, 2]</th><th>[22, 28, 2]</th><th>[22, 29, 1]</th><th>[22, 28, 1]</th><th>[22, 29, 0]</th><th>[22, 28, 0]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_2_1</th><th>[22, 29, 12]</th><th>[22, 28, 12]</th><th>[22, 29, 11]</th><th>[22, 28, 11]</th><th>[22, 29, 10]</th><th>[22, 28, 10]</th><th>[22, 29, 9]</th><th>[22, 28, 9]</th><th>[22, 29, 8]</th><th>[22, 28, 8]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_2_2</th><th>[22, 29, 20]</th><th>[22, 28, 20]</th><th>[22, 29, 19]</th><th>[22, 28, 19]</th><th>[22, 29, 18]</th><th>[22, 28, 18]</th><th>[22, 29, 17]</th><th>[22, 28, 17]</th><th>[22, 29, 16]</th><th>[22, 28, 16]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_2_3</th><th>[22, 29, 28]</th><th>[22, 28, 28]</th><th>[22, 29, 27]</th><th>[22, 28, 27]</th><th>[22, 29, 26]</th><th>[22, 28, 26]</th><th>[22, 29, 25]</th><th>[22, 28, 25]</th><th>[22, 29, 24]</th><th>[22, 28, 24]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_2_4</th><th>[22, 29, 36]</th><th>[22, 28, 36]</th><th>[22, 29, 35]</th><th>[22, 28, 35]</th><th>[22, 29, 34]</th><th>[22, 28, 34]</th><th>[22, 29, 33]</th><th>[22, 28, 33]</th><th>[22, 29, 32]</th><th>[22, 28, 32]</th></tr>
<tr><th>GTX2:COMMA_10B_ENABLE</th><th>[25, 29, 60]</th><th>[25, 28, 60]</th><th>[25, 29, 59]</th><th>[25, 28, 59]</th><th>[25, 29, 58]</th><th>[25, 28, 58]</th><th>[25, 29, 57]</th><th>[25, 28, 57]</th><th>[25, 29, 56]</th><th>[25, 28, 56]</th></tr>
<tr><th>GTX2:MCOMMA_10B_VALUE</th><th>[26, 29, 4]</th><th>[26, 28, 4]</th><th>[26, 29, 3]</th><th>[26, 28, 3]</th><th>[26, 29, 2]</th><th>[26, 28, 2]</th><th>[26, 29, 1]</th><th>[26, 28, 1]</th><th>[26, 29, 0]</th><th>[26, 28, 0]</th></tr>
<tr><th>GTX2:PCOMMA_10B_VALUE</th><th>[26, 29, 12]</th><th>[26, 28, 12]</th><th>[26, 29, 11]</th><th>[26, 28, 11]</th><th>[26, 29, 10]</th><th>[26, 28, 10]</th><th>[26, 29, 9]</th><th>[26, 28, 9]</th><th>[26, 29, 8]</th><th>[26, 28, 8]</th></tr>
<tr><th>GTX2:POWER_SAVE</th><th>[28, 29, 36]</th><th>[28, 28, 36]</th><th>[28, 29, 35]</th><th>[28, 28, 35]</th><th>[28, 29, 34]</th><th>[28, 28, 34]</th><th>[28, 29, 33]</th><th>[28, 28, 33]</th><th>[28, 29, 32]</th><th>[28, 28, 32]</th></tr>
<tr><th>GTX2:RXRECCLK_DLY</th><th>[28, 29, 52]</th><th>[28, 28, 52]</th><th>[28, 29, 51]</th><th>[28, 28, 51]</th><th>[28, 29, 50]</th><th>[28, 28, 50]</th><th>[28, 29, 49]</th><th>[28, 28, 49]</th><th>[28, 29, 48]</th><th>[28, 28, 48]</th></tr>
<tr><th>GTX2:TRANS_TIME_TO_P2</th><th>[24, 29, 28]</th><th>[24, 28, 28]</th><th>[24, 29, 27]</th><th>[24, 28, 27]</th><th>[24, 29, 26]</th><th>[24, 28, 26]</th><th>[24, 29, 25]</th><th>[24, 28, 25]</th><th>[24, 29, 24]</th><th>[24, 28, 24]</th></tr>
<tr><th>GTX2:TXOUTCLK_DLY</th><th>[28, 29, 60]</th><th>[28, 28, 60]</th><th>[28, 29, 59]</th><th>[28, 28, 59]</th><th>[28, 29, 58]</th><th>[28, 28, 58]</th><th>[28, 29, 57]</th><th>[28, 28, 57]</th><th>[28, 29, 56]</th><th>[28, 28, 56]</th></tr>
<tr><th>GTX3:A_RXEQMIX</th><th>[38, 29, 4]</th><th>[38, 28, 4]</th><th>[38, 29, 3]</th><th>[38, 28, 3]</th><th>[38, 29, 2]</th><th>[38, 28, 2]</th><th>[38, 29, 1]</th><th>[38, 28, 1]</th><th>[38, 29, 0]</th><th>[38, 28, 0]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_1_1</th><th>[30, 29, 36]</th><th>[30, 28, 36]</th><th>[30, 29, 35]</th><th>[30, 28, 35]</th><th>[30, 29, 34]</th><th>[30, 28, 34]</th><th>[30, 29, 33]</th><th>[30, 28, 33]</th><th>[30, 29, 32]</th><th>[30, 28, 32]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_1_2</th><th>[30, 29, 44]</th><th>[30, 28, 44]</th><th>[30, 29, 43]</th><th>[30, 28, 43]</th><th>[30, 29, 42]</th><th>[30, 28, 42]</th><th>[30, 29, 41]</th><th>[30, 28, 41]</th><th>[30, 29, 40]</th><th>[30, 28, 40]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_1_3</th><th>[30, 29, 52]</th><th>[30, 28, 52]</th><th>[30, 29, 51]</th><th>[30, 28, 51]</th><th>[30, 29, 50]</th><th>[30, 28, 50]</th><th>[30, 29, 49]</th><th>[30, 28, 49]</th><th>[30, 29, 48]</th><th>[30, 28, 48]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_1_4</th><th>[30, 29, 60]</th><th>[30, 28, 60]</th><th>[30, 29, 59]</th><th>[30, 28, 59]</th><th>[30, 29, 58]</th><th>[30, 28, 58]</th><th>[30, 29, 57]</th><th>[30, 28, 57]</th><th>[30, 29, 56]</th><th>[30, 28, 56]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_2_1</th><th>[31, 29, 4]</th><th>[31, 28, 4]</th><th>[31, 29, 3]</th><th>[31, 28, 3]</th><th>[31, 29, 2]</th><th>[31, 28, 2]</th><th>[31, 29, 1]</th><th>[31, 28, 1]</th><th>[31, 29, 0]</th><th>[31, 28, 0]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_2_2</th><th>[31, 29, 12]</th><th>[31, 28, 12]</th><th>[31, 29, 11]</th><th>[31, 28, 11]</th><th>[31, 29, 10]</th><th>[31, 28, 10]</th><th>[31, 29, 9]</th><th>[31, 28, 9]</th><th>[31, 29, 8]</th><th>[31, 28, 8]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_2_3</th><th>[31, 29, 20]</th><th>[31, 28, 20]</th><th>[31, 29, 19]</th><th>[31, 28, 19]</th><th>[31, 29, 18]</th><th>[31, 28, 18]</th><th>[31, 29, 17]</th><th>[31, 28, 17]</th><th>[31, 29, 16]</th><th>[31, 28, 16]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_2_4</th><th>[31, 29, 28]</th><th>[31, 28, 28]</th><th>[31, 29, 27]</th><th>[31, 28, 27]</th><th>[31, 29, 26]</th><th>[31, 28, 26]</th><th>[31, 29, 25]</th><th>[31, 28, 25]</th><th>[31, 29, 24]</th><th>[31, 28, 24]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_1_1</th><th>[31, 29, 44]</th><th>[31, 28, 44]</th><th>[31, 29, 43]</th><th>[31, 28, 43]</th><th>[31, 29, 42]</th><th>[31, 28, 42]</th><th>[31, 29, 41]</th><th>[31, 28, 41]</th><th>[31, 29, 40]</th><th>[31, 28, 40]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_1_2</th><th>[31, 29, 52]</th><th>[31, 28, 52]</th><th>[31, 29, 51]</th><th>[31, 28, 51]</th><th>[31, 29, 50]</th><th>[31, 28, 50]</th><th>[31, 29, 49]</th><th>[31, 28, 49]</th><th>[31, 29, 48]</th><th>[31, 28, 48]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_1_3</th><th>[31, 29, 60]</th><th>[31, 28, 60]</th><th>[31, 29, 59]</th><th>[31, 28, 59]</th><th>[31, 29, 58]</th><th>[31, 28, 58]</th><th>[31, 29, 57]</th><th>[31, 28, 57]</th><th>[31, 29, 56]</th><th>[31, 28, 56]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_1_4</th><th>[32, 29, 4]</th><th>[32, 28, 4]</th><th>[32, 29, 3]</th><th>[32, 28, 3]</th><th>[32, 29, 2]</th><th>[32, 28, 2]</th><th>[32, 29, 1]</th><th>[32, 28, 1]</th><th>[32, 29, 0]</th><th>[32, 28, 0]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_2_1</th><th>[32, 29, 12]</th><th>[32, 28, 12]</th><th>[32, 29, 11]</th><th>[32, 28, 11]</th><th>[32, 29, 10]</th><th>[32, 28, 10]</th><th>[32, 29, 9]</th><th>[32, 28, 9]</th><th>[32, 29, 8]</th><th>[32, 28, 8]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_2_2</th><th>[32, 29, 20]</th><th>[32, 28, 20]</th><th>[32, 29, 19]</th><th>[32, 28, 19]</th><th>[32, 29, 18]</th><th>[32, 28, 18]</th><th>[32, 29, 17]</th><th>[32, 28, 17]</th><th>[32, 29, 16]</th><th>[32, 28, 16]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_2_3</th><th>[32, 29, 28]</th><th>[32, 28, 28]</th><th>[32, 29, 27]</th><th>[32, 28, 27]</th><th>[32, 29, 26]</th><th>[32, 28, 26]</th><th>[32, 29, 25]</th><th>[32, 28, 25]</th><th>[32, 29, 24]</th><th>[32, 28, 24]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_2_4</th><th>[32, 29, 36]</th><th>[32, 28, 36]</th><th>[32, 29, 35]</th><th>[32, 28, 35]</th><th>[32, 29, 34]</th><th>[32, 28, 34]</th><th>[32, 29, 33]</th><th>[32, 28, 33]</th><th>[32, 29, 32]</th><th>[32, 28, 32]</th></tr>
<tr><th>GTX3:COMMA_10B_ENABLE</th><th>[35, 29, 60]</th><th>[35, 28, 60]</th><th>[35, 29, 59]</th><th>[35, 28, 59]</th><th>[35, 29, 58]</th><th>[35, 28, 58]</th><th>[35, 29, 57]</th><th>[35, 28, 57]</th><th>[35, 29, 56]</th><th>[35, 28, 56]</th></tr>
<tr><th>GTX3:MCOMMA_10B_VALUE</th><th>[36, 29, 4]</th><th>[36, 28, 4]</th><th>[36, 29, 3]</th><th>[36, 28, 3]</th><th>[36, 29, 2]</th><th>[36, 28, 2]</th><th>[36, 29, 1]</th><th>[36, 28, 1]</th><th>[36, 29, 0]</th><th>[36, 28, 0]</th></tr>
<tr><th>GTX3:PCOMMA_10B_VALUE</th><th>[36, 29, 12]</th><th>[36, 28, 12]</th><th>[36, 29, 11]</th><th>[36, 28, 11]</th><th>[36, 29, 10]</th><th>[36, 28, 10]</th><th>[36, 29, 9]</th><th>[36, 28, 9]</th><th>[36, 29, 8]</th><th>[36, 28, 8]</th></tr>
<tr><th>GTX3:POWER_SAVE</th><th>[38, 29, 36]</th><th>[38, 28, 36]</th><th>[38, 29, 35]</th><th>[38, 28, 35]</th><th>[38, 29, 34]</th><th>[38, 28, 34]</th><th>[38, 29, 33]</th><th>[38, 28, 33]</th><th>[38, 29, 32]</th><th>[38, 28, 32]</th></tr>
<tr><th>GTX3:RXRECCLK_DLY</th><th>[38, 29, 52]</th><th>[38, 28, 52]</th><th>[38, 29, 51]</th><th>[38, 28, 51]</th><th>[38, 29, 50]</th><th>[38, 28, 50]</th><th>[38, 29, 49]</th><th>[38, 28, 49]</th><th>[38, 29, 48]</th><th>[38, 28, 48]</th></tr>
<tr><th>GTX3:TRANS_TIME_TO_P2</th><th>[34, 29, 28]</th><th>[34, 28, 28]</th><th>[34, 29, 27]</th><th>[34, 28, 27]</th><th>[34, 29, 26]</th><th>[34, 28, 26]</th><th>[34, 29, 25]</th><th>[34, 28, 25]</th><th>[34, 29, 24]</th><th>[34, 28, 24]</th></tr>
<tr><th>GTX3:TXOUTCLK_DLY</th><th>[38, 29, 60]</th><th>[38, 28, 60]</th><th>[38, 29, 59]</th><th>[38, 28, 59]</th><th>[38, 29, 58]</th><th>[38, 28, 58]</th><th>[38, 29, 57]</th><th>[38, 28, 57]</th><th>[38, 29, 56]</th><th>[38, 28, 56]</th></tr>
<tr><th>IBUFDS_GTX0:REFCLKOUT_DLY</th><th>[19, 29, 4]</th><th>[19, 28, 4]</th><th>[19, 29, 3]</th><th>[19, 28, 3]</th><th>[19, 29, 2]</th><th>[19, 28, 2]</th><th>[19, 29, 1]</th><th>[19, 28, 1]</th><th>[19, 29, 0]</th><th>[19, 28, 0]</th></tr>
<tr><th>IBUFDS_GTX1:REFCLKOUT_DLY</th><th>[19, 29, 12]</th><th>[19, 28, 12]</th><th>[19, 29, 11]</th><th>[19, 28, 11]</th><th>[19, 29, 10]</th><th>[19, 28, 10]</th><th>[19, 29, 9]</th><th>[19, 28, 9]</th><th>[19, 29, 8]</th><th>[19, 28, 8]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:A_DFETAP3"></div>
<div id="bits-xc6v-GTX-GTX0:A_DFETAP4"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXDIFFCTRL"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXPREEMPHASIS"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_1_MAX_SKEW"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_2_MAX_SKEW"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_1_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX0:COM_BURST_VAL"></div>
<div id="bits-xc6v-GTX-GTX0:RX_DLYALIGN_CTRINC"></div>
<div id="bits-xc6v-GTX-GTX0:RX_DLYALIGN_LPFINC"></div>
<div id="bits-xc6v-GTX-GTX0:RX_IDLE_HI_CNT"></div>
<div id="bits-xc6v-GTX-GTX0:RX_IDLE_LO_CNT"></div>
<div id="bits-xc6v-GTX-GTX0:RX_SLIDE_AUTO_WAIT"></div>
<div id="bits-xc6v-GTX-GTX0:TX_DLYALIGN_CTRINC"></div>
<div id="bits-xc6v-GTX-GTX0:TX_DLYALIGN_LPFINC"></div>
<div id="bits-xc6v-GTX-GTX1:A_DFETAP3"></div>
<div id="bits-xc6v-GTX-GTX1:A_DFETAP4"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXDIFFCTRL"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXPREEMPHASIS"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_1_MAX_SKEW"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_2_MAX_SKEW"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_1_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX1:COM_BURST_VAL"></div>
<div id="bits-xc6v-GTX-GTX1:RX_DLYALIGN_CTRINC"></div>
<div id="bits-xc6v-GTX-GTX1:RX_DLYALIGN_LPFINC"></div>
<div id="bits-xc6v-GTX-GTX1:RX_IDLE_HI_CNT"></div>
<div id="bits-xc6v-GTX-GTX1:RX_IDLE_LO_CNT"></div>
<div id="bits-xc6v-GTX-GTX1:RX_SLIDE_AUTO_WAIT"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DLYALIGN_CTRINC"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DLYALIGN_LPFINC"></div>
<div id="bits-xc6v-GTX-GTX2:A_DFETAP3"></div>
<div id="bits-xc6v-GTX-GTX2:A_DFETAP4"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXDIFFCTRL"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXPREEMPHASIS"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_1_MAX_SKEW"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_2_MAX_SKEW"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_1_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX2:COM_BURST_VAL"></div>
<div id="bits-xc6v-GTX-GTX2:RX_DLYALIGN_CTRINC"></div>
<div id="bits-xc6v-GTX-GTX2:RX_DLYALIGN_LPFINC"></div>
<div id="bits-xc6v-GTX-GTX2:RX_IDLE_HI_CNT"></div>
<div id="bits-xc6v-GTX-GTX2:RX_IDLE_LO_CNT"></div>
<div id="bits-xc6v-GTX-GTX2:RX_SLIDE_AUTO_WAIT"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DLYALIGN_CTRINC"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DLYALIGN_LPFINC"></div>
<div id="bits-xc6v-GTX-GTX3:A_DFETAP3"></div>
<div id="bits-xc6v-GTX-GTX3:A_DFETAP4"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXDIFFCTRL"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXPREEMPHASIS"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_1_MAX_SKEW"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_2_MAX_SKEW"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_1_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_ENABLE"></div>
<div id="bits-xc6v-GTX-GTX3:COM_BURST_VAL"></div>
<div id="bits-xc6v-GTX-GTX3:RX_DLYALIGN_CTRINC"></div>
<div id="bits-xc6v-GTX-GTX3:RX_DLYALIGN_LPFINC"></div>
<div id="bits-xc6v-GTX-GTX3:RX_IDLE_HI_CNT"></div>
<div id="bits-xc6v-GTX-GTX3:RX_IDLE_LO_CNT"></div>
<div id="bits-xc6v-GTX-GTX3:RX_SLIDE_AUTO_WAIT"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DLYALIGN_CTRINC"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DLYALIGN_LPFINC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:A_DFETAP3</th><th>[5, 28, 28]</th><th>[5, 29, 27]</th><th>[5, 28, 27]</th><th>[5, 29, 26]</th></tr>
<tr><th>GTX0:A_DFETAP4</th><th>[5, 28, 36]</th><th>[5, 29, 35]</th><th>[5, 28, 35]</th><th>[5, 29, 34]</th></tr>
<tr><th>GTX0:A_TXDIFFCTRL</th><th>[7, 29, 41]</th><th>[7, 28, 41]</th><th>[7, 29, 40]</th><th>[7, 28, 40]</th></tr>
<tr><th>GTX0:A_TXPREEMPHASIS</th><th>[7, 28, 45]</th><th>[7, 29, 44]</th><th>[7, 28, 44]</th><th>[7, 29, 43]</th></tr>
<tr><th>GTX0:CHAN_BOND_1_MAX_SKEW</th><th>[0, 29, 46]</th><th>[0, 28, 46]</th><th>[0, 29, 45]</th><th>[0, 28, 45]</th></tr>
<tr><th>GTX0:CHAN_BOND_2_MAX_SKEW</th><th>[1, 29, 14]</th><th>[1, 28, 14]</th><th>[1, 29, 13]</th><th>[1, 28, 13]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_1_ENABLE</th><th>[0, 29, 38]</th><th>[0, 28, 38]</th><th>[0, 29, 37]</th><th>[0, 28, 37]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_2_ENABLE</th><th>[1, 29, 6]</th><th>[1, 28, 6]</th><th>[1, 29, 5]</th><th>[1, 28, 5]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_1_ENABLE</th><th>[1, 29, 46]</th><th>[1, 28, 46]</th><th>[1, 29, 45]</th><th>[1, 28, 45]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_2_ENABLE</th><th>[2, 29, 14]</th><th>[2, 28, 14]</th><th>[2, 29, 13]</th><th>[2, 28, 13]</th></tr>
<tr><th>GTX0:COM_BURST_VAL</th><th>[4, 29, 39]</th><th>[4, 28, 39]</th><th>[4, 29, 38]</th><th>[4, 28, 38]</th></tr>
<tr><th>GTX0:RX_DLYALIGN_CTRINC</th><th>[9, 29, 41]</th><th>[9, 28, 41]</th><th>[9, 29, 40]</th><th>[9, 28, 40]</th></tr>
<tr><th>GTX0:RX_DLYALIGN_LPFINC</th><th>[9, 29, 43]</th><th>[9, 28, 43]</th><th>[9, 29, 42]</th><th>[9, 28, 42]</th></tr>
<tr><th>GTX0:RX_IDLE_HI_CNT</th><th>[1, 29, 31]</th><th>[1, 28, 31]</th><th>[1, 29, 30]</th><th>[1, 28, 30]</th></tr>
<tr><th>GTX0:RX_IDLE_LO_CNT</th><th>[0, 29, 63]</th><th>[0, 28, 63]</th><th>[0, 29, 62]</th><th>[0, 28, 62]</th></tr>
<tr><th>GTX0:RX_SLIDE_AUTO_WAIT</th><th>[2, 29, 31]</th><th>[2, 28, 31]</th><th>[2, 29, 30]</th><th>[2, 28, 30]</th></tr>
<tr><th>GTX0:TX_DLYALIGN_CTRINC</th><th>[9, 29, 33]</th><th>[9, 28, 33]</th><th>[9, 29, 32]</th><th>[9, 28, 32]</th></tr>
<tr><th>GTX0:TX_DLYALIGN_LPFINC</th><th>[9, 29, 35]</th><th>[9, 28, 35]</th><th>[9, 29, 34]</th><th>[9, 28, 34]</th></tr>
<tr><th>GTX1:A_DFETAP3</th><th>[15, 28, 28]</th><th>[15, 29, 27]</th><th>[15, 28, 27]</th><th>[15, 29, 26]</th></tr>
<tr><th>GTX1:A_DFETAP4</th><th>[15, 28, 36]</th><th>[15, 29, 35]</th><th>[15, 28, 35]</th><th>[15, 29, 34]</th></tr>
<tr><th>GTX1:A_TXDIFFCTRL</th><th>[17, 29, 41]</th><th>[17, 28, 41]</th><th>[17, 29, 40]</th><th>[17, 28, 40]</th></tr>
<tr><th>GTX1:A_TXPREEMPHASIS</th><th>[17, 28, 45]</th><th>[17, 29, 44]</th><th>[17, 28, 44]</th><th>[17, 29, 43]</th></tr>
<tr><th>GTX1:CHAN_BOND_1_MAX_SKEW</th><th>[10, 29, 46]</th><th>[10, 28, 46]</th><th>[10, 29, 45]</th><th>[10, 28, 45]</th></tr>
<tr><th>GTX1:CHAN_BOND_2_MAX_SKEW</th><th>[11, 29, 14]</th><th>[11, 28, 14]</th><th>[11, 29, 13]</th><th>[11, 28, 13]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_1_ENABLE</th><th>[10, 29, 38]</th><th>[10, 28, 38]</th><th>[10, 29, 37]</th><th>[10, 28, 37]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_2_ENABLE</th><th>[11, 29, 6]</th><th>[11, 28, 6]</th><th>[11, 29, 5]</th><th>[11, 28, 5]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_1_ENABLE</th><th>[11, 29, 46]</th><th>[11, 28, 46]</th><th>[11, 29, 45]</th><th>[11, 28, 45]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_2_ENABLE</th><th>[12, 29, 14]</th><th>[12, 28, 14]</th><th>[12, 29, 13]</th><th>[12, 28, 13]</th></tr>
<tr><th>GTX1:COM_BURST_VAL</th><th>[14, 29, 39]</th><th>[14, 28, 39]</th><th>[14, 29, 38]</th><th>[14, 28, 38]</th></tr>
<tr><th>GTX1:RX_DLYALIGN_CTRINC</th><th>[19, 29, 41]</th><th>[19, 28, 41]</th><th>[19, 29, 40]</th><th>[19, 28, 40]</th></tr>
<tr><th>GTX1:RX_DLYALIGN_LPFINC</th><th>[19, 29, 43]</th><th>[19, 28, 43]</th><th>[19, 29, 42]</th><th>[19, 28, 42]</th></tr>
<tr><th>GTX1:RX_IDLE_HI_CNT</th><th>[11, 29, 31]</th><th>[11, 28, 31]</th><th>[11, 29, 30]</th><th>[11, 28, 30]</th></tr>
<tr><th>GTX1:RX_IDLE_LO_CNT</th><th>[10, 29, 63]</th><th>[10, 28, 63]</th><th>[10, 29, 62]</th><th>[10, 28, 62]</th></tr>
<tr><th>GTX1:RX_SLIDE_AUTO_WAIT</th><th>[12, 29, 31]</th><th>[12, 28, 31]</th><th>[12, 29, 30]</th><th>[12, 28, 30]</th></tr>
<tr><th>GTX1:TX_DLYALIGN_CTRINC</th><th>[19, 29, 33]</th><th>[19, 28, 33]</th><th>[19, 29, 32]</th><th>[19, 28, 32]</th></tr>
<tr><th>GTX1:TX_DLYALIGN_LPFINC</th><th>[19, 29, 35]</th><th>[19, 28, 35]</th><th>[19, 29, 34]</th><th>[19, 28, 34]</th></tr>
<tr><th>GTX2:A_DFETAP3</th><th>[25, 28, 28]</th><th>[25, 29, 27]</th><th>[25, 28, 27]</th><th>[25, 29, 26]</th></tr>
<tr><th>GTX2:A_DFETAP4</th><th>[25, 28, 36]</th><th>[25, 29, 35]</th><th>[25, 28, 35]</th><th>[25, 29, 34]</th></tr>
<tr><th>GTX2:A_TXDIFFCTRL</th><th>[27, 29, 41]</th><th>[27, 28, 41]</th><th>[27, 29, 40]</th><th>[27, 28, 40]</th></tr>
<tr><th>GTX2:A_TXPREEMPHASIS</th><th>[27, 28, 45]</th><th>[27, 29, 44]</th><th>[27, 28, 44]</th><th>[27, 29, 43]</th></tr>
<tr><th>GTX2:CHAN_BOND_1_MAX_SKEW</th><th>[20, 29, 46]</th><th>[20, 28, 46]</th><th>[20, 29, 45]</th><th>[20, 28, 45]</th></tr>
<tr><th>GTX2:CHAN_BOND_2_MAX_SKEW</th><th>[21, 29, 14]</th><th>[21, 28, 14]</th><th>[21, 29, 13]</th><th>[21, 28, 13]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_1_ENABLE</th><th>[20, 29, 38]</th><th>[20, 28, 38]</th><th>[20, 29, 37]</th><th>[20, 28, 37]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_2_ENABLE</th><th>[21, 29, 6]</th><th>[21, 28, 6]</th><th>[21, 29, 5]</th><th>[21, 28, 5]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_1_ENABLE</th><th>[21, 29, 46]</th><th>[21, 28, 46]</th><th>[21, 29, 45]</th><th>[21, 28, 45]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_2_ENABLE</th><th>[22, 29, 14]</th><th>[22, 28, 14]</th><th>[22, 29, 13]</th><th>[22, 28, 13]</th></tr>
<tr><th>GTX2:COM_BURST_VAL</th><th>[24, 29, 39]</th><th>[24, 28, 39]</th><th>[24, 29, 38]</th><th>[24, 28, 38]</th></tr>
<tr><th>GTX2:RX_DLYALIGN_CTRINC</th><th>[29, 29, 41]</th><th>[29, 28, 41]</th><th>[29, 29, 40]</th><th>[29, 28, 40]</th></tr>
<tr><th>GTX2:RX_DLYALIGN_LPFINC</th><th>[29, 29, 43]</th><th>[29, 28, 43]</th><th>[29, 29, 42]</th><th>[29, 28, 42]</th></tr>
<tr><th>GTX2:RX_IDLE_HI_CNT</th><th>[21, 29, 31]</th><th>[21, 28, 31]</th><th>[21, 29, 30]</th><th>[21, 28, 30]</th></tr>
<tr><th>GTX2:RX_IDLE_LO_CNT</th><th>[20, 29, 63]</th><th>[20, 28, 63]</th><th>[20, 29, 62]</th><th>[20, 28, 62]</th></tr>
<tr><th>GTX2:RX_SLIDE_AUTO_WAIT</th><th>[22, 29, 31]</th><th>[22, 28, 31]</th><th>[22, 29, 30]</th><th>[22, 28, 30]</th></tr>
<tr><th>GTX2:TX_DLYALIGN_CTRINC</th><th>[29, 29, 33]</th><th>[29, 28, 33]</th><th>[29, 29, 32]</th><th>[29, 28, 32]</th></tr>
<tr><th>GTX2:TX_DLYALIGN_LPFINC</th><th>[29, 29, 35]</th><th>[29, 28, 35]</th><th>[29, 29, 34]</th><th>[29, 28, 34]</th></tr>
<tr><th>GTX3:A_DFETAP3</th><th>[35, 28, 28]</th><th>[35, 29, 27]</th><th>[35, 28, 27]</th><th>[35, 29, 26]</th></tr>
<tr><th>GTX3:A_DFETAP4</th><th>[35, 28, 36]</th><th>[35, 29, 35]</th><th>[35, 28, 35]</th><th>[35, 29, 34]</th></tr>
<tr><th>GTX3:A_TXDIFFCTRL</th><th>[37, 29, 41]</th><th>[37, 28, 41]</th><th>[37, 29, 40]</th><th>[37, 28, 40]</th></tr>
<tr><th>GTX3:A_TXPREEMPHASIS</th><th>[37, 28, 45]</th><th>[37, 29, 44]</th><th>[37, 28, 44]</th><th>[37, 29, 43]</th></tr>
<tr><th>GTX3:CHAN_BOND_1_MAX_SKEW</th><th>[30, 29, 46]</th><th>[30, 28, 46]</th><th>[30, 29, 45]</th><th>[30, 28, 45]</th></tr>
<tr><th>GTX3:CHAN_BOND_2_MAX_SKEW</th><th>[31, 29, 14]</th><th>[31, 28, 14]</th><th>[31, 29, 13]</th><th>[31, 28, 13]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_1_ENABLE</th><th>[30, 29, 38]</th><th>[30, 28, 38]</th><th>[30, 29, 37]</th><th>[30, 28, 37]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_2_ENABLE</th><th>[31, 29, 6]</th><th>[31, 28, 6]</th><th>[31, 29, 5]</th><th>[31, 28, 5]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_1_ENABLE</th><th>[31, 29, 46]</th><th>[31, 28, 46]</th><th>[31, 29, 45]</th><th>[31, 28, 45]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_2_ENABLE</th><th>[32, 29, 14]</th><th>[32, 28, 14]</th><th>[32, 29, 13]</th><th>[32, 28, 13]</th></tr>
<tr><th>GTX3:COM_BURST_VAL</th><th>[34, 29, 39]</th><th>[34, 28, 39]</th><th>[34, 29, 38]</th><th>[34, 28, 38]</th></tr>
<tr><th>GTX3:RX_DLYALIGN_CTRINC</th><th>[39, 29, 41]</th><th>[39, 28, 41]</th><th>[39, 29, 40]</th><th>[39, 28, 40]</th></tr>
<tr><th>GTX3:RX_DLYALIGN_LPFINC</th><th>[39, 29, 43]</th><th>[39, 28, 43]</th><th>[39, 29, 42]</th><th>[39, 28, 42]</th></tr>
<tr><th>GTX3:RX_IDLE_HI_CNT</th><th>[31, 29, 31]</th><th>[31, 28, 31]</th><th>[31, 29, 30]</th><th>[31, 28, 30]</th></tr>
<tr><th>GTX3:RX_IDLE_LO_CNT</th><th>[30, 29, 63]</th><th>[30, 28, 63]</th><th>[30, 29, 62]</th><th>[30, 28, 62]</th></tr>
<tr><th>GTX3:RX_SLIDE_AUTO_WAIT</th><th>[32, 29, 31]</th><th>[32, 28, 31]</th><th>[32, 29, 30]</th><th>[32, 28, 30]</th></tr>
<tr><th>GTX3:TX_DLYALIGN_CTRINC</th><th>[39, 29, 33]</th><th>[39, 28, 33]</th><th>[39, 29, 32]</th><th>[39, 28, 32]</th></tr>
<tr><th>GTX3:TX_DLYALIGN_LPFINC</th><th>[39, 29, 35]</th><th>[39, 28, 35]</th><th>[39, 29, 34]</th><th>[39, 28, 34]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:AC_CAP_DIS"></div>
<div id="bits-xc6v-GTX-GTX0:A_DFEDLYOVRD"></div>
<div id="bits-xc6v-GTX-GTX0:A_DFETAPOVRD"></div>
<div id="bits-xc6v-GTX-GTX0:A_GTXRXRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_GTXTXRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_PLLCLKRXRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_PLLCLKTXRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_PLLRXRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_PLLTXRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_PRBSCNTRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXBUFRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXCDRFREQRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXCDRHOLD"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXCDRPHASERESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXCDRRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXDFERESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXENPMAPHASEALIGN"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXENSAMPLEALIGN"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXPLLLKDETEN"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXPLLPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXPMASETPHASE"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXPOLARITY"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXDEEMPH"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXELECIDLE"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXENPMAPHASEALIGN"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXPLLLKDETEN"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXPLLPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXPMASETPHASE"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXPOLARITY"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXPRBSFORCEERR"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXRESET"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXSWING"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_KEEP_ALIGN"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_USE"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_CORRECT_USE"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_INSERT_IDLE_FLAG"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_KEEP_IDLE"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_PRECEDENCE"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_SEQ_2_USE"></div>
<div id="bits-xc6v-GTX-GTX0:COMMA_DOUBLE"></div>
<div id="bits-xc6v-GTX-GTX0:DEC_MCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX0:DEC_PCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX0:DEC_VALID_COMMA_ONLY"></div>
<div id="bits-xc6v-GTX-GTX0:DFE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:GEN_RXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX0:GEN_TXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX0:GTX_CFG_PWRUP"></div>
<div id="bits-xc6v-GTX-GTX0:LOOPBACK_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:MASTER_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:MCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX0:PCI_EXPRESS_MODE"></div>
<div id="bits-xc6v-GTX-GTX0:PCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX0:PDELIDLE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:PHASEALIGN_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:PLL_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:PMA_CAS_CLK_EN"></div>
<div id="bits-xc6v-GTX-GTX0:POLARITY_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:PRBS_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:RCV_TERM_GND"></div>
<div id="bits-xc6v-GTX-GTX0:RCV_TERM_VTTRX"></div>
<div id="bits-xc6v-GTX-GTX0:RESET_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:RXBUF_OVRD_THRESH"></div>
<div id="bits-xc6v-GTX-GTX0:RXGEARBOX_USE"></div>
<div id="bits-xc6v-GTX-GTX0:RXPLL_STARTUP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:RXPRBSERR_LOOPBACK"></div>
<div id="bits-xc6v-GTX-GTX0:RX_BUFFER_USE"></div>
<div id="bits-xc6v-GTX-GTX0:RX_CDR_FORCE_ROTATE"></div>
<div id="bits-xc6v-GTX-GTX0:RX_DECODE_SEQ_MATCH"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_IDLE_HOLD_CDR"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_IDLE_HOLD_DFE"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_IDLE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_IDLE_RESET_FR"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_IDLE_RESET_PH"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_MODE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_RATE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_REALIGN_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EN_REALIGN_RESET_BUF2"></div>
<div id="bits-xc6v-GTX-GTX0:RX_LOSS_OF_SYNC_FSM"></div>
<div id="bits-xc6v-GTX-GTX0:RX_OVERSAMPLE_MODE"></div>
<div id="bits-xc6v-GTX-GTX0:SHOW_REALIGN_COMMA"></div>
<div id="bits-xc6v-GTX-GTX0:TERMINATION_OVRD"></div>
<div id="bits-xc6v-GTX-GTX0:TXDRIVE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:TXGEARBOX_USE"></div>
<div id="bits-xc6v-GTX-GTX0:TXOUTCLKPCS_SEL"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_STARTUP_EN"></div>
<div id="bits-xc6v-GTX-GTX0:TX_BUFFER_USE"></div>
<div id="bits-xc6v-GTX-GTX0:TX_EN_RATE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX0:TX_OVERSAMPLE_MODE"></div>
<div id="bits-xc6v-GTX-GTX0:TX_PMADATA_OPT"></div>
<div id="bits-xc6v-GTX-GTX0:USR_CODE_ERR_CLR"></div>
<div id="bits-xc6v-GTX-GTX1:AC_CAP_DIS"></div>
<div id="bits-xc6v-GTX-GTX1:A_DFEDLYOVRD"></div>
<div id="bits-xc6v-GTX-GTX1:A_DFETAPOVRD"></div>
<div id="bits-xc6v-GTX-GTX1:A_GTXRXRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_GTXTXRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_PLLCLKRXRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_PLLCLKTXRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_PLLRXRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_PLLTXRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_PRBSCNTRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXBUFRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXCDRFREQRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXCDRHOLD"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXCDRPHASERESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXCDRRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXDFERESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXENPMAPHASEALIGN"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXENSAMPLEALIGN"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXPLLLKDETEN"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXPLLPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXPMASETPHASE"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXPOLARITY"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXDEEMPH"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXELECIDLE"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXENPMAPHASEALIGN"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXPLLLKDETEN"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXPLLPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXPMASETPHASE"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXPOLARITY"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXPRBSFORCEERR"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXRESET"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXSWING"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_KEEP_ALIGN"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_USE"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_CORRECT_USE"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_INSERT_IDLE_FLAG"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_KEEP_IDLE"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_PRECEDENCE"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_SEQ_2_USE"></div>
<div id="bits-xc6v-GTX-GTX1:COMMA_DOUBLE"></div>
<div id="bits-xc6v-GTX-GTX1:DEC_MCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX1:DEC_PCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX1:DEC_VALID_COMMA_ONLY"></div>
<div id="bits-xc6v-GTX-GTX1:DFE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:GEN_RXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX1:GEN_TXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX1:GTX_CFG_PWRUP"></div>
<div id="bits-xc6v-GTX-GTX1:LOOPBACK_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:MASTER_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:MCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX1:PCI_EXPRESS_MODE"></div>
<div id="bits-xc6v-GTX-GTX1:PCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX1:PDELIDLE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:PHASEALIGN_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:PLL_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:PMA_CAS_CLK_EN"></div>
<div id="bits-xc6v-GTX-GTX1:POLARITY_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:PRBS_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:RCV_TERM_GND"></div>
<div id="bits-xc6v-GTX-GTX1:RCV_TERM_VTTRX"></div>
<div id="bits-xc6v-GTX-GTX1:RESET_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:RXBUF_OVRD_THRESH"></div>
<div id="bits-xc6v-GTX-GTX1:RXGEARBOX_USE"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLL_STARTUP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:RXPRBSERR_LOOPBACK"></div>
<div id="bits-xc6v-GTX-GTX1:RX_BUFFER_USE"></div>
<div id="bits-xc6v-GTX-GTX1:RX_CDR_FORCE_ROTATE"></div>
<div id="bits-xc6v-GTX-GTX1:RX_DECODE_SEQ_MATCH"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_IDLE_HOLD_CDR"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_IDLE_HOLD_DFE"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_IDLE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_IDLE_RESET_FR"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_IDLE_RESET_PH"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_MODE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_RATE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_REALIGN_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EN_REALIGN_RESET_BUF2"></div>
<div id="bits-xc6v-GTX-GTX1:RX_LOSS_OF_SYNC_FSM"></div>
<div id="bits-xc6v-GTX-GTX1:RX_OVERSAMPLE_MODE"></div>
<div id="bits-xc6v-GTX-GTX1:SHOW_REALIGN_COMMA"></div>
<div id="bits-xc6v-GTX-GTX1:TERMINATION_OVRD"></div>
<div id="bits-xc6v-GTX-GTX1:TXDRIVE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:TXGEARBOX_USE"></div>
<div id="bits-xc6v-GTX-GTX1:TXOUTCLKPCS_SEL"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_STARTUP_EN"></div>
<div id="bits-xc6v-GTX-GTX1:TX_BUFFER_USE"></div>
<div id="bits-xc6v-GTX-GTX1:TX_EN_RATE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX1:TX_OVERSAMPLE_MODE"></div>
<div id="bits-xc6v-GTX-GTX1:TX_PMADATA_OPT"></div>
<div id="bits-xc6v-GTX-GTX1:USR_CODE_ERR_CLR"></div>
<div id="bits-xc6v-GTX-GTX2:AC_CAP_DIS"></div>
<div id="bits-xc6v-GTX-GTX2:A_DFEDLYOVRD"></div>
<div id="bits-xc6v-GTX-GTX2:A_DFETAPOVRD"></div>
<div id="bits-xc6v-GTX-GTX2:A_GTXRXRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_GTXTXRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_PLLCLKRXRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_PLLCLKTXRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_PLLRXRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_PLLTXRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_PRBSCNTRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXBUFRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXCDRFREQRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXCDRHOLD"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXCDRPHASERESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXCDRRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXDFERESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXENPMAPHASEALIGN"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXENSAMPLEALIGN"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXPLLLKDETEN"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXPLLPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXPMASETPHASE"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXPOLARITY"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXDEEMPH"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXELECIDLE"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXENPMAPHASEALIGN"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXPLLLKDETEN"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXPLLPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXPMASETPHASE"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXPOLARITY"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXPRBSFORCEERR"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXRESET"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXSWING"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_KEEP_ALIGN"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_USE"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_CORRECT_USE"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_INSERT_IDLE_FLAG"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_KEEP_IDLE"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_PRECEDENCE"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_SEQ_2_USE"></div>
<div id="bits-xc6v-GTX-GTX2:COMMA_DOUBLE"></div>
<div id="bits-xc6v-GTX-GTX2:DEC_MCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX2:DEC_PCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX2:DEC_VALID_COMMA_ONLY"></div>
<div id="bits-xc6v-GTX-GTX2:DFE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:GEN_RXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX2:GEN_TXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX2:GTX_CFG_PWRUP"></div>
<div id="bits-xc6v-GTX-GTX2:LOOPBACK_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:MASTER_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:MCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX2:PCI_EXPRESS_MODE"></div>
<div id="bits-xc6v-GTX-GTX2:PCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX2:PDELIDLE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:PHASEALIGN_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:PLL_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:PMA_CAS_CLK_EN"></div>
<div id="bits-xc6v-GTX-GTX2:POLARITY_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:PRBS_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:RCV_TERM_GND"></div>
<div id="bits-xc6v-GTX-GTX2:RCV_TERM_VTTRX"></div>
<div id="bits-xc6v-GTX-GTX2:RESET_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:RXBUF_OVRD_THRESH"></div>
<div id="bits-xc6v-GTX-GTX2:RXGEARBOX_USE"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLL_STARTUP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:RXPRBSERR_LOOPBACK"></div>
<div id="bits-xc6v-GTX-GTX2:RX_BUFFER_USE"></div>
<div id="bits-xc6v-GTX-GTX2:RX_CDR_FORCE_ROTATE"></div>
<div id="bits-xc6v-GTX-GTX2:RX_DECODE_SEQ_MATCH"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_IDLE_HOLD_CDR"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_IDLE_HOLD_DFE"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_IDLE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_IDLE_RESET_FR"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_IDLE_RESET_PH"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_MODE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_RATE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_REALIGN_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EN_REALIGN_RESET_BUF2"></div>
<div id="bits-xc6v-GTX-GTX2:RX_LOSS_OF_SYNC_FSM"></div>
<div id="bits-xc6v-GTX-GTX2:RX_OVERSAMPLE_MODE"></div>
<div id="bits-xc6v-GTX-GTX2:SHOW_REALIGN_COMMA"></div>
<div id="bits-xc6v-GTX-GTX2:TERMINATION_OVRD"></div>
<div id="bits-xc6v-GTX-GTX2:TXDRIVE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:TXGEARBOX_USE"></div>
<div id="bits-xc6v-GTX-GTX2:TXOUTCLKPCS_SEL"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_STARTUP_EN"></div>
<div id="bits-xc6v-GTX-GTX2:TX_BUFFER_USE"></div>
<div id="bits-xc6v-GTX-GTX2:TX_EN_RATE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX2:TX_OVERSAMPLE_MODE"></div>
<div id="bits-xc6v-GTX-GTX2:TX_PMADATA_OPT"></div>
<div id="bits-xc6v-GTX-GTX2:USR_CODE_ERR_CLR"></div>
<div id="bits-xc6v-GTX-GTX3:AC_CAP_DIS"></div>
<div id="bits-xc6v-GTX-GTX3:A_DFEDLYOVRD"></div>
<div id="bits-xc6v-GTX-GTX3:A_DFETAPOVRD"></div>
<div id="bits-xc6v-GTX-GTX3:A_GTXRXRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_GTXTXRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_PLLCLKRXRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_PLLCLKTXRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_PLLRXRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_PLLTXRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_PRBSCNTRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXBUFRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXCDRFREQRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXCDRHOLD"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXCDRPHASERESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXCDRRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXDFERESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXENPMAPHASEALIGN"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXENSAMPLEALIGN"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXPLLLKDETEN"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXPLLPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXPMASETPHASE"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXPOLARITY"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXDEEMPH"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXELECIDLE"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXENPMAPHASEALIGN"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXPLLLKDETEN"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXPLLPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXPMASETPHASE"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXPOLARITY"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXPRBSFORCEERR"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXRESET"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXSWING"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_KEEP_ALIGN"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_USE"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_CORRECT_USE"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_INSERT_IDLE_FLAG"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_KEEP_IDLE"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_PRECEDENCE"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_SEQ_2_USE"></div>
<div id="bits-xc6v-GTX-GTX3:COMMA_DOUBLE"></div>
<div id="bits-xc6v-GTX-GTX3:DEC_MCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX3:DEC_PCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX3:DEC_VALID_COMMA_ONLY"></div>
<div id="bits-xc6v-GTX-GTX3:DFE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:GEN_RXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX3:GEN_TXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX3:GTX_CFG_PWRUP"></div>
<div id="bits-xc6v-GTX-GTX3:LOOPBACK_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:MASTER_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:MCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX3:PCI_EXPRESS_MODE"></div>
<div id="bits-xc6v-GTX-GTX3:PCOMMA_DETECT"></div>
<div id="bits-xc6v-GTX-GTX3:PDELIDLE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:PHASEALIGN_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:PLL_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:PMA_CAS_CLK_EN"></div>
<div id="bits-xc6v-GTX-GTX3:POLARITY_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:PRBS_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:RCV_TERM_GND"></div>
<div id="bits-xc6v-GTX-GTX3:RCV_TERM_VTTRX"></div>
<div id="bits-xc6v-GTX-GTX3:RESET_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:RXBUF_OVRD_THRESH"></div>
<div id="bits-xc6v-GTX-GTX3:RXGEARBOX_USE"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLL_STARTUP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:RXPRBSERR_LOOPBACK"></div>
<div id="bits-xc6v-GTX-GTX3:RX_BUFFER_USE"></div>
<div id="bits-xc6v-GTX-GTX3:RX_CDR_FORCE_ROTATE"></div>
<div id="bits-xc6v-GTX-GTX3:RX_DECODE_SEQ_MATCH"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_IDLE_HOLD_CDR"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_IDLE_HOLD_DFE"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_IDLE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_IDLE_RESET_FR"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_IDLE_RESET_PH"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_MODE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_RATE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_REALIGN_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EN_REALIGN_RESET_BUF2"></div>
<div id="bits-xc6v-GTX-GTX3:RX_LOSS_OF_SYNC_FSM"></div>
<div id="bits-xc6v-GTX-GTX3:RX_OVERSAMPLE_MODE"></div>
<div id="bits-xc6v-GTX-GTX3:SHOW_REALIGN_COMMA"></div>
<div id="bits-xc6v-GTX-GTX3:TERMINATION_OVRD"></div>
<div id="bits-xc6v-GTX-GTX3:TXDRIVE_DRP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:TXGEARBOX_USE"></div>
<div id="bits-xc6v-GTX-GTX3:TXOUTCLKPCS_SEL"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_STARTUP_EN"></div>
<div id="bits-xc6v-GTX-GTX3:TX_BUFFER_USE"></div>
<div id="bits-xc6v-GTX-GTX3:TX_EN_RATE_RESET_BUF"></div>
<div id="bits-xc6v-GTX-GTX3:TX_OVERSAMPLE_MODE"></div>
<div id="bits-xc6v-GTX-GTX3:TX_PMADATA_OPT"></div>
<div id="bits-xc6v-GTX-GTX3:USR_CODE_ERR_CLR"></div>
<div id="bits-xc6v-GTX-HCLK_GTX:DRPMASK_N"></div>
<div id="bits-xc6v-GTX-HCLK_GTX:DRPMASK_S"></div>
<div id="bits-xc6v-GTX-IBUFDS_GTX0:CLKCM_CFG"></div>
<div id="bits-xc6v-GTX-IBUFDS_GTX0:CLKRCV_TRST"></div>
<div id="bits-xc6v-GTX-IBUFDS_GTX1:CLKCM_CFG"></div>
<div id="bits-xc6v-GTX-IBUFDS_GTX1:CLKRCV_TRST"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:AC_CAP_DIS</th><th>[2, 28, 58]</th></tr>
<tr><th>GTX0:A_DFEDLYOVRD</th><th>[5, 28, 31]</th></tr>
<tr><th>GTX0:A_DFETAPOVRD</th><th>[5, 29, 31]</th></tr>
<tr><th>GTX0:A_GTXRXRESET</th><th>[3, 28, 3]</th></tr>
<tr><th>GTX0:A_GTXTXRESET</th><th>[3, 29, 2]</th></tr>
<tr><th>GTX0:A_PLLCLKRXRESET</th><th>[3, 28, 38]</th></tr>
<tr><th>GTX0:A_PLLCLKTXRESET</th><th>[4, 28, 6]</th></tr>
<tr><th>GTX0:A_PLLRXRESET</th><th>[3, 28, 37]</th></tr>
<tr><th>GTX0:A_PLLTXRESET</th><th>[4, 28, 5]</th></tr>
<tr><th>GTX0:A_PRBSCNTRESET</th><th>[5, 28, 23]</th></tr>
<tr><th>GTX0:A_RXBUFRESET</th><th>[3, 29, 3]</th></tr>
<tr><th>GTX0:A_RXCDRFREQRESET</th><th>[3, 29, 5]</th></tr>
<tr><th>GTX0:A_RXCDRHOLD</th><th>[3, 28, 5]</th></tr>
<tr><th>GTX0:A_RXCDRPHASERESET</th><th>[3, 28, 6]</th></tr>
<tr><th>GTX0:A_RXCDRRESET</th><th>[3, 28, 2]</th></tr>
<tr><th>GTX0:A_RXDFERESET</th><th>[3, 29, 6]</th></tr>
<tr><th>GTX0:A_RXENPMAPHASEALIGN</th><th>[4, 28, 47]</th></tr>
<tr><th>GTX0:A_RXENSAMPLEALIGN</th><th>[5, 28, 15]</th></tr>
<tr><th>GTX0:A_RXPLLLKDETEN</th><th>[3, 29, 37]</th></tr>
<tr><th>GTX0:A_RXPLLPOWERDOWN</th><th>[3, 28, 39]</th></tr>
<tr><th>GTX0:A_RXPMASETPHASE</th><th>[4, 29, 46]</th></tr>
<tr><th>GTX0:A_RXPOLARITY</th><th>[4, 28, 45]</th></tr>
<tr><th>GTX0:A_RXRESET</th><th>[3, 28, 4]</th></tr>
<tr><th>GTX0:A_TXDEEMPH</th><th>[7, 29, 31]</th></tr>
<tr><th>GTX0:A_TXELECIDLE</th><th>[4, 28, 15]</th></tr>
<tr><th>GTX0:A_TXENPMAPHASEALIGN</th><th>[5, 29, 14]</th></tr>
<tr><th>GTX0:A_TXPLLLKDETEN</th><th>[4, 29, 5]</th></tr>
<tr><th>GTX0:A_TXPLLPOWERDOWN</th><th>[4, 28, 7]</th></tr>
<tr><th>GTX0:A_TXPMASETPHASE</th><th>[5, 28, 14]</th></tr>
<tr><th>GTX0:A_TXPOLARITY</th><th>[4, 29, 45]</th></tr>
<tr><th>GTX0:A_TXPRBSFORCEERR</th><th>[5, 28, 21]</th></tr>
<tr><th>GTX0:A_TXRESET</th><th>[3, 29, 4]</th></tr>
<tr><th>GTX0:A_TXSWING</th><th>[7, 28, 31]</th></tr>
<tr><th>GTX0:CHAN_BOND_KEEP_ALIGN</th><th>[1, 28, 15]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_2_USE</th><th>[1, 28, 23]</th></tr>
<tr><th>GTX0:CLK_CORRECT_USE</th><th>[1, 28, 47]</th></tr>
<tr><th>GTX0:CLK_COR_INSERT_IDLE_FLAG</th><th>[2, 29, 15]</th></tr>
<tr><th>GTX0:CLK_COR_KEEP_IDLE</th><th>[1, 29, 55]</th></tr>
<tr><th>GTX0:CLK_COR_PRECEDENCE</th><th>[1, 29, 47]</th></tr>
<tr><th>GTX0:CLK_COR_SEQ_2_USE</th><th>[2, 28, 15]</th></tr>
<tr><th>GTX0:COMMA_DOUBLE</th><th>[5, 28, 61]</th></tr>
<tr><th>GTX0:DEC_MCOMMA_DETECT</th><th>[2, 29, 37]</th></tr>
<tr><th>GTX0:DEC_PCOMMA_DETECT</th><th>[2, 28, 37]</th></tr>
<tr><th>GTX0:DEC_VALID_COMMA_ONLY</th><th>[2, 29, 39]</th></tr>
<tr><th>GTX0:DFE_DRP_EN</th><th>[5, 29, 39]</th></tr>
<tr><th>GTX0:GEN_RXUSRCLK</th><th>[2, 29, 63]</th></tr>
<tr><th>GTX0:GEN_TXUSRCLK</th><th>[6, 29, 15]</th></tr>
<tr><th>GTX0:GTX_CFG_PWRUP</th><th>[2, 29, 57]</th></tr>
<tr><th>GTX0:LOOPBACK_DRP_EN</th><th>[5, 28, 16]</th></tr>
<tr><th>GTX0:MASTER_DRP_EN</th><th>[3, 29, 7]</th></tr>
<tr><th>GTX0:MCOMMA_DETECT</th><th>[6, 28, 5]</th></tr>
<tr><th>GTX0:PCI_EXPRESS_MODE</th><th>[4, 29, 15]</th></tr>
<tr><th>GTX0:PCOMMA_DETECT</th><th>[6, 28, 13]</th></tr>
<tr><th>GTX0:PDELIDLE_DRP_EN</th><th>[4, 29, 6]</th></tr>
<tr><th>GTX0:PHASEALIGN_DRP_EN</th><th>[5, 29, 15]</th></tr>
<tr><th>GTX0:PLL_DRP_EN</th><th>[3, 29, 38]</th></tr>
<tr><th>GTX0:PMA_CAS_CLK_EN</th><th>[4, 29, 23]</th></tr>
<tr><th>GTX0:POLARITY_DRP_EN</th><th>[4, 28, 46]</th></tr>
<tr><th>GTX0:PRBS_DRP_EN</th><th>[5, 29, 23]</th></tr>
<tr><th>GTX0:RCV_TERM_GND</th><th>[5, 29, 51]</th></tr>
<tr><th>GTX0:RCV_TERM_VTTRX</th><th>[5, 28, 52]</th></tr>
<tr><th>GTX0:RESET_DRP_EN</th><th>[3, 28, 7]</th></tr>
<tr><th>GTX0:RXBUF_OVRD_THRESH</th><th>[1, 28, 38]</th></tr>
<tr><th>GTX0:RXGEARBOX_USE</th><th>[3, 29, 1]</th></tr>
<tr><th>GTX0:RXPLL_STARTUP_EN</th><th>[3, 29, 27]</th></tr>
<tr><th>GTX0:RXPRBSERR_LOOPBACK</th><th>[5, 28, 20]</th></tr>
<tr><th>GTX0:RX_BUFFER_USE</th><th>[0, 28, 39]</th></tr>
<tr><th>GTX0:RX_CDR_FORCE_ROTATE</th><th>[2, 29, 23]</th></tr>
<tr><th>GTX0:RX_DECODE_SEQ_MATCH</th><th>[2, 29, 38]</th></tr>
<tr><th>GTX0:RX_EN_IDLE_HOLD_CDR</th><th>[5, 29, 28]</th></tr>
<tr><th>GTX0:RX_EN_IDLE_HOLD_DFE</th><th>[5, 29, 29]</th></tr>
<tr><th>GTX0:RX_EN_IDLE_RESET_BUF</th><th>[1, 28, 29]</th></tr>
<tr><th>GTX0:RX_EN_IDLE_RESET_FR</th><th>[5, 28, 29]</th></tr>
<tr><th>GTX0:RX_EN_IDLE_RESET_PH</th><th>[1, 29, 23]</th></tr>
<tr><th>GTX0:RX_EN_MODE_RESET_BUF</th><th>[1, 29, 15]</th></tr>
<tr><th>GTX0:RX_EN_RATE_RESET_BUF</th><th>[1, 29, 7]</th></tr>
<tr><th>GTX0:RX_EN_REALIGN_RESET_BUF</th><th>[1, 28, 7]</th></tr>
<tr><th>GTX0:RX_EN_REALIGN_RESET_BUF2</th><th>[9, 28, 31]</th></tr>
<tr><th>GTX0:RX_LOSS_OF_SYNC_FSM</th><th>[0, 29, 39]</th></tr>
<tr><th>GTX0:RX_OVERSAMPLE_MODE</th><th>[3, 29, 39]</th></tr>
<tr><th>GTX0:SHOW_REALIGN_COMMA</th><th>[2, 28, 23]</th></tr>
<tr><th>GTX0:TERMINATION_OVRD</th><th>[5, 28, 51]</th></tr>
<tr><th>GTX0:TXDRIVE_DRP_EN</th><th>[7, 28, 39]</th></tr>
<tr><th>GTX0:TXGEARBOX_USE</th><th>[5, 29, 63]</th></tr>
<tr><th>GTX0:TXOUTCLKPCS_SEL</th><th>[7, 28, 7]</th></tr>
<tr><th>GTX0:TXPLL_STARTUP_EN</th><th>[3, 29, 59]</th></tr>
<tr><th>GTX0:TX_BUFFER_USE</th><th>[6, 29, 13]</th></tr>
<tr><th>GTX0:TX_EN_RATE_RESET_BUF</th><th>[4, 29, 63]</th></tr>
<tr><th>GTX0:TX_OVERSAMPLE_MODE</th><th>[4, 29, 7]</th></tr>
<tr><th>GTX0:TX_PMADATA_OPT</th><th>[4, 29, 47]</th></tr>
<tr><th>GTX0:USR_CODE_ERR_CLR</th><th>[2, 28, 38]</th></tr>
<tr><th>GTX1:AC_CAP_DIS</th><th>[12, 28, 58]</th></tr>
<tr><th>GTX1:A_DFEDLYOVRD</th><th>[15, 28, 31]</th></tr>
<tr><th>GTX1:A_DFETAPOVRD</th><th>[15, 29, 31]</th></tr>
<tr><th>GTX1:A_GTXRXRESET</th><th>[13, 28, 3]</th></tr>
<tr><th>GTX1:A_GTXTXRESET</th><th>[13, 29, 2]</th></tr>
<tr><th>GTX1:A_PLLCLKRXRESET</th><th>[13, 28, 38]</th></tr>
<tr><th>GTX1:A_PLLCLKTXRESET</th><th>[14, 28, 6]</th></tr>
<tr><th>GTX1:A_PLLRXRESET</th><th>[13, 28, 37]</th></tr>
<tr><th>GTX1:A_PLLTXRESET</th><th>[14, 28, 5]</th></tr>
<tr><th>GTX1:A_PRBSCNTRESET</th><th>[15, 28, 23]</th></tr>
<tr><th>GTX1:A_RXBUFRESET</th><th>[13, 29, 3]</th></tr>
<tr><th>GTX1:A_RXCDRFREQRESET</th><th>[13, 29, 5]</th></tr>
<tr><th>GTX1:A_RXCDRHOLD</th><th>[13, 28, 5]</th></tr>
<tr><th>GTX1:A_RXCDRPHASERESET</th><th>[13, 28, 6]</th></tr>
<tr><th>GTX1:A_RXCDRRESET</th><th>[13, 28, 2]</th></tr>
<tr><th>GTX1:A_RXDFERESET</th><th>[13, 29, 6]</th></tr>
<tr><th>GTX1:A_RXENPMAPHASEALIGN</th><th>[14, 28, 47]</th></tr>
<tr><th>GTX1:A_RXENSAMPLEALIGN</th><th>[15, 28, 15]</th></tr>
<tr><th>GTX1:A_RXPLLLKDETEN</th><th>[13, 29, 37]</th></tr>
<tr><th>GTX1:A_RXPLLPOWERDOWN</th><th>[13, 28, 39]</th></tr>
<tr><th>GTX1:A_RXPMASETPHASE</th><th>[14, 29, 46]</th></tr>
<tr><th>GTX1:A_RXPOLARITY</th><th>[14, 28, 45]</th></tr>
<tr><th>GTX1:A_RXRESET</th><th>[13, 28, 4]</th></tr>
<tr><th>GTX1:A_TXDEEMPH</th><th>[17, 29, 31]</th></tr>
<tr><th>GTX1:A_TXELECIDLE</th><th>[14, 28, 15]</th></tr>
<tr><th>GTX1:A_TXENPMAPHASEALIGN</th><th>[15, 29, 14]</th></tr>
<tr><th>GTX1:A_TXPLLLKDETEN</th><th>[14, 29, 5]</th></tr>
<tr><th>GTX1:A_TXPLLPOWERDOWN</th><th>[14, 28, 7]</th></tr>
<tr><th>GTX1:A_TXPMASETPHASE</th><th>[15, 28, 14]</th></tr>
<tr><th>GTX1:A_TXPOLARITY</th><th>[14, 29, 45]</th></tr>
<tr><th>GTX1:A_TXPRBSFORCEERR</th><th>[15, 28, 21]</th></tr>
<tr><th>GTX1:A_TXRESET</th><th>[13, 29, 4]</th></tr>
<tr><th>GTX1:A_TXSWING</th><th>[17, 28, 31]</th></tr>
<tr><th>GTX1:CHAN_BOND_KEEP_ALIGN</th><th>[11, 28, 15]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_2_USE</th><th>[11, 28, 23]</th></tr>
<tr><th>GTX1:CLK_CORRECT_USE</th><th>[11, 28, 47]</th></tr>
<tr><th>GTX1:CLK_COR_INSERT_IDLE_FLAG</th><th>[12, 29, 15]</th></tr>
<tr><th>GTX1:CLK_COR_KEEP_IDLE</th><th>[11, 29, 55]</th></tr>
<tr><th>GTX1:CLK_COR_PRECEDENCE</th><th>[11, 29, 47]</th></tr>
<tr><th>GTX1:CLK_COR_SEQ_2_USE</th><th>[12, 28, 15]</th></tr>
<tr><th>GTX1:COMMA_DOUBLE</th><th>[15, 28, 61]</th></tr>
<tr><th>GTX1:DEC_MCOMMA_DETECT</th><th>[12, 29, 37]</th></tr>
<tr><th>GTX1:DEC_PCOMMA_DETECT</th><th>[12, 28, 37]</th></tr>
<tr><th>GTX1:DEC_VALID_COMMA_ONLY</th><th>[12, 29, 39]</th></tr>
<tr><th>GTX1:DFE_DRP_EN</th><th>[15, 29, 39]</th></tr>
<tr><th>GTX1:GEN_RXUSRCLK</th><th>[12, 29, 63]</th></tr>
<tr><th>GTX1:GEN_TXUSRCLK</th><th>[16, 29, 15]</th></tr>
<tr><th>GTX1:GTX_CFG_PWRUP</th><th>[12, 29, 57]</th></tr>
<tr><th>GTX1:LOOPBACK_DRP_EN</th><th>[15, 28, 16]</th></tr>
<tr><th>GTX1:MASTER_DRP_EN</th><th>[13, 29, 7]</th></tr>
<tr><th>GTX1:MCOMMA_DETECT</th><th>[16, 28, 5]</th></tr>
<tr><th>GTX1:PCI_EXPRESS_MODE</th><th>[14, 29, 15]</th></tr>
<tr><th>GTX1:PCOMMA_DETECT</th><th>[16, 28, 13]</th></tr>
<tr><th>GTX1:PDELIDLE_DRP_EN</th><th>[14, 29, 6]</th></tr>
<tr><th>GTX1:PHASEALIGN_DRP_EN</th><th>[15, 29, 15]</th></tr>
<tr><th>GTX1:PLL_DRP_EN</th><th>[13, 29, 38]</th></tr>
<tr><th>GTX1:PMA_CAS_CLK_EN</th><th>[14, 29, 23]</th></tr>
<tr><th>GTX1:POLARITY_DRP_EN</th><th>[14, 28, 46]</th></tr>
<tr><th>GTX1:PRBS_DRP_EN</th><th>[15, 29, 23]</th></tr>
<tr><th>GTX1:RCV_TERM_GND</th><th>[15, 29, 51]</th></tr>
<tr><th>GTX1:RCV_TERM_VTTRX</th><th>[15, 28, 52]</th></tr>
<tr><th>GTX1:RESET_DRP_EN</th><th>[13, 28, 7]</th></tr>
<tr><th>GTX1:RXBUF_OVRD_THRESH</th><th>[11, 28, 38]</th></tr>
<tr><th>GTX1:RXGEARBOX_USE</th><th>[13, 29, 1]</th></tr>
<tr><th>GTX1:RXPLL_STARTUP_EN</th><th>[13, 29, 27]</th></tr>
<tr><th>GTX1:RXPRBSERR_LOOPBACK</th><th>[15, 28, 20]</th></tr>
<tr><th>GTX1:RX_BUFFER_USE</th><th>[10, 28, 39]</th></tr>
<tr><th>GTX1:RX_CDR_FORCE_ROTATE</th><th>[12, 29, 23]</th></tr>
<tr><th>GTX1:RX_DECODE_SEQ_MATCH</th><th>[12, 29, 38]</th></tr>
<tr><th>GTX1:RX_EN_IDLE_HOLD_CDR</th><th>[15, 29, 28]</th></tr>
<tr><th>GTX1:RX_EN_IDLE_HOLD_DFE</th><th>[15, 29, 29]</th></tr>
<tr><th>GTX1:RX_EN_IDLE_RESET_BUF</th><th>[11, 28, 29]</th></tr>
<tr><th>GTX1:RX_EN_IDLE_RESET_FR</th><th>[15, 28, 29]</th></tr>
<tr><th>GTX1:RX_EN_IDLE_RESET_PH</th><th>[11, 29, 23]</th></tr>
<tr><th>GTX1:RX_EN_MODE_RESET_BUF</th><th>[11, 29, 15]</th></tr>
<tr><th>GTX1:RX_EN_RATE_RESET_BUF</th><th>[11, 29, 7]</th></tr>
<tr><th>GTX1:RX_EN_REALIGN_RESET_BUF</th><th>[11, 28, 7]</th></tr>
<tr><th>GTX1:RX_EN_REALIGN_RESET_BUF2</th><th>[19, 28, 31]</th></tr>
<tr><th>GTX1:RX_LOSS_OF_SYNC_FSM</th><th>[10, 29, 39]</th></tr>
<tr><th>GTX1:RX_OVERSAMPLE_MODE</th><th>[13, 29, 39]</th></tr>
<tr><th>GTX1:SHOW_REALIGN_COMMA</th><th>[12, 28, 23]</th></tr>
<tr><th>GTX1:TERMINATION_OVRD</th><th>[15, 28, 51]</th></tr>
<tr><th>GTX1:TXDRIVE_DRP_EN</th><th>[17, 28, 39]</th></tr>
<tr><th>GTX1:TXGEARBOX_USE</th><th>[15, 29, 63]</th></tr>
<tr><th>GTX1:TXOUTCLKPCS_SEL</th><th>[17, 28, 7]</th></tr>
<tr><th>GTX1:TXPLL_STARTUP_EN</th><th>[13, 29, 59]</th></tr>
<tr><th>GTX1:TX_BUFFER_USE</th><th>[16, 29, 13]</th></tr>
<tr><th>GTX1:TX_EN_RATE_RESET_BUF</th><th>[14, 29, 63]</th></tr>
<tr><th>GTX1:TX_OVERSAMPLE_MODE</th><th>[14, 29, 7]</th></tr>
<tr><th>GTX1:TX_PMADATA_OPT</th><th>[14, 29, 47]</th></tr>
<tr><th>GTX1:USR_CODE_ERR_CLR</th><th>[12, 28, 38]</th></tr>
<tr><th>GTX2:AC_CAP_DIS</th><th>[22, 28, 58]</th></tr>
<tr><th>GTX2:A_DFEDLYOVRD</th><th>[25, 28, 31]</th></tr>
<tr><th>GTX2:A_DFETAPOVRD</th><th>[25, 29, 31]</th></tr>
<tr><th>GTX2:A_GTXRXRESET</th><th>[23, 28, 3]</th></tr>
<tr><th>GTX2:A_GTXTXRESET</th><th>[23, 29, 2]</th></tr>
<tr><th>GTX2:A_PLLCLKRXRESET</th><th>[23, 28, 38]</th></tr>
<tr><th>GTX2:A_PLLCLKTXRESET</th><th>[24, 28, 6]</th></tr>
<tr><th>GTX2:A_PLLRXRESET</th><th>[23, 28, 37]</th></tr>
<tr><th>GTX2:A_PLLTXRESET</th><th>[24, 28, 5]</th></tr>
<tr><th>GTX2:A_PRBSCNTRESET</th><th>[25, 28, 23]</th></tr>
<tr><th>GTX2:A_RXBUFRESET</th><th>[23, 29, 3]</th></tr>
<tr><th>GTX2:A_RXCDRFREQRESET</th><th>[23, 29, 5]</th></tr>
<tr><th>GTX2:A_RXCDRHOLD</th><th>[23, 28, 5]</th></tr>
<tr><th>GTX2:A_RXCDRPHASERESET</th><th>[23, 28, 6]</th></tr>
<tr><th>GTX2:A_RXCDRRESET</th><th>[23, 28, 2]</th></tr>
<tr><th>GTX2:A_RXDFERESET</th><th>[23, 29, 6]</th></tr>
<tr><th>GTX2:A_RXENPMAPHASEALIGN</th><th>[24, 28, 47]</th></tr>
<tr><th>GTX2:A_RXENSAMPLEALIGN</th><th>[25, 28, 15]</th></tr>
<tr><th>GTX2:A_RXPLLLKDETEN</th><th>[23, 29, 37]</th></tr>
<tr><th>GTX2:A_RXPLLPOWERDOWN</th><th>[23, 28, 39]</th></tr>
<tr><th>GTX2:A_RXPMASETPHASE</th><th>[24, 29, 46]</th></tr>
<tr><th>GTX2:A_RXPOLARITY</th><th>[24, 28, 45]</th></tr>
<tr><th>GTX2:A_RXRESET</th><th>[23, 28, 4]</th></tr>
<tr><th>GTX2:A_TXDEEMPH</th><th>[27, 29, 31]</th></tr>
<tr><th>GTX2:A_TXELECIDLE</th><th>[24, 28, 15]</th></tr>
<tr><th>GTX2:A_TXENPMAPHASEALIGN</th><th>[25, 29, 14]</th></tr>
<tr><th>GTX2:A_TXPLLLKDETEN</th><th>[24, 29, 5]</th></tr>
<tr><th>GTX2:A_TXPLLPOWERDOWN</th><th>[24, 28, 7]</th></tr>
<tr><th>GTX2:A_TXPMASETPHASE</th><th>[25, 28, 14]</th></tr>
<tr><th>GTX2:A_TXPOLARITY</th><th>[24, 29, 45]</th></tr>
<tr><th>GTX2:A_TXPRBSFORCEERR</th><th>[25, 28, 21]</th></tr>
<tr><th>GTX2:A_TXRESET</th><th>[23, 29, 4]</th></tr>
<tr><th>GTX2:A_TXSWING</th><th>[27, 28, 31]</th></tr>
<tr><th>GTX2:CHAN_BOND_KEEP_ALIGN</th><th>[21, 28, 15]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_2_USE</th><th>[21, 28, 23]</th></tr>
<tr><th>GTX2:CLK_CORRECT_USE</th><th>[21, 28, 47]</th></tr>
<tr><th>GTX2:CLK_COR_INSERT_IDLE_FLAG</th><th>[22, 29, 15]</th></tr>
<tr><th>GTX2:CLK_COR_KEEP_IDLE</th><th>[21, 29, 55]</th></tr>
<tr><th>GTX2:CLK_COR_PRECEDENCE</th><th>[21, 29, 47]</th></tr>
<tr><th>GTX2:CLK_COR_SEQ_2_USE</th><th>[22, 28, 15]</th></tr>
<tr><th>GTX2:COMMA_DOUBLE</th><th>[25, 28, 61]</th></tr>
<tr><th>GTX2:DEC_MCOMMA_DETECT</th><th>[22, 29, 37]</th></tr>
<tr><th>GTX2:DEC_PCOMMA_DETECT</th><th>[22, 28, 37]</th></tr>
<tr><th>GTX2:DEC_VALID_COMMA_ONLY</th><th>[22, 29, 39]</th></tr>
<tr><th>GTX2:DFE_DRP_EN</th><th>[25, 29, 39]</th></tr>
<tr><th>GTX2:GEN_RXUSRCLK</th><th>[22, 29, 63]</th></tr>
<tr><th>GTX2:GEN_TXUSRCLK</th><th>[26, 29, 15]</th></tr>
<tr><th>GTX2:GTX_CFG_PWRUP</th><th>[22, 29, 57]</th></tr>
<tr><th>GTX2:LOOPBACK_DRP_EN</th><th>[25, 28, 16]</th></tr>
<tr><th>GTX2:MASTER_DRP_EN</th><th>[23, 29, 7]</th></tr>
<tr><th>GTX2:MCOMMA_DETECT</th><th>[26, 28, 5]</th></tr>
<tr><th>GTX2:PCI_EXPRESS_MODE</th><th>[24, 29, 15]</th></tr>
<tr><th>GTX2:PCOMMA_DETECT</th><th>[26, 28, 13]</th></tr>
<tr><th>GTX2:PDELIDLE_DRP_EN</th><th>[24, 29, 6]</th></tr>
<tr><th>GTX2:PHASEALIGN_DRP_EN</th><th>[25, 29, 15]</th></tr>
<tr><th>GTX2:PLL_DRP_EN</th><th>[23, 29, 38]</th></tr>
<tr><th>GTX2:PMA_CAS_CLK_EN</th><th>[24, 29, 23]</th></tr>
<tr><th>GTX2:POLARITY_DRP_EN</th><th>[24, 28, 46]</th></tr>
<tr><th>GTX2:PRBS_DRP_EN</th><th>[25, 29, 23]</th></tr>
<tr><th>GTX2:RCV_TERM_GND</th><th>[25, 29, 51]</th></tr>
<tr><th>GTX2:RCV_TERM_VTTRX</th><th>[25, 28, 52]</th></tr>
<tr><th>GTX2:RESET_DRP_EN</th><th>[23, 28, 7]</th></tr>
<tr><th>GTX2:RXBUF_OVRD_THRESH</th><th>[21, 28, 38]</th></tr>
<tr><th>GTX2:RXGEARBOX_USE</th><th>[23, 29, 1]</th></tr>
<tr><th>GTX2:RXPLL_STARTUP_EN</th><th>[23, 29, 27]</th></tr>
<tr><th>GTX2:RXPRBSERR_LOOPBACK</th><th>[25, 28, 20]</th></tr>
<tr><th>GTX2:RX_BUFFER_USE</th><th>[20, 28, 39]</th></tr>
<tr><th>GTX2:RX_CDR_FORCE_ROTATE</th><th>[22, 29, 23]</th></tr>
<tr><th>GTX2:RX_DECODE_SEQ_MATCH</th><th>[22, 29, 38]</th></tr>
<tr><th>GTX2:RX_EN_IDLE_HOLD_CDR</th><th>[25, 29, 28]</th></tr>
<tr><th>GTX2:RX_EN_IDLE_HOLD_DFE</th><th>[25, 29, 29]</th></tr>
<tr><th>GTX2:RX_EN_IDLE_RESET_BUF</th><th>[21, 28, 29]</th></tr>
<tr><th>GTX2:RX_EN_IDLE_RESET_FR</th><th>[25, 28, 29]</th></tr>
<tr><th>GTX2:RX_EN_IDLE_RESET_PH</th><th>[21, 29, 23]</th></tr>
<tr><th>GTX2:RX_EN_MODE_RESET_BUF</th><th>[21, 29, 15]</th></tr>
<tr><th>GTX2:RX_EN_RATE_RESET_BUF</th><th>[21, 29, 7]</th></tr>
<tr><th>GTX2:RX_EN_REALIGN_RESET_BUF</th><th>[21, 28, 7]</th></tr>
<tr><th>GTX2:RX_EN_REALIGN_RESET_BUF2</th><th>[29, 28, 31]</th></tr>
<tr><th>GTX2:RX_LOSS_OF_SYNC_FSM</th><th>[20, 29, 39]</th></tr>
<tr><th>GTX2:RX_OVERSAMPLE_MODE</th><th>[23, 29, 39]</th></tr>
<tr><th>GTX2:SHOW_REALIGN_COMMA</th><th>[22, 28, 23]</th></tr>
<tr><th>GTX2:TERMINATION_OVRD</th><th>[25, 28, 51]</th></tr>
<tr><th>GTX2:TXDRIVE_DRP_EN</th><th>[27, 28, 39]</th></tr>
<tr><th>GTX2:TXGEARBOX_USE</th><th>[25, 29, 63]</th></tr>
<tr><th>GTX2:TXOUTCLKPCS_SEL</th><th>[27, 28, 7]</th></tr>
<tr><th>GTX2:TXPLL_STARTUP_EN</th><th>[23, 29, 59]</th></tr>
<tr><th>GTX2:TX_BUFFER_USE</th><th>[26, 29, 13]</th></tr>
<tr><th>GTX2:TX_EN_RATE_RESET_BUF</th><th>[24, 29, 63]</th></tr>
<tr><th>GTX2:TX_OVERSAMPLE_MODE</th><th>[24, 29, 7]</th></tr>
<tr><th>GTX2:TX_PMADATA_OPT</th><th>[24, 29, 47]</th></tr>
<tr><th>GTX2:USR_CODE_ERR_CLR</th><th>[22, 28, 38]</th></tr>
<tr><th>GTX3:AC_CAP_DIS</th><th>[32, 28, 58]</th></tr>
<tr><th>GTX3:A_DFEDLYOVRD</th><th>[35, 28, 31]</th></tr>
<tr><th>GTX3:A_DFETAPOVRD</th><th>[35, 29, 31]</th></tr>
<tr><th>GTX3:A_GTXRXRESET</th><th>[33, 28, 3]</th></tr>
<tr><th>GTX3:A_GTXTXRESET</th><th>[33, 29, 2]</th></tr>
<tr><th>GTX3:A_PLLCLKRXRESET</th><th>[33, 28, 38]</th></tr>
<tr><th>GTX3:A_PLLCLKTXRESET</th><th>[34, 28, 6]</th></tr>
<tr><th>GTX3:A_PLLRXRESET</th><th>[33, 28, 37]</th></tr>
<tr><th>GTX3:A_PLLTXRESET</th><th>[34, 28, 5]</th></tr>
<tr><th>GTX3:A_PRBSCNTRESET</th><th>[35, 28, 23]</th></tr>
<tr><th>GTX3:A_RXBUFRESET</th><th>[33, 29, 3]</th></tr>
<tr><th>GTX3:A_RXCDRFREQRESET</th><th>[33, 29, 5]</th></tr>
<tr><th>GTX3:A_RXCDRHOLD</th><th>[33, 28, 5]</th></tr>
<tr><th>GTX3:A_RXCDRPHASERESET</th><th>[33, 28, 6]</th></tr>
<tr><th>GTX3:A_RXCDRRESET</th><th>[33, 28, 2]</th></tr>
<tr><th>GTX3:A_RXDFERESET</th><th>[33, 29, 6]</th></tr>
<tr><th>GTX3:A_RXENPMAPHASEALIGN</th><th>[34, 28, 47]</th></tr>
<tr><th>GTX3:A_RXENSAMPLEALIGN</th><th>[35, 28, 15]</th></tr>
<tr><th>GTX3:A_RXPLLLKDETEN</th><th>[33, 29, 37]</th></tr>
<tr><th>GTX3:A_RXPLLPOWERDOWN</th><th>[33, 28, 39]</th></tr>
<tr><th>GTX3:A_RXPMASETPHASE</th><th>[34, 29, 46]</th></tr>
<tr><th>GTX3:A_RXPOLARITY</th><th>[34, 28, 45]</th></tr>
<tr><th>GTX3:A_RXRESET</th><th>[33, 28, 4]</th></tr>
<tr><th>GTX3:A_TXDEEMPH</th><th>[37, 29, 31]</th></tr>
<tr><th>GTX3:A_TXELECIDLE</th><th>[34, 28, 15]</th></tr>
<tr><th>GTX3:A_TXENPMAPHASEALIGN</th><th>[35, 29, 14]</th></tr>
<tr><th>GTX3:A_TXPLLLKDETEN</th><th>[34, 29, 5]</th></tr>
<tr><th>GTX3:A_TXPLLPOWERDOWN</th><th>[34, 28, 7]</th></tr>
<tr><th>GTX3:A_TXPMASETPHASE</th><th>[35, 28, 14]</th></tr>
<tr><th>GTX3:A_TXPOLARITY</th><th>[34, 29, 45]</th></tr>
<tr><th>GTX3:A_TXPRBSFORCEERR</th><th>[35, 28, 21]</th></tr>
<tr><th>GTX3:A_TXRESET</th><th>[33, 29, 4]</th></tr>
<tr><th>GTX3:A_TXSWING</th><th>[37, 28, 31]</th></tr>
<tr><th>GTX3:CHAN_BOND_KEEP_ALIGN</th><th>[31, 28, 15]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_2_USE</th><th>[31, 28, 23]</th></tr>
<tr><th>GTX3:CLK_CORRECT_USE</th><th>[31, 28, 47]</th></tr>
<tr><th>GTX3:CLK_COR_INSERT_IDLE_FLAG</th><th>[32, 29, 15]</th></tr>
<tr><th>GTX3:CLK_COR_KEEP_IDLE</th><th>[31, 29, 55]</th></tr>
<tr><th>GTX3:CLK_COR_PRECEDENCE</th><th>[31, 29, 47]</th></tr>
<tr><th>GTX3:CLK_COR_SEQ_2_USE</th><th>[32, 28, 15]</th></tr>
<tr><th>GTX3:COMMA_DOUBLE</th><th>[35, 28, 61]</th></tr>
<tr><th>GTX3:DEC_MCOMMA_DETECT</th><th>[32, 29, 37]</th></tr>
<tr><th>GTX3:DEC_PCOMMA_DETECT</th><th>[32, 28, 37]</th></tr>
<tr><th>GTX3:DEC_VALID_COMMA_ONLY</th><th>[32, 29, 39]</th></tr>
<tr><th>GTX3:DFE_DRP_EN</th><th>[35, 29, 39]</th></tr>
<tr><th>GTX3:GEN_RXUSRCLK</th><th>[32, 29, 63]</th></tr>
<tr><th>GTX3:GEN_TXUSRCLK</th><th>[36, 29, 15]</th></tr>
<tr><th>GTX3:GTX_CFG_PWRUP</th><th>[32, 29, 57]</th></tr>
<tr><th>GTX3:LOOPBACK_DRP_EN</th><th>[35, 28, 16]</th></tr>
<tr><th>GTX3:MASTER_DRP_EN</th><th>[33, 29, 7]</th></tr>
<tr><th>GTX3:MCOMMA_DETECT</th><th>[36, 28, 5]</th></tr>
<tr><th>GTX3:PCI_EXPRESS_MODE</th><th>[34, 29, 15]</th></tr>
<tr><th>GTX3:PCOMMA_DETECT</th><th>[36, 28, 13]</th></tr>
<tr><th>GTX3:PDELIDLE_DRP_EN</th><th>[34, 29, 6]</th></tr>
<tr><th>GTX3:PHASEALIGN_DRP_EN</th><th>[35, 29, 15]</th></tr>
<tr><th>GTX3:PLL_DRP_EN</th><th>[33, 29, 38]</th></tr>
<tr><th>GTX3:PMA_CAS_CLK_EN</th><th>[34, 29, 23]</th></tr>
<tr><th>GTX3:POLARITY_DRP_EN</th><th>[34, 28, 46]</th></tr>
<tr><th>GTX3:PRBS_DRP_EN</th><th>[35, 29, 23]</th></tr>
<tr><th>GTX3:RCV_TERM_GND</th><th>[35, 29, 51]</th></tr>
<tr><th>GTX3:RCV_TERM_VTTRX</th><th>[35, 28, 52]</th></tr>
<tr><th>GTX3:RESET_DRP_EN</th><th>[33, 28, 7]</th></tr>
<tr><th>GTX3:RXBUF_OVRD_THRESH</th><th>[31, 28, 38]</th></tr>
<tr><th>GTX3:RXGEARBOX_USE</th><th>[33, 29, 1]</th></tr>
<tr><th>GTX3:RXPLL_STARTUP_EN</th><th>[33, 29, 27]</th></tr>
<tr><th>GTX3:RXPRBSERR_LOOPBACK</th><th>[35, 28, 20]</th></tr>
<tr><th>GTX3:RX_BUFFER_USE</th><th>[30, 28, 39]</th></tr>
<tr><th>GTX3:RX_CDR_FORCE_ROTATE</th><th>[32, 29, 23]</th></tr>
<tr><th>GTX3:RX_DECODE_SEQ_MATCH</th><th>[32, 29, 38]</th></tr>
<tr><th>GTX3:RX_EN_IDLE_HOLD_CDR</th><th>[35, 29, 28]</th></tr>
<tr><th>GTX3:RX_EN_IDLE_HOLD_DFE</th><th>[35, 29, 29]</th></tr>
<tr><th>GTX3:RX_EN_IDLE_RESET_BUF</th><th>[31, 28, 29]</th></tr>
<tr><th>GTX3:RX_EN_IDLE_RESET_FR</th><th>[35, 28, 29]</th></tr>
<tr><th>GTX3:RX_EN_IDLE_RESET_PH</th><th>[31, 29, 23]</th></tr>
<tr><th>GTX3:RX_EN_MODE_RESET_BUF</th><th>[31, 29, 15]</th></tr>
<tr><th>GTX3:RX_EN_RATE_RESET_BUF</th><th>[31, 29, 7]</th></tr>
<tr><th>GTX3:RX_EN_REALIGN_RESET_BUF</th><th>[31, 28, 7]</th></tr>
<tr><th>GTX3:RX_EN_REALIGN_RESET_BUF2</th><th>[39, 28, 31]</th></tr>
<tr><th>GTX3:RX_LOSS_OF_SYNC_FSM</th><th>[30, 29, 39]</th></tr>
<tr><th>GTX3:RX_OVERSAMPLE_MODE</th><th>[33, 29, 39]</th></tr>
<tr><th>GTX3:SHOW_REALIGN_COMMA</th><th>[32, 28, 23]</th></tr>
<tr><th>GTX3:TERMINATION_OVRD</th><th>[35, 28, 51]</th></tr>
<tr><th>GTX3:TXDRIVE_DRP_EN</th><th>[37, 28, 39]</th></tr>
<tr><th>GTX3:TXGEARBOX_USE</th><th>[35, 29, 63]</th></tr>
<tr><th>GTX3:TXOUTCLKPCS_SEL</th><th>[37, 28, 7]</th></tr>
<tr><th>GTX3:TXPLL_STARTUP_EN</th><th>[33, 29, 59]</th></tr>
<tr><th>GTX3:TX_BUFFER_USE</th><th>[36, 29, 13]</th></tr>
<tr><th>GTX3:TX_EN_RATE_RESET_BUF</th><th>[34, 29, 63]</th></tr>
<tr><th>GTX3:TX_OVERSAMPLE_MODE</th><th>[34, 29, 7]</th></tr>
<tr><th>GTX3:TX_PMADATA_OPT</th><th>[34, 29, 47]</th></tr>
<tr><th>GTX3:USR_CODE_ERR_CLR</th><th>[32, 28, 38]</th></tr>
<tr><th>HCLK_GTX:DRPMASK_N</th><th>[40, 25, 13]</th></tr>
<tr><th>HCLK_GTX:DRPMASK_S</th><th>[40, 24, 13]</th></tr>
<tr><th>IBUFDS_GTX0:CLKCM_CFG</th><th>[11, 28, 39]</th></tr>
<tr><th>IBUFDS_GTX0:CLKRCV_TRST</th><th>[15, 28, 30]</th></tr>
<tr><th>IBUFDS_GTX1:CLKCM_CFG</th><th>[11, 29, 39]</th></tr>
<tr><th>IBUFDS_GTX1:CLKRCV_TRST</th><th>[15, 29, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:INV.DCLK"></div>
<div id="bits-xc6v-GTX-GTX0:INV.GREFCLKRX"></div>
<div id="bits-xc6v-GTX-GTX0:INV.GREFCLKTX"></div>
<div id="bits-xc6v-GTX-GTX0:INV.RXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX0:INV.RXUSRCLK2"></div>
<div id="bits-xc6v-GTX-GTX0:INV.SCANCLK"></div>
<div id="bits-xc6v-GTX-GTX0:INV.TSTCLK0"></div>
<div id="bits-xc6v-GTX-GTX0:INV.TSTCLK1"></div>
<div id="bits-xc6v-GTX-GTX0:INV.TXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX0:INV.TXUSRCLK2"></div>
<div id="bits-xc6v-GTX-GTX0:TXDRIVE_LOOPBACK_HIZ"></div>
<div id="bits-xc6v-GTX-GTX0:TXDRIVE_LOOPBACK_PD"></div>
<div id="bits-xc6v-GTX-GTX1:INV.DCLK"></div>
<div id="bits-xc6v-GTX-GTX1:INV.GREFCLKRX"></div>
<div id="bits-xc6v-GTX-GTX1:INV.GREFCLKTX"></div>
<div id="bits-xc6v-GTX-GTX1:INV.RXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX1:INV.RXUSRCLK2"></div>
<div id="bits-xc6v-GTX-GTX1:INV.SCANCLK"></div>
<div id="bits-xc6v-GTX-GTX1:INV.TSTCLK0"></div>
<div id="bits-xc6v-GTX-GTX1:INV.TSTCLK1"></div>
<div id="bits-xc6v-GTX-GTX1:INV.TXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX1:INV.TXUSRCLK2"></div>
<div id="bits-xc6v-GTX-GTX1:TXDRIVE_LOOPBACK_HIZ"></div>
<div id="bits-xc6v-GTX-GTX1:TXDRIVE_LOOPBACK_PD"></div>
<div id="bits-xc6v-GTX-GTX2:INV.DCLK"></div>
<div id="bits-xc6v-GTX-GTX2:INV.GREFCLKRX"></div>
<div id="bits-xc6v-GTX-GTX2:INV.GREFCLKTX"></div>
<div id="bits-xc6v-GTX-GTX2:INV.RXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX2:INV.RXUSRCLK2"></div>
<div id="bits-xc6v-GTX-GTX2:INV.SCANCLK"></div>
<div id="bits-xc6v-GTX-GTX2:INV.TSTCLK0"></div>
<div id="bits-xc6v-GTX-GTX2:INV.TSTCLK1"></div>
<div id="bits-xc6v-GTX-GTX2:INV.TXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX2:INV.TXUSRCLK2"></div>
<div id="bits-xc6v-GTX-GTX2:TXDRIVE_LOOPBACK_HIZ"></div>
<div id="bits-xc6v-GTX-GTX2:TXDRIVE_LOOPBACK_PD"></div>
<div id="bits-xc6v-GTX-GTX3:INV.DCLK"></div>
<div id="bits-xc6v-GTX-GTX3:INV.GREFCLKRX"></div>
<div id="bits-xc6v-GTX-GTX3:INV.GREFCLKTX"></div>
<div id="bits-xc6v-GTX-GTX3:INV.RXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX3:INV.RXUSRCLK2"></div>
<div id="bits-xc6v-GTX-GTX3:INV.SCANCLK"></div>
<div id="bits-xc6v-GTX-GTX3:INV.TSTCLK0"></div>
<div id="bits-xc6v-GTX-GTX3:INV.TSTCLK1"></div>
<div id="bits-xc6v-GTX-GTX3:INV.TXUSRCLK"></div>
<div id="bits-xc6v-GTX-GTX3:INV.TXUSRCLK2"></div>
<div id="bits-xc6v-GTX-GTX3:TXDRIVE_LOOPBACK_HIZ"></div>
<div id="bits-xc6v-GTX-GTX3:TXDRIVE_LOOPBACK_PD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:INV.DCLK</th><th>[7, 29, 7]</th></tr>
<tr><th>GTX0:INV.GREFCLKRX</th><th>[8, 29, 31]</th></tr>
<tr><th>GTX0:INV.GREFCLKTX</th><th>[8, 28, 31]</th></tr>
<tr><th>GTX0:INV.RXUSRCLK</th><th>[0, 28, 47]</th></tr>
<tr><th>GTX0:INV.RXUSRCLK2</th><th>[0, 29, 47]</th></tr>
<tr><th>GTX0:INV.SCANCLK</th><th>[8, 29, 30]</th></tr>
<tr><th>GTX0:INV.TSTCLK0</th><th>[8, 28, 29]</th></tr>
<tr><th>GTX0:INV.TSTCLK1</th><th>[8, 29, 29]</th></tr>
<tr><th>GTX0:INV.TXUSRCLK</th><th>[6, 28, 7]</th></tr>
<tr><th>GTX0:INV.TXUSRCLK2</th><th>[6, 29, 7]</th></tr>
<tr><th>GTX0:TXDRIVE_LOOPBACK_HIZ</th><th>[7, 28, 23]</th></tr>
<tr><th>GTX0:TXDRIVE_LOOPBACK_PD</th><th>[7, 29, 23]</th></tr>
<tr><th>GTX1:INV.DCLK</th><th>[17, 29, 7]</th></tr>
<tr><th>GTX1:INV.GREFCLKRX</th><th>[18, 29, 31]</th></tr>
<tr><th>GTX1:INV.GREFCLKTX</th><th>[18, 28, 31]</th></tr>
<tr><th>GTX1:INV.RXUSRCLK</th><th>[10, 28, 47]</th></tr>
<tr><th>GTX1:INV.RXUSRCLK2</th><th>[10, 29, 47]</th></tr>
<tr><th>GTX1:INV.SCANCLK</th><th>[18, 29, 30]</th></tr>
<tr><th>GTX1:INV.TSTCLK0</th><th>[18, 28, 29]</th></tr>
<tr><th>GTX1:INV.TSTCLK1</th><th>[18, 29, 29]</th></tr>
<tr><th>GTX1:INV.TXUSRCLK</th><th>[16, 28, 7]</th></tr>
<tr><th>GTX1:INV.TXUSRCLK2</th><th>[16, 29, 7]</th></tr>
<tr><th>GTX1:TXDRIVE_LOOPBACK_HIZ</th><th>[17, 28, 23]</th></tr>
<tr><th>GTX1:TXDRIVE_LOOPBACK_PD</th><th>[17, 29, 23]</th></tr>
<tr><th>GTX2:INV.DCLK</th><th>[27, 29, 7]</th></tr>
<tr><th>GTX2:INV.GREFCLKRX</th><th>[28, 29, 31]</th></tr>
<tr><th>GTX2:INV.GREFCLKTX</th><th>[28, 28, 31]</th></tr>
<tr><th>GTX2:INV.RXUSRCLK</th><th>[20, 28, 47]</th></tr>
<tr><th>GTX2:INV.RXUSRCLK2</th><th>[20, 29, 47]</th></tr>
<tr><th>GTX2:INV.SCANCLK</th><th>[28, 29, 30]</th></tr>
<tr><th>GTX2:INV.TSTCLK0</th><th>[28, 28, 29]</th></tr>
<tr><th>GTX2:INV.TSTCLK1</th><th>[28, 29, 29]</th></tr>
<tr><th>GTX2:INV.TXUSRCLK</th><th>[26, 28, 7]</th></tr>
<tr><th>GTX2:INV.TXUSRCLK2</th><th>[26, 29, 7]</th></tr>
<tr><th>GTX2:TXDRIVE_LOOPBACK_HIZ</th><th>[27, 28, 23]</th></tr>
<tr><th>GTX2:TXDRIVE_LOOPBACK_PD</th><th>[27, 29, 23]</th></tr>
<tr><th>GTX3:INV.DCLK</th><th>[37, 29, 7]</th></tr>
<tr><th>GTX3:INV.GREFCLKRX</th><th>[38, 29, 31]</th></tr>
<tr><th>GTX3:INV.GREFCLKTX</th><th>[38, 28, 31]</th></tr>
<tr><th>GTX3:INV.RXUSRCLK</th><th>[30, 28, 47]</th></tr>
<tr><th>GTX3:INV.RXUSRCLK2</th><th>[30, 29, 47]</th></tr>
<tr><th>GTX3:INV.SCANCLK</th><th>[38, 29, 30]</th></tr>
<tr><th>GTX3:INV.TSTCLK0</th><th>[38, 28, 29]</th></tr>
<tr><th>GTX3:INV.TSTCLK1</th><th>[38, 29, 29]</th></tr>
<tr><th>GTX3:INV.TXUSRCLK</th><th>[36, 28, 7]</th></tr>
<tr><th>GTX3:INV.TXUSRCLK2</th><th>[36, 29, 7]</th></tr>
<tr><th>GTX3:TXDRIVE_LOOPBACK_HIZ</th><th>[37, 28, 23]</th></tr>
<tr><th>GTX3:TXDRIVE_LOOPBACK_PD</th><th>[37, 29, 23]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RX_LOS_THRESHOLD"></div>
<div id="bits-xc6v-GTX-GTX1:RX_LOS_THRESHOLD"></div>
<div id="bits-xc6v-GTX-GTX2:RX_LOS_THRESHOLD"></div>
<div id="bits-xc6v-GTX-GTX3:RX_LOS_THRESHOLD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RX_LOS_THRESHOLD</th><th>[0, 28, 54]</th><th>[0, 29, 53]</th><th>[0, 28, 53]</th></tr>
<tr><th>GTX1:RX_LOS_THRESHOLD</th><th>[10, 28, 54]</th><th>[10, 29, 53]</th><th>[10, 28, 53]</th></tr>
<tr><th>GTX2:RX_LOS_THRESHOLD</th><th>[20, 28, 54]</th><th>[20, 29, 53]</th><th>[20, 28, 53]</th></tr>
<tr><th>GTX3:RX_LOS_THRESHOLD</th><th>[30, 28, 54]</th><th>[30, 29, 53]</th><th>[30, 28, 53]</th></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>32</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>64</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>128</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>256</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>512</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_LEN"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_ADJ_LEN"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_DET_LEN"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_LEN"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_ADJ_LEN"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_DET_LEN"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_LEN"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_ADJ_LEN"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_DET_LEN"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_LEN"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_ADJ_LEN"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_DET_LEN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:CHAN_BOND_SEQ_LEN</th><th>[0, 29, 61]</th><th>[0, 28, 61]</th></tr>
<tr><th>GTX0:CLK_COR_ADJ_LEN</th><th>[2, 29, 21]</th><th>[2, 28, 21]</th></tr>
<tr><th>GTX0:CLK_COR_DET_LEN</th><th>[2, 29, 29]</th><th>[2, 28, 29]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_LEN</th><th>[10, 29, 61]</th><th>[10, 28, 61]</th></tr>
<tr><th>GTX1:CLK_COR_ADJ_LEN</th><th>[12, 29, 21]</th><th>[12, 28, 21]</th></tr>
<tr><th>GTX1:CLK_COR_DET_LEN</th><th>[12, 29, 29]</th><th>[12, 28, 29]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_LEN</th><th>[20, 29, 61]</th><th>[20, 28, 61]</th></tr>
<tr><th>GTX2:CLK_COR_ADJ_LEN</th><th>[22, 29, 21]</th><th>[22, 28, 21]</th></tr>
<tr><th>GTX2:CLK_COR_DET_LEN</th><th>[22, 29, 29]</th><th>[22, 28, 29]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_LEN</th><th>[30, 29, 61]</th><th>[30, 28, 61]</th></tr>
<tr><th>GTX3:CLK_COR_ADJ_LEN</th><th>[32, 29, 21]</th><th>[32, 28, 21]</th></tr>
<tr><th>GTX3:CLK_COR_DET_LEN</th><th>[32, 29, 29]</th><th>[32, 28, 29]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:PMA_RXSYNC_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_0"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_1"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_2"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_3"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_FULL_4"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_0"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_1"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_2"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_3"></div>
<div id="bits-xc6v-GTX-GTX0:TX_MARGIN_LOW_4"></div>
<div id="bits-xc6v-GTX-GTX1:PMA_RXSYNC_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_0"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_1"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_2"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_3"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_FULL_4"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_0"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_1"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_2"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_3"></div>
<div id="bits-xc6v-GTX-GTX1:TX_MARGIN_LOW_4"></div>
<div id="bits-xc6v-GTX-GTX2:PMA_RXSYNC_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_0"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_1"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_2"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_3"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_FULL_4"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_0"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_1"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_2"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_3"></div>
<div id="bits-xc6v-GTX-GTX2:TX_MARGIN_LOW_4"></div>
<div id="bits-xc6v-GTX-GTX3:PMA_RXSYNC_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_0"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_1"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_2"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_3"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_FULL_4"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_0"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_1"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_2"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_3"></div>
<div id="bits-xc6v-GTX-GTX3:TX_MARGIN_LOW_4"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:PMA_RXSYNC_CFG</th><th>[0, 29, 15]</th><th>[0, 28, 15]</th><th>[0, 29, 14]</th><th>[0, 28, 14]</th><th>[0, 29, 13]</th><th>[0, 28, 13]</th><th>[0, 29, 12]</th></tr>
<tr><th>GTX0:TX_MARGIN_FULL_0</th><th>[7, 29, 6]</th><th>[7, 28, 6]</th><th>[7, 29, 5]</th><th>[7, 28, 5]</th><th>[7, 29, 4]</th><th>[7, 28, 4]</th><th>[7, 29, 3]</th></tr>
<tr><th>GTX0:TX_MARGIN_FULL_1</th><th>[7, 29, 14]</th><th>[7, 28, 14]</th><th>[7, 29, 13]</th><th>[7, 28, 13]</th><th>[7, 29, 12]</th><th>[7, 28, 12]</th><th>[7, 29, 11]</th></tr>
<tr><th>GTX0:TX_MARGIN_FULL_2</th><th>[7, 29, 22]</th><th>[7, 28, 22]</th><th>[7, 29, 21]</th><th>[7, 28, 21]</th><th>[7, 29, 20]</th><th>[7, 28, 20]</th><th>[7, 29, 19]</th></tr>
<tr><th>GTX0:TX_MARGIN_FULL_3</th><th>[7, 29, 30]</th><th>[7, 28, 30]</th><th>[7, 29, 29]</th><th>[7, 28, 29]</th><th>[7, 29, 28]</th><th>[7, 28, 28]</th><th>[7, 29, 27]</th></tr>
<tr><th>GTX0:TX_MARGIN_FULL_4</th><th>[7, 29, 38]</th><th>[7, 28, 38]</th><th>[7, 29, 37]</th><th>[7, 28, 37]</th><th>[7, 29, 36]</th><th>[7, 28, 36]</th><th>[7, 29, 35]</th></tr>
<tr><th>GTX0:TX_MARGIN_LOW_0</th><th>[7, 28, 3]</th><th>[7, 29, 2]</th><th>[7, 28, 2]</th><th>[7, 29, 1]</th><th>[7, 28, 1]</th><th>[7, 29, 0]</th><th>[7, 28, 0]</th></tr>
<tr><th>GTX0:TX_MARGIN_LOW_1</th><th>[7, 28, 11]</th><th>[7, 29, 10]</th><th>[7, 28, 10]</th><th>[7, 29, 9]</th><th>[7, 28, 9]</th><th>[7, 29, 8]</th><th>[7, 28, 8]</th></tr>
<tr><th>GTX0:TX_MARGIN_LOW_2</th><th>[7, 28, 19]</th><th>[7, 29, 18]</th><th>[7, 28, 18]</th><th>[7, 29, 17]</th><th>[7, 28, 17]</th><th>[7, 29, 16]</th><th>[7, 28, 16]</th></tr>
<tr><th>GTX0:TX_MARGIN_LOW_3</th><th>[7, 28, 27]</th><th>[7, 29, 26]</th><th>[7, 28, 26]</th><th>[7, 29, 25]</th><th>[7, 28, 25]</th><th>[7, 29, 24]</th><th>[7, 28, 24]</th></tr>
<tr><th>GTX0:TX_MARGIN_LOW_4</th><th>[7, 28, 35]</th><th>[7, 29, 34]</th><th>[7, 28, 34]</th><th>[7, 29, 33]</th><th>[7, 28, 33]</th><th>[7, 29, 32]</th><th>[7, 28, 32]</th></tr>
<tr><th>GTX1:PMA_RXSYNC_CFG</th><th>[10, 29, 15]</th><th>[10, 28, 15]</th><th>[10, 29, 14]</th><th>[10, 28, 14]</th><th>[10, 29, 13]</th><th>[10, 28, 13]</th><th>[10, 29, 12]</th></tr>
<tr><th>GTX1:TX_MARGIN_FULL_0</th><th>[17, 29, 6]</th><th>[17, 28, 6]</th><th>[17, 29, 5]</th><th>[17, 28, 5]</th><th>[17, 29, 4]</th><th>[17, 28, 4]</th><th>[17, 29, 3]</th></tr>
<tr><th>GTX1:TX_MARGIN_FULL_1</th><th>[17, 29, 14]</th><th>[17, 28, 14]</th><th>[17, 29, 13]</th><th>[17, 28, 13]</th><th>[17, 29, 12]</th><th>[17, 28, 12]</th><th>[17, 29, 11]</th></tr>
<tr><th>GTX1:TX_MARGIN_FULL_2</th><th>[17, 29, 22]</th><th>[17, 28, 22]</th><th>[17, 29, 21]</th><th>[17, 28, 21]</th><th>[17, 29, 20]</th><th>[17, 28, 20]</th><th>[17, 29, 19]</th></tr>
<tr><th>GTX1:TX_MARGIN_FULL_3</th><th>[17, 29, 30]</th><th>[17, 28, 30]</th><th>[17, 29, 29]</th><th>[17, 28, 29]</th><th>[17, 29, 28]</th><th>[17, 28, 28]</th><th>[17, 29, 27]</th></tr>
<tr><th>GTX1:TX_MARGIN_FULL_4</th><th>[17, 29, 38]</th><th>[17, 28, 38]</th><th>[17, 29, 37]</th><th>[17, 28, 37]</th><th>[17, 29, 36]</th><th>[17, 28, 36]</th><th>[17, 29, 35]</th></tr>
<tr><th>GTX1:TX_MARGIN_LOW_0</th><th>[17, 28, 3]</th><th>[17, 29, 2]</th><th>[17, 28, 2]</th><th>[17, 29, 1]</th><th>[17, 28, 1]</th><th>[17, 29, 0]</th><th>[17, 28, 0]</th></tr>
<tr><th>GTX1:TX_MARGIN_LOW_1</th><th>[17, 28, 11]</th><th>[17, 29, 10]</th><th>[17, 28, 10]</th><th>[17, 29, 9]</th><th>[17, 28, 9]</th><th>[17, 29, 8]</th><th>[17, 28, 8]</th></tr>
<tr><th>GTX1:TX_MARGIN_LOW_2</th><th>[17, 28, 19]</th><th>[17, 29, 18]</th><th>[17, 28, 18]</th><th>[17, 29, 17]</th><th>[17, 28, 17]</th><th>[17, 29, 16]</th><th>[17, 28, 16]</th></tr>
<tr><th>GTX1:TX_MARGIN_LOW_3</th><th>[17, 28, 27]</th><th>[17, 29, 26]</th><th>[17, 28, 26]</th><th>[17, 29, 25]</th><th>[17, 28, 25]</th><th>[17, 29, 24]</th><th>[17, 28, 24]</th></tr>
<tr><th>GTX1:TX_MARGIN_LOW_4</th><th>[17, 28, 35]</th><th>[17, 29, 34]</th><th>[17, 28, 34]</th><th>[17, 29, 33]</th><th>[17, 28, 33]</th><th>[17, 29, 32]</th><th>[17, 28, 32]</th></tr>
<tr><th>GTX2:PMA_RXSYNC_CFG</th><th>[20, 29, 15]</th><th>[20, 28, 15]</th><th>[20, 29, 14]</th><th>[20, 28, 14]</th><th>[20, 29, 13]</th><th>[20, 28, 13]</th><th>[20, 29, 12]</th></tr>
<tr><th>GTX2:TX_MARGIN_FULL_0</th><th>[27, 29, 6]</th><th>[27, 28, 6]</th><th>[27, 29, 5]</th><th>[27, 28, 5]</th><th>[27, 29, 4]</th><th>[27, 28, 4]</th><th>[27, 29, 3]</th></tr>
<tr><th>GTX2:TX_MARGIN_FULL_1</th><th>[27, 29, 14]</th><th>[27, 28, 14]</th><th>[27, 29, 13]</th><th>[27, 28, 13]</th><th>[27, 29, 12]</th><th>[27, 28, 12]</th><th>[27, 29, 11]</th></tr>
<tr><th>GTX2:TX_MARGIN_FULL_2</th><th>[27, 29, 22]</th><th>[27, 28, 22]</th><th>[27, 29, 21]</th><th>[27, 28, 21]</th><th>[27, 29, 20]</th><th>[27, 28, 20]</th><th>[27, 29, 19]</th></tr>
<tr><th>GTX2:TX_MARGIN_FULL_3</th><th>[27, 29, 30]</th><th>[27, 28, 30]</th><th>[27, 29, 29]</th><th>[27, 28, 29]</th><th>[27, 29, 28]</th><th>[27, 28, 28]</th><th>[27, 29, 27]</th></tr>
<tr><th>GTX2:TX_MARGIN_FULL_4</th><th>[27, 29, 38]</th><th>[27, 28, 38]</th><th>[27, 29, 37]</th><th>[27, 28, 37]</th><th>[27, 29, 36]</th><th>[27, 28, 36]</th><th>[27, 29, 35]</th></tr>
<tr><th>GTX2:TX_MARGIN_LOW_0</th><th>[27, 28, 3]</th><th>[27, 29, 2]</th><th>[27, 28, 2]</th><th>[27, 29, 1]</th><th>[27, 28, 1]</th><th>[27, 29, 0]</th><th>[27, 28, 0]</th></tr>
<tr><th>GTX2:TX_MARGIN_LOW_1</th><th>[27, 28, 11]</th><th>[27, 29, 10]</th><th>[27, 28, 10]</th><th>[27, 29, 9]</th><th>[27, 28, 9]</th><th>[27, 29, 8]</th><th>[27, 28, 8]</th></tr>
<tr><th>GTX2:TX_MARGIN_LOW_2</th><th>[27, 28, 19]</th><th>[27, 29, 18]</th><th>[27, 28, 18]</th><th>[27, 29, 17]</th><th>[27, 28, 17]</th><th>[27, 29, 16]</th><th>[27, 28, 16]</th></tr>
<tr><th>GTX2:TX_MARGIN_LOW_3</th><th>[27, 28, 27]</th><th>[27, 29, 26]</th><th>[27, 28, 26]</th><th>[27, 29, 25]</th><th>[27, 28, 25]</th><th>[27, 29, 24]</th><th>[27, 28, 24]</th></tr>
<tr><th>GTX2:TX_MARGIN_LOW_4</th><th>[27, 28, 35]</th><th>[27, 29, 34]</th><th>[27, 28, 34]</th><th>[27, 29, 33]</th><th>[27, 28, 33]</th><th>[27, 29, 32]</th><th>[27, 28, 32]</th></tr>
<tr><th>GTX3:PMA_RXSYNC_CFG</th><th>[30, 29, 15]</th><th>[30, 28, 15]</th><th>[30, 29, 14]</th><th>[30, 28, 14]</th><th>[30, 29, 13]</th><th>[30, 28, 13]</th><th>[30, 29, 12]</th></tr>
<tr><th>GTX3:TX_MARGIN_FULL_0</th><th>[37, 29, 6]</th><th>[37, 28, 6]</th><th>[37, 29, 5]</th><th>[37, 28, 5]</th><th>[37, 29, 4]</th><th>[37, 28, 4]</th><th>[37, 29, 3]</th></tr>
<tr><th>GTX3:TX_MARGIN_FULL_1</th><th>[37, 29, 14]</th><th>[37, 28, 14]</th><th>[37, 29, 13]</th><th>[37, 28, 13]</th><th>[37, 29, 12]</th><th>[37, 28, 12]</th><th>[37, 29, 11]</th></tr>
<tr><th>GTX3:TX_MARGIN_FULL_2</th><th>[37, 29, 22]</th><th>[37, 28, 22]</th><th>[37, 29, 21]</th><th>[37, 28, 21]</th><th>[37, 29, 20]</th><th>[37, 28, 20]</th><th>[37, 29, 19]</th></tr>
<tr><th>GTX3:TX_MARGIN_FULL_3</th><th>[37, 29, 30]</th><th>[37, 28, 30]</th><th>[37, 29, 29]</th><th>[37, 28, 29]</th><th>[37, 29, 28]</th><th>[37, 28, 28]</th><th>[37, 29, 27]</th></tr>
<tr><th>GTX3:TX_MARGIN_FULL_4</th><th>[37, 29, 38]</th><th>[37, 28, 38]</th><th>[37, 29, 37]</th><th>[37, 28, 37]</th><th>[37, 29, 36]</th><th>[37, 28, 36]</th><th>[37, 29, 35]</th></tr>
<tr><th>GTX3:TX_MARGIN_LOW_0</th><th>[37, 28, 3]</th><th>[37, 29, 2]</th><th>[37, 28, 2]</th><th>[37, 29, 1]</th><th>[37, 28, 1]</th><th>[37, 29, 0]</th><th>[37, 28, 0]</th></tr>
<tr><th>GTX3:TX_MARGIN_LOW_1</th><th>[37, 28, 11]</th><th>[37, 29, 10]</th><th>[37, 28, 10]</th><th>[37, 29, 9]</th><th>[37, 28, 9]</th><th>[37, 29, 8]</th><th>[37, 28, 8]</th></tr>
<tr><th>GTX3:TX_MARGIN_LOW_2</th><th>[37, 28, 19]</th><th>[37, 29, 18]</th><th>[37, 28, 18]</th><th>[37, 29, 17]</th><th>[37, 28, 17]</th><th>[37, 29, 16]</th><th>[37, 28, 16]</th></tr>
<tr><th>GTX3:TX_MARGIN_LOW_3</th><th>[37, 28, 27]</th><th>[37, 29, 26]</th><th>[37, 28, 26]</th><th>[37, 29, 25]</th><th>[37, 28, 25]</th><th>[37, 29, 24]</th><th>[37, 28, 24]</th></tr>
<tr><th>GTX3:TX_MARGIN_LOW_4</th><th>[37, 28, 35]</th><th>[37, 29, 34]</th><th>[37, 28, 34]</th><th>[37, 29, 33]</th><th>[37, 28, 33]</th><th>[37, 29, 32]</th><th>[37, 28, 32]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RX_LOS_INVALID_INCR"></div>
<div id="bits-xc6v-GTX-GTX1:RX_LOS_INVALID_INCR"></div>
<div id="bits-xc6v-GTX-GTX2:RX_LOS_INVALID_INCR"></div>
<div id="bits-xc6v-GTX-GTX3:RX_LOS_INVALID_INCR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RX_LOS_INVALID_INCR</th><th>[0, 29, 55]</th><th>[0, 28, 55]</th><th>[0, 29, 54]</th></tr>
<tr><th>GTX1:RX_LOS_INVALID_INCR</th><th>[10, 29, 55]</th><th>[10, 28, 55]</th><th>[10, 29, 54]</th></tr>
<tr><th>GTX2:RX_LOS_INVALID_INCR</th><th>[20, 29, 55]</th><th>[20, 28, 55]</th><th>[20, 29, 54]</th></tr>
<tr><th>GTX3:RX_LOS_INVALID_INCR</th><th>[30, 29, 55]</th><th>[30, 28, 55]</th><th>[30, 29, 54]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>16</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>32</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>64</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>128</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:A_DFETAP1"></div>
<div id="bits-xc6v-GTX-GTX0:A_DFETAP2"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXPOSTEMPHASIS"></div>
<div id="bits-xc6v-GTX-GTX0:CDR_PH_ADJ_TIME"></div>
<div id="bits-xc6v-GTX-GTX0:CHAN_BOND_SEQ_2_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_REPEAT_WAIT"></div>
<div id="bits-xc6v-GTX-GTX0:DFE_CAL_TIME"></div>
<div id="bits-xc6v-GTX-GTX0:RX_DLYALIGN_EDGESET"></div>
<div id="bits-xc6v-GTX-GTX0:TERMINATION_CTRL"></div>
<div id="bits-xc6v-GTX-GTX0:TX_DEEMPH_0"></div>
<div id="bits-xc6v-GTX-GTX0:TX_DEEMPH_1"></div>
<div id="bits-xc6v-GTX-GTX1:A_DFETAP1"></div>
<div id="bits-xc6v-GTX-GTX1:A_DFETAP2"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXPOSTEMPHASIS"></div>
<div id="bits-xc6v-GTX-GTX1:CDR_PH_ADJ_TIME"></div>
<div id="bits-xc6v-GTX-GTX1:CHAN_BOND_SEQ_2_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_REPEAT_WAIT"></div>
<div id="bits-xc6v-GTX-GTX1:DFE_CAL_TIME"></div>
<div id="bits-xc6v-GTX-GTX1:RX_DLYALIGN_EDGESET"></div>
<div id="bits-xc6v-GTX-GTX1:TERMINATION_CTRL"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DEEMPH_0"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DEEMPH_1"></div>
<div id="bits-xc6v-GTX-GTX2:A_DFETAP1"></div>
<div id="bits-xc6v-GTX-GTX2:A_DFETAP2"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXPOSTEMPHASIS"></div>
<div id="bits-xc6v-GTX-GTX2:CDR_PH_ADJ_TIME"></div>
<div id="bits-xc6v-GTX-GTX2:CHAN_BOND_SEQ_2_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_REPEAT_WAIT"></div>
<div id="bits-xc6v-GTX-GTX2:DFE_CAL_TIME"></div>
<div id="bits-xc6v-GTX-GTX2:RX_DLYALIGN_EDGESET"></div>
<div id="bits-xc6v-GTX-GTX2:TERMINATION_CTRL"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DEEMPH_0"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DEEMPH_1"></div>
<div id="bits-xc6v-GTX-GTX3:A_DFETAP1"></div>
<div id="bits-xc6v-GTX-GTX3:A_DFETAP2"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXPOSTEMPHASIS"></div>
<div id="bits-xc6v-GTX-GTX3:CDR_PH_ADJ_TIME"></div>
<div id="bits-xc6v-GTX-GTX3:CHAN_BOND_SEQ_2_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_REPEAT_WAIT"></div>
<div id="bits-xc6v-GTX-GTX3:DFE_CAL_TIME"></div>
<div id="bits-xc6v-GTX-GTX3:RX_DLYALIGN_EDGESET"></div>
<div id="bits-xc6v-GTX-GTX3:TERMINATION_CTRL"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DEEMPH_0"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DEEMPH_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:A_DFETAP1</th><th>[5, 28, 26]</th><th>[5, 29, 25]</th><th>[5, 28, 25]</th><th>[5, 29, 24]</th><th>[5, 28, 24]</th></tr>
<tr><th>GTX0:A_DFETAP2</th><th>[5, 28, 34]</th><th>[5, 29, 33]</th><th>[5, 28, 33]</th><th>[5, 29, 32]</th><th>[5, 28, 32]</th></tr>
<tr><th>GTX0:A_TXPOSTEMPHASIS</th><th>[7, 29, 47]</th><th>[7, 28, 47]</th><th>[7, 29, 46]</th><th>[7, 28, 46]</th><th>[7, 29, 45]</th></tr>
<tr><th>GTX0:CDR_PH_ADJ_TIME</th><th>[2, 29, 55]</th><th>[2, 28, 55]</th><th>[2, 29, 54]</th><th>[2, 28, 54]</th><th>[2, 29, 53]</th></tr>
<tr><th>GTX0:CHAN_BOND_SEQ_2_CFG</th><th>[2, 29, 61]</th><th>[1, 29, 22]</th><th>[1, 28, 22]</th><th>[1, 29, 21]</th><th>[1, 28, 21]</th></tr>
<tr><th>GTX0:CLK_COR_REPEAT_WAIT</th><th>[1, 28, 55]</th><th>[1, 29, 54]</th><th>[1, 28, 54]</th><th>[1, 29, 53]</th><th>[1, 28, 53]</th></tr>
<tr><th>GTX0:DFE_CAL_TIME</th><th>[5, 29, 55]</th><th>[5, 28, 55]</th><th>[5, 29, 54]</th><th>[5, 28, 54]</th><th>[5, 29, 53]</th></tr>
<tr><th>GTX0:RX_DLYALIGN_EDGESET</th><th>[9, 28, 29]</th><th>[9, 29, 28]</th><th>[9, 28, 28]</th><th>[9, 29, 27]</th><th>[9, 28, 27]</th></tr>
<tr><th>GTX0:TERMINATION_CTRL</th><th>[5, 28, 50]</th><th>[5, 29, 49]</th><th>[5, 28, 49]</th><th>[5, 29, 48]</th><th>[5, 28, 48]</th></tr>
<tr><th>GTX0:TX_DEEMPH_0</th><th>[7, 28, 50]</th><th>[7, 29, 49]</th><th>[7, 28, 49]</th><th>[7, 29, 48]</th><th>[7, 28, 48]</th></tr>
<tr><th>GTX0:TX_DEEMPH_1</th><th>[7, 29, 52]</th><th>[7, 28, 52]</th><th>[7, 29, 51]</th><th>[7, 28, 51]</th><th>[7, 29, 50]</th></tr>
<tr><th>GTX1:A_DFETAP1</th><th>[15, 28, 26]</th><th>[15, 29, 25]</th><th>[15, 28, 25]</th><th>[15, 29, 24]</th><th>[15, 28, 24]</th></tr>
<tr><th>GTX1:A_DFETAP2</th><th>[15, 28, 34]</th><th>[15, 29, 33]</th><th>[15, 28, 33]</th><th>[15, 29, 32]</th><th>[15, 28, 32]</th></tr>
<tr><th>GTX1:A_TXPOSTEMPHASIS</th><th>[17, 29, 47]</th><th>[17, 28, 47]</th><th>[17, 29, 46]</th><th>[17, 28, 46]</th><th>[17, 29, 45]</th></tr>
<tr><th>GTX1:CDR_PH_ADJ_TIME</th><th>[12, 29, 55]</th><th>[12, 28, 55]</th><th>[12, 29, 54]</th><th>[12, 28, 54]</th><th>[12, 29, 53]</th></tr>
<tr><th>GTX1:CHAN_BOND_SEQ_2_CFG</th><th>[12, 29, 61]</th><th>[11, 29, 22]</th><th>[11, 28, 22]</th><th>[11, 29, 21]</th><th>[11, 28, 21]</th></tr>
<tr><th>GTX1:CLK_COR_REPEAT_WAIT</th><th>[11, 28, 55]</th><th>[11, 29, 54]</th><th>[11, 28, 54]</th><th>[11, 29, 53]</th><th>[11, 28, 53]</th></tr>
<tr><th>GTX1:DFE_CAL_TIME</th><th>[15, 29, 55]</th><th>[15, 28, 55]</th><th>[15, 29, 54]</th><th>[15, 28, 54]</th><th>[15, 29, 53]</th></tr>
<tr><th>GTX1:RX_DLYALIGN_EDGESET</th><th>[19, 28, 29]</th><th>[19, 29, 28]</th><th>[19, 28, 28]</th><th>[19, 29, 27]</th><th>[19, 28, 27]</th></tr>
<tr><th>GTX1:TERMINATION_CTRL</th><th>[15, 28, 50]</th><th>[15, 29, 49]</th><th>[15, 28, 49]</th><th>[15, 29, 48]</th><th>[15, 28, 48]</th></tr>
<tr><th>GTX1:TX_DEEMPH_0</th><th>[17, 28, 50]</th><th>[17, 29, 49]</th><th>[17, 28, 49]</th><th>[17, 29, 48]</th><th>[17, 28, 48]</th></tr>
<tr><th>GTX1:TX_DEEMPH_1</th><th>[17, 29, 52]</th><th>[17, 28, 52]</th><th>[17, 29, 51]</th><th>[17, 28, 51]</th><th>[17, 29, 50]</th></tr>
<tr><th>GTX2:A_DFETAP1</th><th>[25, 28, 26]</th><th>[25, 29, 25]</th><th>[25, 28, 25]</th><th>[25, 29, 24]</th><th>[25, 28, 24]</th></tr>
<tr><th>GTX2:A_DFETAP2</th><th>[25, 28, 34]</th><th>[25, 29, 33]</th><th>[25, 28, 33]</th><th>[25, 29, 32]</th><th>[25, 28, 32]</th></tr>
<tr><th>GTX2:A_TXPOSTEMPHASIS</th><th>[27, 29, 47]</th><th>[27, 28, 47]</th><th>[27, 29, 46]</th><th>[27, 28, 46]</th><th>[27, 29, 45]</th></tr>
<tr><th>GTX2:CDR_PH_ADJ_TIME</th><th>[22, 29, 55]</th><th>[22, 28, 55]</th><th>[22, 29, 54]</th><th>[22, 28, 54]</th><th>[22, 29, 53]</th></tr>
<tr><th>GTX2:CHAN_BOND_SEQ_2_CFG</th><th>[22, 29, 61]</th><th>[21, 29, 22]</th><th>[21, 28, 22]</th><th>[21, 29, 21]</th><th>[21, 28, 21]</th></tr>
<tr><th>GTX2:CLK_COR_REPEAT_WAIT</th><th>[21, 28, 55]</th><th>[21, 29, 54]</th><th>[21, 28, 54]</th><th>[21, 29, 53]</th><th>[21, 28, 53]</th></tr>
<tr><th>GTX2:DFE_CAL_TIME</th><th>[25, 29, 55]</th><th>[25, 28, 55]</th><th>[25, 29, 54]</th><th>[25, 28, 54]</th><th>[25, 29, 53]</th></tr>
<tr><th>GTX2:RX_DLYALIGN_EDGESET</th><th>[29, 28, 29]</th><th>[29, 29, 28]</th><th>[29, 28, 28]</th><th>[29, 29, 27]</th><th>[29, 28, 27]</th></tr>
<tr><th>GTX2:TERMINATION_CTRL</th><th>[25, 28, 50]</th><th>[25, 29, 49]</th><th>[25, 28, 49]</th><th>[25, 29, 48]</th><th>[25, 28, 48]</th></tr>
<tr><th>GTX2:TX_DEEMPH_0</th><th>[27, 28, 50]</th><th>[27, 29, 49]</th><th>[27, 28, 49]</th><th>[27, 29, 48]</th><th>[27, 28, 48]</th></tr>
<tr><th>GTX2:TX_DEEMPH_1</th><th>[27, 29, 52]</th><th>[27, 28, 52]</th><th>[27, 29, 51]</th><th>[27, 28, 51]</th><th>[27, 29, 50]</th></tr>
<tr><th>GTX3:A_DFETAP1</th><th>[35, 28, 26]</th><th>[35, 29, 25]</th><th>[35, 28, 25]</th><th>[35, 29, 24]</th><th>[35, 28, 24]</th></tr>
<tr><th>GTX3:A_DFETAP2</th><th>[35, 28, 34]</th><th>[35, 29, 33]</th><th>[35, 28, 33]</th><th>[35, 29, 32]</th><th>[35, 28, 32]</th></tr>
<tr><th>GTX3:A_TXPOSTEMPHASIS</th><th>[37, 29, 47]</th><th>[37, 28, 47]</th><th>[37, 29, 46]</th><th>[37, 28, 46]</th><th>[37, 29, 45]</th></tr>
<tr><th>GTX3:CDR_PH_ADJ_TIME</th><th>[32, 29, 55]</th><th>[32, 28, 55]</th><th>[32, 29, 54]</th><th>[32, 28, 54]</th><th>[32, 29, 53]</th></tr>
<tr><th>GTX3:CHAN_BOND_SEQ_2_CFG</th><th>[32, 29, 61]</th><th>[31, 29, 22]</th><th>[31, 28, 22]</th><th>[31, 29, 21]</th><th>[31, 28, 21]</th></tr>
<tr><th>GTX3:CLK_COR_REPEAT_WAIT</th><th>[31, 28, 55]</th><th>[31, 29, 54]</th><th>[31, 28, 54]</th><th>[31, 29, 53]</th><th>[31, 28, 53]</th></tr>
<tr><th>GTX3:DFE_CAL_TIME</th><th>[35, 29, 55]</th><th>[35, 28, 55]</th><th>[35, 29, 54]</th><th>[35, 28, 54]</th><th>[35, 29, 53]</th></tr>
<tr><th>GTX3:RX_DLYALIGN_EDGESET</th><th>[39, 28, 29]</th><th>[39, 29, 28]</th><th>[39, 28, 28]</th><th>[39, 29, 27]</th><th>[39, 28, 27]</th></tr>
<tr><th>GTX3:TERMINATION_CTRL</th><th>[35, 28, 50]</th><th>[35, 29, 49]</th><th>[35, 28, 49]</th><th>[35, 29, 48]</th><th>[35, 28, 48]</th></tr>
<tr><th>GTX3:TX_DEEMPH_0</th><th>[37, 28, 50]</th><th>[37, 29, 49]</th><th>[37, 28, 49]</th><th>[37, 29, 48]</th><th>[37, 28, 48]</th></tr>
<tr><th>GTX3:TX_DEEMPH_1</th><th>[37, 29, 52]</th><th>[37, 28, 52]</th><th>[37, 29, 51]</th><th>[37, 28, 51]</th><th>[37, 29, 50]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:A_DFECLKDLYADJ"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_MAX_LAT"></div>
<div id="bits-xc6v-GTX-GTX0:CLK_COR_MIN_LAT"></div>
<div id="bits-xc6v-GTX-GTX0:RXBUF_OVFL_THRESH"></div>
<div id="bits-xc6v-GTX-GTX0:RXBUF_UDFL_THRESH"></div>
<div id="bits-xc6v-GTX-GTX0:SAS_MAX_COMSAS"></div>
<div id="bits-xc6v-GTX-GTX0:SAS_MIN_COMSAS"></div>
<div id="bits-xc6v-GTX-GTX0:SATA_MAX_BURST"></div>
<div id="bits-xc6v-GTX-GTX0:SATA_MAX_INIT"></div>
<div id="bits-xc6v-GTX-GTX0:SATA_MAX_WAKE"></div>
<div id="bits-xc6v-GTX-GTX0:SATA_MIN_BURST"></div>
<div id="bits-xc6v-GTX-GTX0:SATA_MIN_INIT"></div>
<div id="bits-xc6v-GTX-GTX0:SATA_MIN_WAKE"></div>
<div id="bits-xc6v-GTX-GTX0:TX_BYTECLK_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:TX_USRCLK_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:A_DFECLKDLYADJ"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_MAX_LAT"></div>
<div id="bits-xc6v-GTX-GTX1:CLK_COR_MIN_LAT"></div>
<div id="bits-xc6v-GTX-GTX1:RXBUF_OVFL_THRESH"></div>
<div id="bits-xc6v-GTX-GTX1:RXBUF_UDFL_THRESH"></div>
<div id="bits-xc6v-GTX-GTX1:SAS_MAX_COMSAS"></div>
<div id="bits-xc6v-GTX-GTX1:SAS_MIN_COMSAS"></div>
<div id="bits-xc6v-GTX-GTX1:SATA_MAX_BURST"></div>
<div id="bits-xc6v-GTX-GTX1:SATA_MAX_INIT"></div>
<div id="bits-xc6v-GTX-GTX1:SATA_MAX_WAKE"></div>
<div id="bits-xc6v-GTX-GTX1:SATA_MIN_BURST"></div>
<div id="bits-xc6v-GTX-GTX1:SATA_MIN_INIT"></div>
<div id="bits-xc6v-GTX-GTX1:SATA_MIN_WAKE"></div>
<div id="bits-xc6v-GTX-GTX1:TX_BYTECLK_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:TX_USRCLK_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:A_DFECLKDLYADJ"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_MAX_LAT"></div>
<div id="bits-xc6v-GTX-GTX2:CLK_COR_MIN_LAT"></div>
<div id="bits-xc6v-GTX-GTX2:RXBUF_OVFL_THRESH"></div>
<div id="bits-xc6v-GTX-GTX2:RXBUF_UDFL_THRESH"></div>
<div id="bits-xc6v-GTX-GTX2:SAS_MAX_COMSAS"></div>
<div id="bits-xc6v-GTX-GTX2:SAS_MIN_COMSAS"></div>
<div id="bits-xc6v-GTX-GTX2:SATA_MAX_BURST"></div>
<div id="bits-xc6v-GTX-GTX2:SATA_MAX_INIT"></div>
<div id="bits-xc6v-GTX-GTX2:SATA_MAX_WAKE"></div>
<div id="bits-xc6v-GTX-GTX2:SATA_MIN_BURST"></div>
<div id="bits-xc6v-GTX-GTX2:SATA_MIN_INIT"></div>
<div id="bits-xc6v-GTX-GTX2:SATA_MIN_WAKE"></div>
<div id="bits-xc6v-GTX-GTX2:TX_BYTECLK_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:TX_USRCLK_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:A_DFECLKDLYADJ"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_MAX_LAT"></div>
<div id="bits-xc6v-GTX-GTX3:CLK_COR_MIN_LAT"></div>
<div id="bits-xc6v-GTX-GTX3:RXBUF_OVFL_THRESH"></div>
<div id="bits-xc6v-GTX-GTX3:RXBUF_UDFL_THRESH"></div>
<div id="bits-xc6v-GTX-GTX3:SAS_MAX_COMSAS"></div>
<div id="bits-xc6v-GTX-GTX3:SAS_MIN_COMSAS"></div>
<div id="bits-xc6v-GTX-GTX3:SATA_MAX_BURST"></div>
<div id="bits-xc6v-GTX-GTX3:SATA_MAX_INIT"></div>
<div id="bits-xc6v-GTX-GTX3:SATA_MAX_WAKE"></div>
<div id="bits-xc6v-GTX-GTX3:SATA_MIN_BURST"></div>
<div id="bits-xc6v-GTX-GTX3:SATA_MIN_INIT"></div>
<div id="bits-xc6v-GTX-GTX3:SATA_MIN_WAKE"></div>
<div id="bits-xc6v-GTX-GTX3:TX_BYTECLK_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:TX_USRCLK_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:A_DFECLKDLYADJ</th><th>[5, 28, 39]</th><th>[5, 29, 38]</th><th>[5, 28, 38]</th><th>[5, 29, 37]</th><th>[5, 28, 37]</th><th>[5, 29, 36]</th></tr>
<tr><th>GTX0:CLK_COR_MAX_LAT</th><th>[2, 29, 7]</th><th>[2, 28, 7]</th><th>[2, 29, 6]</th><th>[2, 28, 6]</th><th>[2, 29, 5]</th><th>[2, 28, 5]</th></tr>
<tr><th>GTX0:CLK_COR_MIN_LAT</th><th>[1, 29, 63]</th><th>[1, 28, 63]</th><th>[1, 29, 62]</th><th>[1, 28, 62]</th><th>[1, 29, 61]</th><th>[1, 28, 61]</th></tr>
<tr><th>GTX0:RXBUF_OVFL_THRESH</th><th>[1, 29, 34]</th><th>[1, 28, 34]</th><th>[1, 29, 33]</th><th>[1, 28, 33]</th><th>[1, 29, 32]</th><th>[1, 28, 32]</th></tr>
<tr><th>GTX0:RXBUF_UDFL_THRESH</th><th>[1, 29, 37]</th><th>[1, 28, 37]</th><th>[1, 29, 36]</th><th>[1, 28, 36]</th><th>[1, 29, 35]</th><th>[1, 28, 35]</th></tr>
<tr><th>GTX0:SAS_MAX_COMSAS</th><th>[5, 29, 10]</th><th>[5, 28, 10]</th><th>[5, 29, 9]</th><th>[5, 28, 9]</th><th>[5, 29, 8]</th><th>[5, 28, 8]</th></tr>
<tr><th>GTX0:SAS_MIN_COMSAS</th><th>[5, 29, 13]</th><th>[5, 28, 13]</th><th>[5, 29, 12]</th><th>[5, 28, 12]</th><th>[5, 29, 11]</th><th>[5, 28, 11]</th></tr>
<tr><th>GTX0:SATA_MAX_BURST</th><th>[5, 29, 2]</th><th>[5, 28, 2]</th><th>[5, 29, 1]</th><th>[5, 28, 1]</th><th>[5, 29, 0]</th><th>[5, 28, 0]</th></tr>
<tr><th>GTX0:SATA_MAX_INIT</th><th>[4, 29, 58]</th><th>[4, 28, 58]</th><th>[4, 29, 57]</th><th>[4, 28, 57]</th><th>[4, 29, 56]</th><th>[4, 28, 56]</th></tr>
<tr><th>GTX0:SATA_MAX_WAKE</th><th>[4, 29, 50]</th><th>[4, 28, 50]</th><th>[4, 29, 49]</th><th>[4, 28, 49]</th><th>[4, 29, 48]</th><th>[4, 28, 48]</th></tr>
<tr><th>GTX0:SATA_MIN_BURST</th><th>[5, 29, 5]</th><th>[5, 28, 5]</th><th>[5, 29, 4]</th><th>[5, 28, 4]</th><th>[5, 29, 3]</th><th>[5, 28, 3]</th></tr>
<tr><th>GTX0:SATA_MIN_INIT</th><th>[4, 29, 61]</th><th>[4, 28, 61]</th><th>[4, 29, 60]</th><th>[4, 28, 60]</th><th>[4, 29, 59]</th><th>[4, 28, 59]</th></tr>
<tr><th>GTX0:SATA_MIN_WAKE</th><th>[4, 29, 53]</th><th>[4, 28, 53]</th><th>[4, 29, 52]</th><th>[4, 28, 52]</th><th>[4, 29, 51]</th><th>[4, 28, 51]</th></tr>
<tr><th>GTX0:TX_BYTECLK_CFG</th><th>[8, 29, 42]</th><th>[8, 28, 42]</th><th>[8, 29, 41]</th><th>[8, 28, 41]</th><th>[8, 29, 40]</th><th>[8, 28, 40]</th></tr>
<tr><th>GTX0:TX_USRCLK_CFG</th><th>[8, 29, 45]</th><th>[8, 28, 45]</th><th>[8, 29, 44]</th><th>[8, 28, 44]</th><th>[8, 29, 43]</th><th>[8, 28, 43]</th></tr>
<tr><th>GTX1:A_DFECLKDLYADJ</th><th>[15, 28, 39]</th><th>[15, 29, 38]</th><th>[15, 28, 38]</th><th>[15, 29, 37]</th><th>[15, 28, 37]</th><th>[15, 29, 36]</th></tr>
<tr><th>GTX1:CLK_COR_MAX_LAT</th><th>[12, 29, 7]</th><th>[12, 28, 7]</th><th>[12, 29, 6]</th><th>[12, 28, 6]</th><th>[12, 29, 5]</th><th>[12, 28, 5]</th></tr>
<tr><th>GTX1:CLK_COR_MIN_LAT</th><th>[11, 29, 63]</th><th>[11, 28, 63]</th><th>[11, 29, 62]</th><th>[11, 28, 62]</th><th>[11, 29, 61]</th><th>[11, 28, 61]</th></tr>
<tr><th>GTX1:RXBUF_OVFL_THRESH</th><th>[11, 29, 34]</th><th>[11, 28, 34]</th><th>[11, 29, 33]</th><th>[11, 28, 33]</th><th>[11, 29, 32]</th><th>[11, 28, 32]</th></tr>
<tr><th>GTX1:RXBUF_UDFL_THRESH</th><th>[11, 29, 37]</th><th>[11, 28, 37]</th><th>[11, 29, 36]</th><th>[11, 28, 36]</th><th>[11, 29, 35]</th><th>[11, 28, 35]</th></tr>
<tr><th>GTX1:SAS_MAX_COMSAS</th><th>[15, 29, 10]</th><th>[15, 28, 10]</th><th>[15, 29, 9]</th><th>[15, 28, 9]</th><th>[15, 29, 8]</th><th>[15, 28, 8]</th></tr>
<tr><th>GTX1:SAS_MIN_COMSAS</th><th>[15, 29, 13]</th><th>[15, 28, 13]</th><th>[15, 29, 12]</th><th>[15, 28, 12]</th><th>[15, 29, 11]</th><th>[15, 28, 11]</th></tr>
<tr><th>GTX1:SATA_MAX_BURST</th><th>[15, 29, 2]</th><th>[15, 28, 2]</th><th>[15, 29, 1]</th><th>[15, 28, 1]</th><th>[15, 29, 0]</th><th>[15, 28, 0]</th></tr>
<tr><th>GTX1:SATA_MAX_INIT</th><th>[14, 29, 58]</th><th>[14, 28, 58]</th><th>[14, 29, 57]</th><th>[14, 28, 57]</th><th>[14, 29, 56]</th><th>[14, 28, 56]</th></tr>
<tr><th>GTX1:SATA_MAX_WAKE</th><th>[14, 29, 50]</th><th>[14, 28, 50]</th><th>[14, 29, 49]</th><th>[14, 28, 49]</th><th>[14, 29, 48]</th><th>[14, 28, 48]</th></tr>
<tr><th>GTX1:SATA_MIN_BURST</th><th>[15, 29, 5]</th><th>[15, 28, 5]</th><th>[15, 29, 4]</th><th>[15, 28, 4]</th><th>[15, 29, 3]</th><th>[15, 28, 3]</th></tr>
<tr><th>GTX1:SATA_MIN_INIT</th><th>[14, 29, 61]</th><th>[14, 28, 61]</th><th>[14, 29, 60]</th><th>[14, 28, 60]</th><th>[14, 29, 59]</th><th>[14, 28, 59]</th></tr>
<tr><th>GTX1:SATA_MIN_WAKE</th><th>[14, 29, 53]</th><th>[14, 28, 53]</th><th>[14, 29, 52]</th><th>[14, 28, 52]</th><th>[14, 29, 51]</th><th>[14, 28, 51]</th></tr>
<tr><th>GTX1:TX_BYTECLK_CFG</th><th>[18, 29, 42]</th><th>[18, 28, 42]</th><th>[18, 29, 41]</th><th>[18, 28, 41]</th><th>[18, 29, 40]</th><th>[18, 28, 40]</th></tr>
<tr><th>GTX1:TX_USRCLK_CFG</th><th>[18, 29, 45]</th><th>[18, 28, 45]</th><th>[18, 29, 44]</th><th>[18, 28, 44]</th><th>[18, 29, 43]</th><th>[18, 28, 43]</th></tr>
<tr><th>GTX2:A_DFECLKDLYADJ</th><th>[25, 28, 39]</th><th>[25, 29, 38]</th><th>[25, 28, 38]</th><th>[25, 29, 37]</th><th>[25, 28, 37]</th><th>[25, 29, 36]</th></tr>
<tr><th>GTX2:CLK_COR_MAX_LAT</th><th>[22, 29, 7]</th><th>[22, 28, 7]</th><th>[22, 29, 6]</th><th>[22, 28, 6]</th><th>[22, 29, 5]</th><th>[22, 28, 5]</th></tr>
<tr><th>GTX2:CLK_COR_MIN_LAT</th><th>[21, 29, 63]</th><th>[21, 28, 63]</th><th>[21, 29, 62]</th><th>[21, 28, 62]</th><th>[21, 29, 61]</th><th>[21, 28, 61]</th></tr>
<tr><th>GTX2:RXBUF_OVFL_THRESH</th><th>[21, 29, 34]</th><th>[21, 28, 34]</th><th>[21, 29, 33]</th><th>[21, 28, 33]</th><th>[21, 29, 32]</th><th>[21, 28, 32]</th></tr>
<tr><th>GTX2:RXBUF_UDFL_THRESH</th><th>[21, 29, 37]</th><th>[21, 28, 37]</th><th>[21, 29, 36]</th><th>[21, 28, 36]</th><th>[21, 29, 35]</th><th>[21, 28, 35]</th></tr>
<tr><th>GTX2:SAS_MAX_COMSAS</th><th>[25, 29, 10]</th><th>[25, 28, 10]</th><th>[25, 29, 9]</th><th>[25, 28, 9]</th><th>[25, 29, 8]</th><th>[25, 28, 8]</th></tr>
<tr><th>GTX2:SAS_MIN_COMSAS</th><th>[25, 29, 13]</th><th>[25, 28, 13]</th><th>[25, 29, 12]</th><th>[25, 28, 12]</th><th>[25, 29, 11]</th><th>[25, 28, 11]</th></tr>
<tr><th>GTX2:SATA_MAX_BURST</th><th>[25, 29, 2]</th><th>[25, 28, 2]</th><th>[25, 29, 1]</th><th>[25, 28, 1]</th><th>[25, 29, 0]</th><th>[25, 28, 0]</th></tr>
<tr><th>GTX2:SATA_MAX_INIT</th><th>[24, 29, 58]</th><th>[24, 28, 58]</th><th>[24, 29, 57]</th><th>[24, 28, 57]</th><th>[24, 29, 56]</th><th>[24, 28, 56]</th></tr>
<tr><th>GTX2:SATA_MAX_WAKE</th><th>[24, 29, 50]</th><th>[24, 28, 50]</th><th>[24, 29, 49]</th><th>[24, 28, 49]</th><th>[24, 29, 48]</th><th>[24, 28, 48]</th></tr>
<tr><th>GTX2:SATA_MIN_BURST</th><th>[25, 29, 5]</th><th>[25, 28, 5]</th><th>[25, 29, 4]</th><th>[25, 28, 4]</th><th>[25, 29, 3]</th><th>[25, 28, 3]</th></tr>
<tr><th>GTX2:SATA_MIN_INIT</th><th>[24, 29, 61]</th><th>[24, 28, 61]</th><th>[24, 29, 60]</th><th>[24, 28, 60]</th><th>[24, 29, 59]</th><th>[24, 28, 59]</th></tr>
<tr><th>GTX2:SATA_MIN_WAKE</th><th>[24, 29, 53]</th><th>[24, 28, 53]</th><th>[24, 29, 52]</th><th>[24, 28, 52]</th><th>[24, 29, 51]</th><th>[24, 28, 51]</th></tr>
<tr><th>GTX2:TX_BYTECLK_CFG</th><th>[28, 29, 42]</th><th>[28, 28, 42]</th><th>[28, 29, 41]</th><th>[28, 28, 41]</th><th>[28, 29, 40]</th><th>[28, 28, 40]</th></tr>
<tr><th>GTX2:TX_USRCLK_CFG</th><th>[28, 29, 45]</th><th>[28, 28, 45]</th><th>[28, 29, 44]</th><th>[28, 28, 44]</th><th>[28, 29, 43]</th><th>[28, 28, 43]</th></tr>
<tr><th>GTX3:A_DFECLKDLYADJ</th><th>[35, 28, 39]</th><th>[35, 29, 38]</th><th>[35, 28, 38]</th><th>[35, 29, 37]</th><th>[35, 28, 37]</th><th>[35, 29, 36]</th></tr>
<tr><th>GTX3:CLK_COR_MAX_LAT</th><th>[32, 29, 7]</th><th>[32, 28, 7]</th><th>[32, 29, 6]</th><th>[32, 28, 6]</th><th>[32, 29, 5]</th><th>[32, 28, 5]</th></tr>
<tr><th>GTX3:CLK_COR_MIN_LAT</th><th>[31, 29, 63]</th><th>[31, 28, 63]</th><th>[31, 29, 62]</th><th>[31, 28, 62]</th><th>[31, 29, 61]</th><th>[31, 28, 61]</th></tr>
<tr><th>GTX3:RXBUF_OVFL_THRESH</th><th>[31, 29, 34]</th><th>[31, 28, 34]</th><th>[31, 29, 33]</th><th>[31, 28, 33]</th><th>[31, 29, 32]</th><th>[31, 28, 32]</th></tr>
<tr><th>GTX3:RXBUF_UDFL_THRESH</th><th>[31, 29, 37]</th><th>[31, 28, 37]</th><th>[31, 29, 36]</th><th>[31, 28, 36]</th><th>[31, 29, 35]</th><th>[31, 28, 35]</th></tr>
<tr><th>GTX3:SAS_MAX_COMSAS</th><th>[35, 29, 10]</th><th>[35, 28, 10]</th><th>[35, 29, 9]</th><th>[35, 28, 9]</th><th>[35, 29, 8]</th><th>[35, 28, 8]</th></tr>
<tr><th>GTX3:SAS_MIN_COMSAS</th><th>[35, 29, 13]</th><th>[35, 28, 13]</th><th>[35, 29, 12]</th><th>[35, 28, 12]</th><th>[35, 29, 11]</th><th>[35, 28, 11]</th></tr>
<tr><th>GTX3:SATA_MAX_BURST</th><th>[35, 29, 2]</th><th>[35, 28, 2]</th><th>[35, 29, 1]</th><th>[35, 28, 1]</th><th>[35, 29, 0]</th><th>[35, 28, 0]</th></tr>
<tr><th>GTX3:SATA_MAX_INIT</th><th>[34, 29, 58]</th><th>[34, 28, 58]</th><th>[34, 29, 57]</th><th>[34, 28, 57]</th><th>[34, 29, 56]</th><th>[34, 28, 56]</th></tr>
<tr><th>GTX3:SATA_MAX_WAKE</th><th>[34, 29, 50]</th><th>[34, 28, 50]</th><th>[34, 29, 49]</th><th>[34, 28, 49]</th><th>[34, 29, 48]</th><th>[34, 28, 48]</th></tr>
<tr><th>GTX3:SATA_MIN_BURST</th><th>[35, 29, 5]</th><th>[35, 28, 5]</th><th>[35, 29, 4]</th><th>[35, 28, 4]</th><th>[35, 29, 3]</th><th>[35, 28, 3]</th></tr>
<tr><th>GTX3:SATA_MIN_INIT</th><th>[34, 29, 61]</th><th>[34, 28, 61]</th><th>[34, 29, 60]</th><th>[34, 28, 60]</th><th>[34, 29, 59]</th><th>[34, 28, 59]</th></tr>
<tr><th>GTX3:SATA_MIN_WAKE</th><th>[34, 29, 53]</th><th>[34, 28, 53]</th><th>[34, 29, 52]</th><th>[34, 28, 52]</th><th>[34, 29, 51]</th><th>[34, 28, 51]</th></tr>
<tr><th>GTX3:TX_BYTECLK_CFG</th><th>[38, 29, 42]</th><th>[38, 28, 42]</th><th>[38, 29, 41]</th><th>[38, 28, 41]</th><th>[38, 29, 40]</th><th>[38, 28, 40]</th></tr>
<tr><th>GTX3:TX_USRCLK_CFG</th><th>[38, 29, 45]</th><th>[38, 28, 45]</th><th>[38, 29, 44]</th><th>[38, 28, 44]</th><th>[38, 29, 43]</th><th>[38, 28, 43]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RX_XCLK_SEL"></div>
<div id="bits-xc6v-GTX-GTX1:RX_XCLK_SEL"></div>
<div id="bits-xc6v-GTX-GTX2:RX_XCLK_SEL"></div>
<div id="bits-xc6v-GTX-GTX3:RX_XCLK_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RX_XCLK_SEL</th><th>[1, 29, 29]</th></tr>
<tr><th>GTX1:RX_XCLK_SEL</th><th>[11, 29, 29]</th></tr>
<tr><th>GTX2:RX_XCLK_SEL</th><th>[21, 29, 29]</th></tr>
<tr><th>GTX3:RX_XCLK_SEL</th><th>[31, 29, 29]</th></tr>
<tr><td>RXREC</td><td>0</td></tr>
<tr><td>RXUSR</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RX_FIFO_ADDR_MODE"></div>
<div id="bits-xc6v-GTX-GTX1:RX_FIFO_ADDR_MODE"></div>
<div id="bits-xc6v-GTX-GTX2:RX_FIFO_ADDR_MODE"></div>
<div id="bits-xc6v-GTX-GTX3:RX_FIFO_ADDR_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RX_FIFO_ADDR_MODE</th><th>[1, 29, 38]</th></tr>
<tr><th>GTX1:RX_FIFO_ADDR_MODE</th><th>[11, 29, 38]</th></tr>
<tr><th>GTX2:RX_FIFO_ADDR_MODE</th><th>[21, 29, 38]</th></tr>
<tr><th>GTX3:RX_FIFO_ADDR_MODE</th><th>[31, 29, 38]</th></tr>
<tr><td>FULL</td><td>0</td></tr>
<tr><td>FAST</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RX_SLIDE_MODE"></div>
<div id="bits-xc6v-GTX-GTX1:RX_SLIDE_MODE"></div>
<div id="bits-xc6v-GTX-GTX2:RX_SLIDE_MODE"></div>
<div id="bits-xc6v-GTX-GTX3:RX_SLIDE_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RX_SLIDE_MODE</th><th>[2, 29, 22]</th><th>[2, 28, 22]</th></tr>
<tr><th>GTX1:RX_SLIDE_MODE</th><th>[12, 29, 22]</th><th>[12, 28, 22]</th></tr>
<tr><th>GTX2:RX_SLIDE_MODE</th><th>[22, 29, 22]</th><th>[22, 28, 22]</th></tr>
<tr><th>GTX3:RX_SLIDE_MODE</th><th>[32, 29, 22]</th><th>[32, 28, 22]</th></tr>
<tr><td>#OFF</td><td>0</td><td>0</td></tr>
<tr><td>AUTO</td><td>0</td><td>1</td></tr>
<tr><td>PCS</td><td>1</td><td>0</td></tr>
<tr><td>PMA</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:ALIGN_COMMA_WORD"></div>
<div id="bits-xc6v-GTX-GTX1:ALIGN_COMMA_WORD"></div>
<div id="bits-xc6v-GTX-GTX2:ALIGN_COMMA_WORD"></div>
<div id="bits-xc6v-GTX-GTX3:ALIGN_COMMA_WORD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:ALIGN_COMMA_WORD</th><th>[2, 28, 39]</th></tr>
<tr><th>GTX1:ALIGN_COMMA_WORD</th><th>[12, 28, 39]</th></tr>
<tr><th>GTX2:ALIGN_COMMA_WORD</th><th>[22, 28, 39]</th></tr>
<tr><th>GTX3:ALIGN_COMMA_WORD</th><th>[32, 28, 39]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:PMA_CDR_SCAN"></div>
<div id="bits-xc6v-GTX-GTX1:PMA_CDR_SCAN"></div>
<div id="bits-xc6v-GTX-GTX2:PMA_CDR_SCAN"></div>
<div id="bits-xc6v-GTX-GTX3:PMA_CDR_SCAN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:PMA_CDR_SCAN</th><th>[2, 28, 53]</th><th>[2, 29, 52]</th><th>[2, 28, 52]</th><th>[2, 29, 51]</th><th>[2, 28, 51]</th><th>[2, 29, 50]</th><th>[2, 28, 50]</th><th>[2, 29, 49]</th><th>[2, 28, 49]</th><th>[2, 29, 48]</th><th>[2, 28, 48]</th><th>[2, 29, 47]</th><th>[2, 28, 47]</th><th>[2, 29, 46]</th><th>[2, 28, 46]</th><th>[2, 29, 45]</th><th>[2, 28, 45]</th><th>[2, 29, 44]</th><th>[2, 28, 44]</th><th>[2, 29, 43]</th><th>[2, 28, 43]</th><th>[2, 29, 42]</th><th>[2, 28, 42]</th><th>[2, 29, 41]</th><th>[2, 28, 41]</th><th>[2, 29, 40]</th><th>[2, 28, 40]</th></tr>
<tr><th>GTX1:PMA_CDR_SCAN</th><th>[12, 28, 53]</th><th>[12, 29, 52]</th><th>[12, 28, 52]</th><th>[12, 29, 51]</th><th>[12, 28, 51]</th><th>[12, 29, 50]</th><th>[12, 28, 50]</th><th>[12, 29, 49]</th><th>[12, 28, 49]</th><th>[12, 29, 48]</th><th>[12, 28, 48]</th><th>[12, 29, 47]</th><th>[12, 28, 47]</th><th>[12, 29, 46]</th><th>[12, 28, 46]</th><th>[12, 29, 45]</th><th>[12, 28, 45]</th><th>[12, 29, 44]</th><th>[12, 28, 44]</th><th>[12, 29, 43]</th><th>[12, 28, 43]</th><th>[12, 29, 42]</th><th>[12, 28, 42]</th><th>[12, 29, 41]</th><th>[12, 28, 41]</th><th>[12, 29, 40]</th><th>[12, 28, 40]</th></tr>
<tr><th>GTX2:PMA_CDR_SCAN</th><th>[22, 28, 53]</th><th>[22, 29, 52]</th><th>[22, 28, 52]</th><th>[22, 29, 51]</th><th>[22, 28, 51]</th><th>[22, 29, 50]</th><th>[22, 28, 50]</th><th>[22, 29, 49]</th><th>[22, 28, 49]</th><th>[22, 29, 48]</th><th>[22, 28, 48]</th><th>[22, 29, 47]</th><th>[22, 28, 47]</th><th>[22, 29, 46]</th><th>[22, 28, 46]</th><th>[22, 29, 45]</th><th>[22, 28, 45]</th><th>[22, 29, 44]</th><th>[22, 28, 44]</th><th>[22, 29, 43]</th><th>[22, 28, 43]</th><th>[22, 29, 42]</th><th>[22, 28, 42]</th><th>[22, 29, 41]</th><th>[22, 28, 41]</th><th>[22, 29, 40]</th><th>[22, 28, 40]</th></tr>
<tr><th>GTX3:PMA_CDR_SCAN</th><th>[32, 28, 53]</th><th>[32, 29, 52]</th><th>[32, 28, 52]</th><th>[32, 29, 51]</th><th>[32, 28, 51]</th><th>[32, 29, 50]</th><th>[32, 28, 50]</th><th>[32, 29, 49]</th><th>[32, 28, 49]</th><th>[32, 29, 48]</th><th>[32, 28, 48]</th><th>[32, 29, 47]</th><th>[32, 28, 47]</th><th>[32, 29, 46]</th><th>[32, 28, 46]</th><th>[32, 29, 45]</th><th>[32, 28, 45]</th><th>[32, 29, 44]</th><th>[32, 28, 44]</th><th>[32, 29, 43]</th><th>[32, 28, 43]</th><th>[32, 29, 42]</th><th>[32, 28, 42]</th><th>[32, 29, 41]</th><th>[32, 28, 41]</th><th>[32, 29, 40]</th><th>[32, 28, 40]</th></tr>
<tr><td>Non-inverted</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:A_LOOPBACK"></div>
<div id="bits-xc6v-GTX-GTX0:A_RXENPRBSTST"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXBUFDIFFCTRL"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXENPRBSTST"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXMARGIN"></div>
<div id="bits-xc6v-GTX-GTX0:GEARBOX_ENDEC"></div>
<div id="bits-xc6v-GTX-GTX0:OOBDETECT_THRESHOLD"></div>
<div id="bits-xc6v-GTX-GTX0:RXPLL_LKDET_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:RX_DLYALIGN_MONSEL"></div>
<div id="bits-xc6v-GTX-GTX0:SATA_BURST_VAL"></div>
<div id="bits-xc6v-GTX-GTX0:SATA_IDLE_VAL"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_LKDET_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:TX_DLYALIGN_MONSEL"></div>
<div id="bits-xc6v-GTX-GTX0:TX_IDLE_ASSERT_DELAY"></div>
<div id="bits-xc6v-GTX-GTX0:TX_IDLE_DEASSERT_DELAY"></div>
<div id="bits-xc6v-GTX-GTX1:A_LOOPBACK"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXENPRBSTST"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXBUFDIFFCTRL"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXENPRBSTST"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXMARGIN"></div>
<div id="bits-xc6v-GTX-GTX1:GEARBOX_ENDEC"></div>
<div id="bits-xc6v-GTX-GTX1:OOBDETECT_THRESHOLD"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLL_LKDET_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:RX_DLYALIGN_MONSEL"></div>
<div id="bits-xc6v-GTX-GTX1:SATA_BURST_VAL"></div>
<div id="bits-xc6v-GTX-GTX1:SATA_IDLE_VAL"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_LKDET_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DLYALIGN_MONSEL"></div>
<div id="bits-xc6v-GTX-GTX1:TX_IDLE_ASSERT_DELAY"></div>
<div id="bits-xc6v-GTX-GTX1:TX_IDLE_DEASSERT_DELAY"></div>
<div id="bits-xc6v-GTX-GTX2:A_LOOPBACK"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXENPRBSTST"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXBUFDIFFCTRL"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXENPRBSTST"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXMARGIN"></div>
<div id="bits-xc6v-GTX-GTX2:GEARBOX_ENDEC"></div>
<div id="bits-xc6v-GTX-GTX2:OOBDETECT_THRESHOLD"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLL_LKDET_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:RX_DLYALIGN_MONSEL"></div>
<div id="bits-xc6v-GTX-GTX2:SATA_BURST_VAL"></div>
<div id="bits-xc6v-GTX-GTX2:SATA_IDLE_VAL"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_LKDET_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DLYALIGN_MONSEL"></div>
<div id="bits-xc6v-GTX-GTX2:TX_IDLE_ASSERT_DELAY"></div>
<div id="bits-xc6v-GTX-GTX2:TX_IDLE_DEASSERT_DELAY"></div>
<div id="bits-xc6v-GTX-GTX3:A_LOOPBACK"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXENPRBSTST"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXBUFDIFFCTRL"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXENPRBSTST"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXMARGIN"></div>
<div id="bits-xc6v-GTX-GTX3:GEARBOX_ENDEC"></div>
<div id="bits-xc6v-GTX-GTX3:OOBDETECT_THRESHOLD"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLL_LKDET_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:RX_DLYALIGN_MONSEL"></div>
<div id="bits-xc6v-GTX-GTX3:SATA_BURST_VAL"></div>
<div id="bits-xc6v-GTX-GTX3:SATA_IDLE_VAL"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_LKDET_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DLYALIGN_MONSEL"></div>
<div id="bits-xc6v-GTX-GTX3:TX_IDLE_ASSERT_DELAY"></div>
<div id="bits-xc6v-GTX-GTX3:TX_IDLE_DEASSERT_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:A_LOOPBACK</th><th>[5, 29, 17]</th><th>[5, 28, 17]</th><th>[5, 29, 16]</th></tr>
<tr><th>GTX0:A_RXENPRBSTST</th><th>[5, 29, 19]</th><th>[5, 28, 19]</th><th>[5, 29, 18]</th></tr>
<tr><th>GTX0:A_TXBUFDIFFCTRL</th><th>[7, 28, 43]</th><th>[7, 29, 42]</th><th>[7, 28, 42]</th></tr>
<tr><th>GTX0:A_TXENPRBSTST</th><th>[5, 29, 22]</th><th>[5, 28, 22]</th><th>[5, 29, 21]</th></tr>
<tr><th>GTX0:A_TXMARGIN</th><th>[7, 29, 55]</th><th>[7, 28, 55]</th><th>[7, 29, 54]</th></tr>
<tr><th>GTX0:GEARBOX_ENDEC</th><th>[3, 28, 1]</th><th>[3, 29, 0]</th><th>[3, 28, 0]</th></tr>
<tr><th>GTX0:OOBDETECT_THRESHOLD</th><th>[2, 28, 57]</th><th>[2, 29, 56]</th><th>[2, 28, 56]</th></tr>
<tr><th>GTX0:RXPLL_LKDET_CFG</th><th>[3, 29, 30]</th><th>[3, 28, 30]</th><th>[3, 29, 29]</th></tr>
<tr><th>GTX0:RX_DLYALIGN_MONSEL</th><th>[9, 28, 25]</th><th>[9, 29, 24]</th><th>[9, 28, 24]</th></tr>
<tr><th>GTX0:SATA_BURST_VAL</th><th>[5, 28, 7]</th><th>[5, 29, 6]</th><th>[5, 28, 6]</th></tr>
<tr><th>GTX0:SATA_IDLE_VAL</th><th>[4, 28, 63]</th><th>[4, 29, 62]</th><th>[4, 28, 62]</th></tr>
<tr><th>GTX0:TXPLL_LKDET_CFG</th><th>[3, 29, 62]</th><th>[3, 28, 62]</th><th>[3, 29, 61]</th></tr>
<tr><th>GTX0:TX_DLYALIGN_MONSEL</th><th>[9, 29, 26]</th><th>[9, 28, 26]</th><th>[9, 29, 25]</th></tr>
<tr><th>GTX0:TX_IDLE_ASSERT_DELAY</th><th>[5, 29, 62]</th><th>[5, 28, 62]</th><th>[5, 29, 61]</th></tr>
<tr><th>GTX0:TX_IDLE_DEASSERT_DELAY</th><th>[6, 29, 6]</th><th>[6, 28, 6]</th><th>[6, 29, 5]</th></tr>
<tr><th>GTX1:A_LOOPBACK</th><th>[15, 29, 17]</th><th>[15, 28, 17]</th><th>[15, 29, 16]</th></tr>
<tr><th>GTX1:A_RXENPRBSTST</th><th>[15, 29, 19]</th><th>[15, 28, 19]</th><th>[15, 29, 18]</th></tr>
<tr><th>GTX1:A_TXBUFDIFFCTRL</th><th>[17, 28, 43]</th><th>[17, 29, 42]</th><th>[17, 28, 42]</th></tr>
<tr><th>GTX1:A_TXENPRBSTST</th><th>[15, 29, 22]</th><th>[15, 28, 22]</th><th>[15, 29, 21]</th></tr>
<tr><th>GTX1:A_TXMARGIN</th><th>[17, 29, 55]</th><th>[17, 28, 55]</th><th>[17, 29, 54]</th></tr>
<tr><th>GTX1:GEARBOX_ENDEC</th><th>[13, 28, 1]</th><th>[13, 29, 0]</th><th>[13, 28, 0]</th></tr>
<tr><th>GTX1:OOBDETECT_THRESHOLD</th><th>[12, 28, 57]</th><th>[12, 29, 56]</th><th>[12, 28, 56]</th></tr>
<tr><th>GTX1:RXPLL_LKDET_CFG</th><th>[13, 29, 30]</th><th>[13, 28, 30]</th><th>[13, 29, 29]</th></tr>
<tr><th>GTX1:RX_DLYALIGN_MONSEL</th><th>[19, 28, 25]</th><th>[19, 29, 24]</th><th>[19, 28, 24]</th></tr>
<tr><th>GTX1:SATA_BURST_VAL</th><th>[15, 28, 7]</th><th>[15, 29, 6]</th><th>[15, 28, 6]</th></tr>
<tr><th>GTX1:SATA_IDLE_VAL</th><th>[14, 28, 63]</th><th>[14, 29, 62]</th><th>[14, 28, 62]</th></tr>
<tr><th>GTX1:TXPLL_LKDET_CFG</th><th>[13, 29, 62]</th><th>[13, 28, 62]</th><th>[13, 29, 61]</th></tr>
<tr><th>GTX1:TX_DLYALIGN_MONSEL</th><th>[19, 29, 26]</th><th>[19, 28, 26]</th><th>[19, 29, 25]</th></tr>
<tr><th>GTX1:TX_IDLE_ASSERT_DELAY</th><th>[15, 29, 62]</th><th>[15, 28, 62]</th><th>[15, 29, 61]</th></tr>
<tr><th>GTX1:TX_IDLE_DEASSERT_DELAY</th><th>[16, 29, 6]</th><th>[16, 28, 6]</th><th>[16, 29, 5]</th></tr>
<tr><th>GTX2:A_LOOPBACK</th><th>[25, 29, 17]</th><th>[25, 28, 17]</th><th>[25, 29, 16]</th></tr>
<tr><th>GTX2:A_RXENPRBSTST</th><th>[25, 29, 19]</th><th>[25, 28, 19]</th><th>[25, 29, 18]</th></tr>
<tr><th>GTX2:A_TXBUFDIFFCTRL</th><th>[27, 28, 43]</th><th>[27, 29, 42]</th><th>[27, 28, 42]</th></tr>
<tr><th>GTX2:A_TXENPRBSTST</th><th>[25, 29, 22]</th><th>[25, 28, 22]</th><th>[25, 29, 21]</th></tr>
<tr><th>GTX2:A_TXMARGIN</th><th>[27, 29, 55]</th><th>[27, 28, 55]</th><th>[27, 29, 54]</th></tr>
<tr><th>GTX2:GEARBOX_ENDEC</th><th>[23, 28, 1]</th><th>[23, 29, 0]</th><th>[23, 28, 0]</th></tr>
<tr><th>GTX2:OOBDETECT_THRESHOLD</th><th>[22, 28, 57]</th><th>[22, 29, 56]</th><th>[22, 28, 56]</th></tr>
<tr><th>GTX2:RXPLL_LKDET_CFG</th><th>[23, 29, 30]</th><th>[23, 28, 30]</th><th>[23, 29, 29]</th></tr>
<tr><th>GTX2:RX_DLYALIGN_MONSEL</th><th>[29, 28, 25]</th><th>[29, 29, 24]</th><th>[29, 28, 24]</th></tr>
<tr><th>GTX2:SATA_BURST_VAL</th><th>[25, 28, 7]</th><th>[25, 29, 6]</th><th>[25, 28, 6]</th></tr>
<tr><th>GTX2:SATA_IDLE_VAL</th><th>[24, 28, 63]</th><th>[24, 29, 62]</th><th>[24, 28, 62]</th></tr>
<tr><th>GTX2:TXPLL_LKDET_CFG</th><th>[23, 29, 62]</th><th>[23, 28, 62]</th><th>[23, 29, 61]</th></tr>
<tr><th>GTX2:TX_DLYALIGN_MONSEL</th><th>[29, 29, 26]</th><th>[29, 28, 26]</th><th>[29, 29, 25]</th></tr>
<tr><th>GTX2:TX_IDLE_ASSERT_DELAY</th><th>[25, 29, 62]</th><th>[25, 28, 62]</th><th>[25, 29, 61]</th></tr>
<tr><th>GTX2:TX_IDLE_DEASSERT_DELAY</th><th>[26, 29, 6]</th><th>[26, 28, 6]</th><th>[26, 29, 5]</th></tr>
<tr><th>GTX3:A_LOOPBACK</th><th>[35, 29, 17]</th><th>[35, 28, 17]</th><th>[35, 29, 16]</th></tr>
<tr><th>GTX3:A_RXENPRBSTST</th><th>[35, 29, 19]</th><th>[35, 28, 19]</th><th>[35, 29, 18]</th></tr>
<tr><th>GTX3:A_TXBUFDIFFCTRL</th><th>[37, 28, 43]</th><th>[37, 29, 42]</th><th>[37, 28, 42]</th></tr>
<tr><th>GTX3:A_TXENPRBSTST</th><th>[35, 29, 22]</th><th>[35, 28, 22]</th><th>[35, 29, 21]</th></tr>
<tr><th>GTX3:A_TXMARGIN</th><th>[37, 29, 55]</th><th>[37, 28, 55]</th><th>[37, 29, 54]</th></tr>
<tr><th>GTX3:GEARBOX_ENDEC</th><th>[33, 28, 1]</th><th>[33, 29, 0]</th><th>[33, 28, 0]</th></tr>
<tr><th>GTX3:OOBDETECT_THRESHOLD</th><th>[32, 28, 57]</th><th>[32, 29, 56]</th><th>[32, 28, 56]</th></tr>
<tr><th>GTX3:RXPLL_LKDET_CFG</th><th>[33, 29, 30]</th><th>[33, 28, 30]</th><th>[33, 29, 29]</th></tr>
<tr><th>GTX3:RX_DLYALIGN_MONSEL</th><th>[39, 28, 25]</th><th>[39, 29, 24]</th><th>[39, 28, 24]</th></tr>
<tr><th>GTX3:SATA_BURST_VAL</th><th>[35, 28, 7]</th><th>[35, 29, 6]</th><th>[35, 28, 6]</th></tr>
<tr><th>GTX3:SATA_IDLE_VAL</th><th>[34, 28, 63]</th><th>[34, 29, 62]</th><th>[34, 28, 62]</th></tr>
<tr><th>GTX3:TXPLL_LKDET_CFG</th><th>[33, 29, 62]</th><th>[33, 28, 62]</th><th>[33, 29, 61]</th></tr>
<tr><th>GTX3:TX_DLYALIGN_MONSEL</th><th>[39, 29, 26]</th><th>[39, 28, 26]</th><th>[39, 29, 25]</th></tr>
<tr><th>GTX3:TX_IDLE_ASSERT_DELAY</th><th>[35, 29, 62]</th><th>[35, 28, 62]</th><th>[35, 29, 61]</th></tr>
<tr><th>GTX3:TX_IDLE_DEASSERT_DELAY</th><th>[36, 29, 6]</th><th>[36, 28, 6]</th><th>[36, 29, 5]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RX_DATA_WIDTH"></div>
<div id="bits-xc6v-GTX-GTX0:TX_DATA_WIDTH"></div>
<div id="bits-xc6v-GTX-GTX1:RX_DATA_WIDTH"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DATA_WIDTH"></div>
<div id="bits-xc6v-GTX-GTX2:RX_DATA_WIDTH"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DATA_WIDTH"></div>
<div id="bits-xc6v-GTX-GTX3:RX_DATA_WIDTH"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RX_DATA_WIDTH</th><th>[2, 28, 63]</th><th>[2, 29, 62]</th><th>[2, 28, 62]</th></tr>
<tr><th>GTX0:TX_DATA_WIDTH</th><th>[6, 28, 15]</th><th>[6, 29, 14]</th><th>[6, 28, 14]</th></tr>
<tr><th>GTX1:RX_DATA_WIDTH</th><th>[12, 28, 63]</th><th>[12, 29, 62]</th><th>[12, 28, 62]</th></tr>
<tr><th>GTX1:TX_DATA_WIDTH</th><th>[16, 28, 15]</th><th>[16, 29, 14]</th><th>[16, 28, 14]</th></tr>
<tr><th>GTX2:RX_DATA_WIDTH</th><th>[22, 28, 63]</th><th>[22, 29, 62]</th><th>[22, 28, 62]</th></tr>
<tr><th>GTX2:TX_DATA_WIDTH</th><th>[26, 28, 15]</th><th>[26, 29, 14]</th><th>[26, 28, 14]</th></tr>
<tr><th>GTX3:RX_DATA_WIDTH</th><th>[32, 28, 63]</th><th>[32, 29, 62]</th><th>[32, 28, 62]</th></tr>
<tr><th>GTX3:TX_DATA_WIDTH</th><th>[36, 28, 15]</th><th>[36, 29, 14]</th><th>[36, 28, 14]</th></tr>
<tr><td>8</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>20</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>32</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>40</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RX_CLK25_DIVIDER"></div>
<div id="bits-xc6v-GTX-GTX0:TX_CLK25_DIVIDER"></div>
<div id="bits-xc6v-GTX-GTX1:RX_CLK25_DIVIDER"></div>
<div id="bits-xc6v-GTX-GTX1:TX_CLK25_DIVIDER"></div>
<div id="bits-xc6v-GTX-GTX2:RX_CLK25_DIVIDER"></div>
<div id="bits-xc6v-GTX-GTX2:TX_CLK25_DIVIDER"></div>
<div id="bits-xc6v-GTX-GTX3:RX_CLK25_DIVIDER"></div>
<div id="bits-xc6v-GTX-GTX3:TX_CLK25_DIVIDER"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RX_CLK25_DIVIDER</th><th>[2, 29, 60]</th><th>[2, 28, 60]</th><th>[2, 29, 59]</th><th>[2, 28, 59]</th><th>[2, 29, 58]</th></tr>
<tr><th>GTX0:TX_CLK25_DIVIDER</th><th>[4, 28, 31]</th><th>[4, 29, 30]</th><th>[4, 28, 30]</th><th>[4, 29, 29]</th><th>[4, 28, 29]</th></tr>
<tr><th>GTX1:RX_CLK25_DIVIDER</th><th>[12, 29, 60]</th><th>[12, 28, 60]</th><th>[12, 29, 59]</th><th>[12, 28, 59]</th><th>[12, 29, 58]</th></tr>
<tr><th>GTX1:TX_CLK25_DIVIDER</th><th>[14, 28, 31]</th><th>[14, 29, 30]</th><th>[14, 28, 30]</th><th>[14, 29, 29]</th><th>[14, 28, 29]</th></tr>
<tr><th>GTX2:RX_CLK25_DIVIDER</th><th>[22, 29, 60]</th><th>[22, 28, 60]</th><th>[22, 29, 59]</th><th>[22, 28, 59]</th><th>[22, 29, 58]</th></tr>
<tr><th>GTX2:TX_CLK25_DIVIDER</th><th>[24, 28, 31]</th><th>[24, 29, 30]</th><th>[24, 28, 30]</th><th>[24, 29, 29]</th><th>[24, 28, 29]</th></tr>
<tr><th>GTX3:RX_CLK25_DIVIDER</th><th>[32, 29, 60]</th><th>[32, 28, 60]</th><th>[32, 29, 59]</th><th>[32, 28, 59]</th><th>[32, 29, 58]</th></tr>
<tr><th>GTX3:TX_CLK25_DIVIDER</th><th>[34, 28, 31]</th><th>[34, 29, 30]</th><th>[34, 28, 30]</th><th>[34, 29, 29]</th><th>[34, 28, 29]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>9</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>11</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>12</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>13</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>14</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>15</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>17</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>19</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>20</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>21</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>22</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>23</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>24</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>26</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>27</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>28</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>29</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>30</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>31</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>32</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RXPLL_COM_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_COM_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLL_COM_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_COM_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLL_COM_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_COM_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLL_COM_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_COM_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RXPLL_COM_CFG</th><th>[3, 29, 19]</th><th>[3, 28, 19]</th><th>[3, 29, 18]</th><th>[3, 28, 18]</th><th>[3, 29, 17]</th><th>[3, 28, 17]</th><th>[3, 29, 16]</th><th>[3, 28, 16]</th><th>[3, 29, 15]</th><th>[3, 28, 15]</th><th>[3, 29, 14]</th><th>[3, 28, 14]</th><th>[3, 29, 13]</th><th>[3, 28, 13]</th><th>[3, 29, 12]</th><th>[3, 28, 12]</th><th>[3, 29, 11]</th><th>[3, 28, 11]</th><th>[3, 29, 10]</th><th>[3, 28, 10]</th><th>[3, 29, 9]</th><th>[3, 28, 9]</th><th>[3, 29, 8]</th><th>[3, 28, 8]</th></tr>
<tr><th>GTX0:TXPLL_COM_CFG</th><th>[3, 29, 51]</th><th>[3, 28, 51]</th><th>[3, 29, 50]</th><th>[3, 28, 50]</th><th>[3, 29, 49]</th><th>[3, 28, 49]</th><th>[3, 29, 48]</th><th>[3, 28, 48]</th><th>[3, 29, 47]</th><th>[3, 28, 47]</th><th>[3, 29, 46]</th><th>[3, 28, 46]</th><th>[3, 29, 45]</th><th>[3, 28, 45]</th><th>[3, 29, 44]</th><th>[3, 28, 44]</th><th>[3, 29, 43]</th><th>[3, 28, 43]</th><th>[3, 29, 42]</th><th>[3, 28, 42]</th><th>[3, 29, 41]</th><th>[3, 28, 41]</th><th>[3, 29, 40]</th><th>[3, 28, 40]</th></tr>
<tr><th>GTX1:RXPLL_COM_CFG</th><th>[13, 29, 19]</th><th>[13, 28, 19]</th><th>[13, 29, 18]</th><th>[13, 28, 18]</th><th>[13, 29, 17]</th><th>[13, 28, 17]</th><th>[13, 29, 16]</th><th>[13, 28, 16]</th><th>[13, 29, 15]</th><th>[13, 28, 15]</th><th>[13, 29, 14]</th><th>[13, 28, 14]</th><th>[13, 29, 13]</th><th>[13, 28, 13]</th><th>[13, 29, 12]</th><th>[13, 28, 12]</th><th>[13, 29, 11]</th><th>[13, 28, 11]</th><th>[13, 29, 10]</th><th>[13, 28, 10]</th><th>[13, 29, 9]</th><th>[13, 28, 9]</th><th>[13, 29, 8]</th><th>[13, 28, 8]</th></tr>
<tr><th>GTX1:TXPLL_COM_CFG</th><th>[13, 29, 51]</th><th>[13, 28, 51]</th><th>[13, 29, 50]</th><th>[13, 28, 50]</th><th>[13, 29, 49]</th><th>[13, 28, 49]</th><th>[13, 29, 48]</th><th>[13, 28, 48]</th><th>[13, 29, 47]</th><th>[13, 28, 47]</th><th>[13, 29, 46]</th><th>[13, 28, 46]</th><th>[13, 29, 45]</th><th>[13, 28, 45]</th><th>[13, 29, 44]</th><th>[13, 28, 44]</th><th>[13, 29, 43]</th><th>[13, 28, 43]</th><th>[13, 29, 42]</th><th>[13, 28, 42]</th><th>[13, 29, 41]</th><th>[13, 28, 41]</th><th>[13, 29, 40]</th><th>[13, 28, 40]</th></tr>
<tr><th>GTX2:RXPLL_COM_CFG</th><th>[23, 29, 19]</th><th>[23, 28, 19]</th><th>[23, 29, 18]</th><th>[23, 28, 18]</th><th>[23, 29, 17]</th><th>[23, 28, 17]</th><th>[23, 29, 16]</th><th>[23, 28, 16]</th><th>[23, 29, 15]</th><th>[23, 28, 15]</th><th>[23, 29, 14]</th><th>[23, 28, 14]</th><th>[23, 29, 13]</th><th>[23, 28, 13]</th><th>[23, 29, 12]</th><th>[23, 28, 12]</th><th>[23, 29, 11]</th><th>[23, 28, 11]</th><th>[23, 29, 10]</th><th>[23, 28, 10]</th><th>[23, 29, 9]</th><th>[23, 28, 9]</th><th>[23, 29, 8]</th><th>[23, 28, 8]</th></tr>
<tr><th>GTX2:TXPLL_COM_CFG</th><th>[23, 29, 51]</th><th>[23, 28, 51]</th><th>[23, 29, 50]</th><th>[23, 28, 50]</th><th>[23, 29, 49]</th><th>[23, 28, 49]</th><th>[23, 29, 48]</th><th>[23, 28, 48]</th><th>[23, 29, 47]</th><th>[23, 28, 47]</th><th>[23, 29, 46]</th><th>[23, 28, 46]</th><th>[23, 29, 45]</th><th>[23, 28, 45]</th><th>[23, 29, 44]</th><th>[23, 28, 44]</th><th>[23, 29, 43]</th><th>[23, 28, 43]</th><th>[23, 29, 42]</th><th>[23, 28, 42]</th><th>[23, 29, 41]</th><th>[23, 28, 41]</th><th>[23, 29, 40]</th><th>[23, 28, 40]</th></tr>
<tr><th>GTX3:RXPLL_COM_CFG</th><th>[33, 29, 19]</th><th>[33, 28, 19]</th><th>[33, 29, 18]</th><th>[33, 28, 18]</th><th>[33, 29, 17]</th><th>[33, 28, 17]</th><th>[33, 29, 16]</th><th>[33, 28, 16]</th><th>[33, 29, 15]</th><th>[33, 28, 15]</th><th>[33, 29, 14]</th><th>[33, 28, 14]</th><th>[33, 29, 13]</th><th>[33, 28, 13]</th><th>[33, 29, 12]</th><th>[33, 28, 12]</th><th>[33, 29, 11]</th><th>[33, 28, 11]</th><th>[33, 29, 10]</th><th>[33, 28, 10]</th><th>[33, 29, 9]</th><th>[33, 28, 9]</th><th>[33, 29, 8]</th><th>[33, 28, 8]</th></tr>
<tr><th>GTX3:TXPLL_COM_CFG</th><th>[33, 29, 51]</th><th>[33, 28, 51]</th><th>[33, 29, 50]</th><th>[33, 28, 50]</th><th>[33, 29, 49]</th><th>[33, 28, 49]</th><th>[33, 29, 48]</th><th>[33, 28, 48]</th><th>[33, 29, 47]</th><th>[33, 28, 47]</th><th>[33, 29, 46]</th><th>[33, 28, 46]</th><th>[33, 29, 45]</th><th>[33, 28, 45]</th><th>[33, 29, 44]</th><th>[33, 28, 44]</th><th>[33, 29, 43]</th><th>[33, 28, 43]</th><th>[33, 29, 42]</th><th>[33, 28, 42]</th><th>[33, 29, 41]</th><th>[33, 28, 41]</th><th>[33, 29, 40]</th><th>[33, 28, 40]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:DFE_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:RXPLL_CP_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:RX_DLYALIGN_OVRDSETTING"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EYE_OFFSET"></div>
<div id="bits-xc6v-GTX-GTX0:TRANS_TIME_NON_P2"></div>
<div id="bits-xc6v-GTX-GTX0:TRANS_TIME_RATE"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_CP_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:TX_DLYALIGN_OVRDSETTING"></div>
<div id="bits-xc6v-GTX-GTX1:DFE_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLL_CP_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:RX_DLYALIGN_OVRDSETTING"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EYE_OFFSET"></div>
<div id="bits-xc6v-GTX-GTX1:TRANS_TIME_NON_P2"></div>
<div id="bits-xc6v-GTX-GTX1:TRANS_TIME_RATE"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_CP_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DLYALIGN_OVRDSETTING"></div>
<div id="bits-xc6v-GTX-GTX2:DFE_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLL_CP_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:RX_DLYALIGN_OVRDSETTING"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EYE_OFFSET"></div>
<div id="bits-xc6v-GTX-GTX2:TRANS_TIME_NON_P2"></div>
<div id="bits-xc6v-GTX-GTX2:TRANS_TIME_RATE"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_CP_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DLYALIGN_OVRDSETTING"></div>
<div id="bits-xc6v-GTX-GTX3:DFE_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLL_CP_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:RX_DLYALIGN_OVRDSETTING"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EYE_OFFSET"></div>
<div id="bits-xc6v-GTX-GTX3:TRANS_TIME_NON_P2"></div>
<div id="bits-xc6v-GTX-GTX3:TRANS_TIME_RATE"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_CP_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DLYALIGN_OVRDSETTING"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:DFE_CFG</th><th>[5, 29, 43]</th><th>[5, 28, 43]</th><th>[5, 29, 42]</th><th>[5, 28, 42]</th><th>[5, 29, 41]</th><th>[5, 28, 41]</th><th>[5, 29, 40]</th><th>[5, 28, 40]</th></tr>
<tr><th>GTX0:RXPLL_CP_CFG</th><th>[3, 29, 23]</th><th>[3, 28, 23]</th><th>[3, 29, 22]</th><th>[3, 28, 22]</th><th>[3, 29, 21]</th><th>[3, 28, 21]</th><th>[3, 29, 20]</th><th>[3, 28, 20]</th></tr>
<tr><th>GTX0:RX_DLYALIGN_OVRDSETTING</th><th>[9, 29, 47]</th><th>[9, 28, 47]</th><th>[9, 29, 46]</th><th>[9, 28, 46]</th><th>[9, 29, 45]</th><th>[9, 28, 45]</th><th>[9, 29, 44]</th><th>[9, 28, 44]</th></tr>
<tr><th>GTX0:RX_EYE_OFFSET</th><th>[5, 29, 47]</th><th>[5, 28, 47]</th><th>[5, 29, 46]</th><th>[5, 28, 46]</th><th>[5, 29, 45]</th><th>[5, 28, 45]</th><th>[5, 29, 44]</th><th>[5, 28, 44]</th></tr>
<tr><th>GTX0:TRANS_TIME_NON_P2</th><th>[4, 29, 43]</th><th>[4, 28, 43]</th><th>[4, 29, 42]</th><th>[4, 28, 42]</th><th>[4, 29, 41]</th><th>[4, 28, 41]</th><th>[4, 29, 40]</th><th>[4, 28, 40]</th></tr>
<tr><th>GTX0:TRANS_TIME_RATE</th><th>[7, 29, 59]</th><th>[7, 28, 59]</th><th>[7, 29, 58]</th><th>[7, 28, 58]</th><th>[7, 29, 57]</th><th>[7, 28, 57]</th><th>[7, 29, 56]</th><th>[7, 28, 56]</th></tr>
<tr><th>GTX0:TXPLL_CP_CFG</th><th>[3, 29, 55]</th><th>[3, 28, 55]</th><th>[3, 29, 54]</th><th>[3, 28, 54]</th><th>[3, 29, 53]</th><th>[3, 28, 53]</th><th>[3, 29, 52]</th><th>[3, 28, 52]</th></tr>
<tr><th>GTX0:TX_DLYALIGN_OVRDSETTING</th><th>[9, 29, 39]</th><th>[9, 28, 39]</th><th>[9, 29, 38]</th><th>[9, 28, 38]</th><th>[9, 29, 37]</th><th>[9, 28, 37]</th><th>[9, 29, 36]</th><th>[9, 28, 36]</th></tr>
<tr><th>GTX1:DFE_CFG</th><th>[15, 29, 43]</th><th>[15, 28, 43]</th><th>[15, 29, 42]</th><th>[15, 28, 42]</th><th>[15, 29, 41]</th><th>[15, 28, 41]</th><th>[15, 29, 40]</th><th>[15, 28, 40]</th></tr>
<tr><th>GTX1:RXPLL_CP_CFG</th><th>[13, 29, 23]</th><th>[13, 28, 23]</th><th>[13, 29, 22]</th><th>[13, 28, 22]</th><th>[13, 29, 21]</th><th>[13, 28, 21]</th><th>[13, 29, 20]</th><th>[13, 28, 20]</th></tr>
<tr><th>GTX1:RX_DLYALIGN_OVRDSETTING</th><th>[19, 29, 47]</th><th>[19, 28, 47]</th><th>[19, 29, 46]</th><th>[19, 28, 46]</th><th>[19, 29, 45]</th><th>[19, 28, 45]</th><th>[19, 29, 44]</th><th>[19, 28, 44]</th></tr>
<tr><th>GTX1:RX_EYE_OFFSET</th><th>[15, 29, 47]</th><th>[15, 28, 47]</th><th>[15, 29, 46]</th><th>[15, 28, 46]</th><th>[15, 29, 45]</th><th>[15, 28, 45]</th><th>[15, 29, 44]</th><th>[15, 28, 44]</th></tr>
<tr><th>GTX1:TRANS_TIME_NON_P2</th><th>[14, 29, 43]</th><th>[14, 28, 43]</th><th>[14, 29, 42]</th><th>[14, 28, 42]</th><th>[14, 29, 41]</th><th>[14, 28, 41]</th><th>[14, 29, 40]</th><th>[14, 28, 40]</th></tr>
<tr><th>GTX1:TRANS_TIME_RATE</th><th>[17, 29, 59]</th><th>[17, 28, 59]</th><th>[17, 29, 58]</th><th>[17, 28, 58]</th><th>[17, 29, 57]</th><th>[17, 28, 57]</th><th>[17, 29, 56]</th><th>[17, 28, 56]</th></tr>
<tr><th>GTX1:TXPLL_CP_CFG</th><th>[13, 29, 55]</th><th>[13, 28, 55]</th><th>[13, 29, 54]</th><th>[13, 28, 54]</th><th>[13, 29, 53]</th><th>[13, 28, 53]</th><th>[13, 29, 52]</th><th>[13, 28, 52]</th></tr>
<tr><th>GTX1:TX_DLYALIGN_OVRDSETTING</th><th>[19, 29, 39]</th><th>[19, 28, 39]</th><th>[19, 29, 38]</th><th>[19, 28, 38]</th><th>[19, 29, 37]</th><th>[19, 28, 37]</th><th>[19, 29, 36]</th><th>[19, 28, 36]</th></tr>
<tr><th>GTX2:DFE_CFG</th><th>[25, 29, 43]</th><th>[25, 28, 43]</th><th>[25, 29, 42]</th><th>[25, 28, 42]</th><th>[25, 29, 41]</th><th>[25, 28, 41]</th><th>[25, 29, 40]</th><th>[25, 28, 40]</th></tr>
<tr><th>GTX2:RXPLL_CP_CFG</th><th>[23, 29, 23]</th><th>[23, 28, 23]</th><th>[23, 29, 22]</th><th>[23, 28, 22]</th><th>[23, 29, 21]</th><th>[23, 28, 21]</th><th>[23, 29, 20]</th><th>[23, 28, 20]</th></tr>
<tr><th>GTX2:RX_DLYALIGN_OVRDSETTING</th><th>[29, 29, 47]</th><th>[29, 28, 47]</th><th>[29, 29, 46]</th><th>[29, 28, 46]</th><th>[29, 29, 45]</th><th>[29, 28, 45]</th><th>[29, 29, 44]</th><th>[29, 28, 44]</th></tr>
<tr><th>GTX2:RX_EYE_OFFSET</th><th>[25, 29, 47]</th><th>[25, 28, 47]</th><th>[25, 29, 46]</th><th>[25, 28, 46]</th><th>[25, 29, 45]</th><th>[25, 28, 45]</th><th>[25, 29, 44]</th><th>[25, 28, 44]</th></tr>
<tr><th>GTX2:TRANS_TIME_NON_P2</th><th>[24, 29, 43]</th><th>[24, 28, 43]</th><th>[24, 29, 42]</th><th>[24, 28, 42]</th><th>[24, 29, 41]</th><th>[24, 28, 41]</th><th>[24, 29, 40]</th><th>[24, 28, 40]</th></tr>
<tr><th>GTX2:TRANS_TIME_RATE</th><th>[27, 29, 59]</th><th>[27, 28, 59]</th><th>[27, 29, 58]</th><th>[27, 28, 58]</th><th>[27, 29, 57]</th><th>[27, 28, 57]</th><th>[27, 29, 56]</th><th>[27, 28, 56]</th></tr>
<tr><th>GTX2:TXPLL_CP_CFG</th><th>[23, 29, 55]</th><th>[23, 28, 55]</th><th>[23, 29, 54]</th><th>[23, 28, 54]</th><th>[23, 29, 53]</th><th>[23, 28, 53]</th><th>[23, 29, 52]</th><th>[23, 28, 52]</th></tr>
<tr><th>GTX2:TX_DLYALIGN_OVRDSETTING</th><th>[29, 29, 39]</th><th>[29, 28, 39]</th><th>[29, 29, 38]</th><th>[29, 28, 38]</th><th>[29, 29, 37]</th><th>[29, 28, 37]</th><th>[29, 29, 36]</th><th>[29, 28, 36]</th></tr>
<tr><th>GTX3:DFE_CFG</th><th>[35, 29, 43]</th><th>[35, 28, 43]</th><th>[35, 29, 42]</th><th>[35, 28, 42]</th><th>[35, 29, 41]</th><th>[35, 28, 41]</th><th>[35, 29, 40]</th><th>[35, 28, 40]</th></tr>
<tr><th>GTX3:RXPLL_CP_CFG</th><th>[33, 29, 23]</th><th>[33, 28, 23]</th><th>[33, 29, 22]</th><th>[33, 28, 22]</th><th>[33, 29, 21]</th><th>[33, 28, 21]</th><th>[33, 29, 20]</th><th>[33, 28, 20]</th></tr>
<tr><th>GTX3:RX_DLYALIGN_OVRDSETTING</th><th>[39, 29, 47]</th><th>[39, 28, 47]</th><th>[39, 29, 46]</th><th>[39, 28, 46]</th><th>[39, 29, 45]</th><th>[39, 28, 45]</th><th>[39, 29, 44]</th><th>[39, 28, 44]</th></tr>
<tr><th>GTX3:RX_EYE_OFFSET</th><th>[35, 29, 47]</th><th>[35, 28, 47]</th><th>[35, 29, 46]</th><th>[35, 28, 46]</th><th>[35, 29, 45]</th><th>[35, 28, 45]</th><th>[35, 29, 44]</th><th>[35, 28, 44]</th></tr>
<tr><th>GTX3:TRANS_TIME_NON_P2</th><th>[34, 29, 43]</th><th>[34, 28, 43]</th><th>[34, 29, 42]</th><th>[34, 28, 42]</th><th>[34, 29, 41]</th><th>[34, 28, 41]</th><th>[34, 29, 40]</th><th>[34, 28, 40]</th></tr>
<tr><th>GTX3:TRANS_TIME_RATE</th><th>[37, 29, 59]</th><th>[37, 28, 59]</th><th>[37, 29, 58]</th><th>[37, 28, 58]</th><th>[37, 29, 57]</th><th>[37, 28, 57]</th><th>[37, 29, 56]</th><th>[37, 28, 56]</th></tr>
<tr><th>GTX3:TXPLL_CP_CFG</th><th>[33, 29, 55]</th><th>[33, 28, 55]</th><th>[33, 29, 54]</th><th>[33, 28, 54]</th><th>[33, 29, 53]</th><th>[33, 28, 53]</th><th>[33, 29, 52]</th><th>[33, 28, 52]</th></tr>
<tr><th>GTX3:TX_DLYALIGN_OVRDSETTING</th><th>[39, 29, 39]</th><th>[39, 28, 39]</th><th>[39, 29, 38]</th><th>[39, 28, 38]</th><th>[39, 29, 37]</th><th>[39, 28, 37]</th><th>[39, 29, 36]</th><th>[39, 28, 36]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RXPLL_DIVSEL45_FB"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_DIVSEL45_FB"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLL_DIVSEL45_FB"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_DIVSEL45_FB"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLL_DIVSEL45_FB"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_DIVSEL45_FB"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLL_DIVSEL45_FB"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_DIVSEL45_FB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RXPLL_DIVSEL45_FB</th><th>[3, 28, 27]</th></tr>
<tr><th>GTX0:TXPLL_DIVSEL45_FB</th><th>[3, 28, 59]</th></tr>
<tr><th>GTX1:RXPLL_DIVSEL45_FB</th><th>[13, 28, 27]</th></tr>
<tr><th>GTX1:TXPLL_DIVSEL45_FB</th><th>[13, 28, 59]</th></tr>
<tr><th>GTX2:RXPLL_DIVSEL45_FB</th><th>[23, 28, 27]</th></tr>
<tr><th>GTX2:TXPLL_DIVSEL45_FB</th><th>[23, 28, 59]</th></tr>
<tr><th>GTX3:RXPLL_DIVSEL45_FB</th><th>[33, 28, 27]</th></tr>
<tr><th>GTX3:TXPLL_DIVSEL45_FB</th><th>[33, 28, 59]</th></tr>
<tr><td>4</td><td>0</td></tr>
<tr><td>5</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_OUT"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_OUT"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_OUT"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_OUT"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_OUT"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_OUT"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_OUT"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_OUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RXPLL_DIVSEL_OUT</th><th>[3, 29, 31]</th><th>[3, 28, 31]</th></tr>
<tr><th>GTX0:TXPLL_DIVSEL_OUT</th><th>[3, 29, 63]</th><th>[3, 28, 63]</th></tr>
<tr><th>GTX1:RXPLL_DIVSEL_OUT</th><th>[13, 29, 31]</th><th>[13, 28, 31]</th></tr>
<tr><th>GTX1:TXPLL_DIVSEL_OUT</th><th>[13, 29, 63]</th><th>[13, 28, 63]</th></tr>
<tr><th>GTX2:RXPLL_DIVSEL_OUT</th><th>[23, 29, 31]</th><th>[23, 28, 31]</th></tr>
<tr><th>GTX2:TXPLL_DIVSEL_OUT</th><th>[23, 29, 63]</th><th>[23, 28, 63]</th></tr>
<tr><th>GTX3:RXPLL_DIVSEL_OUT</th><th>[33, 29, 31]</th><th>[33, 28, 31]</th></tr>
<tr><th>GTX3:TXPLL_DIVSEL_OUT</th><th>[33, 29, 63]</th><th>[33, 28, 63]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RXPLLREFSEL_TESTCLK"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLLREFSEL_TESTCLK"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLLREFSEL_TESTCLK"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLLREFSEL_TESTCLK"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLLREFSEL_TESTCLK"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLLREFSEL_TESTCLK"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLLREFSEL_TESTCLK"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLLREFSEL_TESTCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RXPLLREFSEL_TESTCLK</th><th>[3, 28, 32]</th></tr>
<tr><th>GTX0:TXPLLREFSEL_TESTCLK</th><th>[4, 28, 0]</th></tr>
<tr><th>GTX1:RXPLLREFSEL_TESTCLK</th><th>[13, 28, 32]</th></tr>
<tr><th>GTX1:TXPLLREFSEL_TESTCLK</th><th>[14, 28, 0]</th></tr>
<tr><th>GTX2:RXPLLREFSEL_TESTCLK</th><th>[23, 28, 32]</th></tr>
<tr><th>GTX2:TXPLLREFSEL_TESTCLK</th><th>[24, 28, 0]</th></tr>
<tr><th>GTX3:RXPLLREFSEL_TESTCLK</th><th>[33, 28, 32]</th></tr>
<tr><th>GTX3:TXPLLREFSEL_TESTCLK</th><th>[34, 28, 0]</th></tr>
<tr><td>GREFCLK</td><td>0</td></tr>
<tr><td>PERFCLK</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RXPLLREFSEL_MODE"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLLREFSEL_MODE"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLLREFSEL_MODE"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLLREFSEL_MODE"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLLREFSEL_MODE"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLLREFSEL_MODE"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLLREFSEL_MODE"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLLREFSEL_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RXPLLREFSEL_MODE</th><th>[3, 28, 35]</th></tr>
<tr><th>GTX0:TXPLLREFSEL_MODE</th><th>[4, 28, 3]</th></tr>
<tr><th>GTX1:RXPLLREFSEL_MODE</th><th>[13, 28, 35]</th></tr>
<tr><th>GTX1:TXPLLREFSEL_MODE</th><th>[14, 28, 3]</th></tr>
<tr><th>GTX2:RXPLLREFSEL_MODE</th><th>[23, 28, 35]</th></tr>
<tr><th>GTX2:TXPLLREFSEL_MODE</th><th>[24, 28, 3]</th></tr>
<tr><th>GTX3:RXPLLREFSEL_MODE</th><th>[33, 28, 35]</th></tr>
<tr><th>GTX3:TXPLLREFSEL_MODE</th><th>[34, 28, 3]</th></tr>
<tr><td>STATIC</td><td>0</td></tr>
<tr><td>DYNAMIC</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:TX_CLK_SOURCE"></div>
<div id="bits-xc6v-GTX-GTX1:TX_CLK_SOURCE"></div>
<div id="bits-xc6v-GTX-GTX2:TX_CLK_SOURCE"></div>
<div id="bits-xc6v-GTX-GTX3:TX_CLK_SOURCE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:TX_CLK_SOURCE</th><th>[3, 28, 60]</th></tr>
<tr><th>GTX1:TX_CLK_SOURCE</th><th>[13, 28, 60]</th></tr>
<tr><th>GTX2:TX_CLK_SOURCE</th><th>[23, 28, 60]</th></tr>
<tr><th>GTX3:TX_CLK_SOURCE</th><th>[33, 28, 60]</th></tr>
<tr><td>TXPLL</td><td>0</td></tr>
<tr><td>RXPLL</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_FB"></div>
<div id="bits-xc6v-GTX-GTX0:RXPLL_DIVSEL_REF"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_FB"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_DIVSEL_REF"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_FB"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLL_DIVSEL_REF"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_FB"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_DIVSEL_REF"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_FB"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLL_DIVSEL_REF"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_FB"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_DIVSEL_REF"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_FB"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLL_DIVSEL_REF"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_FB"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_DIVSEL_REF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RXPLL_DIVSEL_FB</th><th>[3, 28, 26]</th><th>[3, 29, 25]</th><th>[3, 28, 25]</th><th>[3, 29, 24]</th><th>[3, 29, 26]</th></tr>
<tr><th>GTX0:RXPLL_DIVSEL_REF</th><th>[3, 28, 34]</th><th>[3, 29, 33]</th><th>[3, 28, 33]</th><th>[3, 29, 32]</th><th>[3, 29, 34]</th></tr>
<tr><th>GTX0:TXPLL_DIVSEL_FB</th><th>[3, 28, 58]</th><th>[3, 29, 57]</th><th>[3, 28, 57]</th><th>[3, 29, 56]</th><th>[3, 29, 58]</th></tr>
<tr><th>GTX0:TXPLL_DIVSEL_REF</th><th>[4, 28, 2]</th><th>[4, 29, 1]</th><th>[4, 28, 1]</th><th>[4, 29, 0]</th><th>[4, 29, 2]</th></tr>
<tr><th>GTX1:RXPLL_DIVSEL_FB</th><th>[13, 28, 26]</th><th>[13, 29, 25]</th><th>[13, 28, 25]</th><th>[13, 29, 24]</th><th>[13, 29, 26]</th></tr>
<tr><th>GTX1:RXPLL_DIVSEL_REF</th><th>[13, 28, 34]</th><th>[13, 29, 33]</th><th>[13, 28, 33]</th><th>[13, 29, 32]</th><th>[13, 29, 34]</th></tr>
<tr><th>GTX1:TXPLL_DIVSEL_FB</th><th>[13, 28, 58]</th><th>[13, 29, 57]</th><th>[13, 28, 57]</th><th>[13, 29, 56]</th><th>[13, 29, 58]</th></tr>
<tr><th>GTX1:TXPLL_DIVSEL_REF</th><th>[14, 28, 2]</th><th>[14, 29, 1]</th><th>[14, 28, 1]</th><th>[14, 29, 0]</th><th>[14, 29, 2]</th></tr>
<tr><th>GTX2:RXPLL_DIVSEL_FB</th><th>[23, 28, 26]</th><th>[23, 29, 25]</th><th>[23, 28, 25]</th><th>[23, 29, 24]</th><th>[23, 29, 26]</th></tr>
<tr><th>GTX2:RXPLL_DIVSEL_REF</th><th>[23, 28, 34]</th><th>[23, 29, 33]</th><th>[23, 28, 33]</th><th>[23, 29, 32]</th><th>[23, 29, 34]</th></tr>
<tr><th>GTX2:TXPLL_DIVSEL_FB</th><th>[23, 28, 58]</th><th>[23, 29, 57]</th><th>[23, 28, 57]</th><th>[23, 29, 56]</th><th>[23, 29, 58]</th></tr>
<tr><th>GTX2:TXPLL_DIVSEL_REF</th><th>[24, 28, 2]</th><th>[24, 29, 1]</th><th>[24, 28, 1]</th><th>[24, 29, 0]</th><th>[24, 29, 2]</th></tr>
<tr><th>GTX3:RXPLL_DIVSEL_FB</th><th>[33, 28, 26]</th><th>[33, 29, 25]</th><th>[33, 28, 25]</th><th>[33, 29, 24]</th><th>[33, 29, 26]</th></tr>
<tr><th>GTX3:RXPLL_DIVSEL_REF</th><th>[33, 28, 34]</th><th>[33, 29, 33]</th><th>[33, 28, 33]</th><th>[33, 29, 32]</th><th>[33, 29, 34]</th></tr>
<tr><th>GTX3:TXPLL_DIVSEL_FB</th><th>[33, 28, 58]</th><th>[33, 29, 57]</th><th>[33, 28, 57]</th><th>[33, 29, 56]</th><th>[33, 29, 58]</th></tr>
<tr><th>GTX3:TXPLL_DIVSEL_REF</th><th>[34, 28, 2]</th><th>[34, 29, 1]</th><th>[34, 28, 1]</th><th>[34, 29, 0]</th><th>[34, 29, 2]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>12</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>16</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>20</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:A_RXPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX0:A_TXPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX0:BGTEST_CFG"></div>
<div id="bits-xc6v-GTX-GTX0:CM_TRIM"></div>
<div id="bits-xc6v-GTX-GTX0:RX_EYE_SCANMODE"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLL_SATA"></div>
<div id="bits-xc6v-GTX-GTX0:TX_TDCC_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:A_RXPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX1:A_TXPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX1:BGTEST_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:CM_TRIM"></div>
<div id="bits-xc6v-GTX-GTX1:RX_EYE_SCANMODE"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLL_SATA"></div>
<div id="bits-xc6v-GTX-GTX1:TX_TDCC_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:A_RXPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX2:A_TXPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX2:BGTEST_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:CM_TRIM"></div>
<div id="bits-xc6v-GTX-GTX2:RX_EYE_SCANMODE"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLL_SATA"></div>
<div id="bits-xc6v-GTX-GTX2:TX_TDCC_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:A_RXPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX3:A_TXPOWERDOWN"></div>
<div id="bits-xc6v-GTX-GTX3:BGTEST_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:CM_TRIM"></div>
<div id="bits-xc6v-GTX-GTX3:RX_EYE_SCANMODE"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLL_SATA"></div>
<div id="bits-xc6v-GTX-GTX3:TX_TDCC_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:A_RXPOWERDOWN</th><th>[3, 28, 29]</th><th>[3, 29, 28]</th></tr>
<tr><th>GTX0:A_TXPOWERDOWN</th><th>[3, 28, 61]</th><th>[3, 29, 60]</th></tr>
<tr><th>GTX0:BGTEST_CFG</th><th>[4, 29, 55]</th><th>[4, 28, 55]</th></tr>
<tr><th>GTX0:CM_TRIM</th><th>[4, 29, 44]</th><th>[4, 28, 44]</th></tr>
<tr><th>GTX0:RX_EYE_SCANMODE</th><th>[5, 28, 53]</th><th>[5, 29, 52]</th></tr>
<tr><th>GTX0:TXPLL_SATA</th><th>[4, 29, 54]</th><th>[4, 28, 54]</th></tr>
<tr><th>GTX0:TX_TDCC_CFG</th><th>[7, 29, 15]</th><th>[7, 28, 15]</th></tr>
<tr><th>GTX1:A_RXPOWERDOWN</th><th>[13, 28, 29]</th><th>[13, 29, 28]</th></tr>
<tr><th>GTX1:A_TXPOWERDOWN</th><th>[13, 28, 61]</th><th>[13, 29, 60]</th></tr>
<tr><th>GTX1:BGTEST_CFG</th><th>[14, 29, 55]</th><th>[14, 28, 55]</th></tr>
<tr><th>GTX1:CM_TRIM</th><th>[14, 29, 44]</th><th>[14, 28, 44]</th></tr>
<tr><th>GTX1:RX_EYE_SCANMODE</th><th>[15, 28, 53]</th><th>[15, 29, 52]</th></tr>
<tr><th>GTX1:TXPLL_SATA</th><th>[14, 29, 54]</th><th>[14, 28, 54]</th></tr>
<tr><th>GTX1:TX_TDCC_CFG</th><th>[17, 29, 15]</th><th>[17, 28, 15]</th></tr>
<tr><th>GTX2:A_RXPOWERDOWN</th><th>[23, 28, 29]</th><th>[23, 29, 28]</th></tr>
<tr><th>GTX2:A_TXPOWERDOWN</th><th>[23, 28, 61]</th><th>[23, 29, 60]</th></tr>
<tr><th>GTX2:BGTEST_CFG</th><th>[24, 29, 55]</th><th>[24, 28, 55]</th></tr>
<tr><th>GTX2:CM_TRIM</th><th>[24, 29, 44]</th><th>[24, 28, 44]</th></tr>
<tr><th>GTX2:RX_EYE_SCANMODE</th><th>[25, 28, 53]</th><th>[25, 29, 52]</th></tr>
<tr><th>GTX2:TXPLL_SATA</th><th>[24, 29, 54]</th><th>[24, 28, 54]</th></tr>
<tr><th>GTX2:TX_TDCC_CFG</th><th>[27, 29, 15]</th><th>[27, 28, 15]</th></tr>
<tr><th>GTX3:A_RXPOWERDOWN</th><th>[33, 28, 29]</th><th>[33, 29, 28]</th></tr>
<tr><th>GTX3:A_TXPOWERDOWN</th><th>[33, 28, 61]</th><th>[33, 29, 60]</th></tr>
<tr><th>GTX3:BGTEST_CFG</th><th>[34, 29, 55]</th><th>[34, 28, 55]</th></tr>
<tr><th>GTX3:CM_TRIM</th><th>[34, 29, 44]</th><th>[34, 28, 44]</th></tr>
<tr><th>GTX3:RX_EYE_SCANMODE</th><th>[35, 28, 53]</th><th>[35, 29, 52]</th></tr>
<tr><th>GTX3:TXPLL_SATA</th><th>[34, 29, 54]</th><th>[34, 28, 54]</th></tr>
<tr><th>GTX3:TX_TDCC_CFG</th><th>[37, 29, 15]</th><th>[37, 28, 15]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RXPLLREFSEL_STATIC"></div>
<div id="bits-xc6v-GTX-GTX0:TXPLLREFSEL_STATIC"></div>
<div id="bits-xc6v-GTX-GTX1:RXPLLREFSEL_STATIC"></div>
<div id="bits-xc6v-GTX-GTX1:TXPLLREFSEL_STATIC"></div>
<div id="bits-xc6v-GTX-GTX2:RXPLLREFSEL_STATIC"></div>
<div id="bits-xc6v-GTX-GTX2:TXPLLREFSEL_STATIC"></div>
<div id="bits-xc6v-GTX-GTX3:RXPLLREFSEL_STATIC"></div>
<div id="bits-xc6v-GTX-GTX3:TXPLLREFSEL_STATIC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RXPLLREFSEL_STATIC</th><th>[3, 29, 36]</th><th>[3, 28, 36]</th><th>[3, 29, 35]</th></tr>
<tr><th>GTX0:TXPLLREFSEL_STATIC</th><th>[4, 29, 4]</th><th>[4, 28, 4]</th><th>[4, 29, 3]</th></tr>
<tr><th>GTX1:RXPLLREFSEL_STATIC</th><th>[13, 29, 36]</th><th>[13, 28, 36]</th><th>[13, 29, 35]</th></tr>
<tr><th>GTX1:TXPLLREFSEL_STATIC</th><th>[14, 29, 4]</th><th>[14, 28, 4]</th><th>[14, 29, 3]</th></tr>
<tr><th>GTX2:RXPLLREFSEL_STATIC</th><th>[23, 29, 36]</th><th>[23, 28, 36]</th><th>[23, 29, 35]</th></tr>
<tr><th>GTX2:TXPLLREFSEL_STATIC</th><th>[24, 29, 4]</th><th>[24, 28, 4]</th><th>[24, 29, 3]</th></tr>
<tr><th>GTX3:RXPLLREFSEL_STATIC</th><th>[33, 29, 36]</th><th>[33, 28, 36]</th><th>[33, 29, 35]</th></tr>
<tr><th>GTX3:TXPLLREFSEL_STATIC</th><th>[34, 29, 4]</th><th>[34, 28, 4]</th><th>[34, 29, 3]</th></tr>
<tr><td>MGTREFCLK0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGTREFCLK1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>NORTHREFCLK0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>NORTHREFCLK1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SOUTHREFCLK0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SOUTHREFCLK1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CAS_CLK</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TESTCLK</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:TX_DETECT_RX_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DETECT_RX_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DETECT_RX_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DETECT_RX_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:TX_DETECT_RX_CFG</th><th>[4, 29, 14]</th><th>[4, 28, 14]</th><th>[4, 29, 13]</th><th>[4, 28, 13]</th><th>[4, 29, 12]</th><th>[4, 28, 12]</th><th>[4, 29, 11]</th><th>[4, 28, 11]</th><th>[4, 29, 10]</th><th>[4, 28, 10]</th><th>[4, 29, 9]</th><th>[4, 28, 9]</th><th>[4, 29, 8]</th><th>[4, 28, 8]</th></tr>
<tr><th>GTX1:TX_DETECT_RX_CFG</th><th>[14, 29, 14]</th><th>[14, 28, 14]</th><th>[14, 29, 13]</th><th>[14, 28, 13]</th><th>[14, 29, 12]</th><th>[14, 28, 12]</th><th>[14, 29, 11]</th><th>[14, 28, 11]</th><th>[14, 29, 10]</th><th>[14, 28, 10]</th><th>[14, 29, 9]</th><th>[14, 28, 9]</th><th>[14, 29, 8]</th><th>[14, 28, 8]</th></tr>
<tr><th>GTX2:TX_DETECT_RX_CFG</th><th>[24, 29, 14]</th><th>[24, 28, 14]</th><th>[24, 29, 13]</th><th>[24, 28, 13]</th><th>[24, 29, 12]</th><th>[24, 28, 12]</th><th>[24, 29, 11]</th><th>[24, 28, 11]</th><th>[24, 29, 10]</th><th>[24, 28, 10]</th><th>[24, 29, 9]</th><th>[24, 28, 9]</th><th>[24, 29, 8]</th><th>[24, 28, 8]</th></tr>
<tr><th>GTX3:TX_DETECT_RX_CFG</th><th>[34, 29, 14]</th><th>[34, 28, 14]</th><th>[34, 29, 13]</th><th>[34, 28, 13]</th><th>[34, 29, 12]</th><th>[34, 28, 12]</th><th>[34, 29, 11]</th><th>[34, 28, 11]</th><th>[34, 29, 10]</th><th>[34, 28, 10]</th><th>[34, 29, 9]</th><th>[34, 28, 9]</th><th>[34, 29, 8]</th><th>[34, 28, 8]</th></tr>
<tr><td>Non-inverted</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:TRANS_TIME_FROM_P2"></div>
<div id="bits-xc6v-GTX-GTX1:TRANS_TIME_FROM_P2"></div>
<div id="bits-xc6v-GTX-GTX2:TRANS_TIME_FROM_P2"></div>
<div id="bits-xc6v-GTX-GTX3:TRANS_TIME_FROM_P2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:TRANS_TIME_FROM_P2</th><th>[4, 29, 37]</th><th>[4, 28, 37]</th><th>[4, 29, 36]</th><th>[4, 28, 36]</th><th>[4, 29, 35]</th><th>[4, 28, 35]</th><th>[4, 29, 34]</th><th>[4, 28, 34]</th><th>[4, 29, 33]</th><th>[4, 28, 33]</th><th>[4, 29, 32]</th><th>[4, 28, 32]</th></tr>
<tr><th>GTX1:TRANS_TIME_FROM_P2</th><th>[14, 29, 37]</th><th>[14, 28, 37]</th><th>[14, 29, 36]</th><th>[14, 28, 36]</th><th>[14, 29, 35]</th><th>[14, 28, 35]</th><th>[14, 29, 34]</th><th>[14, 28, 34]</th><th>[14, 29, 33]</th><th>[14, 28, 33]</th><th>[14, 29, 32]</th><th>[14, 28, 32]</th></tr>
<tr><th>GTX2:TRANS_TIME_FROM_P2</th><th>[24, 29, 37]</th><th>[24, 28, 37]</th><th>[24, 29, 36]</th><th>[24, 28, 36]</th><th>[24, 29, 35]</th><th>[24, 28, 35]</th><th>[24, 29, 34]</th><th>[24, 28, 34]</th><th>[24, 29, 33]</th><th>[24, 28, 33]</th><th>[24, 29, 32]</th><th>[24, 28, 32]</th></tr>
<tr><th>GTX3:TRANS_TIME_FROM_P2</th><th>[34, 29, 37]</th><th>[34, 28, 37]</th><th>[34, 29, 36]</th><th>[34, 28, 36]</th><th>[34, 29, 35]</th><th>[34, 28, 35]</th><th>[34, 29, 34]</th><th>[34, 28, 34]</th><th>[34, 29, 33]</th><th>[34, 28, 33]</th><th>[34, 29, 32]</th><th>[34, 28, 32]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:TX_XCLK_SEL"></div>
<div id="bits-xc6v-GTX-GTX1:TX_XCLK_SEL"></div>
<div id="bits-xc6v-GTX-GTX2:TX_XCLK_SEL"></div>
<div id="bits-xc6v-GTX-GTX3:TX_XCLK_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:TX_XCLK_SEL</th><th>[5, 28, 63]</th></tr>
<tr><th>GTX1:TX_XCLK_SEL</th><th>[15, 28, 63]</th></tr>
<tr><th>GTX2:TX_XCLK_SEL</th><th>[25, 28, 63]</th></tr>
<tr><th>GTX3:TX_XCLK_SEL</th><th>[35, 28, 63]</th></tr>
<tr><td>TXOUT</td><td>0</td></tr>
<tr><td>TXUSR</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:PMA_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:PMA_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:PMA_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:PMA_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:PMA_CFG</th><th>[6, 29, 55]</th><th>[6, 28, 55]</th><th>[6, 29, 54]</th><th>[6, 28, 54]</th><th>[6, 29, 53]</th><th>[6, 28, 53]</th><th>[6, 29, 52]</th><th>[6, 28, 52]</th><th>[6, 29, 51]</th><th>[6, 28, 51]</th><th>[6, 29, 50]</th><th>[6, 28, 50]</th><th>[6, 29, 47]</th><th>[6, 28, 47]</th><th>[6, 29, 46]</th><th>[6, 28, 46]</th><th>[6, 29, 45]</th><th>[6, 28, 45]</th><th>[6, 29, 44]</th><th>[6, 28, 44]</th><th>[6, 29, 43]</th><th>[6, 28, 43]</th><th>[6, 29, 42]</th><th>[6, 28, 42]</th><th>[6, 29, 41]</th><th>[6, 28, 41]</th><th>[6, 29, 40]</th><th>[6, 28, 40]</th><th>[6, 29, 39]</th><th>[6, 28, 39]</th><th>[6, 29, 38]</th><th>[6, 28, 38]</th><th>[6, 29, 37]</th><th>[6, 28, 37]</th><th>[6, 29, 36]</th><th>[6, 28, 36]</th><th>[6, 29, 35]</th><th>[6, 28, 35]</th><th>[6, 29, 34]</th><th>[6, 28, 34]</th><th>[6, 29, 33]</th><th>[6, 28, 33]</th><th>[6, 29, 32]</th><th>[6, 28, 32]</th><th>[6, 29, 31]</th><th>[6, 28, 31]</th><th>[6, 29, 30]</th><th>[6, 28, 30]</th><th>[6, 29, 29]</th><th>[6, 28, 29]</th><th>[6, 29, 28]</th><th>[6, 28, 28]</th><th>[6, 29, 27]</th><th>[6, 28, 27]</th><th>[6, 29, 26]</th><th>[6, 28, 26]</th><th>[6, 29, 25]</th><th>[6, 28, 25]</th><th>[6, 29, 24]</th><th>[6, 28, 24]</th><th>[6, 29, 23]</th><th>[6, 28, 23]</th><th>[6, 29, 22]</th><th>[6, 28, 22]</th><th>[6, 29, 21]</th><th>[6, 28, 21]</th><th>[6, 29, 20]</th><th>[6, 28, 20]</th><th>[6, 29, 19]</th><th>[6, 28, 19]</th><th>[6, 29, 18]</th><th>[6, 28, 18]</th><th>[6, 29, 17]</th><th>[6, 28, 17]</th><th>[6, 29, 16]</th><th>[6, 28, 16]</th></tr>
<tr><th>GTX1:PMA_CFG</th><th>[16, 29, 55]</th><th>[16, 28, 55]</th><th>[16, 29, 54]</th><th>[16, 28, 54]</th><th>[16, 29, 53]</th><th>[16, 28, 53]</th><th>[16, 29, 52]</th><th>[16, 28, 52]</th><th>[16, 29, 51]</th><th>[16, 28, 51]</th><th>[16, 29, 50]</th><th>[16, 28, 50]</th><th>[16, 29, 47]</th><th>[16, 28, 47]</th><th>[16, 29, 46]</th><th>[16, 28, 46]</th><th>[16, 29, 45]</th><th>[16, 28, 45]</th><th>[16, 29, 44]</th><th>[16, 28, 44]</th><th>[16, 29, 43]</th><th>[16, 28, 43]</th><th>[16, 29, 42]</th><th>[16, 28, 42]</th><th>[16, 29, 41]</th><th>[16, 28, 41]</th><th>[16, 29, 40]</th><th>[16, 28, 40]</th><th>[16, 29, 39]</th><th>[16, 28, 39]</th><th>[16, 29, 38]</th><th>[16, 28, 38]</th><th>[16, 29, 37]</th><th>[16, 28, 37]</th><th>[16, 29, 36]</th><th>[16, 28, 36]</th><th>[16, 29, 35]</th><th>[16, 28, 35]</th><th>[16, 29, 34]</th><th>[16, 28, 34]</th><th>[16, 29, 33]</th><th>[16, 28, 33]</th><th>[16, 29, 32]</th><th>[16, 28, 32]</th><th>[16, 29, 31]</th><th>[16, 28, 31]</th><th>[16, 29, 30]</th><th>[16, 28, 30]</th><th>[16, 29, 29]</th><th>[16, 28, 29]</th><th>[16, 29, 28]</th><th>[16, 28, 28]</th><th>[16, 29, 27]</th><th>[16, 28, 27]</th><th>[16, 29, 26]</th><th>[16, 28, 26]</th><th>[16, 29, 25]</th><th>[16, 28, 25]</th><th>[16, 29, 24]</th><th>[16, 28, 24]</th><th>[16, 29, 23]</th><th>[16, 28, 23]</th><th>[16, 29, 22]</th><th>[16, 28, 22]</th><th>[16, 29, 21]</th><th>[16, 28, 21]</th><th>[16, 29, 20]</th><th>[16, 28, 20]</th><th>[16, 29, 19]</th><th>[16, 28, 19]</th><th>[16, 29, 18]</th><th>[16, 28, 18]</th><th>[16, 29, 17]</th><th>[16, 28, 17]</th><th>[16, 29, 16]</th><th>[16, 28, 16]</th></tr>
<tr><th>GTX2:PMA_CFG</th><th>[26, 29, 55]</th><th>[26, 28, 55]</th><th>[26, 29, 54]</th><th>[26, 28, 54]</th><th>[26, 29, 53]</th><th>[26, 28, 53]</th><th>[26, 29, 52]</th><th>[26, 28, 52]</th><th>[26, 29, 51]</th><th>[26, 28, 51]</th><th>[26, 29, 50]</th><th>[26, 28, 50]</th><th>[26, 29, 47]</th><th>[26, 28, 47]</th><th>[26, 29, 46]</th><th>[26, 28, 46]</th><th>[26, 29, 45]</th><th>[26, 28, 45]</th><th>[26, 29, 44]</th><th>[26, 28, 44]</th><th>[26, 29, 43]</th><th>[26, 28, 43]</th><th>[26, 29, 42]</th><th>[26, 28, 42]</th><th>[26, 29, 41]</th><th>[26, 28, 41]</th><th>[26, 29, 40]</th><th>[26, 28, 40]</th><th>[26, 29, 39]</th><th>[26, 28, 39]</th><th>[26, 29, 38]</th><th>[26, 28, 38]</th><th>[26, 29, 37]</th><th>[26, 28, 37]</th><th>[26, 29, 36]</th><th>[26, 28, 36]</th><th>[26, 29, 35]</th><th>[26, 28, 35]</th><th>[26, 29, 34]</th><th>[26, 28, 34]</th><th>[26, 29, 33]</th><th>[26, 28, 33]</th><th>[26, 29, 32]</th><th>[26, 28, 32]</th><th>[26, 29, 31]</th><th>[26, 28, 31]</th><th>[26, 29, 30]</th><th>[26, 28, 30]</th><th>[26, 29, 29]</th><th>[26, 28, 29]</th><th>[26, 29, 28]</th><th>[26, 28, 28]</th><th>[26, 29, 27]</th><th>[26, 28, 27]</th><th>[26, 29, 26]</th><th>[26, 28, 26]</th><th>[26, 29, 25]</th><th>[26, 28, 25]</th><th>[26, 29, 24]</th><th>[26, 28, 24]</th><th>[26, 29, 23]</th><th>[26, 28, 23]</th><th>[26, 29, 22]</th><th>[26, 28, 22]</th><th>[26, 29, 21]</th><th>[26, 28, 21]</th><th>[26, 29, 20]</th><th>[26, 28, 20]</th><th>[26, 29, 19]</th><th>[26, 28, 19]</th><th>[26, 29, 18]</th><th>[26, 28, 18]</th><th>[26, 29, 17]</th><th>[26, 28, 17]</th><th>[26, 29, 16]</th><th>[26, 28, 16]</th></tr>
<tr><th>GTX3:PMA_CFG</th><th>[36, 29, 55]</th><th>[36, 28, 55]</th><th>[36, 29, 54]</th><th>[36, 28, 54]</th><th>[36, 29, 53]</th><th>[36, 28, 53]</th><th>[36, 29, 52]</th><th>[36, 28, 52]</th><th>[36, 29, 51]</th><th>[36, 28, 51]</th><th>[36, 29, 50]</th><th>[36, 28, 50]</th><th>[36, 29, 47]</th><th>[36, 28, 47]</th><th>[36, 29, 46]</th><th>[36, 28, 46]</th><th>[36, 29, 45]</th><th>[36, 28, 45]</th><th>[36, 29, 44]</th><th>[36, 28, 44]</th><th>[36, 29, 43]</th><th>[36, 28, 43]</th><th>[36, 29, 42]</th><th>[36, 28, 42]</th><th>[36, 29, 41]</th><th>[36, 28, 41]</th><th>[36, 29, 40]</th><th>[36, 28, 40]</th><th>[36, 29, 39]</th><th>[36, 28, 39]</th><th>[36, 29, 38]</th><th>[36, 28, 38]</th><th>[36, 29, 37]</th><th>[36, 28, 37]</th><th>[36, 29, 36]</th><th>[36, 28, 36]</th><th>[36, 29, 35]</th><th>[36, 28, 35]</th><th>[36, 29, 34]</th><th>[36, 28, 34]</th><th>[36, 29, 33]</th><th>[36, 28, 33]</th><th>[36, 29, 32]</th><th>[36, 28, 32]</th><th>[36, 29, 31]</th><th>[36, 28, 31]</th><th>[36, 29, 30]</th><th>[36, 28, 30]</th><th>[36, 29, 29]</th><th>[36, 28, 29]</th><th>[36, 29, 28]</th><th>[36, 28, 28]</th><th>[36, 29, 27]</th><th>[36, 28, 27]</th><th>[36, 29, 26]</th><th>[36, 28, 26]</th><th>[36, 29, 25]</th><th>[36, 28, 25]</th><th>[36, 29, 24]</th><th>[36, 28, 24]</th><th>[36, 29, 23]</th><th>[36, 28, 23]</th><th>[36, 29, 22]</th><th>[36, 28, 22]</th><th>[36, 29, 21]</th><th>[36, 28, 21]</th><th>[36, 29, 20]</th><th>[36, 28, 20]</th><th>[36, 29, 19]</th><th>[36, 28, 19]</th><th>[36, 29, 18]</th><th>[36, 28, 18]</th><th>[36, 29, 17]</th><th>[36, 28, 17]</th><th>[36, 29, 16]</th><th>[36, 28, 16]</th></tr>
<tr><td>Non-inverted</td><td>[75]</td><td>[74]</td><td>[73]</td><td>[72]</td><td>[71]</td><td>[70]</td><td>[69]</td><td>[68]</td><td>[67]</td><td>[66]</td><td>[65]</td><td>[64]</td><td>[63]</td><td>[62]</td><td>[61]</td><td>[60]</td><td>[59]</td><td>[58]</td><td>[57]</td><td>[56]</td><td>[55]</td><td>[54]</td><td>[53]</td><td>[52]</td><td>[51]</td><td>[50]</td><td>[49]</td><td>[48]</td><td>[47]</td><td>[46]</td><td>[45]</td><td>[44]</td><td>[43]</td><td>[42]</td><td>[41]</td><td>[40]</td><td>[39]</td><td>[38]</td><td>[37]</td><td>[36]</td><td>[35]</td><td>[34]</td><td>[33]</td><td>[32]</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:PMA_TX_CFG"></div>
<div id="bits-xc6v-GTX-GTX1:PMA_TX_CFG"></div>
<div id="bits-xc6v-GTX-GTX2:PMA_TX_CFG"></div>
<div id="bits-xc6v-GTX-GTX3:PMA_TX_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:PMA_TX_CFG</th><th>[6, 29, 49]</th><th>[6, 28, 49]</th><th>[6, 29, 48]</th><th>[6, 28, 48]</th><th>[6, 29, 63]</th><th>[6, 28, 63]</th><th>[6, 29, 62]</th><th>[6, 28, 62]</th><th>[6, 29, 61]</th><th>[6, 28, 61]</th><th>[6, 29, 60]</th><th>[6, 28, 60]</th><th>[6, 29, 59]</th><th>[6, 28, 59]</th><th>[6, 29, 58]</th><th>[6, 28, 58]</th><th>[6, 29, 57]</th><th>[6, 28, 57]</th><th>[6, 29, 56]</th><th>[6, 28, 56]</th></tr>
<tr><th>GTX1:PMA_TX_CFG</th><th>[16, 29, 49]</th><th>[16, 28, 49]</th><th>[16, 29, 48]</th><th>[16, 28, 48]</th><th>[16, 29, 63]</th><th>[16, 28, 63]</th><th>[16, 29, 62]</th><th>[16, 28, 62]</th><th>[16, 29, 61]</th><th>[16, 28, 61]</th><th>[16, 29, 60]</th><th>[16, 28, 60]</th><th>[16, 29, 59]</th><th>[16, 28, 59]</th><th>[16, 29, 58]</th><th>[16, 28, 58]</th><th>[16, 29, 57]</th><th>[16, 28, 57]</th><th>[16, 29, 56]</th><th>[16, 28, 56]</th></tr>
<tr><th>GTX2:PMA_TX_CFG</th><th>[26, 29, 49]</th><th>[26, 28, 49]</th><th>[26, 29, 48]</th><th>[26, 28, 48]</th><th>[26, 29, 63]</th><th>[26, 28, 63]</th><th>[26, 29, 62]</th><th>[26, 28, 62]</th><th>[26, 29, 61]</th><th>[26, 28, 61]</th><th>[26, 29, 60]</th><th>[26, 28, 60]</th><th>[26, 29, 59]</th><th>[26, 28, 59]</th><th>[26, 29, 58]</th><th>[26, 28, 58]</th><th>[26, 29, 57]</th><th>[26, 28, 57]</th><th>[26, 29, 56]</th><th>[26, 28, 56]</th></tr>
<tr><th>GTX3:PMA_TX_CFG</th><th>[36, 29, 49]</th><th>[36, 28, 49]</th><th>[36, 29, 48]</th><th>[36, 28, 48]</th><th>[36, 29, 63]</th><th>[36, 28, 63]</th><th>[36, 29, 62]</th><th>[36, 28, 62]</th><th>[36, 29, 61]</th><th>[36, 28, 61]</th><th>[36, 29, 60]</th><th>[36, 28, 60]</th><th>[36, 29, 59]</th><th>[36, 28, 59]</th><th>[36, 29, 58]</th><th>[36, 28, 58]</th><th>[36, 29, 57]</th><th>[36, 28, 57]</th><th>[36, 29, 56]</th><th>[36, 28, 56]</th></tr>
<tr><td>Non-inverted</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:TX_DRIVE_MODE"></div>
<div id="bits-xc6v-GTX-GTX1:TX_DRIVE_MODE"></div>
<div id="bits-xc6v-GTX-GTX2:TX_DRIVE_MODE"></div>
<div id="bits-xc6v-GTX-GTX3:TX_DRIVE_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:TX_DRIVE_MODE</th><th>[7, 29, 39]</th></tr>
<tr><th>GTX1:TX_DRIVE_MODE</th><th>[17, 29, 39]</th></tr>
<tr><th>GTX2:TX_DRIVE_MODE</th><th>[27, 29, 39]</th></tr>
<tr><th>GTX3:TX_DRIVE_MODE</th><th>[37, 29, 39]</th></tr>
<tr><td>DIRECT</td><td>0</td></tr>
<tr><td>PIPE</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:TST_ATTR"></div>
<div id="bits-xc6v-GTX-GTX1:TST_ATTR"></div>
<div id="bits-xc6v-GTX-GTX2:TST_ATTR"></div>
<div id="bits-xc6v-GTX-GTX3:TST_ATTR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:TST_ATTR</th><th>[8, 29, 15]</th><th>[8, 28, 15]</th><th>[8, 29, 14]</th><th>[8, 28, 14]</th><th>[8, 29, 13]</th><th>[8, 28, 13]</th><th>[8, 29, 12]</th><th>[8, 28, 12]</th><th>[8, 29, 11]</th><th>[8, 28, 11]</th><th>[8, 29, 10]</th><th>[8, 28, 10]</th><th>[8, 29, 9]</th><th>[8, 28, 9]</th><th>[8, 29, 8]</th><th>[8, 28, 8]</th><th>[8, 29, 23]</th><th>[8, 28, 23]</th><th>[8, 29, 22]</th><th>[8, 28, 22]</th><th>[8, 29, 21]</th><th>[8, 28, 21]</th><th>[8, 29, 20]</th><th>[8, 28, 20]</th><th>[8, 29, 19]</th><th>[8, 28, 19]</th><th>[8, 29, 18]</th><th>[8, 28, 18]</th><th>[8, 29, 17]</th><th>[8, 28, 17]</th><th>[8, 29, 16]</th><th>[8, 28, 16]</th></tr>
<tr><th>GTX1:TST_ATTR</th><th>[18, 29, 15]</th><th>[18, 28, 15]</th><th>[18, 29, 14]</th><th>[18, 28, 14]</th><th>[18, 29, 13]</th><th>[18, 28, 13]</th><th>[18, 29, 12]</th><th>[18, 28, 12]</th><th>[18, 29, 11]</th><th>[18, 28, 11]</th><th>[18, 29, 10]</th><th>[18, 28, 10]</th><th>[18, 29, 9]</th><th>[18, 28, 9]</th><th>[18, 29, 8]</th><th>[18, 28, 8]</th><th>[18, 29, 23]</th><th>[18, 28, 23]</th><th>[18, 29, 22]</th><th>[18, 28, 22]</th><th>[18, 29, 21]</th><th>[18, 28, 21]</th><th>[18, 29, 20]</th><th>[18, 28, 20]</th><th>[18, 29, 19]</th><th>[18, 28, 19]</th><th>[18, 29, 18]</th><th>[18, 28, 18]</th><th>[18, 29, 17]</th><th>[18, 28, 17]</th><th>[18, 29, 16]</th><th>[18, 28, 16]</th></tr>
<tr><th>GTX2:TST_ATTR</th><th>[28, 29, 15]</th><th>[28, 28, 15]</th><th>[28, 29, 14]</th><th>[28, 28, 14]</th><th>[28, 29, 13]</th><th>[28, 28, 13]</th><th>[28, 29, 12]</th><th>[28, 28, 12]</th><th>[28, 29, 11]</th><th>[28, 28, 11]</th><th>[28, 29, 10]</th><th>[28, 28, 10]</th><th>[28, 29, 9]</th><th>[28, 28, 9]</th><th>[28, 29, 8]</th><th>[28, 28, 8]</th><th>[28, 29, 23]</th><th>[28, 28, 23]</th><th>[28, 29, 22]</th><th>[28, 28, 22]</th><th>[28, 29, 21]</th><th>[28, 28, 21]</th><th>[28, 29, 20]</th><th>[28, 28, 20]</th><th>[28, 29, 19]</th><th>[28, 28, 19]</th><th>[28, 29, 18]</th><th>[28, 28, 18]</th><th>[28, 29, 17]</th><th>[28, 28, 17]</th><th>[28, 29, 16]</th><th>[28, 28, 16]</th></tr>
<tr><th>GTX3:TST_ATTR</th><th>[38, 29, 15]</th><th>[38, 28, 15]</th><th>[38, 29, 14]</th><th>[38, 28, 14]</th><th>[38, 29, 13]</th><th>[38, 28, 13]</th><th>[38, 29, 12]</th><th>[38, 28, 12]</th><th>[38, 29, 11]</th><th>[38, 28, 11]</th><th>[38, 29, 10]</th><th>[38, 28, 10]</th><th>[38, 29, 9]</th><th>[38, 28, 9]</th><th>[38, 29, 8]</th><th>[38, 28, 8]</th><th>[38, 29, 23]</th><th>[38, 28, 23]</th><th>[38, 29, 22]</th><th>[38, 28, 22]</th><th>[38, 29, 21]</th><th>[38, 28, 21]</th><th>[38, 29, 20]</th><th>[38, 28, 20]</th><th>[38, 29, 19]</th><th>[38, 28, 19]</th><th>[38, 29, 18]</th><th>[38, 28, 18]</th><th>[38, 29, 17]</th><th>[38, 28, 17]</th><th>[38, 29, 16]</th><th>[38, 28, 16]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:TXOUTCLK_CTRL"></div>
<div id="bits-xc6v-GTX-GTX1:TXOUTCLK_CTRL"></div>
<div id="bits-xc6v-GTX-GTX2:TXOUTCLK_CTRL"></div>
<div id="bits-xc6v-GTX-GTX3:TXOUTCLK_CTRL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:TXOUTCLK_CTRL</th><th>[8, 28, 24]</th><th>[8, 29, 24]</th><th>[8, 28, 25]</th></tr>
<tr><th>GTX1:TXOUTCLK_CTRL</th><th>[18, 28, 24]</th><th>[18, 29, 24]</th><th>[18, 28, 25]</th></tr>
<tr><th>GTX2:TXOUTCLK_CTRL</th><th>[28, 28, 24]</th><th>[28, 29, 24]</th><th>[28, 28, 25]</th></tr>
<tr><th>GTX3:TXOUTCLK_CTRL</th><th>[38, 28, 24]</th><th>[38, 29, 24]</th><th>[38, 28, 25]</th></tr>
<tr><td>TXOUTCLKPCS</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TXPLLREFCLK_DIV2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TXOUTCLKPMA_DIV2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF_HIGH</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TXOUTCLKPMA_DIV1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF_LOW</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>TXPLLREFCLK_DIV1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CLKTESTSIG0</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-GTX0:RXRECCLK_CTRL"></div>
<div id="bits-xc6v-GTX-GTX1:RXRECCLK_CTRL"></div>
<div id="bits-xc6v-GTX-GTX2:RXRECCLK_CTRL"></div>
<div id="bits-xc6v-GTX-GTX3:RXRECCLK_CTRL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX0:RXRECCLK_CTRL</th><th>[8, 29, 25]</th><th>[8, 28, 26]</th><th>[8, 29, 26]</th></tr>
<tr><th>GTX1:RXRECCLK_CTRL</th><th>[18, 29, 25]</th><th>[18, 28, 26]</th><th>[18, 29, 26]</th></tr>
<tr><th>GTX2:RXRECCLK_CTRL</th><th>[28, 29, 25]</th><th>[28, 28, 26]</th><th>[28, 29, 26]</th></tr>
<tr><th>GTX3:RXRECCLK_CTRL</th><th>[38, 29, 25]</th><th>[38, 28, 26]</th><th>[38, 29, 26]</th></tr>
<tr><td>RXRECCLKPCS</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RXPLLREFCLK_DIV2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RXRECCLKPMA_DIV2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF_HIGH</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>RXRECCLKPMA_DIV1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF_LOW</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>RXPLLREFCLK_DIV1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CLKTESTSIG1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-HCLK_GTX:MUX.PERFCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_GTX:MUX.PERFCLK</th><th>[14, 29, 22]</th><th>[14, 28, 22]</th><th>[14, 28, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PERF0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PERF1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>PERF2</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PERF3</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-IBUFDS_GTX0:MUX.HCLK_OUT"></div>
<div id="bits-xc6v-GTX-IBUFDS_GTX1:MUX.HCLK_OUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IBUFDS_GTX0:MUX.HCLK_OUT</th><th>[18, 28, 27]</th><th>[18, 29, 27]</th></tr>
<tr><th>IBUFDS_GTX1:MUX.HCLK_OUT</th><th>[18, 28, 28]</th><th>[18, 29, 28]</th></tr>
<tr><td>O</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>1</td></tr>
<tr><td>ODIV2</td><td>1</td><td>0</td></tr>
<tr><td>CLKTESTSIG</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_GTX:MUX.NORTHREFCLKOUT0</th><th>[34, 29, 16]</th><th>[34, 28, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>NORTHREFCLKIN0</td><td>0</td><td>1</td></tr>
<tr><td>MGTREFCLKOUT0</td><td>1</td><td>0</td></tr>
<tr><td>MGTREFCLKOUT1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_GTX:MUX.SOUTHREFCLKOUT0</th><th>[34, 29, 19]</th><th>[34, 28, 19]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>SOUTHREFCLKIN0</td><td>0</td><td>1</td></tr>
<tr><td>MGTREFCLKIN0</td><td>1</td><td>0</td></tr>
<tr><td>MGTREFCLKIN1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_GTX:MUX.NORTHREFCLKOUT1</th><th>[34, 28, 18]</th><th>[34, 29, 17]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>NORTHREFCLKIN1</td><td>0</td><td>1</td></tr>
<tr><td>MGTREFCLKOUT0</td><td>1</td><td>0</td></tr>
<tr><td>MGTREFCLKOUT1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_GTX:MUX.SOUTHREFCLKOUT1</th><th>[34, 28, 21]</th><th>[34, 29, 20]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>SOUTHREFCLKIN1</td><td>0</td><td>1</td></tr>
<tr><td>MGTREFCLKIN0</td><td>1</td><td>0</td></tr>
<tr><td>MGTREFCLKIN1</td><td>1</td><td>1</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="pcie.html" class="btn btn-neutral float-left" title="PCI Express cores" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="config.html" class="btn btn-neutral float-right" title="Configuration registers" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>