Analysis & Synthesis report for C10LPRefKit
Mon Aug  2 21:09:01 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |C10LPRefKit|picorv32:picorv32|mem_wordsize
 10. State Machine - |C10LPRefKit|picorv32:picorv32|cpu_state
 11. State Machine - |C10LPRefKit|Ultrasonido:Ultrasonido|UnidadControl:Control|Status
 12. State Machine - |C10LPRefKit|Uart:Uart_1|UartRx:Receive|Status
 13. State Machine - |C10LPRefKit|Uart:Uart_1|UartTx:Transmission|Status
 14. State Machine - |C10LPRefKit|Uart:Uart|UartRx:Receive|Status
 15. State Machine - |C10LPRefKit|Uart:Uart|UartTx:Transmission|Status
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Added for RAM Pass-Through Logic
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for altsyncram:mem_1[0][31]__1|altsyncram_p2h1:auto_generated
 25. Source assignments for altsyncram:mem_1[0][23]__2|altsyncram_p2h1:auto_generated
 26. Source assignments for altsyncram:mem_1[0][15]__3|altsyncram_p2h1:auto_generated
 27. Source assignments for altsyncram:mem_1[0][7]__4|altsyncram_p2h1:auto_generated
 28. Source assignments for altsyncram:mem_2[0][31]__5|altsyncram_53h1:auto_generated
 29. Source assignments for altsyncram:mem_2[0][23]__6|altsyncram_53h1:auto_generated
 30. Source assignments for altsyncram:mem_2[0][15]__7|altsyncram_53h1:auto_generated
 31. Source assignments for altsyncram:mem_2[0][7]__8|altsyncram_53h1:auto_generated
 32. Source assignments for CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0|altsyncram_u3i1:auto_generated
 33. Source assignments for picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_0sd1:auto_generated
 34. Source assignments for picorv32:picorv32|altsyncram:cpuregs_rtl_1|altsyncram_0sd1:auto_generated
 35. Source assignments for altsyncram:mem_rtl_0|altsyncram_en71:auto_generated
 36. Source assignments for altsyncram:storage_rtl_0|altsyncram_toj1:auto_generated
 37. Source assignments for altsyncram:storage_1_rtl_0|altsyncram_toj1:auto_generated
 38. Parameter Settings for User Entity Instance: CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa
 39. Parameter Settings for User Entity Instance: picorv32:picorv32
 40. Parameter Settings for User Entity Instance: picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul
 41. Parameter Settings for User Entity Instance: altsyncram:mem_1[0][31]__1
 42. Parameter Settings for User Entity Instance: altsyncram:mem_1[0][23]__2
 43. Parameter Settings for User Entity Instance: altsyncram:mem_1[0][15]__3
 44. Parameter Settings for User Entity Instance: altsyncram:mem_1[0][7]__4
 45. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][31]__5
 46. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][23]__6
 47. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][15]__7
 48. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][7]__8
 49. Parameter Settings for Inferred Entity Instance: CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0
 50. Parameter Settings for Inferred Entity Instance: picorv32:picorv32|altsyncram:cpuregs_rtl_0
 51. Parameter Settings for Inferred Entity Instance: picorv32:picorv32|altsyncram:cpuregs_rtl_1
 52. Parameter Settings for Inferred Entity Instance: altsyncram:mem_rtl_0
 53. Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0
 54. Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0
 55. altsyncram Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "picorv32:picorv32"
 57. Port Connectivity Checks: "CamaraVGADriver:CamaraVGADriver|OV7670:Cam"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug  2 21:09:01 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; C10LPRefKit                                 ;
; Top-level Entity Name              ; C10LPRefKit                                 ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 5,355                                       ;
;     Total combinational functions  ; 5,037                                       ;
;     Dedicated logic registers      ; 2,343                                       ;
; Total registers                    ; 2343                                        ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 383,424                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G    ;                    ;
; Top-level entity name                                            ; C10LPRefKit        ; C10LPRefKit        ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                      ; Library ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; ../../../module/Verilog/VGA/CamaraVGADriver.v                                                   ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v                                        ; work    ;
; ../../../module/Verilog/VGA/DivisorFrecuencia.v                                                 ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/DivisorFrecuencia.v                                      ; work    ;
; ../../../module/Verilog/VGA/ImBufferv2.v                                                        ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBufferv2.v                                             ; work    ;
; ../../../module/Verilog/VGA/OV7670.v                                                            ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/OV7670.v                                                 ; work    ;
; ../../../module/Verilog/VGA/VGA_driver.v                                                        ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v                                             ; work    ;
; ../../../module/Verilog/UART/GeneradorBaudios.v                                                 ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/GeneradorBaudios.v                                      ; work    ;
; ../../../module/Verilog/UART/Uart.v                                                             ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v                                                  ; work    ;
; ../../../module/Verilog/UART/UartRx.v                                                           ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v                                                ; work    ;
; ../../../module/Verilog/UART/UartTx.v                                                           ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v                                                ; work    ;
; ../../../module/Verilog/SERVO/Servomotor.v                                                      ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/SERVO/Servomotor.v                                           ; work    ;
; ../../../module/Verilog/INF/GPIO.v                                                              ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/INF/GPIO.v                                                   ; work    ;
; ../../../module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v                                      ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v                           ; work    ;
; ../../../module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v                                        ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v                             ; work    ;
; ../../../module/Verilog/ULTRASONIDO/GeneradorPulsos.v                                           ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v                                ; work    ;
; ../../../module/Verilog/ULTRASONIDO/Ultrasonido.v                                               ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v                                    ; work    ;
; ../../../module/Verilog/ULTRASONIDO/UnidadControl.v                                             ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/UnidadControl.v                                  ; work    ;
; ../../../module/Verilog/MOTORES/Motores.v                                                       ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v                                            ; work    ;
; ../../../module/Verilog/MOTORES/Direcciones.v                                                   ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Direcciones.v                                        ; work    ;
; ../../../module/Verilog/MOTORES/PWM.v                                                           ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/PWM.v                                                ; work    ;
; ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v                      ; work    ;
; C10LPRefKit.v                                                                                   ; yes             ; User SystemVerilog HDL File                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v                                    ; work    ;
; mem_2.init                                                                                      ; yes             ; Auto-Found Unspecified File                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/mem_2.init                                       ;         ;
; mem.init                                                                                        ; yes             ; Auto-Found Unspecified File                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/mem.init                                         ;         ;
; mem_1.init                                                                                      ; yes             ; Auto-Found Unspecified File                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/mem_1.init                                       ;         ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; aglobal201.inc                                                                                  ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                    ;         ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                                                                                      ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                          ; /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_p2h1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_p2h1.tdf                           ;         ;
; db/altsyncram_53h1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_53h1.tdf                           ;         ;
; db/altsyncram_u3i1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_u3i1.tdf                           ;         ;
; db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif  ;         ;
; db/altsyncram_0sd1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_0sd1.tdf                           ;         ;
; db/altsyncram_en71.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_en71.tdf                           ;         ;
; db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif                                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif ;         ;
; db/altsyncram_toj1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf                           ;         ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 5,355       ;
;                                             ;             ;
; Total combinational functions               ; 5037        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2251        ;
;     -- 3 input functions                    ; 1588        ;
;     -- <=2 input functions                  ; 1198        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3837        ;
;     -- arithmetic mode                      ; 1200        ;
;                                             ;             ;
; Total registers                             ; 2343        ;
;     -- Dedicated logic registers            ; 2343        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 56          ;
; Total memory bits                           ; 383424      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 2252        ;
; Total fan-out                               ; 26059       ;
; Average fan-out                             ; 3.39        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |C10LPRefKit                                 ; 5037 (1123)         ; 2343 (753)                ; 383424      ; 0            ; 0       ; 0         ; 56   ; 0            ; |C10LPRefKit                                                                                                     ; C10LPRefKit        ; work         ;
;    |CamaraVGADriver:CamaraVGADriver|         ; 733 (73)            ; 182 (0)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver                                                                     ; CamaraVGADriver    ; work         ;
;       |DivisorFrecuencia:CLK25|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|DivisorFrecuencia:CLK25                                             ; DivisorFrecuencia  ; work         ;
;       |ImBufferv2:Mapa|                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa                                                     ; ImBufferv2         ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_u3i1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0|altsyncram_u3i1:auto_generated ; altsyncram_u3i1    ; work         ;
;       |OV7670:Cam|                           ; 603 (603)           ; 162 (162)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam                                                          ; OV7670             ; work         ;
;       |VGA_Driver640x480:VGA|                ; 56 (56)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA                                               ; VGA_Driver640x480  ; work         ;
;    |Motores:Motores|                         ; 46 (0)              ; 19 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Motores:Motores                                                                                     ; Motores            ; work         ;
;       |Direcciones:Dir|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Motores:Motores|Direcciones:Dir                                                                     ; Direcciones        ; work         ;
;       |PWM:First|                            ; 33 (33)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Motores:Motores|PWM:First                                                                           ; PWM                ; work         ;
;       |PWM:Second|                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Motores:Motores|PWM:Second                                                                          ; PWM                ; work         ;
;    |Servomotor:Servomotor|                   ; 58 (58)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Servomotor:Servomotor                                                                               ; Servomotor         ; work         ;
;    |Uart:Uart_1|                             ; 106 (0)             ; 54 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Uart:Uart_1                                                                                         ; Uart               ; work         ;
;       |GeneradorBaudios:Baud|                ; 29 (29)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Uart:Uart_1|GeneradorBaudios:Baud                                                                   ; GeneradorBaudios   ; work         ;
;       |UartRx:Receive|                       ; 38 (38)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Uart:Uart_1|UartRx:Receive                                                                          ; UartRx             ; work         ;
;       |UartTx:Transmission|                  ; 39 (39)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Uart:Uart_1|UartTx:Transmission                                                                     ; UartTx             ; work         ;
;    |Uart:Uart|                               ; 105 (0)             ; 54 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Uart:Uart                                                                                           ; Uart               ; work         ;
;       |GeneradorBaudios:Baud|                ; 28 (28)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Uart:Uart|GeneradorBaudios:Baud                                                                     ; GeneradorBaudios   ; work         ;
;       |UartRx:Receive|                       ; 38 (38)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Uart:Uart|UartRx:Receive                                                                            ; UartRx             ; work         ;
;       |UartTx:Transmission|                  ; 39 (39)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Uart:Uart|UartTx:Transmission                                                                       ; UartTx             ; work         ;
;    |Ultrasonido:Ultrasonido|                 ; 71 (0)              ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Ultrasonido:Ultrasonido                                                                             ; Ultrasonido        ; work         ;
;       |ContadorDistancia:Distance|           ; 41 (41)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Ultrasonido:Ultrasonido|ContadorDistancia:Distance                                                  ; ContadorDistancia  ; work         ;
;       |DivisorFrecuencia1:CLK1M|             ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Ultrasonido:Ultrasonido|DivisorFrecuencia1:CLK1M                                                    ; DivisorFrecuencia1 ; work         ;
;       |GeneradorPulsos:Pulse|                ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Ultrasonido:Ultrasonido|GeneradorPulsos:Pulse                                                       ; GeneradorPulsos    ; work         ;
;       |UnidadControl:Control|                ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|Ultrasonido:Ultrasonido|UnidadControl:Control                                                       ; UnidadControl      ; work         ;
;    |altsyncram:mem_1[0][15]__3|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_1[0][15]__3                                                                          ; altsyncram         ; work         ;
;       |altsyncram_p2h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_1[0][15]__3|altsyncram_p2h1:auto_generated                                           ; altsyncram_p2h1    ; work         ;
;    |altsyncram:mem_1[0][23]__2|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_1[0][23]__2                                                                          ; altsyncram         ; work         ;
;       |altsyncram_p2h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_1[0][23]__2|altsyncram_p2h1:auto_generated                                           ; altsyncram_p2h1    ; work         ;
;    |altsyncram:mem_1[0][31]__1|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_1[0][31]__1                                                                          ; altsyncram         ; work         ;
;       |altsyncram_p2h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_1[0][31]__1|altsyncram_p2h1:auto_generated                                           ; altsyncram_p2h1    ; work         ;
;    |altsyncram:mem_1[0][7]__4|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_1[0][7]__4                                                                           ; altsyncram         ; work         ;
;       |altsyncram_p2h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_1[0][7]__4|altsyncram_p2h1:auto_generated                                            ; altsyncram_p2h1    ; work         ;
;    |altsyncram:mem_2[0][15]__7|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_2[0][15]__7                                                                          ; altsyncram         ; work         ;
;       |altsyncram_53h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_2[0][15]__7|altsyncram_53h1:auto_generated                                           ; altsyncram_53h1    ; work         ;
;    |altsyncram:mem_2[0][23]__6|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_2[0][23]__6                                                                          ; altsyncram         ; work         ;
;       |altsyncram_53h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_2[0][23]__6|altsyncram_53h1:auto_generated                                           ; altsyncram_53h1    ; work         ;
;    |altsyncram:mem_2[0][31]__5|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_2[0][31]__5                                                                          ; altsyncram         ; work         ;
;       |altsyncram_53h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_2[0][31]__5|altsyncram_53h1:auto_generated                                           ; altsyncram_53h1    ; work         ;
;    |altsyncram:mem_2[0][7]__8|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_2[0][7]__8                                                                           ; altsyncram         ; work         ;
;       |altsyncram_53h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_2[0][7]__8|altsyncram_53h1:auto_generated                                            ; altsyncram_53h1    ; work         ;
;    |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 184000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_rtl_0                                                                                ; altsyncram         ; work         ;
;       |altsyncram_en71:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 184000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:mem_rtl_0|altsyncram_en71:auto_generated                                                 ; altsyncram_en71    ; work         ;
;    |altsyncram:storage_1_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:storage_1_rtl_0                                                                          ; altsyncram         ; work         ;
;       |altsyncram_toj1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:storage_1_rtl_0|altsyncram_toj1:auto_generated                                           ; altsyncram_toj1    ; work         ;
;    |altsyncram:storage_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:storage_rtl_0                                                                            ; altsyncram         ; work         ;
;       |altsyncram_toj1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|altsyncram:storage_rtl_0|altsyncram_toj1:auto_generated                                             ; altsyncram_toj1    ; work         ;
;    |picorv32:picorv32|                       ; 2795 (2058)         ; 1218 (763)                ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|picorv32:picorv32                                                                                   ; picorv32           ; work         ;
;       |altsyncram:cpuregs_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|picorv32:picorv32|altsyncram:cpuregs_rtl_0                                                          ; altsyncram         ; work         ;
;          |altsyncram_0sd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_0sd1:auto_generated                           ; altsyncram_0sd1    ; work         ;
;       |altsyncram:cpuregs_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|picorv32:picorv32|altsyncram:cpuregs_rtl_1                                                          ; altsyncram         ; work         ;
;          |altsyncram_0sd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|picorv32:picorv32|altsyncram:cpuregs_rtl_1|altsyncram_0sd1:auto_generated                           ; altsyncram_0sd1    ; work         ;
;       |picorv32_pcpi_div:pcpi_div|           ; 338 (338)           ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|picorv32:picorv32|picorv32_pcpi_div:pcpi_div                                                        ; picorv32_pcpi_div  ; work         ;
;       |picorv32_pcpi_mul:pcpi_mul|           ; 399 (399)           ; 255 (255)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C10LPRefKit|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul                                                        ; picorv32_pcpi_mul  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; Name                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                              ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0|altsyncram_u3i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 4            ; 64           ; 4            ; 256    ; db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif  ;
; altsyncram:mem_1[0][15]__3|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                             ;
; altsyncram:mem_1[0][23]__2|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                             ;
; altsyncram:mem_1[0][31]__1|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                             ;
; altsyncram:mem_1[0][7]__4|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                             ;
; altsyncram:mem_2[0][15]__7|altsyncram_53h1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                             ;
; altsyncram:mem_2[0][23]__6|altsyncram_53h1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                             ;
; altsyncram:mem_2[0][31]__5|altsyncram_53h1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                             ;
; altsyncram:mem_2[0][7]__8|altsyncram_53h1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                             ;
; altsyncram:mem_rtl_0|altsyncram_en71:auto_generated|ALTSYNCRAM                                                 ; AUTO ; ROM              ; 5750         ; 32           ; --           ; --           ; 184000 ; db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif ;
; altsyncram:storage_1_rtl_0|altsyncram_toj1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160    ; None                                             ;
; altsyncram:storage_rtl_0|altsyncram_toj1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160    ; None                                             ;
; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_0sd1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 36           ; 32           ; 36           ; 32           ; 1152   ; None                                             ;
; picorv32:picorv32|altsyncram:cpuregs_rtl_1|altsyncram_0sd1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 36           ; 32           ; 36           ; 32           ; 1152   ; None                                             ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |C10LPRefKit|picorv32:picorv32|mem_wordsize           ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01 ;
+-----------------+-----------------+-----------------+-----------------+
; mem_wordsize.00 ; 0               ; 0               ; 0               ;
; mem_wordsize.01 ; 1               ; 0               ; 1               ;
; mem_wordsize.10 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C10LPRefKit|picorv32:picorv32|cpu_state                                                                                                                                                                                                   ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_ldmem  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 1                         ;
; cpu_state.cpu_state_shift  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_exec   ; 0                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_ld_rs2 ; 0                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_ld_rs1 ; 0                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_fetch  ; 0                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_trap   ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |C10LPRefKit|Ultrasonido:Ultrasonido|UnidadControl:Control|Status ;
+------------------+-----------+------------------+---------------------------------+
; Name             ; Status.00 ; Status.Distancia ; Status.Pulso                    ;
+------------------+-----------+------------------+---------------------------------+
; Status.00        ; 0         ; 0                ; 0                               ;
; Status.Pulso     ; 1         ; 0                ; 1                               ;
; Status.Distancia ; 1         ; 1                ; 0                               ;
+------------------+-----------+------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |C10LPRefKit|Uart:Uart_1|UartRx:Receive|Status        ;
+--------------+-------------+-------------+--------------+-------------+
; Name         ; Status.STOP ; Status.DATA ; Status.START ; Status.WAIT ;
+--------------+-------------+-------------+--------------+-------------+
; Status.WAIT  ; 0           ; 0           ; 0            ; 0           ;
; Status.START ; 0           ; 0           ; 1            ; 1           ;
; Status.DATA  ; 0           ; 1           ; 0            ; 1           ;
; Status.STOP  ; 1           ; 0           ; 0            ; 1           ;
+--------------+-------------+-------------+--------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |C10LPRefKit|Uart:Uart_1|UartTx:Transmission|Status   ;
+--------------+-------------+-------------+--------------+-------------+
; Name         ; Status.STOP ; Status.DATA ; Status.START ; Status.WAIT ;
+--------------+-------------+-------------+--------------+-------------+
; Status.WAIT  ; 0           ; 0           ; 0            ; 0           ;
; Status.START ; 0           ; 0           ; 1            ; 1           ;
; Status.DATA  ; 0           ; 1           ; 0            ; 1           ;
; Status.STOP  ; 1           ; 0           ; 0            ; 1           ;
+--------------+-------------+-------------+--------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |C10LPRefKit|Uart:Uart|UartRx:Receive|Status          ;
+--------------+-------------+-------------+--------------+-------------+
; Name         ; Status.STOP ; Status.DATA ; Status.START ; Status.WAIT ;
+--------------+-------------+-------------+--------------+-------------+
; Status.WAIT  ; 0           ; 0           ; 0            ; 0           ;
; Status.START ; 0           ; 0           ; 1            ; 1           ;
; Status.DATA  ; 0           ; 1           ; 0            ; 1           ;
; Status.STOP  ; 1           ; 0           ; 0            ; 1           ;
+--------------+-------------+-------------+--------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |C10LPRefKit|Uart:Uart|UartTx:Transmission|Status     ;
+--------------+-------------+-------------+--------------+-------------+
; Name         ; Status.STOP ; Status.DATA ; Status.START ; Status.WAIT ;
+--------------+-------------+-------------+--------------+-------------+
; Status.WAIT  ; 0           ; 0           ; 0            ; 0           ;
; Status.START ; 0           ; 0           ; 1            ; 1           ;
; Status.DATA  ; 0           ; 1           ; 0            ; 1           ;
; Status.STOP  ; 1           ; 0           ; 0            ; 1           ;
+--------------+-------------+-------------+--------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                         ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------------------+------------------------+
; CamaraVGADriver:CamaraVGADriver|CounterX[0]        ; CamaraVGADriver:CamaraVGADriver|PixelData   ; yes                    ;
; CamaraVGADriver:CamaraVGADriver|CounterX[1]        ; CamaraVGADriver:CamaraVGADriver|PixelData   ; yes                    ;
; CamaraVGADriver:CamaraVGADriver|CounterX[2]        ; CamaraVGADriver:CamaraVGADriver|PixelData   ; yes                    ;
; CamaraVGADriver:CamaraVGADriver|CounterY[0]        ; CamaraVGADriver:CamaraVGADriver|CounterY[2] ; yes                    ;
; CamaraVGADriver:CamaraVGADriver|CounterY[1]        ; CamaraVGADriver:CamaraVGADriver|CounterY[2] ; yes                    ;
; CamaraVGADriver:CamaraVGADriver|CounterY[2]        ; CamaraVGADriver:CamaraVGADriver|CounterY[2] ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                                             ;                        ;
+----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; interface9_bank_bus_dat_r[8..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; interface6_bank_bus_dat_r[6..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; interface5_bank_bus_dat_r[9..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; interface4_bank_bus_dat_r[16..31]                                                                                                                            ; Stuck at GND due to stuck port data_in                           ;
; interface3_bank_bus_dat_r[16..31]                                                                                                                            ; Stuck at GND due to stuck port data_in                           ;
; interface2_bank_bus_dat_r[16..31]                                                                                                                            ; Stuck at GND due to stuck port data_in                           ;
; interface1_bank_bus_dat_r[7..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; interface0_bank_bus_dat_r[1..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|decoded_imm_j[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|decoded_rd[5]                                                                                                                              ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|decoded_rs2[5]                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|compressed_instr                                                                                                                           ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|rdx[0..3,5..7,9..11,13..15,17..19,21..23,25..27,29..31,33..35,37..39,41..43,45..47,49..51,53..55,57..59,61..63] ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|latched_compr                                                                                                                              ; Stuck at GND due to stuck port data_in                           ;
; mem_2_0__31__bypass[1]                                                                                                                                       ; Merged with mem_1_0__31__bypass[1]                               ;
; mem_2_0__31__bypass[2]                                                                                                                                       ; Merged with mem_1_0__31__bypass[2]                               ;
; mem_2_0__31__bypass[3]                                                                                                                                       ; Merged with mem_1_0__31__bypass[3]                               ;
; mem_2_0__31__bypass[4]                                                                                                                                       ; Merged with mem_1_0__31__bypass[4]                               ;
; mem_2_0__31__bypass[5]                                                                                                                                       ; Merged with mem_1_0__31__bypass[5]                               ;
; mem_2_0__31__bypass[6]                                                                                                                                       ; Merged with mem_1_0__31__bypass[6]                               ;
; mem_2_0__31__bypass[7]                                                                                                                                       ; Merged with mem_1_0__31__bypass[7]                               ;
; mem_2_0__31__bypass[8]                                                                                                                                       ; Merged with mem_1_0__31__bypass[8]                               ;
; mem_2_0__23__bypass[1]                                                                                                                                       ; Merged with mem_1_0__23__bypass[1]                               ;
; mem_2_0__23__bypass[2]                                                                                                                                       ; Merged with mem_1_0__23__bypass[2]                               ;
; mem_2_0__23__bypass[3]                                                                                                                                       ; Merged with mem_1_0__23__bypass[3]                               ;
; mem_2_0__23__bypass[4]                                                                                                                                       ; Merged with mem_1_0__23__bypass[4]                               ;
; mem_2_0__23__bypass[5]                                                                                                                                       ; Merged with mem_1_0__23__bypass[5]                               ;
; mem_2_0__23__bypass[6]                                                                                                                                       ; Merged with mem_1_0__23__bypass[6]                               ;
; mem_2_0__23__bypass[7]                                                                                                                                       ; Merged with mem_1_0__23__bypass[7]                               ;
; mem_2_0__23__bypass[8]                                                                                                                                       ; Merged with mem_1_0__23__bypass[8]                               ;
; mem_2_0__15__bypass[1]                                                                                                                                       ; Merged with mem_1_0__15__bypass[1]                               ;
; mem_2_0__15__bypass[2]                                                                                                                                       ; Merged with mem_1_0__15__bypass[2]                               ;
; mem_2_0__15__bypass[3]                                                                                                                                       ; Merged with mem_1_0__15__bypass[3]                               ;
; mem_2_0__15__bypass[4]                                                                                                                                       ; Merged with mem_1_0__15__bypass[4]                               ;
; mem_2_0__15__bypass[5]                                                                                                                                       ; Merged with mem_1_0__15__bypass[5]                               ;
; mem_2_0__15__bypass[6]                                                                                                                                       ; Merged with mem_1_0__15__bypass[6]                               ;
; mem_2_0__15__bypass[7]                                                                                                                                       ; Merged with mem_1_0__15__bypass[7]                               ;
; mem_2_0__15__bypass[8]                                                                                                                                       ; Merged with mem_1_0__15__bypass[8]                               ;
; mem_2_0__7__bypass[1]                                                                                                                                        ; Merged with mem_1_0__7__bypass[1]                                ;
; mem_2_0__7__bypass[2]                                                                                                                                        ; Merged with mem_1_0__7__bypass[2]                                ;
; mem_2_0__7__bypass[3]                                                                                                                                        ; Merged with mem_1_0__7__bypass[3]                                ;
; mem_2_0__7__bypass[4]                                                                                                                                        ; Merged with mem_1_0__7__bypass[4]                                ;
; mem_2_0__7__bypass[5]                                                                                                                                        ; Merged with mem_1_0__7__bypass[5]                                ;
; mem_2_0__7__bypass[6]                                                                                                                                        ; Merged with mem_1_0__7__bypass[6]                                ;
; mem_2_0__7__bypass[7]                                                                                                                                        ; Merged with mem_1_0__7__bypass[7]                                ;
; mem_2_0__7__bypass[8]                                                                                                                                        ; Merged with mem_1_0__7__bypass[8]                                ;
; picorv32:picorv32|decoded_imm_j[20..30]                                                                                                                      ; Merged with picorv32:picorv32|decoded_imm_j[31]                  ;
; picorv32:picorv32|decoded_rs2[0]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[11]                  ;
; picorv32:picorv32|decoded_rs2[4]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[4]                   ;
; picorv32:picorv32|decoded_rs2[3]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[3]                   ;
; picorv32:picorv32|decoded_rs2[2]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[2]                   ;
; picorv32:picorv32|decoded_rs2[1]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[1]                   ;
; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|pcpi_ready                                                                                                      ; Merged with picorv32:picorv32|picorv32_pcpi_div:pcpi_div|pcpi_wr ;
; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|pcpi_ready                                                                                                      ; Merged with picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|pcpi_wr ;
; picorv32:picorv32|reg_pc[0]                                                                                                                                  ; Merged with picorv32:picorv32|reg_next_pc[0]                     ;
; Motores:Motores|PWM:Second|Ticks[6]                                                                                                                          ; Merged with Motores:Motores|PWM:First|Ticks[6]                   ;
; Motores:Motores|PWM:Second|Ticks[5]                                                                                                                          ; Merged with Motores:Motores|PWM:First|Ticks[5]                   ;
; Motores:Motores|PWM:Second|Ticks[1]                                                                                                                          ; Merged with Motores:Motores|PWM:First|Ticks[1]                   ;
; Motores:Motores|PWM:Second|Ticks[0]                                                                                                                          ; Merged with Motores:Motores|PWM:First|Ticks[0]                   ;
; Motores:Motores|PWM:Second|Ticks[4]                                                                                                                          ; Merged with Motores:Motores|PWM:First|Ticks[4]                   ;
; Motores:Motores|PWM:Second|Ticks[3]                                                                                                                          ; Merged with Motores:Motores|PWM:First|Ticks[3]                   ;
; Motores:Motores|PWM:Second|Ticks[2]                                                                                                                          ; Merged with Motores:Motores|PWM:First|Ticks[2]                   ;
; Motores:Motores|PWM:Second|BaseCounter[9]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[9]             ;
; Motores:Motores|PWM:Second|BaseCounter[8]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[8]             ;
; Motores:Motores|PWM:Second|BaseCounter[7]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[7]             ;
; Motores:Motores|PWM:Second|BaseCounter[6]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[6]             ;
; Motores:Motores|PWM:Second|BaseCounter[5]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[5]             ;
; Motores:Motores|PWM:Second|BaseCounter[2]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[2]             ;
; Motores:Motores|PWM:Second|BaseCounter[1]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[1]             ;
; Motores:Motores|PWM:Second|BaseCounter[0]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[0]             ;
; Motores:Motores|PWM:Second|BaseCounter[4]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[4]             ;
; Motores:Motores|PWM:Second|BaseCounter[3]                                                                                                                    ; Merged with Motores:Motores|PWM:First|BaseCounter[3]             ;
; picorv32:picorv32|irq_pending[6..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[12]                                                                                                                   ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|latched_is_lu                                                                                                                              ; Lost fanout                                                      ;
; picorv32:picorv32|is_lbu_lhu_lw                                                                                                                              ; Lost fanout                                                      ;
; picorv32:picorv32|reg_next_pc[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; Uart:Uart_1|UartRx:Receive|Status~6                                                                                                                          ; Lost fanout                                                      ;
; Uart:Uart_1|UartRx:Receive|Status~7                                                                                                                          ; Lost fanout                                                      ;
; Uart:Uart_1|UartTx:Transmission|Status~6                                                                                                                     ; Lost fanout                                                      ;
; Uart:Uart_1|UartTx:Transmission|Status~7                                                                                                                     ; Lost fanout                                                      ;
; Uart:Uart|UartRx:Receive|Status~6                                                                                                                            ; Lost fanout                                                      ;
; Uart:Uart|UartRx:Receive|Status~7                                                                                                                            ; Lost fanout                                                      ;
; Uart:Uart|UartTx:Transmission|Status~6                                                                                                                       ; Lost fanout                                                      ;
; Uart:Uart|UartTx:Transmission|Status~7                                                                                                                       ; Lost fanout                                                      ;
; picorv32:picorv32|cpu_state.cpu_state_ld_rs2                                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 338                                                                                                                      ;                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                             ;
+------------------------------------+---------------------------+----------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------------+---------------------------+----------------------------------------+
; picorv32:picorv32|compressed_instr ; Stuck at GND              ; picorv32:picorv32|latched_compr        ;
;                                    ; due to stuck port data_in ;                                        ;
; picorv32:picorv32|latched_is_lu    ; Lost Fanouts              ; picorv32:picorv32|is_lbu_lhu_lw        ;
+------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2343  ;
; Number of registers using Synchronous Clear  ; 656   ;
; Number of registers using Synchronous Load   ; 274   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1332  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[5] ; 9       ;
; CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[8] ; 8       ;
; CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[6] ; 13      ;
; CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[7] ; 11      ;
; CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countX[7] ; 12      ;
; CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countX[9] ; 9       ;
; int_rst                                                         ; 596     ;
; count[16]                                                       ; 2       ;
; count[17]                                                       ; 2       ;
; count[18]                                                       ; 2       ;
; count[19]                                                       ; 2       ;
; count[6]                                                        ; 2       ;
; count[9]                                                        ; 2       ;
; count[14]                                                       ; 2       ;
; scratch_storage[12]                                             ; 1       ;
; scratch_storage[28]                                             ; 1       ;
; scratch_storage[20]                                             ; 1       ;
; scratch_storage[4]                                              ; 1       ;
; scratch_storage[18]                                             ; 1       ;
; scratch_storage[21]                                             ; 1       ;
; scratch_storage[25]                                             ; 1       ;
; scratch_storage[10]                                             ; 1       ;
; scratch_storage[9]                                              ; 1       ;
; scratch_storage[14]                                             ; 1       ;
; scratch_storage[6]                                              ; 1       ;
; scratch_storage[5]                                              ; 1       ;
; scratch_storage[3]                                              ; 1       ;
; Total number of inverted registers = 27                         ;         ;
+-----------------------------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                   ;
+--------------------------------------------+---------------------------------+
; Register Name                              ; RAM Name                        ;
+--------------------------------------------+---------------------------------+
; mem_1_0__31__bypass[0]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__31__bypass[1]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__31__bypass[2]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__31__bypass[3]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__31__bypass[4]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__31__bypass[5]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__31__bypass[6]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__31__bypass[7]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__31__bypass[8]                     ; altsyncram:mem_1[0][31]__1      ;
; mem_1_0__23__bypass[0]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__23__bypass[1]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__23__bypass[2]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__23__bypass[3]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__23__bypass[4]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__23__bypass[5]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__23__bypass[6]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__23__bypass[7]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__23__bypass[8]                     ; altsyncram:mem_1[0][23]__2      ;
; mem_1_0__15__bypass[0]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__15__bypass[1]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__15__bypass[2]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__15__bypass[3]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__15__bypass[4]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__15__bypass[5]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__15__bypass[6]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__15__bypass[7]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__15__bypass[8]                     ; altsyncram:mem_1[0][15]__3      ;
; mem_1_0__7__bypass[0]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_1_0__7__bypass[1]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_1_0__7__bypass[2]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_1_0__7__bypass[3]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_1_0__7__bypass[4]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_1_0__7__bypass[5]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_1_0__7__bypass[6]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_1_0__7__bypass[7]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_1_0__7__bypass[8]                      ; altsyncram:mem_1[0][7]__4       ;
; mem_2_0__31__bypass[0]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__31__bypass[1]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__31__bypass[2]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__31__bypass[3]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__31__bypass[4]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__31__bypass[5]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__31__bypass[6]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__31__bypass[7]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__31__bypass[8]                     ; altsyncram:mem_2[0][31]__5      ;
; mem_2_0__23__bypass[0]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__23__bypass[1]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__23__bypass[2]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__23__bypass[3]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__23__bypass[4]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__23__bypass[5]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__23__bypass[6]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__23__bypass[7]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__23__bypass[8]                     ; altsyncram:mem_2[0][23]__6      ;
; mem_2_0__15__bypass[0]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__15__bypass[1]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__15__bypass[2]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__15__bypass[3]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__15__bypass[4]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__15__bypass[5]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__15__bypass[6]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__15__bypass[7]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__15__bypass[8]                     ; altsyncram:mem_2[0][15]__7      ;
; mem_2_0__7__bypass[0]                      ; altsyncram:mem_2[0][7]__8       ;
; mem_2_0__7__bypass[1]                      ; altsyncram:mem_2[0][7]__8       ;
; mem_2_0__7__bypass[2]                      ; altsyncram:mem_2[0][7]__8       ;
; mem_2_0__7__bypass[3]                      ; altsyncram:mem_2[0][7]__8       ;
; mem_2_0__7__bypass[4]                      ; altsyncram:mem_2[0][7]__8       ;
; mem_2_0__7__bypass[5]                      ; altsyncram:mem_2[0][7]__8       ;
; mem_2_0__7__bypass[6]                      ; altsyncram:mem_2[0][7]__8       ;
; mem_2_0__7__bypass[7]                      ; altsyncram:mem_2[0][7]__8       ;
; mem_2_0__7__bypass[8]                      ; altsyncram:mem_2[0][7]__8       ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[0]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[1]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[2]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[3]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[4]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[5]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[6]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[7]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[8]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[9]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[10] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[11] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[12] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[13] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[14] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[15] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[16] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[17] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[18] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[19] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[20] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[21] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[22] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[23] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[24] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[25] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[26] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[27] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[28] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[29] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[30] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[31] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[32] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[33] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[34] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[35] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[36] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[37] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[38] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[39] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[40] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[41] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[42] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[43] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[44] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[0]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[1]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[2]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[3]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[4]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[5]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[6]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[7]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[8]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[9]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[10] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[11] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[12] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[13] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[14] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[15] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[16] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[17] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[18] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[19] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[20] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[21] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[22] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[23] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[24] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[25] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[26] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[27] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[28] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[29] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[30] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[31] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[32] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[33] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[34] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[35] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[36] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[37] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[38] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[39] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[40] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[41] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[42] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[43] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[44] ; picorv32:picorv32|cpuregs_rtl_1 ;
+--------------------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                               ;
+---------------------------------------------------------+-----------------------------------------------------------+------+
; Register Name                                           ; Megafunction                                              ; Type ;
+---------------------------------------------------------+-----------------------------------------------------------+------+
; CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|q[0..3] ; CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|ram_rtl_0 ; RAM  ;
; memdat[0..31]                                           ; mem_rtl_0                                                 ; RAM  ;
; memdat_2[0..7]                                          ; storage_rtl_0                                             ; RAM  ;
; memdat_4[0..7]                                          ; storage_1_rtl_0                                           ; RAM  ;
+---------------------------------------------------------+-----------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_pc[3]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|tx_count[3]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C10LPRefKit|Servomotor:Servomotor|BaseCounter[10]                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |C10LPRefKit|Motores:Motores|PWM:First|BaseCounter[9]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|interface2_bank_bus_dat_r[14]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C10LPRefKit|Movimiento_storage[0]                                             ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|instr_slti                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|reset_storage[1]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|irq_mask[10]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|pcpi_timeout_counter[3]                         ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient_msk[8]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C10LPRefKit|Ciclo_storage[1]                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C10LPRefKit|Periodo_storage[6]                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C10LPRefKit|Duty1_storage[0]                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C10LPRefKit|Duty2_storage[5]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|mem_wstrb[3]                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|mem_addr[2]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|interface6_bank_bus_dat_r[4]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C10LPRefKit|interface5_bank_bus_dat_r[4]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C10LPRefKit|interface3_bank_bus_dat_r[9]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C10LPRefKit|interface4_bank_bus_dat_r[14]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C10LPRefKit|interface9_bank_bus_dat_r[6]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|uart_enable_storage[1]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|UARTB_enable_storage[0]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|UARTA_enable_storage[1]                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|Ultrasonido:Ultrasonido|ContadorDistancia:Distance|Distancia[3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C10LPRefKit|Uart:Uart_1|GeneradorBaudios:Baud|Contador[8]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C10LPRefKit|Uart:Uart|GeneradorBaudios:Baud|Contador[7]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|uart_tx_fifo_produce[0]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|uart_tx_fifo_consume[0]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C10LPRefKit|uart_tx_fifo_level0[4]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C10LPRefKit|UARTB_TxData_storage[3]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C10LPRefKit|UARTA_TxData_storage[3]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C10LPRefKit|Ultrasonido:Ultrasonido|DivisorFrecuencia1:CLK1M|Contador[0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|MapaData_storage[3]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C10LPRefKit|MapaAddr_storage[5]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|uart_rx_fifo_consume[1]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C10LPRefKit|timer_load_storage[14]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C10LPRefKit|timer_reload_storage[20]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C10LPRefKit|timer_value_status[3]                                             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |C10LPRefKit|scratch_storage[15]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C10LPRefKit|bus_errors[28]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C10LPRefKit|UARTB_Baudios_storage[5]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C10LPRefKit|UARTA_Baudios_storage[5]                                          ;
; 3:1                ; 84 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|MID_Ancho_R[7]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C10LPRefKit|rx_data[6]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|uart_rx_fifo_produce[0]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C10LPRefKit|uart_rx_fifo_level0[1]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|uart_pending_r[1]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|UARTB_pending_r[0]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|UARTA_pending_r[1]                                                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|count_instr[51]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|picorv32_pcpi_div:pcpi_div|pcpi_rd[4]           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|PixelData[2]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countX[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|mem_wdata[26]                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|tx_data[3]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C10LPRefKit|Servomotor:Servomotor|Ticks[7]                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C10LPRefKit|Motores:Motores|PWM:First|Ticks[2]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|timer[17]                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|picorv32_pcpi_div:pcpi_div|divisor[31]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|timer_value[7]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|Ultrasonido:Ultrasonido|ContadorDistancia:Distance|Contador[2]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Fila_Valida_R[0]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Ancho_R[5]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Fila_Valida_B[0]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Ancho_B[4]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Fila_Valida_G[0]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Ancho_G[0]             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Ancho_R_Prev[4]        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |C10LPRefKit|count[2]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|picorv32_pcpi_div:pcpi_div|dividend[13]         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |C10LPRefKit|sr[14]                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |C10LPRefKit|sr[39]                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|sr[2]                                                             ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |C10LPRefKit|sr[19]                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |C10LPRefKit|counter[0]                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Promedio[1]            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_op2[4]                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|decoded_imm[5]                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|decoded_imm[24]                                 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_next_pc[14]                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|latched_rd[4]                                   ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|alu_out_q[25]                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |C10LPRefKit|Uart:Uart_1|UartTx:Transmission|Data[1]                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |C10LPRefKit|Uart:Uart|UartTx:Transmission|Data[3]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|decoded_imm[2]                                  ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_op2[14]                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Forma[1]               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |C10LPRefKit|Uart:Uart_1|UartRx:Receive|RxData[1]                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |C10LPRefKit|Uart:Uart|UartRx:Receive|RxData[0]                                ;
; 513:1              ; 4 bits    ; 1368 LEs      ; 8 LEs                ; 1360 LEs               ; Yes        ; |C10LPRefKit|interface1_bank_bus_dat_r[3]                                      ;
; 513:1              ; 3 bits    ; 1026 LEs      ; 9 LEs                ; 1017 LEs               ; Yes        ; |C10LPRefKit|interface1_bank_bus_dat_r[2]                                      ;
; 513:1              ; 30 bits   ; 10260 LEs     ; 60 LEs               ; 10200 LEs              ; Yes        ; |C10LPRefKit|interface7_bank_bus_dat_r[28]                                     ;
; 513:1              ; 2 bits    ; 684 LEs       ; 6 LEs                ; 678 LEs                ; Yes        ; |C10LPRefKit|interface7_bank_bus_dat_r[1]                                      ;
; 513:1              ; 6 bits    ; 2052 LEs      ; 12 LEs               ; 2040 LEs               ; Yes        ; |C10LPRefKit|interface3_bank_bus_dat_r[3]                                      ;
; 513:1              ; 6 bits    ; 2052 LEs      ; 12 LEs               ; 2040 LEs               ; Yes        ; |C10LPRefKit|interface4_bank_bus_dat_r[5]                                      ;
; 513:1              ; 31 bits   ; 10602 LEs     ; 62 LEs               ; 10540 LEs              ; Yes        ; |C10LPRefKit|interface8_bank_bus_dat_r[31]                                     ;
; 513:1              ; 2 bits    ; 684 LEs       ; 4 LEs                ; 680 LEs                ; Yes        ; |C10LPRefKit|interface6_bank_bus_dat_r[3]                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|mem_state[1]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_sh[0]                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_sh[2]                                       ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_op1[29]                                     ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_op1[2]                                      ;
; 13:1               ; 24 bits   ; 192 LEs       ; 120 LEs              ; 72 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_op1[9]                                      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 80 LEs               ; -8 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_out[13]                                     ;
; 16:1               ; 16 bits   ; 160 LEs       ; 192 LEs              ; -32 LEs                ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_out[19]                                     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 55 LEs               ; -5 LEs                 ; Yes        ; |C10LPRefKit|picorv32:picorv32|reg_out[5]                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |C10LPRefKit|scratch_storage[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[5]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countX[7]   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C10LPRefKit|count[9]                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |C10LPRefKit|sr[46]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|cpu_state                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |C10LPRefKit|interface9_bank_bus_adr[2]                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|next_irq_pending                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Inc_Ancho_B            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|YPixel                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Inc_Ancho_G            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Inc_Ancho_R            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|cpuregs_rs1[22]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|cpuregs_rs2[0]                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|Ultrasonido:Ultrasonido|ContadorDistancia:Distance|Contador       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|pixelOut[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Fila_Valida_B          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Fila_Valida_G          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|Fila_Valida_R          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |C10LPRefKit|rx_source_valid                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|Selector41                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|Selector44                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam|XPixel                 ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|Selector133                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|Selector156                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |C10LPRefKit|picorv32:picorv32|mem_wordsize                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |C10LPRefKit|Ultrasonido:Ultrasonido|UnidadControl:Control|Status              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |C10LPRefKit|Uart:Uart_1|UartTx:Transmission|Status                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |C10LPRefKit|Uart:Uart|UartTx:Transmission|Status                              ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |C10LPRefKit|Uart:Uart_1|UartRx:Receive|Status                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |C10LPRefKit|Uart:Uart_1|UartTx:Transmission|Status                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |C10LPRefKit|Uart:Uart|UartRx:Receive|Status                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |C10LPRefKit|Uart:Uart|UartTx:Transmission|Status                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |C10LPRefKit|picorv32:picorv32|cpu_state                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1[0][31]__1|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1[0][23]__2|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1[0][15]__3|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1[0][7]__4|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][31]__5|altsyncram_53h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][23]__6|altsyncram_53h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][15]__7|altsyncram_53h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][7]__8|altsyncram_53h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0|altsyncram_u3i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_0sd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for picorv32:picorv32|altsyncram:cpuregs_rtl_1|altsyncram_0sd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_rtl_0|altsyncram_en71:auto_generated ;
+---------------------------------+--------------------+------+--------------+
; Assignment                      ; Value              ; From ; To           ;
+---------------------------------+--------------------+------+--------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -            ;
+---------------------------------+--------------------+------+--------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_rtl_0|altsyncram_toj1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_1_rtl_0|altsyncram_toj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; DATA_WIDTH     ; 4        ; Signed Integer                                                   ;
; ADDR_WIDTH     ; 6        ; Signed Integer                                                   ;
; imageFILE      ; Mapa.mem ; String                                                           ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32:picorv32            ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary ;
; ENABLE_MUL           ; 1                                ; Unsigned Binary ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary ;
; ENABLE_DIV           ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ           ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary ;
; MASKED_IRQ           ; 0                                ; Unsigned Binary ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; PROGADDR_RESET       ; 0                                ; Unsigned Binary ;
; PROGADDR_IRQ         ; 10000                            ; Unsigned Binary ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; STEPS_AT_ONCE  ; 1     ; Signed Integer                                                   ;
; CARRY_CHAIN    ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_1[0][31]__1    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_1[0][23]__2    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_1[0][15]__3    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_1[0][7]__4     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][31]__5    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_53h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][23]__6    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_53h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][15]__7    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_53h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][7]__8     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_53h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------+--------------------------------+
; Parameter Name                     ; Value                                           ; Type                           ;
+------------------------------------+-------------------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                        ;
; WIDTH_A                            ; 4                                               ; Untyped                        ;
; WIDTHAD_A                          ; 6                                               ; Untyped                        ;
; NUMWORDS_A                         ; 64                                              ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                        ;
; WIDTH_B                            ; 4                                               ; Untyped                        ;
; WIDTHAD_B                          ; 6                                               ; Untyped                        ;
; NUMWORDS_B                         ; 64                                              ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                        ;
; BYTE_SIZE                          ; 8                                               ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                        ;
; INIT_FILE                          ; db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                                   ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_u3i1                                 ; Untyped                        ;
+------------------------------------+-------------------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32:picorv32|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                         ;
; NUMWORDS_A                         ; 36                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Untyped                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                         ;
; NUMWORDS_B                         ; 36                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_0sd1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32:picorv32|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                         ;
; NUMWORDS_A                         ; 36                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Untyped                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                         ;
; NUMWORDS_B                         ; 36                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_0sd1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_rtl_0                                  ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 32                                               ; Untyped        ;
; WIDTHAD_A                          ; 13                                               ; Untyped        ;
; NUMWORDS_A                         ; 5750                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_en71                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 10                   ; Untyped        ;
; WIDTHAD_A                          ; 4                    ; Untyped        ;
; NUMWORDS_A                         ; 16                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 10                   ; Untyped        ;
; WIDTHAD_B                          ; 4                    ; Untyped        ;
; NUMWORDS_B                         ; 16                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_toj1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0 ;
+------------------------------------+----------------------+-----------------+
; Parameter Name                     ; Value                ; Type            ;
+------------------------------------+----------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped         ;
; WIDTH_A                            ; 10                   ; Untyped         ;
; WIDTHAD_A                          ; 4                    ; Untyped         ;
; NUMWORDS_A                         ; 16                   ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped         ;
; WIDTH_B                            ; 10                   ; Untyped         ;
; WIDTHAD_B                          ; 4                    ; Untyped         ;
; NUMWORDS_B                         ; 16                   ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped         ;
; BYTE_SIZE                          ; 8                    ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; INIT_FILE                          ; UNUSED               ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped         ;
; ENABLE_ECC                         ; FALSE                ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_toj1      ; Untyped         ;
+------------------------------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                   ;
; Entity Instance                           ; altsyncram:mem_1[0][31]__1                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 8                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; altsyncram:mem_1[0][23]__2                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 8                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; altsyncram:mem_1[0][15]__3                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 8                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; altsyncram:mem_1[0][7]__4                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 8                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; altsyncram:mem_2[0][31]__5                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 8                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; altsyncram:mem_2[0][23]__6                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 8                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; altsyncram:mem_2[0][15]__7                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 8                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; altsyncram:mem_2[0][7]__8                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 8                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 4                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 4                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; picorv32:picorv32|altsyncram:cpuregs_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 36                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 32                                                                   ;
;     -- NUMWORDS_B                         ; 36                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; picorv32:picorv32|altsyncram:cpuregs_rtl_1                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 36                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 32                                                                   ;
;     -- NUMWORDS_B                         ; 36                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 5750                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; altsyncram:storage_rtl_0                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 10                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 10                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; altsyncram:storage_1_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 10                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 10                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
+-------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32:picorv32"                                                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq[31..6]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; pcpi_rd        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; pcpi_ready     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; pcpi_wait      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; pcpi_wr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; eoi            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_addr[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_instr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_addr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_read    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_write   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_wstrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pcpi_insn      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pcpi_rs1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pcpi_rs2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pcpi_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; trap           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; trace_valid    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; trace_data     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CamaraVGADriver:CamaraVGADriver|OV7670:Cam"                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PixelData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PAddress  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WPixel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 2343                        ;
;     ENA               ; 865                         ;
;     ENA SCLR          ; 317                         ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 131                         ;
;     SCLR              ; 240                         ;
;     SCLR SLD          ; 80                          ;
;     SLD               ; 44                          ;
;     plain             ; 647                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 5039                        ;
;     arith             ; 1200                        ;
;         2 data inputs ; 583                         ;
;         3 data inputs ; 617                         ;
;     normal            ; 3839                        ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 551                         ;
;         3 data inputs ; 971                         ;
;         4 data inputs ; 2251                        ;
; cycloneiii_ram_block  ; 180                         ;
;                       ;                             ;
; Max LUT depth         ; 15.50                       ;
; Average LUT depth     ; 5.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Aug  2 21:08:06 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C10LPRefKit -c C10LPRefKit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v
    Info (12023): Found entity 1: CamaraVGADriver File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/DivisorFrecuencia.v
    Info (12023): Found entity 1: DivisorFrecuencia File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/DivisorFrecuencia.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBuffer.v
    Info (12023): Found entity 1: ImBuffer File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBuffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBufferv2.v
    Info (12023): Found entity 1: ImBufferv2 File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBufferv2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/OV7670.v
    Info (12023): Found entity 1: OV7670 File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/OV7670.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v
    Info (12023): Found entity 1: VGA_Driver640x480 File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/GeneradorBaudios.v
    Info (12023): Found entity 1: GeneradorBaudios File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/GeneradorBaudios.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v
    Info (12023): Found entity 1: Uart File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v
    Info (12023): Found entity 1: UartRx File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v
    Info (12023): Found entity 1: UartTx File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/SERVO/Servomotor.v
    Info (12023): Found entity 1: Servomotor File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/SERVO/Servomotor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/INF/GPIO.v
    Info (12023): Found entity 1: GPIO File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/INF/GPIO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v
    Info (12023): Found entity 1: ContadorDistancia File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v
    Info (12023): Found entity 1: DivisorFrecuencia1 File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v
    Info (12023): Found entity 1: GeneradorPulsos File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v
    Info (12023): Found entity 1: Ultrasonido File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/UnidadControl.v
    Info (12023): Found entity 1: UnidadControl File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/UnidadControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v
    Info (12023): Found entity 1: Motores File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Direcciones.v
    Info (12023): Found entity 1: Direcciones File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Direcciones.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/PWM.v
    Info (12023): Found entity 1: PWM File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/PWM.v Line: 1
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(331) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 331
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(402) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1116) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1116
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1246
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1246
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1263
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1263
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1309) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1309
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1480
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1480
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1492) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1492
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1578) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1578
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1622
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1622
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1730) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1730
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1761) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1761
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1831
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1831
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1839
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1839
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1854
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1854
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1879
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1879
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1896
Warning (10335): Unrecognized synthesis attribute "full_case" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1896
Info (12021): Found 8 design units, including 8 entities, in source file /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
    Info (12023): Found entity 1: picorv32 File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 62
    Info (12023): Found entity 2: picorv32_regs File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2169
    Info (12023): Found entity 3: picorv32_pcpi_mul File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2192
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2313
    Info (12023): Found entity 5: picorv32_pcpi_div File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2415
    Info (12023): Found entity 6: picorv32_axi File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2512
    Info (12023): Found entity 7: picorv32_axi_adapter File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2726
    Info (12023): Found entity 8: picorv32_wb File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2810
Warning (10335): Unrecognized synthesis attribute "no_retiming" at C10LPRefKit.v(846) File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 846
Warning (10335): Unrecognized synthesis attribute "no_retiming" at C10LPRefKit.v(847) File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 847
Info (12021): Found 1 design units, including 1 entities, in source file C10LPRefKit.v
    Info (12023): Found entity 1: C10LPRefKit File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 4
Info (12127): Elaborating entity "C10LPRefKit" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(61): object "scratch_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(63): object "bus_errors_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(64): object "bus_errors_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(80): object "picorv32_idbus_err" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(99): object "ram_bus_dat_w" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(101): object "ram_bus_sel" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 101
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(105): object "ram_bus_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(106): object "ram_bus_cti" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(107): object "ram_bus_bte" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(119): object "interface0_ram_bus_cti" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(120): object "interface0_ram_bus_bte" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 120
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(134): object "interface1_ram_bus_cti" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(135): object "interface1_ram_bus_bte" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(143): object "tx_sink_first" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(144): object "tx_sink_last" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 144
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(152): object "rx_source_ready" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(168): object "uart_txfull_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(169): object "uart_txfull_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(171): object "uart_rxempty_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(172): object "uart_rxempty_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(187): object "uart_status_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(188): object "uart_status_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(192): object "uart_pending_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 192
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(195): object "uart_tx2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 195
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(196): object "uart_rx2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(198): object "uart_enable_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 198
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(200): object "uart_txempty_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(201): object "uart_txempty_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(203): object "uart_rxfull_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 203
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(204): object "uart_rxfull_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(238): object "uart_tx_fifo_wrport_dat_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 238
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(245): object "uart_tx_fifo_level1" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 245
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(259): object "uart_rx_fifo_source_first" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 259
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(260): object "uart_rx_fifo_source_last" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 260
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(275): object "uart_rx_fifo_wrport_dat_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 275
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(282): object "uart_rx_fifo_level1" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(290): object "timer_load_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 290
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(292): object "timer_reload_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 292
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(294): object "timer_en_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 294
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(298): object "timer_value_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 298
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(299): object "timer_value_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 299
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(308): object "timer_status_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(309): object "timer_status_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 309
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(312): object "timer_pending_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(315): object "timer_zero2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 315
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(317): object "timer_enable_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 317
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(327): object "bus_cti" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 327
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(328): object "bus_bte" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 328
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(340): object "tstriple1_i" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(348): object "UARTB_Baudios_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 348
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(350): object "UARTB_TxInit_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(352): object "UARTB_TxData_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 352
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(354): object "UARTB_RxData_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 354
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(355): object "UARTB_RxData_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 355
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(357): object "UARTB_TxDone_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 357
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(358): object "UARTB_TxDone_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 358
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(360): object "UARTB_RxAvailable_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 360
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(361): object "UARTB_RxAvailable_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 361
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(376): object "UARTB_status_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 376
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(377): object "UARTB_status_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 377
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(381): object "UARTB_pending_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 381
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(384): object "UARTB_TXDONE2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 384
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(385): object "UARTB_RXAVAILABLE2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 385
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(387): object "UARTB_enable_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 387
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(389): object "UARTA_Baudios_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 389
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(391): object "UARTA_TxInit_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 391
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(393): object "UARTA_TxData_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(395): object "UARTA_RxData_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 395
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(396): object "UARTA_RxData_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 396
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(398): object "UARTA_TxDone_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 398
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(399): object "UARTA_TxDone_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 399
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(401): object "UARTA_RxAvailable_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 401
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(402): object "UARTA_RxAvailable_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 402
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(417): object "UARTA_status_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(418): object "UARTA_status_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 418
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(422): object "UARTA_pending_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 422
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(425): object "UARTA_TXDONE2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 425
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(426): object "UARTA_RXAVAILABLE2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 426
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(428): object "UARTA_enable_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 428
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(430): object "Periodo_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 430
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(432): object "Ciclo_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 432
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(434): object "INF_Datain_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 434
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(436): object "INF_Control_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 436
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(438): object "INF_Dataout_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 438
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(439): object "INF_Dataout_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 439
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(448): object "INF_status_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 448
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(449): object "INF_status_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 449
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(452): object "INF_pending_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 452
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(455): object "INF_REFLECT2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 455
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(457): object "INF_enable_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 457
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(459): object "ULTRASONIDO_Inicio_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 459
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(461): object "ULTRASONIDO_Done_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 461
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(462): object "ULTRASONIDO_Done_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 462
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(464): object "ULTRASONIDO_Distancia_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 464
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(465): object "ULTRASONIDO_Distancia_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 465
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(474): object "ULTRASONIDO_status_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(475): object "ULTRASONIDO_status_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(478): object "ULTRASONIDO_pending_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 478
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(481): object "ULTRASONIDO_DONE2" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 481
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(483): object "ULTRASONIDO_enable_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 483
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(485): object "Movimiento_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 485
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(487): object "Duty1_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 487
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(489): object "Duty2_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 489
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(491): object "Forma_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 491
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(492): object "Forma_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 492
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(494): object "PromedioColor_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 494
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(495): object "PromedioColor_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 495
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(497): object "MapaData_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 497
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(499): object "MapaAddr_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 499
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(501): object "MapaWrite_re" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 501
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(528): object "basesoc_wishbone_cti" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 528
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(529): object "basesoc_wishbone_bte" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 529
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(542): object "request" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 542
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(556): object "csrbank0_Datain0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 556
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(560): object "csrbank0_Control0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 560
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(563): object "csrbank0_Dataout_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 563
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(567): object "csrbank0_ev_status_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 567
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(576): object "csrbank0_ev_enable0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 576
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(585): object "csrbank1_Movimiento0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 585
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(589): object "csrbank1_Duty10_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 589
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(593): object "csrbank1_Duty20_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 593
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(602): object "csrbank2_Periodo0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 602
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(606): object "csrbank2_Ciclo0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 606
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(615): object "csrbank3_Baudios0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 615
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(619): object "csrbank3_TxInit0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 619
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(623): object "csrbank3_TxData0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 623
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(626): object "csrbank3_RxData_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 626
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(630): object "csrbank3_TxDone_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 630
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(634): object "csrbank3_RxAvailable_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 634
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(638): object "csrbank3_ev_status_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 638
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(647): object "csrbank3_ev_enable0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 647
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(656): object "csrbank4_Baudios0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 656
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(660): object "csrbank4_TxInit0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 660
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(664): object "csrbank4_TxData0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 664
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(667): object "csrbank4_RxData_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 667
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(671): object "csrbank4_TxDone_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 671
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(675): object "csrbank4_RxAvailable_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 675
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(679): object "csrbank4_ev_status_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 679
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(688): object "csrbank4_ev_enable0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 688
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(697): object "csrbank5_Inicio0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 697
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(700): object "csrbank5_Done_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 700
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(704): object "csrbank5_Distancia_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 704
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(708): object "csrbank5_ev_status_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 708
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(717): object "csrbank5_ev_enable0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 717
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(725): object "csrbank6_Forma_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 725
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(729): object "csrbank6_PromedioColor_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 729
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(734): object "csrbank6_MapaData0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 734
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(738): object "csrbank6_MapaAddr0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 738
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(742): object "csrbank6_MapaWrite0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 742
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(751): object "csrbank7_reset0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 751
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(755): object "csrbank7_scratch0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 755
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(758): object "csrbank7_bus_errors_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 758
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(768): object "csrbank8_load0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 768
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(772): object "csrbank8_reload0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 772
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(776): object "csrbank8_en0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 776
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(780): object "csrbank8_update_value0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 780
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(783): object "csrbank8_value_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 783
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(787): object "csrbank8_ev_status_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 787
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(796): object "csrbank8_ev_enable0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 796
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(804): object "csrbank9_txfull_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 804
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(808): object "csrbank9_rxempty_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 808
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(812): object "csrbank9_ev_status_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 812
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(821): object "csrbank9_ev_enable0_we" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 821
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(824): object "csrbank9_txempty_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 824
Warning (10036): Verilog HDL or VHDL warning at C10LPRefKit.v(828): object "csrbank9_rxfull_r" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 828
Warning (10230): Verilog HDL assignment warning at C10LPRefKit.v(908): truncated value with size 8 to match size of target (1) File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 908
Warning (10230): Verilog HDL assignment warning at C10LPRefKit.v(1092): truncated value with size 48 to match size of target (32) File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 1092
Warning (10230): Verilog HDL assignment warning at C10LPRefKit.v(1186): truncated value with size 30 to match size of target (14) File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 1186
Warning (10850): Verilog HDL warning at C10LPRefKit.v(2863): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2863
Warning (10855): Verilog HDL warning at C10LPRefKit.v(2862): initial value for variable mem_1 should be constant File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2862
Warning (10850): Verilog HDL warning at C10LPRefKit.v(2883): number of words (0) in memory file does not match the number of elements in the address range [0:4095] File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2883
Warning (10855): Verilog HDL warning at C10LPRefKit.v(2882): initial value for variable mem_2 should be constant File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2882
Warning (10030): Net "mem.data_a" at C10LPRefKit.v(2834) has no driver or initial value, using a default initial value '0' File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2834
Warning (10030): Net "mem.waddr_a" at C10LPRefKit.v(2834) has no driver or initial value, using a default initial value '0' File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2834
Warning (10030): Net "mem.we_a" at C10LPRefKit.v(2834) has no driver or initial value, using a default initial value '0' File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2834
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][31]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][23]__2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][15]__3" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][7]__4" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][31]__5" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][23]__6" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][15]__7" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][7]__8" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][23]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][15]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][31]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][23]__6" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][15]__7" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][7]__8" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "Uart" for hierarchy "Uart:Uart" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2937
Info (12128): Elaborating entity "UartTx" for hierarchy "Uart:Uart|UartTx:Transmission" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v Line: 17
Info (12128): Elaborating entity "UartRx" for hierarchy "Uart:Uart|UartRx:Receive" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v Line: 18
Info (12128): Elaborating entity "GeneradorBaudios" for hierarchy "Uart:Uart|GeneradorBaudios:Baud" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v Line: 19
Info (12128): Elaborating entity "Servomotor" for hierarchy "Servomotor:Servomotor" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2958
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:GPIO" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2965
Info (12128): Elaborating entity "Ultrasonido" for hierarchy "Ultrasonido:Ultrasonido" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2975
Info (12128): Elaborating entity "DivisorFrecuencia1" for hierarchy "Ultrasonido:Ultrasonido|DivisorFrecuencia1:CLK1M" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v Line: 19
Info (12128): Elaborating entity "GeneradorPulsos" for hierarchy "Ultrasonido:Ultrasonido|GeneradorPulsos:Pulse" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v Line: 21
Info (12128): Elaborating entity "ContadorDistancia" for hierarchy "Ultrasonido:Ultrasonido|ContadorDistancia:Distance" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v Line: 24
Info (12128): Elaborating entity "UnidadControl" for hierarchy "Ultrasonido:Ultrasonido|UnidadControl:Control" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v Line: 27
Info (12128): Elaborating entity "Motores" for hierarchy "Motores:Motores" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2987
Info (12128): Elaborating entity "PWM" for hierarchy "Motores:Motores|PWM:First" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v Line: 14
Info (12128): Elaborating entity "Direcciones" for hierarchy "Motores:Motores|Direcciones:Dir" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v Line: 16
Info (12128): Elaborating entity "CamaraVGADriver" for hierarchy "CamaraVGADriver:CamaraVGADriver" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 3005
Warning (10036): Verilog HDL or VHDL warning at CamaraVGADriver.v(51): object "ColoresProm" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at CamaraVGADriver.v(52): object "ColoresForma" assigned a value but never read File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at CamaraVGADriver.v(98): variable "DataMapaOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at CamaraVGADriver.v(111): variable "PromedioColor" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 111
Warning (10235): Verilog HDL Always Construct warning at CamaraVGADriver.v(121): variable "Forma" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 121
Warning (10240): Verilog HDL Always Construct warning at CamaraVGADriver.v(73): inferring latch(es) for variable "CounterX", which holds its previous value in one or more paths through the always construct File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 73
Warning (10240): Verilog HDL Always Construct warning at CamaraVGADriver.v(73): inferring latch(es) for variable "CounterY", which holds its previous value in one or more paths through the always construct File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 73
Info (10041): Inferred latch for "CounterY[0]" at CamaraVGADriver.v(76) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
Info (10041): Inferred latch for "CounterY[1]" at CamaraVGADriver.v(76) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
Info (10041): Inferred latch for "CounterY[2]" at CamaraVGADriver.v(76) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
Info (10041): Inferred latch for "CounterX[0]" at CamaraVGADriver.v(76) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
Info (10041): Inferred latch for "CounterX[1]" at CamaraVGADriver.v(76) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
Info (10041): Inferred latch for "CounterX[2]" at CamaraVGADriver.v(76) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
Info (12128): Elaborating entity "ImBufferv2" for hierarchy "CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 64
Info (12128): Elaborating entity "VGA_Driver640x480" for hierarchy "CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(44): truncated value with size 32 to match size of target (10) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 44
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(45): truncated value with size 32 to match size of target (9) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 45
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (10) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(59): truncated value with size 32 to match size of target (9) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 59
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(68): truncated value with size 32 to match size of target (9) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 68
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(72): truncated value with size 32 to match size of target (10) File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 72
Info (12128): Elaborating entity "DivisorFrecuencia" for hierarchy "CamaraVGADriver:CamaraVGADriver|DivisorFrecuencia:CLK25" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 69
Info (12128): Elaborating entity "OV7670" for hierarchy "CamaraVGADriver:CamaraVGADriver|OV7670:Cam" File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 71
Info (12128): Elaborating entity "picorv32" for hierarchy "picorv32:picorv32" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 3057
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(181): object "dbg_insn_addr" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(183): object "dbg_mem_valid" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(184): object "dbg_mem_instr" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(185): object "dbg_mem_ready" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(186): object "dbg_mem_addr" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(187): object "dbg_mem_wdata" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(188): object "dbg_mem_wstrb" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(189): object "dbg_mem_rdata" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(375): object "mem_busy" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 375
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(695): object "dbg_rs1val" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 695
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(696): object "dbg_rs2val" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 696
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(697): object "dbg_rs1val_valid" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 697
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(698): object "dbg_rs2val_valid" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(767): object "dbg_valid_insn" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 767
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1179): object "dbg_ascii_state" assigned a value but never read File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1179
Warning (10763): Verilog HDL warning at picorv32.v(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 332
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 332
Warning (10230): Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 617
Warning (10230): Verilog HDL assignment warning at picorv32.v(797): truncated value with size 6 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 797
Warning (10230): Verilog HDL assignment warning at picorv32.v(798): truncated value with size 6 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 798
Warning (10230): Verilog HDL assignment warning at picorv32.v(799): truncated value with size 6 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 799
Warning (10230): Verilog HDL assignment warning at picorv32.v(830): truncated value with size 6 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 830
Warning (10230): Verilog HDL assignment warning at picorv32.v(831): truncated value with size 6 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 831
Warning (10230): Verilog HDL assignment warning at picorv32.v(832): truncated value with size 6 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 832
Warning (10230): Verilog HDL assignment warning at picorv32.v(888): truncated value with size 32 to match size of target (6) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 888
Warning (10230): Verilog HDL assignment warning at picorv32.v(1240): truncated value with size 33 to match size of target (32) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1240
Warning (10230): Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 32 to match size of target (1) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1245
Warning (10763): Verilog HDL warning at picorv32.v(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1247
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1247
Warning (10763): Verilog HDL warning at picorv32.v(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1264
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1264
Warning (10763): Verilog HDL warning at picorv32.v(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1310
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1310): incomplete case statement has no default case item File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1310
Warning (10230): Verilog HDL assignment warning at picorv32.v(1344): truncated value with size 32 to match size of target (6) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1344
Warning (10230): Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1399
Warning (10230): Verilog HDL assignment warning at picorv32.v(1421): truncated value with size 32 to match size of target (4) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1421
Warning (10230): Verilog HDL assignment warning at picorv32.v(1423): truncated value with size 32 to match size of target (4) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1423
Warning (10763): Verilog HDL warning at picorv32.v(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1493
Warning (10230): Verilog HDL assignment warning at picorv32.v(1539): truncated value with size 32 to match size of target (6) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1539
Warning (10230): Verilog HDL assignment warning at picorv32.v(1589): truncated value with size 32 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1589
Warning (10763): Verilog HDL warning at picorv32.v(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1623
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1623
Warning (10230): Verilog HDL assignment warning at picorv32.v(1658): truncated value with size 32 to match size of target (6) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1658
Warning (10230): Verilog HDL assignment warning at picorv32.v(1704): truncated value with size 6 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1704
Warning (10230): Verilog HDL assignment warning at picorv32.v(1726): truncated value with size 32 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1726
Warning (10230): Verilog HDL assignment warning at picorv32.v(1756): truncated value with size 32 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1756
Warning (10763): Verilog HDL warning at picorv32.v(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1832
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1832
Warning (10230): Verilog HDL assignment warning at picorv32.v(1837): truncated value with size 32 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1837
Warning (10763): Verilog HDL warning at picorv32.v(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1840
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1840
Warning (10230): Verilog HDL assignment warning at picorv32.v(1845): truncated value with size 32 to match size of target (5) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1845
Warning (10763): Verilog HDL warning at picorv32.v(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1855
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1855
Warning (10763): Verilog HDL warning at picorv32.v(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1880
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1880
Warning (10763): Verilog HDL warning at picorv32.v(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1897
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1897
Info (12128): Elaborating entity "picorv32_pcpi_mul" for hierarchy "picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul" File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 297
Warning (10230): Verilog HDL assignment warning at picorv32.v(2286): truncated value with size 32 to match size of target (7) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2286
Warning (10230): Verilog HDL assignment warning at picorv32.v(2294): truncated value with size 32 to match size of target (7) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2294
Warning (10230): Verilog HDL assignment warning at picorv32.v(2308): truncated value with size 64 to match size of target (32) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2308
Info (12128): Elaborating entity "picorv32_pcpi_div" for hierarchy "picorv32:picorv32|picorv32_pcpi_div:pcpi_div" File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 317
Warning (10259): Verilog HDL error at picorv32.v(2473): constant value overflow File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2473
Warning (10230): Verilog HDL assignment warning at picorv32.v(2494): truncated value with size 63 to match size of target (32) File: /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2494
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:mem_1[0][31]__1"
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_1[0][31]__1"
Info (12133): Instantiated megafunction "altsyncram:mem_1[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p2h1.tdf
    Info (12023): Found entity 1: altsyncram_p2h1 File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_p2h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p2h1" for hierarchy "altsyncram:mem_1[0][31]__1|altsyncram_p2h1:auto_generated" File: /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:mem_2[0][31]__5"
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_2[0][31]__5"
Info (12133): Instantiated megafunction "altsyncram:mem_2[0][31]__5" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_53h1.tdf
    Info (12023): Found entity 1: altsyncram_53h1 File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_53h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_53h1" for hierarchy "altsyncram:mem_2[0][31]__5|altsyncram_53h1:auto_generated" File: /home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Ultrasonido:Ultrasonido|ContadorDistancia:Distance|Varclock File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v Line: 15
    Warning (19017): Found clock multiplexer Ultrasonido:Ultrasonido|GeneradorPulsos:Pulse|VarClock File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v Line: 13
    Warning (19017): Found clock multiplexer Uart:Uart_1|UartRx:Receive|VarClock File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v Line: 12
    Warning (19017): Found clock multiplexer Uart:Uart_1|UartTx:Transmission|VarClock File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v Line: 13
    Warning (19017): Found clock multiplexer Uart:Uart|UartRx:Receive|VarClock File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v Line: 12
    Warning (19017): Found clock multiplexer Uart:Uart|UartTx:Transmission|VarClock File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v Line: 13
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Warning (276027): Inferred dual-clock RAM node "CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "picorv32:picorv32|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "picorv32:picorv32|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "storage" is uninferred due to asynchronous read logic File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2886
    Info (276007): RAM logic "storage_1" is uninferred due to asynchronous read logic File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 2903
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32:picorv32|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 36
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 36
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32:picorv32|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 36
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 36
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 5750
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3i1.tdf
    Info (12023): Found entity 1: altsyncram_u3i1 File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_u3i1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "picorv32:picorv32|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "picorv32:picorv32|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "36"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "36"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0sd1.tdf
    Info (12023): Found entity 1: altsyncram_0sd1 File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_0sd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "picorv32:picorv32|altsyncram:cpuregs_rtl_1"
Info (12133): Instantiated megafunction "picorv32:picorv32|altsyncram:cpuregs_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "36"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "36"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5750"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_en71.tdf
    Info (12023): Found entity 1: altsyncram_en71 File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_en71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_toj1.tdf
    Info (12023): Found entity 1: altsyncram_toj1 File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_toj1:auto_generated|ram_block1a8" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf Line: 263
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_toj1:auto_generated|ram_block1a9" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf Line: 291
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_toj1:auto_generated|ram_block1a8" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf Line: 263
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_toj1:auto_generated|ram_block1a9" File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf Line: 291
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch CamaraVGADriver:CamaraVGADriver|CounterX[0] has unsafe behavior File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countX[8] File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 56
Warning (13012): Latch CamaraVGADriver:CamaraVGADriver|CounterX[1] has unsafe behavior File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countX[8] File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 56
Warning (13012): Latch CamaraVGADriver:CamaraVGADriver|CounterX[2] has unsafe behavior File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countX[8] File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 56
Warning (13012): Latch CamaraVGADriver:CamaraVGADriver|CounterY[0] has unsafe behavior File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[8] File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 56
Warning (13012): Latch CamaraVGADriver:CamaraVGADriver|CounterY[1] has unsafe behavior File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[8] File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 56
Warning (13012): Latch CamaraVGADriver:CamaraVGADriver|CounterY[2] has unsafe behavior File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA|countY[8] File: /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v Line: 56
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hyperram_rst_n" is stuck at VCC File: /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5715 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 5479 logic cells
    Info (21064): Implemented 180 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 319 warnings
    Info: Peak virtual memory: 1472 megabytes
    Info: Processing ended: Mon Aug  2 21:09:01 2021
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.map.smsg.


