// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLXbar(
  input         clock,
                reset,
  output        auto_in_8_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_8_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_8_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_8_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_8_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_8_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_8_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_8_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_8_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_8_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_8_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_8_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_8_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_8_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_8_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_8_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_8_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_8_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_8_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_8_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_8_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_8_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_8_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_8_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_8_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_8_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_8_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_8_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_8_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_8_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_8_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_8_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_8_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_8_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_8_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_8_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_8_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_7_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_7_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_7_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_7_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_7_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_7_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_7_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_7_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_7_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_7_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_7_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_7_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_7_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_7_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_7_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_7_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_7_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_7_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_7_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_7_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_7_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_7_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_7_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_7_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_7_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_7_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_7_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_7_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_7_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_7_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_7_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_7_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_7_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_7_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_7_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_7_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_7_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_6_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_6_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_6_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_6_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_6_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_6_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_6_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_6_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_6_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_6_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_6_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_6_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_6_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_6_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_6_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_6_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_6_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_6_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_6_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_6_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_6_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_6_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_6_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_6_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_6_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_6_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_6_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_6_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_6_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_6_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_6_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_6_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_6_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_6_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_6_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_6_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_6_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_5_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_5_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_5_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_5_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_5_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_5_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_5_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_5_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_5_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_5_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_5_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_5_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_5_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_5_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_5_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_5_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_5_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_5_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_5_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_5_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_5_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_5_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_5_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_5_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_5_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_5_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_5_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_5_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_5_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_5_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_5_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_5_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_5_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_5_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_5_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_5_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_5_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_4_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_4_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_4_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_4_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_4_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_4_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_4_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_4_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_4_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_4_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_4_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_4_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_4_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_4_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_4_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_4_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_4_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_4_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_4_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_4_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_4_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_4_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_4_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_4_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_4_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_4_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_4_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_4_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_4_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_4_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_4_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_4_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_4_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_4_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_4_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_4_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_4_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_3_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_3_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_3_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_3_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_3_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_3_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_3_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_3_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_3_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_3_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_3_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_3_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_3_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_3_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_3_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_3_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_3_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_3_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_3_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_2_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_2_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_2_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_2_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_2_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_2_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_2_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_2_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_2_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_2_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_2_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_2_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_2_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_2_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_2_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_2_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_2_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_2_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_2_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_2_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_2_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [5:0]  auto_out_2_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_2_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_2_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_2_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_2_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_2_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [5:0]  auto_out_2_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_2_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [5:0]  auto_out_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [5:0]  auto_out_1_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [5:0]  auto_out_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [5:0]  auto_out_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [5:0]  auto_out_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [5:0]  auto_out_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [3:0]  out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  in_8_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_8_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_7_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_7_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_6_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_6_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_5_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_5_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_4_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_4_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_3_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_3_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_2_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_2_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_8_a_valid_0 = auto_in_8_a_valid;
  wire [2:0]  auto_in_8_a_bits_opcode_0 = auto_in_8_a_bits_opcode;
  wire [2:0]  auto_in_8_a_bits_param_0 = auto_in_8_a_bits_param;
  wire [3:0]  auto_in_8_a_bits_size_0 = auto_in_8_a_bits_size;
  wire [1:0]  auto_in_8_a_bits_source_0 = auto_in_8_a_bits_source;
  wire [31:0] auto_in_8_a_bits_address_0 = auto_in_8_a_bits_address;
  wire [7:0]  auto_in_8_a_bits_mask_0 = auto_in_8_a_bits_mask;
  wire [63:0] auto_in_8_a_bits_data_0 = auto_in_8_a_bits_data;
  wire        auto_in_8_a_bits_corrupt_0 = auto_in_8_a_bits_corrupt;
  wire        auto_in_8_b_ready_0 = auto_in_8_b_ready;
  wire        auto_in_8_c_valid_0 = auto_in_8_c_valid;
  wire [2:0]  auto_in_8_c_bits_opcode_0 = auto_in_8_c_bits_opcode;
  wire [2:0]  auto_in_8_c_bits_param_0 = auto_in_8_c_bits_param;
  wire [3:0]  auto_in_8_c_bits_size_0 = auto_in_8_c_bits_size;
  wire [1:0]  auto_in_8_c_bits_source_0 = auto_in_8_c_bits_source;
  wire [31:0] auto_in_8_c_bits_address_0 = auto_in_8_c_bits_address;
  wire [63:0] auto_in_8_c_bits_data_0 = auto_in_8_c_bits_data;
  wire        auto_in_8_c_bits_corrupt_0 = auto_in_8_c_bits_corrupt;
  wire        auto_in_8_d_ready_0 = auto_in_8_d_ready;
  wire        auto_in_8_e_valid_0 = auto_in_8_e_valid;
  wire [1:0]  auto_in_8_e_bits_sink_0 = auto_in_8_e_bits_sink;
  wire        auto_in_7_a_valid_0 = auto_in_7_a_valid;
  wire [2:0]  auto_in_7_a_bits_opcode_0 = auto_in_7_a_bits_opcode;
  wire [2:0]  auto_in_7_a_bits_param_0 = auto_in_7_a_bits_param;
  wire [3:0]  auto_in_7_a_bits_size_0 = auto_in_7_a_bits_size;
  wire [1:0]  auto_in_7_a_bits_source_0 = auto_in_7_a_bits_source;
  wire [31:0] auto_in_7_a_bits_address_0 = auto_in_7_a_bits_address;
  wire [7:0]  auto_in_7_a_bits_mask_0 = auto_in_7_a_bits_mask;
  wire [63:0] auto_in_7_a_bits_data_0 = auto_in_7_a_bits_data;
  wire        auto_in_7_a_bits_corrupt_0 = auto_in_7_a_bits_corrupt;
  wire        auto_in_7_b_ready_0 = auto_in_7_b_ready;
  wire        auto_in_7_c_valid_0 = auto_in_7_c_valid;
  wire [2:0]  auto_in_7_c_bits_opcode_0 = auto_in_7_c_bits_opcode;
  wire [2:0]  auto_in_7_c_bits_param_0 = auto_in_7_c_bits_param;
  wire [3:0]  auto_in_7_c_bits_size_0 = auto_in_7_c_bits_size;
  wire [1:0]  auto_in_7_c_bits_source_0 = auto_in_7_c_bits_source;
  wire [31:0] auto_in_7_c_bits_address_0 = auto_in_7_c_bits_address;
  wire [63:0] auto_in_7_c_bits_data_0 = auto_in_7_c_bits_data;
  wire        auto_in_7_c_bits_corrupt_0 = auto_in_7_c_bits_corrupt;
  wire        auto_in_7_d_ready_0 = auto_in_7_d_ready;
  wire        auto_in_7_e_valid_0 = auto_in_7_e_valid;
  wire [1:0]  auto_in_7_e_bits_sink_0 = auto_in_7_e_bits_sink;
  wire        auto_in_6_a_valid_0 = auto_in_6_a_valid;
  wire [2:0]  auto_in_6_a_bits_opcode_0 = auto_in_6_a_bits_opcode;
  wire [2:0]  auto_in_6_a_bits_param_0 = auto_in_6_a_bits_param;
  wire [3:0]  auto_in_6_a_bits_size_0 = auto_in_6_a_bits_size;
  wire [1:0]  auto_in_6_a_bits_source_0 = auto_in_6_a_bits_source;
  wire [31:0] auto_in_6_a_bits_address_0 = auto_in_6_a_bits_address;
  wire [7:0]  auto_in_6_a_bits_mask_0 = auto_in_6_a_bits_mask;
  wire [63:0] auto_in_6_a_bits_data_0 = auto_in_6_a_bits_data;
  wire        auto_in_6_a_bits_corrupt_0 = auto_in_6_a_bits_corrupt;
  wire        auto_in_6_b_ready_0 = auto_in_6_b_ready;
  wire        auto_in_6_c_valid_0 = auto_in_6_c_valid;
  wire [2:0]  auto_in_6_c_bits_opcode_0 = auto_in_6_c_bits_opcode;
  wire [2:0]  auto_in_6_c_bits_param_0 = auto_in_6_c_bits_param;
  wire [3:0]  auto_in_6_c_bits_size_0 = auto_in_6_c_bits_size;
  wire [1:0]  auto_in_6_c_bits_source_0 = auto_in_6_c_bits_source;
  wire [31:0] auto_in_6_c_bits_address_0 = auto_in_6_c_bits_address;
  wire [63:0] auto_in_6_c_bits_data_0 = auto_in_6_c_bits_data;
  wire        auto_in_6_c_bits_corrupt_0 = auto_in_6_c_bits_corrupt;
  wire        auto_in_6_d_ready_0 = auto_in_6_d_ready;
  wire        auto_in_6_e_valid_0 = auto_in_6_e_valid;
  wire [1:0]  auto_in_6_e_bits_sink_0 = auto_in_6_e_bits_sink;
  wire        auto_in_5_a_valid_0 = auto_in_5_a_valid;
  wire [2:0]  auto_in_5_a_bits_opcode_0 = auto_in_5_a_bits_opcode;
  wire [2:0]  auto_in_5_a_bits_param_0 = auto_in_5_a_bits_param;
  wire [3:0]  auto_in_5_a_bits_size_0 = auto_in_5_a_bits_size;
  wire [1:0]  auto_in_5_a_bits_source_0 = auto_in_5_a_bits_source;
  wire [31:0] auto_in_5_a_bits_address_0 = auto_in_5_a_bits_address;
  wire [7:0]  auto_in_5_a_bits_mask_0 = auto_in_5_a_bits_mask;
  wire [63:0] auto_in_5_a_bits_data_0 = auto_in_5_a_bits_data;
  wire        auto_in_5_a_bits_corrupt_0 = auto_in_5_a_bits_corrupt;
  wire        auto_in_5_b_ready_0 = auto_in_5_b_ready;
  wire        auto_in_5_c_valid_0 = auto_in_5_c_valid;
  wire [2:0]  auto_in_5_c_bits_opcode_0 = auto_in_5_c_bits_opcode;
  wire [2:0]  auto_in_5_c_bits_param_0 = auto_in_5_c_bits_param;
  wire [3:0]  auto_in_5_c_bits_size_0 = auto_in_5_c_bits_size;
  wire [1:0]  auto_in_5_c_bits_source_0 = auto_in_5_c_bits_source;
  wire [31:0] auto_in_5_c_bits_address_0 = auto_in_5_c_bits_address;
  wire [63:0] auto_in_5_c_bits_data_0 = auto_in_5_c_bits_data;
  wire        auto_in_5_c_bits_corrupt_0 = auto_in_5_c_bits_corrupt;
  wire        auto_in_5_d_ready_0 = auto_in_5_d_ready;
  wire        auto_in_5_e_valid_0 = auto_in_5_e_valid;
  wire [1:0]  auto_in_5_e_bits_sink_0 = auto_in_5_e_bits_sink;
  wire        auto_in_4_a_valid_0 = auto_in_4_a_valid;
  wire [2:0]  auto_in_4_a_bits_opcode_0 = auto_in_4_a_bits_opcode;
  wire [2:0]  auto_in_4_a_bits_param_0 = auto_in_4_a_bits_param;
  wire [3:0]  auto_in_4_a_bits_size_0 = auto_in_4_a_bits_size;
  wire [1:0]  auto_in_4_a_bits_source_0 = auto_in_4_a_bits_source;
  wire [31:0] auto_in_4_a_bits_address_0 = auto_in_4_a_bits_address;
  wire [7:0]  auto_in_4_a_bits_mask_0 = auto_in_4_a_bits_mask;
  wire [63:0] auto_in_4_a_bits_data_0 = auto_in_4_a_bits_data;
  wire        auto_in_4_a_bits_corrupt_0 = auto_in_4_a_bits_corrupt;
  wire        auto_in_4_b_ready_0 = auto_in_4_b_ready;
  wire        auto_in_4_c_valid_0 = auto_in_4_c_valid;
  wire [2:0]  auto_in_4_c_bits_opcode_0 = auto_in_4_c_bits_opcode;
  wire [2:0]  auto_in_4_c_bits_param_0 = auto_in_4_c_bits_param;
  wire [3:0]  auto_in_4_c_bits_size_0 = auto_in_4_c_bits_size;
  wire [1:0]  auto_in_4_c_bits_source_0 = auto_in_4_c_bits_source;
  wire [31:0] auto_in_4_c_bits_address_0 = auto_in_4_c_bits_address;
  wire [63:0] auto_in_4_c_bits_data_0 = auto_in_4_c_bits_data;
  wire        auto_in_4_c_bits_corrupt_0 = auto_in_4_c_bits_corrupt;
  wire        auto_in_4_d_ready_0 = auto_in_4_d_ready;
  wire        auto_in_4_e_valid_0 = auto_in_4_e_valid;
  wire [1:0]  auto_in_4_e_bits_sink_0 = auto_in_4_e_bits_sink;
  wire        auto_in_3_a_valid_0 = auto_in_3_a_valid;
  wire [2:0]  auto_in_3_a_bits_opcode_0 = auto_in_3_a_bits_opcode;
  wire [2:0]  auto_in_3_a_bits_param_0 = auto_in_3_a_bits_param;
  wire [3:0]  auto_in_3_a_bits_size_0 = auto_in_3_a_bits_size;
  wire [1:0]  auto_in_3_a_bits_source_0 = auto_in_3_a_bits_source;
  wire [31:0] auto_in_3_a_bits_address_0 = auto_in_3_a_bits_address;
  wire [7:0]  auto_in_3_a_bits_mask_0 = auto_in_3_a_bits_mask;
  wire [63:0] auto_in_3_a_bits_data_0 = auto_in_3_a_bits_data;
  wire        auto_in_3_a_bits_corrupt_0 = auto_in_3_a_bits_corrupt;
  wire        auto_in_3_b_ready_0 = auto_in_3_b_ready;
  wire        auto_in_3_c_valid_0 = auto_in_3_c_valid;
  wire [2:0]  auto_in_3_c_bits_opcode_0 = auto_in_3_c_bits_opcode;
  wire [2:0]  auto_in_3_c_bits_param_0 = auto_in_3_c_bits_param;
  wire [3:0]  auto_in_3_c_bits_size_0 = auto_in_3_c_bits_size;
  wire [1:0]  auto_in_3_c_bits_source_0 = auto_in_3_c_bits_source;
  wire [31:0] auto_in_3_c_bits_address_0 = auto_in_3_c_bits_address;
  wire [63:0] auto_in_3_c_bits_data_0 = auto_in_3_c_bits_data;
  wire        auto_in_3_c_bits_corrupt_0 = auto_in_3_c_bits_corrupt;
  wire        auto_in_3_d_ready_0 = auto_in_3_d_ready;
  wire        auto_in_3_e_valid_0 = auto_in_3_e_valid;
  wire [1:0]  auto_in_3_e_bits_sink_0 = auto_in_3_e_bits_sink;
  wire        auto_in_2_a_valid_0 = auto_in_2_a_valid;
  wire [2:0]  auto_in_2_a_bits_opcode_0 = auto_in_2_a_bits_opcode;
  wire [2:0]  auto_in_2_a_bits_param_0 = auto_in_2_a_bits_param;
  wire [3:0]  auto_in_2_a_bits_size_0 = auto_in_2_a_bits_size;
  wire [1:0]  auto_in_2_a_bits_source_0 = auto_in_2_a_bits_source;
  wire [31:0] auto_in_2_a_bits_address_0 = auto_in_2_a_bits_address;
  wire [7:0]  auto_in_2_a_bits_mask_0 = auto_in_2_a_bits_mask;
  wire [63:0] auto_in_2_a_bits_data_0 = auto_in_2_a_bits_data;
  wire        auto_in_2_a_bits_corrupt_0 = auto_in_2_a_bits_corrupt;
  wire        auto_in_2_b_ready_0 = auto_in_2_b_ready;
  wire        auto_in_2_c_valid_0 = auto_in_2_c_valid;
  wire [2:0]  auto_in_2_c_bits_opcode_0 = auto_in_2_c_bits_opcode;
  wire [2:0]  auto_in_2_c_bits_param_0 = auto_in_2_c_bits_param;
  wire [3:0]  auto_in_2_c_bits_size_0 = auto_in_2_c_bits_size;
  wire [1:0]  auto_in_2_c_bits_source_0 = auto_in_2_c_bits_source;
  wire [31:0] auto_in_2_c_bits_address_0 = auto_in_2_c_bits_address;
  wire [63:0] auto_in_2_c_bits_data_0 = auto_in_2_c_bits_data;
  wire        auto_in_2_c_bits_corrupt_0 = auto_in_2_c_bits_corrupt;
  wire        auto_in_2_d_ready_0 = auto_in_2_d_ready;
  wire        auto_in_2_e_valid_0 = auto_in_2_e_valid;
  wire [1:0]  auto_in_2_e_bits_sink_0 = auto_in_2_e_bits_sink;
  wire        auto_in_1_a_valid_0 = auto_in_1_a_valid;
  wire [2:0]  auto_in_1_a_bits_opcode_0 = auto_in_1_a_bits_opcode;
  wire [2:0]  auto_in_1_a_bits_param_0 = auto_in_1_a_bits_param;
  wire [3:0]  auto_in_1_a_bits_size_0 = auto_in_1_a_bits_size;
  wire [1:0]  auto_in_1_a_bits_source_0 = auto_in_1_a_bits_source;
  wire [31:0] auto_in_1_a_bits_address_0 = auto_in_1_a_bits_address;
  wire [7:0]  auto_in_1_a_bits_mask_0 = auto_in_1_a_bits_mask;
  wire [63:0] auto_in_1_a_bits_data_0 = auto_in_1_a_bits_data;
  wire        auto_in_1_a_bits_corrupt_0 = auto_in_1_a_bits_corrupt;
  wire        auto_in_1_b_ready_0 = auto_in_1_b_ready;
  wire        auto_in_1_c_valid_0 = auto_in_1_c_valid;
  wire [2:0]  auto_in_1_c_bits_opcode_0 = auto_in_1_c_bits_opcode;
  wire [2:0]  auto_in_1_c_bits_param_0 = auto_in_1_c_bits_param;
  wire [3:0]  auto_in_1_c_bits_size_0 = auto_in_1_c_bits_size;
  wire [1:0]  auto_in_1_c_bits_source_0 = auto_in_1_c_bits_source;
  wire [31:0] auto_in_1_c_bits_address_0 = auto_in_1_c_bits_address;
  wire [63:0] auto_in_1_c_bits_data_0 = auto_in_1_c_bits_data;
  wire        auto_in_1_c_bits_corrupt_0 = auto_in_1_c_bits_corrupt;
  wire        auto_in_1_d_ready_0 = auto_in_1_d_ready;
  wire        auto_in_1_e_valid_0 = auto_in_1_e_valid;
  wire [1:0]  auto_in_1_e_bits_sink_0 = auto_in_1_e_bits_sink;
  wire        auto_in_0_a_valid_0 = auto_in_0_a_valid;
  wire [2:0]  auto_in_0_a_bits_opcode_0 = auto_in_0_a_bits_opcode;
  wire [2:0]  auto_in_0_a_bits_param_0 = auto_in_0_a_bits_param;
  wire [3:0]  auto_in_0_a_bits_size_0 = auto_in_0_a_bits_size;
  wire [3:0]  auto_in_0_a_bits_source_0 = auto_in_0_a_bits_source;
  wire [31:0] auto_in_0_a_bits_address_0 = auto_in_0_a_bits_address;
  wire        auto_in_0_a_bits_user_amba_prot_bufferable_0 =
    auto_in_0_a_bits_user_amba_prot_bufferable;
  wire        auto_in_0_a_bits_user_amba_prot_modifiable_0 =
    auto_in_0_a_bits_user_amba_prot_modifiable;
  wire        auto_in_0_a_bits_user_amba_prot_readalloc_0 =
    auto_in_0_a_bits_user_amba_prot_readalloc;
  wire        auto_in_0_a_bits_user_amba_prot_writealloc_0 =
    auto_in_0_a_bits_user_amba_prot_writealloc;
  wire        auto_in_0_a_bits_user_amba_prot_privileged_0 =
    auto_in_0_a_bits_user_amba_prot_privileged;
  wire        auto_in_0_a_bits_user_amba_prot_secure_0 =
    auto_in_0_a_bits_user_amba_prot_secure;
  wire        auto_in_0_a_bits_user_amba_prot_fetch_0 =
    auto_in_0_a_bits_user_amba_prot_fetch;
  wire [7:0]  auto_in_0_a_bits_mask_0 = auto_in_0_a_bits_mask;
  wire [63:0] auto_in_0_a_bits_data_0 = auto_in_0_a_bits_data;
  wire        auto_in_0_a_bits_corrupt_0 = auto_in_0_a_bits_corrupt;
  wire        auto_in_0_d_ready_0 = auto_in_0_d_ready;
  wire        auto_out_2_a_ready_0 = auto_out_2_a_ready;
  wire        auto_out_2_d_valid_0 = auto_out_2_d_valid;
  wire [2:0]  auto_out_2_d_bits_opcode_0 = auto_out_2_d_bits_opcode;
  wire [3:0]  auto_out_2_d_bits_size_0 = auto_out_2_d_bits_size;
  wire [5:0]  auto_out_2_d_bits_source_0 = auto_out_2_d_bits_source;
  wire        auto_out_2_d_bits_denied_0 = auto_out_2_d_bits_denied;
  wire [63:0] auto_out_2_d_bits_data_0 = auto_out_2_d_bits_data;
  wire        auto_out_2_d_bits_corrupt_0 = auto_out_2_d_bits_corrupt;
  wire        auto_out_1_a_ready_0 = auto_out_1_a_ready;
  wire        auto_out_1_b_valid_0 = auto_out_1_b_valid;
  wire [1:0]  auto_out_1_b_bits_param_0 = auto_out_1_b_bits_param;
  wire [5:0]  auto_out_1_b_bits_source_0 = auto_out_1_b_bits_source;
  wire [31:0] auto_out_1_b_bits_address_0 = auto_out_1_b_bits_address;
  wire        auto_out_1_c_ready_0 = auto_out_1_c_ready;
  wire        auto_out_1_d_valid_0 = auto_out_1_d_valid;
  wire [2:0]  auto_out_1_d_bits_opcode_0 = auto_out_1_d_bits_opcode;
  wire [1:0]  auto_out_1_d_bits_param_0 = auto_out_1_d_bits_param;
  wire [2:0]  auto_out_1_d_bits_size_0 = auto_out_1_d_bits_size;
  wire [5:0]  auto_out_1_d_bits_source_0 = auto_out_1_d_bits_source;
  wire [1:0]  auto_out_1_d_bits_sink_0 = auto_out_1_d_bits_sink;
  wire        auto_out_1_d_bits_denied_0 = auto_out_1_d_bits_denied;
  wire [63:0] auto_out_1_d_bits_data_0 = auto_out_1_d_bits_data;
  wire        auto_out_1_d_bits_corrupt_0 = auto_out_1_d_bits_corrupt;
  wire        auto_out_0_a_ready_0 = auto_out_0_a_ready;
  wire        auto_out_0_d_valid_0 = auto_out_0_d_valid;
  wire [2:0]  auto_out_0_d_bits_opcode_0 = auto_out_0_d_bits_opcode;
  wire [1:0]  auto_out_0_d_bits_param_0 = auto_out_0_d_bits_param;
  wire [3:0]  auto_out_0_d_bits_size_0 = auto_out_0_d_bits_size;
  wire [5:0]  auto_out_0_d_bits_source_0 = auto_out_0_d_bits_source;
  wire        auto_out_0_d_bits_sink_0 = auto_out_0_d_bits_sink;
  wire        auto_out_0_d_bits_denied_0 = auto_out_0_d_bits_denied;
  wire [63:0] auto_out_0_d_bits_data_0 = auto_out_0_d_bits_data;
  wire        auto_out_0_d_bits_corrupt_0 = auto_out_0_d_bits_corrupt;
  wire [3:0]  auto_in_8_b_bits_size = 4'h6;
  wire [3:0]  auto_in_7_b_bits_size = 4'h6;
  wire [3:0]  auto_in_6_b_bits_size = 4'h6;
  wire [3:0]  auto_in_5_b_bits_size = 4'h6;
  wire [3:0]  auto_in_4_b_bits_size = 4'h6;
  wire [3:0]  auto_in_3_b_bits_size = 4'h6;
  wire [3:0]  auto_in_2_b_bits_size = 4'h6;
  wire [3:0]  auto_in_1_b_bits_size = 4'h6;
  wire [3:0]  nodeIn_1_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_2_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_3_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_4_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_5_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_6_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_7_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_8_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_1_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_2_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_3_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_4_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_5_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_6_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_7_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_8_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  out_1_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  portsBIO_filtered_1_0_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_1_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_2_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_3_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_4_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_5_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_6_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_7_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_8_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  in_0_b_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_0_c_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  out_0_b_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_0_c_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_2_b_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_2_c_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  requestBOI_uncommonBits = 4'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [3:0]  requestBOI_uncommonBits_18 = 4'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [3:0]  portsBIO_filtered_0_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_3_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_4_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_5_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_6_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_7_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_8_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_0_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_1_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_2_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_3_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_4_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_5_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_6_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_7_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_8_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsCOI_filtered_0_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsCOI_filtered_1_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsCOI_filtered_2_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  auto_in_8_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_7_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_6_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_5_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_4_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_3_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_2_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_1_b_bits_opcode = 3'h6;
  wire [2:0]  auto_out_1_b_bits_opcode = 3'h6;
  wire [2:0]  auto_out_1_b_bits_size = 3'h6;
  wire [2:0]  nodeIn_1_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_4_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_5_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_6_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_7_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_8_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  x1_nodeOut_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_b_bits_size = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  in_1_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_2_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_3_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_4_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_5_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_6_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_7_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_8_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  out_1_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsBIO_filtered_1_0_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_1_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_2_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_3_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_4_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_5_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_6_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_7_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_8_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  auto_in_8_b_bits_mask = 8'hFF;
  wire [7:0]  auto_in_7_b_bits_mask = 8'hFF;
  wire [7:0]  auto_in_6_b_bits_mask = 8'hFF;
  wire [7:0]  auto_in_5_b_bits_mask = 8'hFF;
  wire [7:0]  auto_in_4_b_bits_mask = 8'hFF;
  wire [7:0]  auto_in_3_b_bits_mask = 8'hFF;
  wire [7:0]  auto_in_2_b_bits_mask = 8'hFF;
  wire [7:0]  auto_in_1_b_bits_mask = 8'hFF;
  wire [7:0]  auto_out_1_b_bits_mask = 8'hFF;
  wire [7:0]  nodeIn_1_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_2_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_3_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_4_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_5_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_6_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_7_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_8_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  x1_nodeOut_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  in_1_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_2_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_3_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_4_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_5_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_6_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_7_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_8_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  out_1_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  portsBIO_filtered_1_0_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_1_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_2_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_3_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_4_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_5_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_6_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_7_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_8_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] auto_in_8_b_bits_data = 64'h0;
  wire [63:0] auto_in_7_b_bits_data = 64'h0;
  wire [63:0] auto_in_6_b_bits_data = 64'h0;
  wire [63:0] auto_in_5_b_bits_data = 64'h0;
  wire [63:0] auto_in_4_b_bits_data = 64'h0;
  wire [63:0] auto_in_3_b_bits_data = 64'h0;
  wire [63:0] auto_in_2_b_bits_data = 64'h0;
  wire [63:0] auto_in_1_b_bits_data = 64'h0;
  wire [63:0] auto_out_1_b_bits_data = 64'h0;
  wire [63:0] nodeIn_1_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_2_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_3_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_4_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_5_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_6_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_7_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_8_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] x1_nodeOut_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] in_0_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_0_c_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_1_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_2_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_3_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_4_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_5_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_6_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_7_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_8_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] out_0_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_0_c_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_1_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_2_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_2_c_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] portsBIO_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_3_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_4_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_5_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_6_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_7_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_8_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_0_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_1_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_2_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_3_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_4_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_5_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_6_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_7_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_8_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_0_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_1_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_2_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_3_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_4_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_5_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_6_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_7_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_8_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsCOI_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsCOI_filtered_1_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsCOI_filtered_2_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        auto_in_8_b_bits_corrupt = 1'h0;
  wire        auto_in_7_b_bits_corrupt = 1'h0;
  wire        auto_in_6_b_bits_corrupt = 1'h0;
  wire        auto_in_5_b_bits_corrupt = 1'h0;
  wire        auto_in_4_b_bits_corrupt = 1'h0;
  wire        auto_in_3_b_bits_corrupt = 1'h0;
  wire        auto_in_2_b_bits_corrupt = 1'h0;
  wire        auto_in_1_b_bits_corrupt = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_bufferable = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_modifiable = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_readalloc = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_writealloc = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_privileged = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_secure = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_fetch = 1'h0;
  wire        auto_out_2_d_bits_sink = 1'h0;
  wire        auto_out_1_a_bits_user_amba_prot_bufferable = 1'h0;
  wire        auto_out_1_a_bits_user_amba_prot_modifiable = 1'h0;
  wire        auto_out_1_a_bits_user_amba_prot_readalloc = 1'h0;
  wire        auto_out_1_a_bits_user_amba_prot_writealloc = 1'h0;
  wire        auto_out_1_a_bits_user_amba_prot_privileged = 1'h0;
  wire        auto_out_1_a_bits_user_amba_prot_secure = 1'h0;
  wire        auto_out_1_a_bits_user_amba_prot_fetch = 1'h0;
  wire        auto_out_1_b_bits_corrupt = 1'h0;
  wire        auto_out_1_c_bits_user_amba_prot_bufferable = 1'h0;
  wire        auto_out_1_c_bits_user_amba_prot_modifiable = 1'h0;
  wire        auto_out_1_c_bits_user_amba_prot_readalloc = 1'h0;
  wire        auto_out_1_c_bits_user_amba_prot_writealloc = 1'h0;
  wire        auto_out_1_c_bits_user_amba_prot_privileged = 1'h0;
  wire        auto_out_1_c_bits_user_amba_prot_secure = 1'h0;
  wire        auto_out_1_c_bits_user_amba_prot_fetch = 1'h0;
  wire        nodeIn_1_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_nodeOut_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_b_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_e_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_e_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        out_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_b_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_b_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_e_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_b_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_b_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_e_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_0_1 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_0_2 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_0_3 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_0_4 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_0_5 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_0_6 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_0_7 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_0_8 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_1 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_2 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_3 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_4 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_5 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_6 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_7 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_8 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        beatsBO_opdata_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        beatsCI_opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:103:36
  wire        portsAOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_3_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_3_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_3_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_4_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_4_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_4_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_5_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_5_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_5_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_6_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_6_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_6_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_7_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_7_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_7_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_8_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_8_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_8_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_2_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_3_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_4_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_5_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_6_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_7_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_8_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_2_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_3_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_3_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_3_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_4_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_4_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_4_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_5_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_5_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_5_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_6_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_6_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_6_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_7_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_7_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_7_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_8_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_8_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_8_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_3_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_4_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_5_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_6_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_7_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_8_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_2_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_2_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_2_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_2_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_3_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_3_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_3_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_3_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_4_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_4_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_4_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_4_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_5_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_5_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_5_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_5_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_6_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_6_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_6_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_6_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_7_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_7_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_7_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_7_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_8_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_8_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_8_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_8_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        maskedBeats_0_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_1_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_2_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_3_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_4_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_5_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_6_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_7_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        initBeats_3 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:84:44
  wire [1:0]  auto_out_2_d_bits_param = 2'h0;
  wire [1:0]  x1_nodeOut_1_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  in_0_b_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_0_e_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  out_0_b_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_0_e_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_2_b_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_2_d_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_2_d_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_2_e_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_1 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_2 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_3 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_4 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_5 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_6 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_7 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_8 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_19 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_20 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_21 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_22 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_23 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_24 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_25 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_26 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestEIO_uncommonBits = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  portsBIO_filtered_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_1_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_3_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_4_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_5_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_6_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_7_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_8_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_1_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_2_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_3_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_4_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_5_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_6_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_7_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_8_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_0_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_1_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_1_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_2_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_2_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_3_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_3_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_4_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_4_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_5_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_5_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_6_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_6_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_7_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_7_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_8_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_8_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsEOI_filtered_0_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsEOI_filtered_1_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsEOI_filtered_2_bits_sink = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        auto_out_1_e_ready = 1'h1;
  wire        x1_nodeOut_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_b_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        out_0_c_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_0_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_0_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_1_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_1_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_1_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_2_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_2_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_2_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_3_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_3_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_3_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_4_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_4_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_4_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_5_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_5_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_5_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_6_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_6_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_6_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_7_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_7_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_7_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_8_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_8_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_8_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_0_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_1_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_2_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_3_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_4_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_5_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_6_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_7_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_8_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        beatsBO_opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        beatsBO_opdata_2 = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire [31:0] in_0_b_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_0_c_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] out_0_b_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_0_c_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_2_b_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_2_c_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] portsBIO_filtered_0_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_3_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_4_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_5_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_6_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_7_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_8_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_0_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_1_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_2_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_3_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_4_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_5_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_6_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_7_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_8_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsCOI_filtered_0_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsCOI_filtered_1_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsCOI_filtered_2_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  in_0_b_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  in_0_c_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  out_0_b_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  out_0_c_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  out_2_b_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  out_2_c_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  portsBIO_filtered_0_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_1_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_3_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_4_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_5_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_6_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_7_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_8_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_0_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_1_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_2_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_3_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_4_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_5_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_6_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_7_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsBIO_filtered_2_8_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsCOI_filtered_0_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsCOI_filtered_1_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [5:0]  portsCOI_filtered_2_bits_source = 6'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  in_0_b_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_c_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_c_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  out_0_b_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_c_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_c_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_b_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_c_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_c_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  beatsBO_1 = 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  portsBIO_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_3_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_4_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_5_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_6_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_7_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_8_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_1_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_2_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_3_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_4_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_5_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_6_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_7_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_8_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_0_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_1_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_1_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_2_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_2_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  in_0_b_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  out_0_b_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  out_2_b_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  portsBIO_filtered_0_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_3_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_4_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_5_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_6_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_7_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_8_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_0_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_1_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_2_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_3_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_4_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_5_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_6_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_7_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_8_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  beatsBO_decode = 9'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire [8:0]  beatsBO_0 = 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  beatsCI_decode = 9'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire [8:0]  beatsCI_0 = 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  beatsBO_decode_2 = 5'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire [4:0]  beatsBO_2 = 5'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  beatsBO_decode_1 = 3'h7;	// src/main/scala/tilelink/Edges.scala:221:59
  wire        nodeIn_8_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_a_valid = auto_in_8_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_8_a_bits_opcode = auto_in_8_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_8_a_bits_param = auto_in_8_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_8_a_bits_size = auto_in_8_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_8_a_bits_source = auto_in_8_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_8_a_bits_address = auto_in_8_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_8_a_bits_mask = auto_in_8_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_8_a_bits_data = auto_in_8_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_a_bits_corrupt = auto_in_8_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_b_ready = auto_in_8_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_8_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_8_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_8_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_c_valid = auto_in_8_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_8_c_bits_opcode = auto_in_8_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_8_c_bits_param = auto_in_8_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_8_c_bits_size = auto_in_8_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_8_c_bits_source = auto_in_8_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_8_c_bits_address = auto_in_8_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_8_c_bits_data = auto_in_8_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_c_bits_corrupt = auto_in_8_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_d_ready = auto_in_8_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_8_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_8_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_8_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_8_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_8_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_8_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_8_e_valid = auto_in_8_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_8_e_bits_sink = auto_in_8_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_a_valid = auto_in_7_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_7_a_bits_opcode = auto_in_7_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_7_a_bits_param = auto_in_7_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_7_a_bits_size = auto_in_7_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_7_a_bits_source = auto_in_7_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_7_a_bits_address = auto_in_7_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_7_a_bits_mask = auto_in_7_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_7_a_bits_data = auto_in_7_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_a_bits_corrupt = auto_in_7_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_b_ready = auto_in_7_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_7_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_7_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_7_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_c_valid = auto_in_7_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_7_c_bits_opcode = auto_in_7_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_7_c_bits_param = auto_in_7_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_7_c_bits_size = auto_in_7_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_7_c_bits_source = auto_in_7_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_7_c_bits_address = auto_in_7_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_7_c_bits_data = auto_in_7_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_c_bits_corrupt = auto_in_7_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_d_ready = auto_in_7_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_7_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_7_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_7_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_7_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_7_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_7_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_7_e_valid = auto_in_7_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_7_e_bits_sink = auto_in_7_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_a_valid = auto_in_6_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_6_a_bits_opcode = auto_in_6_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_6_a_bits_param = auto_in_6_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_6_a_bits_size = auto_in_6_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_6_a_bits_source = auto_in_6_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_6_a_bits_address = auto_in_6_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_6_a_bits_mask = auto_in_6_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_6_a_bits_data = auto_in_6_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_a_bits_corrupt = auto_in_6_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_b_ready = auto_in_6_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_6_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_6_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_6_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_c_valid = auto_in_6_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_6_c_bits_opcode = auto_in_6_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_6_c_bits_param = auto_in_6_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_6_c_bits_size = auto_in_6_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_6_c_bits_source = auto_in_6_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_6_c_bits_address = auto_in_6_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_6_c_bits_data = auto_in_6_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_c_bits_corrupt = auto_in_6_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_d_ready = auto_in_6_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_6_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_6_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_6_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_6_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_6_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_6_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_6_e_valid = auto_in_6_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_6_e_bits_sink = auto_in_6_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_a_valid = auto_in_5_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_5_a_bits_opcode = auto_in_5_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_5_a_bits_param = auto_in_5_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_5_a_bits_size = auto_in_5_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_5_a_bits_source = auto_in_5_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_5_a_bits_address = auto_in_5_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_5_a_bits_mask = auto_in_5_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_5_a_bits_data = auto_in_5_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_a_bits_corrupt = auto_in_5_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_b_ready = auto_in_5_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_5_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_5_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_5_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_c_valid = auto_in_5_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_5_c_bits_opcode = auto_in_5_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_5_c_bits_param = auto_in_5_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_5_c_bits_size = auto_in_5_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_5_c_bits_source = auto_in_5_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_5_c_bits_address = auto_in_5_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_5_c_bits_data = auto_in_5_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_c_bits_corrupt = auto_in_5_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_d_ready = auto_in_5_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_5_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_5_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_5_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_5_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_5_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_5_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_5_e_valid = auto_in_5_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_5_e_bits_sink = auto_in_5_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_a_valid = auto_in_4_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_4_a_bits_opcode = auto_in_4_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_4_a_bits_param = auto_in_4_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_4_a_bits_size = auto_in_4_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_4_a_bits_source = auto_in_4_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_4_a_bits_address = auto_in_4_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_4_a_bits_mask = auto_in_4_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_4_a_bits_data = auto_in_4_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_a_bits_corrupt = auto_in_4_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_b_ready = auto_in_4_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_4_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_4_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_4_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_c_valid = auto_in_4_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_4_c_bits_opcode = auto_in_4_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_4_c_bits_param = auto_in_4_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_4_c_bits_size = auto_in_4_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_4_c_bits_source = auto_in_4_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_4_c_bits_address = auto_in_4_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_4_c_bits_data = auto_in_4_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_c_bits_corrupt = auto_in_4_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_d_ready = auto_in_4_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_4_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_4_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_4_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_4_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_4_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_4_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_4_e_valid = auto_in_4_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_4_e_bits_sink = auto_in_4_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_a_valid = auto_in_3_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_a_bits_opcode = auto_in_3_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_a_bits_param = auto_in_3_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_3_a_bits_size = auto_in_3_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_a_bits_source = auto_in_3_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_3_a_bits_address = auto_in_3_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_3_a_bits_mask = auto_in_3_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_3_a_bits_data = auto_in_3_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_a_bits_corrupt = auto_in_3_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_b_ready = auto_in_3_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_3_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_c_valid = auto_in_3_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_c_bits_opcode = auto_in_3_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_c_bits_param = auto_in_3_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_3_c_bits_size = auto_in_3_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_c_bits_source = auto_in_3_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_3_c_bits_address = auto_in_3_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_3_c_bits_data = auto_in_3_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_c_bits_corrupt = auto_in_3_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_d_ready = auto_in_3_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_3_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_3_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_e_valid = auto_in_3_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_e_bits_sink = auto_in_3_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_a_valid = auto_in_2_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_a_bits_opcode = auto_in_2_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_a_bits_param = auto_in_2_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_2_a_bits_size = auto_in_2_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_a_bits_source = auto_in_2_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_2_a_bits_address = auto_in_2_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_2_a_bits_mask = auto_in_2_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_2_a_bits_data = auto_in_2_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_a_bits_corrupt = auto_in_2_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_b_ready = auto_in_2_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_2_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_c_valid = auto_in_2_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_c_bits_opcode = auto_in_2_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_c_bits_param = auto_in_2_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_2_c_bits_size = auto_in_2_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_c_bits_source = auto_in_2_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_2_c_bits_address = auto_in_2_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_2_c_bits_data = auto_in_2_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_c_bits_corrupt = auto_in_2_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_d_ready = auto_in_2_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_2_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_2_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_e_valid = auto_in_2_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_e_bits_sink = auto_in_2_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_a_valid = auto_in_1_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_a_bits_opcode = auto_in_1_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_a_bits_param = auto_in_1_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_1_a_bits_size = auto_in_1_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_a_bits_source = auto_in_1_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_a_bits_address = auto_in_1_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_1_a_bits_mask = auto_in_1_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_a_bits_data = auto_in_1_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_a_bits_corrupt = auto_in_1_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_b_ready = auto_in_1_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_valid = auto_in_1_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_c_bits_opcode = auto_in_1_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_c_bits_param = auto_in_1_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_1_c_bits_size = auto_in_1_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_c_bits_source = auto_in_1_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_c_bits_address = auto_in_1_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_c_bits_data = auto_in_1_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_bits_corrupt = auto_in_1_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_ready = auto_in_1_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_e_valid = auto_in_1_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_e_bits_sink = auto_in_1_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_0_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_0_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_0_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_a_bits_size = auto_in_0_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_a_bits_source = auto_in_0_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_a_bits_address = auto_in_0_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_bufferable =
    auto_in_0_a_bits_user_amba_prot_bufferable_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_modifiable =
    auto_in_0_a_bits_user_amba_prot_modifiable_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_readalloc =
    auto_in_0_a_bits_user_amba_prot_readalloc_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_writealloc =
    auto_in_0_a_bits_user_amba_prot_writealloc_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_privileged =
    auto_in_0_a_bits_user_amba_prot_privileged_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_secure =
    auto_in_0_a_bits_user_amba_prot_secure_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_fetch =
    auto_in_0_a_bits_user_amba_prot_fetch_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_0_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_0_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_0_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_0_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_nodeOut_1_a_ready = auto_out_2_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  x1_nodeOut_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  x1_nodeOut_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0] x1_nodeOut_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  x1_nodeOut_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_valid = auto_out_2_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_d_bits_opcode = auto_out_2_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  x1_nodeOut_1_d_bits_size = auto_out_2_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  x1_nodeOut_1_d_bits_source = auto_out_2_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_bits_denied = auto_out_2_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_1_d_bits_data = auto_out_2_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_bits_corrupt = auto_out_2_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_ready = auto_out_1_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  x1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  x1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_b_valid = auto_out_1_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  x1_nodeOut_b_bits_param = auto_out_1_b_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  x1_nodeOut_b_bits_source = auto_out_1_b_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_b_bits_address = auto_out_1_b_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_ready = auto_out_1_c_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  x1_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_valid = auto_out_1_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_d_bits_opcode = auto_out_1_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  x1_nodeOut_d_bits_param = auto_out_1_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_d_bits_size = auto_out_1_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  x1_nodeOut_d_bits_source = auto_out_1_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  x1_nodeOut_d_bits_sink = auto_out_1_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_denied = auto_out_1_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_d_bits_data = auto_out_1_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_corrupt = auto_out_1_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  x1_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_ready = auto_out_0_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [27:0] nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_0_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_0_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_d_bits_param = auto_out_0_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_d_bits_size = auto_out_0_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  nodeOut_d_bits_source = auto_out_0_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_sink = auto_out_0_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_0_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_d_bits_data = auto_out_0_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_0_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_0_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_a_valid = nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_a_bits_opcode = nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_a_bits_param = nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_0_a_bits_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_0_a_bits_address = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_0_a_bits_mask = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_0_a_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_corrupt = nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_d_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_0_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_0_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_0_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_0_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_in_0_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_0_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_0_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_0_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_0_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_a_ready_0 = nodeIn_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_a_valid = nodeIn_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_a_bits_opcode = nodeIn_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_a_bits_param = nodeIn_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_1_a_bits_size = nodeIn_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_1_a_bits_address = nodeIn_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_1_a_bits_mask = nodeIn_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_1_a_bits_data = nodeIn_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_corrupt = nodeIn_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_b_ready = nodeIn_1_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_b_valid_0 = nodeIn_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_1_b_bits_param_0 = nodeIn_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_1_b_bits_source_0 = nodeIn_1_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_1_b_bits_address_0 = nodeIn_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_c_ready_0 = nodeIn_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_c_valid = nodeIn_1_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_c_bits_opcode = nodeIn_1_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_c_bits_param = nodeIn_1_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_1_c_bits_size = nodeIn_1_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_1_c_bits_address = nodeIn_1_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_1_c_bits_data = nodeIn_1_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_corrupt = nodeIn_1_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_d_ready = nodeIn_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_d_valid_0 = nodeIn_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_1_d_bits_opcode_0 = nodeIn_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_1_d_bits_param_0 = nodeIn_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_1_d_bits_size_0 = nodeIn_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_1_d_bits_source_0 = nodeIn_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_1_d_bits_sink_0 = nodeIn_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_d_bits_denied_0 = nodeIn_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_1_d_bits_data_0 = nodeIn_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_d_bits_corrupt_0 = nodeIn_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_e_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_e_ready_0 = nodeIn_1_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_e_valid = nodeIn_1_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_1_e_bits_sink = nodeIn_1_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_2_a_ready_0 = nodeIn_2_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_2_a_valid = nodeIn_2_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_2_a_bits_opcode = nodeIn_2_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_2_a_bits_param = nodeIn_2_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_2_a_bits_size = nodeIn_2_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_2_a_bits_address = nodeIn_2_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_2_a_bits_mask = nodeIn_2_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_2_a_bits_data = nodeIn_2_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_a_bits_corrupt = nodeIn_2_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_b_ready = nodeIn_2_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_2_b_valid_0 = nodeIn_2_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_2_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_2_b_bits_param_0 = nodeIn_2_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_2_b_bits_source_0 = nodeIn_2_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_2_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_2_b_bits_address_0 = nodeIn_2_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_2_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_2_c_ready_0 = nodeIn_2_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_2_c_valid = nodeIn_2_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_2_c_bits_opcode = nodeIn_2_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_2_c_bits_param = nodeIn_2_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_2_c_bits_size = nodeIn_2_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_2_c_bits_address = nodeIn_2_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_2_c_bits_data = nodeIn_2_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_c_bits_corrupt = nodeIn_2_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_d_ready = nodeIn_2_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_2_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_2_d_valid_0 = nodeIn_2_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_2_d_bits_opcode_0 = nodeIn_2_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_2_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_2_d_bits_param_0 = nodeIn_2_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_2_d_bits_size_0 = nodeIn_2_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_2_d_bits_source_0 = nodeIn_2_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_2_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_2_d_bits_sink_0 = nodeIn_2_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_2_d_bits_denied_0 = nodeIn_2_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_2_d_bits_data_0 = nodeIn_2_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_2_d_bits_corrupt_0 = nodeIn_2_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_2_e_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_2_e_ready_0 = nodeIn_2_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_2_e_valid = nodeIn_2_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_2_e_bits_sink = nodeIn_2_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_3_a_ready_0 = nodeIn_3_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_3_a_valid = nodeIn_3_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_3_a_bits_opcode = nodeIn_3_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_3_a_bits_param = nodeIn_3_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_3_a_bits_size = nodeIn_3_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_3_a_bits_address = nodeIn_3_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_3_a_bits_mask = nodeIn_3_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_3_a_bits_data = nodeIn_3_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_a_bits_corrupt = nodeIn_3_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_b_ready = nodeIn_3_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_3_b_valid_0 = nodeIn_3_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_3_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_3_b_bits_param_0 = nodeIn_3_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_3_b_bits_source_0 = nodeIn_3_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_3_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_3_b_bits_address_0 = nodeIn_3_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_3_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_3_c_ready_0 = nodeIn_3_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_3_c_valid = nodeIn_3_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_3_c_bits_opcode = nodeIn_3_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_3_c_bits_param = nodeIn_3_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_3_c_bits_size = nodeIn_3_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_3_c_bits_address = nodeIn_3_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_3_c_bits_data = nodeIn_3_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_c_bits_corrupt = nodeIn_3_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_d_ready = nodeIn_3_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_3_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_3_d_valid_0 = nodeIn_3_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_3_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_3_d_bits_opcode_0 = nodeIn_3_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_3_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_3_d_bits_param_0 = nodeIn_3_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_3_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_3_d_bits_size_0 = nodeIn_3_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_3_d_bits_source_0 = nodeIn_3_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_3_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_3_d_bits_sink_0 = nodeIn_3_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_3_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_3_d_bits_denied_0 = nodeIn_3_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_3_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_3_d_bits_data_0 = nodeIn_3_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_3_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_3_d_bits_corrupt_0 = nodeIn_3_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_3_e_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_3_e_ready_0 = nodeIn_3_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_3_e_valid = nodeIn_3_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_3_e_bits_sink = nodeIn_3_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_4_a_ready_0 = nodeIn_4_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_4_a_valid = nodeIn_4_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_4_a_bits_opcode = nodeIn_4_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_4_a_bits_param = nodeIn_4_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_4_a_bits_size = nodeIn_4_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_4_a_bits_address = nodeIn_4_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_4_a_bits_mask = nodeIn_4_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_4_a_bits_data = nodeIn_4_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_a_bits_corrupt = nodeIn_4_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_b_ready = nodeIn_4_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_4_b_valid_0 = nodeIn_4_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_4_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_4_b_bits_param_0 = nodeIn_4_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_4_b_bits_source_0 = nodeIn_4_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_4_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_4_b_bits_address_0 = nodeIn_4_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_4_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_4_c_ready_0 = nodeIn_4_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_4_c_valid = nodeIn_4_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_4_c_bits_opcode = nodeIn_4_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_4_c_bits_param = nodeIn_4_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_4_c_bits_size = nodeIn_4_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_4_c_bits_address = nodeIn_4_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_4_c_bits_data = nodeIn_4_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_c_bits_corrupt = nodeIn_4_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_d_ready = nodeIn_4_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_4_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_4_d_valid_0 = nodeIn_4_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_4_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_4_d_bits_opcode_0 = nodeIn_4_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_4_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_4_d_bits_param_0 = nodeIn_4_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_4_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_4_d_bits_size_0 = nodeIn_4_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_4_d_bits_source_0 = nodeIn_4_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_4_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_4_d_bits_sink_0 = nodeIn_4_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_4_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_4_d_bits_denied_0 = nodeIn_4_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_4_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_4_d_bits_data_0 = nodeIn_4_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_4_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_4_d_bits_corrupt_0 = nodeIn_4_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_4_e_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_4_e_ready_0 = nodeIn_4_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_4_e_valid = nodeIn_4_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_4_e_bits_sink = nodeIn_4_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_5_a_ready_0 = nodeIn_5_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_5_a_valid = nodeIn_5_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_5_a_bits_opcode = nodeIn_5_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_5_a_bits_param = nodeIn_5_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_5_a_bits_size = nodeIn_5_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_5_a_bits_address = nodeIn_5_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_5_a_bits_mask = nodeIn_5_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_5_a_bits_data = nodeIn_5_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_a_bits_corrupt = nodeIn_5_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_b_ready = nodeIn_5_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_5_b_valid_0 = nodeIn_5_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_5_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_5_b_bits_param_0 = nodeIn_5_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_5_b_bits_source_0 = nodeIn_5_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_5_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_5_b_bits_address_0 = nodeIn_5_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_5_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_5_c_ready_0 = nodeIn_5_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_5_c_valid = nodeIn_5_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_5_c_bits_opcode = nodeIn_5_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_5_c_bits_param = nodeIn_5_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_5_c_bits_size = nodeIn_5_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_5_c_bits_address = nodeIn_5_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_5_c_bits_data = nodeIn_5_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_c_bits_corrupt = nodeIn_5_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_d_ready = nodeIn_5_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_5_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_5_d_valid_0 = nodeIn_5_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_5_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_5_d_bits_opcode_0 = nodeIn_5_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_5_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_5_d_bits_param_0 = nodeIn_5_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_5_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_5_d_bits_size_0 = nodeIn_5_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_5_d_bits_source_0 = nodeIn_5_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_5_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_5_d_bits_sink_0 = nodeIn_5_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_5_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_5_d_bits_denied_0 = nodeIn_5_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_5_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_5_d_bits_data_0 = nodeIn_5_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_5_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_5_d_bits_corrupt_0 = nodeIn_5_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_5_e_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_5_e_ready_0 = nodeIn_5_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_5_e_valid = nodeIn_5_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_5_e_bits_sink = nodeIn_5_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_6_a_ready_0 = nodeIn_6_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_6_a_valid = nodeIn_6_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_6_a_bits_opcode = nodeIn_6_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_6_a_bits_param = nodeIn_6_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_6_a_bits_size = nodeIn_6_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_6_a_bits_address = nodeIn_6_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_6_a_bits_mask = nodeIn_6_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_6_a_bits_data = nodeIn_6_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_a_bits_corrupt = nodeIn_6_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_b_ready = nodeIn_6_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_6_b_valid_0 = nodeIn_6_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_6_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_6_b_bits_param_0 = nodeIn_6_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_6_b_bits_source_0 = nodeIn_6_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_6_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_6_b_bits_address_0 = nodeIn_6_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_6_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_6_c_ready_0 = nodeIn_6_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_6_c_valid = nodeIn_6_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_6_c_bits_opcode = nodeIn_6_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_6_c_bits_param = nodeIn_6_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_6_c_bits_size = nodeIn_6_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_6_c_bits_address = nodeIn_6_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_6_c_bits_data = nodeIn_6_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_c_bits_corrupt = nodeIn_6_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_d_ready = nodeIn_6_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_6_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_6_d_valid_0 = nodeIn_6_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_6_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_6_d_bits_opcode_0 = nodeIn_6_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_6_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_6_d_bits_param_0 = nodeIn_6_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_6_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_6_d_bits_size_0 = nodeIn_6_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_6_d_bits_source_0 = nodeIn_6_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_6_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_6_d_bits_sink_0 = nodeIn_6_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_6_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_6_d_bits_denied_0 = nodeIn_6_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_6_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_6_d_bits_data_0 = nodeIn_6_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_6_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_6_d_bits_corrupt_0 = nodeIn_6_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_6_e_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_6_e_ready_0 = nodeIn_6_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_6_e_valid = nodeIn_6_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_6_e_bits_sink = nodeIn_6_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_7_a_ready_0 = nodeIn_7_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_7_a_valid = nodeIn_7_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_7_a_bits_opcode = nodeIn_7_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_7_a_bits_param = nodeIn_7_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_7_a_bits_size = nodeIn_7_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_7_a_bits_address = nodeIn_7_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_7_a_bits_mask = nodeIn_7_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_7_a_bits_data = nodeIn_7_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_a_bits_corrupt = nodeIn_7_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_b_ready = nodeIn_7_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_7_b_valid_0 = nodeIn_7_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_7_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_7_b_bits_param_0 = nodeIn_7_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_7_b_bits_source_0 = nodeIn_7_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_7_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_7_b_bits_address_0 = nodeIn_7_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_7_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_7_c_ready_0 = nodeIn_7_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_7_c_valid = nodeIn_7_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_7_c_bits_opcode = nodeIn_7_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_7_c_bits_param = nodeIn_7_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_7_c_bits_size = nodeIn_7_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_7_c_bits_address = nodeIn_7_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_7_c_bits_data = nodeIn_7_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_c_bits_corrupt = nodeIn_7_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_d_ready = nodeIn_7_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_7_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_7_d_valid_0 = nodeIn_7_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_7_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_7_d_bits_opcode_0 = nodeIn_7_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_7_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_7_d_bits_param_0 = nodeIn_7_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_7_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_7_d_bits_size_0 = nodeIn_7_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_7_d_bits_source_0 = nodeIn_7_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_7_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_7_d_bits_sink_0 = nodeIn_7_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_7_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_7_d_bits_denied_0 = nodeIn_7_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_7_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_7_d_bits_data_0 = nodeIn_7_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_7_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_7_d_bits_corrupt_0 = nodeIn_7_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_7_e_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_7_e_ready_0 = nodeIn_7_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_7_e_valid = nodeIn_7_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_7_e_bits_sink = nodeIn_7_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_8_a_ready_0 = nodeIn_8_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_8_a_valid = nodeIn_8_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_8_a_bits_opcode = nodeIn_8_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_8_a_bits_param = nodeIn_8_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_8_a_bits_size = nodeIn_8_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_8_a_bits_address = nodeIn_8_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_8_a_bits_mask = nodeIn_8_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_8_a_bits_data = nodeIn_8_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_a_bits_corrupt = nodeIn_8_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_b_ready = nodeIn_8_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_8_b_valid_0 = nodeIn_8_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_8_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_8_b_bits_param_0 = nodeIn_8_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_8_b_bits_source_0 = nodeIn_8_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_8_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_8_b_bits_address_0 = nodeIn_8_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_8_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_8_c_ready_0 = nodeIn_8_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_8_c_valid = nodeIn_8_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_8_c_bits_opcode = nodeIn_8_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_8_c_bits_param = nodeIn_8_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_8_c_bits_size = nodeIn_8_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_8_c_bits_address = nodeIn_8_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_8_c_bits_data = nodeIn_8_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_c_bits_corrupt = nodeIn_8_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_d_ready = nodeIn_8_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_8_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_8_d_valid_0 = nodeIn_8_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_8_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_8_d_bits_opcode_0 = nodeIn_8_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_8_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_8_d_bits_param_0 = nodeIn_8_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_8_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_8_d_bits_size_0 = nodeIn_8_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_8_d_bits_source_0 = nodeIn_8_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_8_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_8_d_bits_sink_0 = nodeIn_8_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_8_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_8_d_bits_denied_0 = nodeIn_8_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_8_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_8_d_bits_data_0 = nodeIn_8_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_8_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_8_d_bits_corrupt_0 = nodeIn_8_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_8_e_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_8_e_ready_0 = nodeIn_8_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_8_e_valid = nodeIn_8_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  in_8_e_bits_sink = nodeIn_8_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        out_0_a_ready = nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_0_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_0_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_0_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  auto_out_0_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  out_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  auto_out_0_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [27:0] auto_out_0_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  auto_out_0_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] auto_out_0_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_0_a_bits_corrupt_0 = nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_0_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_d_valid = nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_d_bits_opcode = nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_0_d_bits_param = nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_0_d_bits_size = nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  out_0_d_bits_source = nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_d_bits_denied = nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_0_d_bits_data = nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_d_bits_corrupt = nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_ready = x1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_a_valid_0 = x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_a_bits_opcode_0 = x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_a_bits_param_0 = x1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_1_a_bits_size_0 = x1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  out_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  auto_out_1_a_bits_source_0 = x1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] out_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] auto_out_1_a_bits_address_0 = x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_1_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  auto_out_1_a_bits_mask_0 = x1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] auto_out_1_a_bits_data_0 = x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_a_bits_corrupt_0 = x1_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_b_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_b_ready_0 = x1_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_b_valid = x1_nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_1_b_bits_param = x1_nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  out_1_b_bits_source = x1_nodeOut_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_1_b_bits_address = x1_nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_ready = x1_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_c_valid_0 = x1_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_c_bits_opcode_0 = x1_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_c_bits_param_0 = x1_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_1_c_bits_size_0 = x1_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  out_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  auto_out_1_c_bits_source_0 = x1_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] out_1_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] auto_out_1_c_bits_address_0 = x1_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_1_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] auto_out_1_c_bits_data_0 = x1_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_c_bits_corrupt_0 = x1_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_d_ready_0 = x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_d_valid = x1_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_1_d_bits_opcode = x1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_1_d_bits_param = x1_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  out_1_d_bits_source = x1_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_1_d_bits_sink = x1_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_d_bits_denied = x1_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_1_d_bits_data = x1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_d_bits_corrupt = x1_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_e_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_e_valid_0 = x1_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  out_1_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  auto_out_1_e_bits_sink_0 = x1_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_2_a_ready = x1_nodeOut_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_2_a_valid_0 = x1_nodeOut_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_2_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_2_a_bits_opcode_0 = x1_nodeOut_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_2_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_2_a_bits_param_0 = x1_nodeOut_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_2_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  auto_out_2_a_bits_size_0 = x1_nodeOut_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]  out_2_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  auto_out_2_a_bits_source_0 = x1_nodeOut_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0] auto_out_2_a_bits_address_0 = x1_nodeOut_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_2_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  auto_out_2_a_bits_mask_0 = x1_nodeOut_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_2_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] auto_out_2_a_bits_data_0 = x1_nodeOut_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_2_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_2_a_bits_corrupt_0 = x1_nodeOut_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_2_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_2_d_ready_0 = x1_nodeOut_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_2_d_valid = x1_nodeOut_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_d_bits_opcode = x1_nodeOut_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_2_d_bits_size = x1_nodeOut_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [5:0]  out_2_d_bits_source = x1_nodeOut_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_d_bits_denied = x1_nodeOut_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_2_d_bits_data = x1_nodeOut_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_d_bits_corrupt = x1_nodeOut_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeIn_a_ready = in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_0_bits_opcode = in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_bits_opcode = in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_bits_opcode = in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_0_bits_param = in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_bits_param = in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_bits_param = in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_0_bits_size = in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_1_bits_size = in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_2_bits_size = in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_0_bits_source = in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_1_bits_source = in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_2_bits_source = in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_0_bits_address = in_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_bits_address = in_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_2_bits_address = in_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_0_bits_mask = in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_1_bits_mask = in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_2_bits_mask = in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_0_bits_data = in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_1_bits_data = in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_2_bits_data = in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_0_bits_corrupt = in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_1_bits_corrupt = in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_2_bits_corrupt = in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_d_valid = in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_opcode = in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_param = in_0_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_size = in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_sink = in_0_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_denied = in_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_data = in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_corrupt = in_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_a_ready = in_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_1_0_bits_opcode = in_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_1_bits_opcode = in_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_2_bits_opcode = in_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_0_bits_param = in_1_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_1_bits_param = in_1_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_2_bits_param = in_1_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_1_0_bits_size = in_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_1_1_bits_size = in_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_1_2_bits_size = in_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_1_0_bits_source = in_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_1_1_bits_source = in_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_1_2_bits_source = in_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_0_bits_address = in_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_1_bits_address = in_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_2_bits_address = in_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_1_0_bits_mask = in_1_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_1_1_bits_mask = in_1_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_1_2_bits_mask = in_1_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_1_0_bits_data = in_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_1_1_bits_data = in_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_1_2_bits_data = in_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_1_0_bits_corrupt = in_1_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_1_1_bits_corrupt = in_1_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_1_2_bits_corrupt = in_1_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_1_ready = in_1_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_1_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_b_valid = in_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_1_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_b_bits_param = in_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  portsBIO_filtered_1_1_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_1_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_b_bits_address = in_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_c_ready = in_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_1_0_valid = in_1_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_1_valid = in_1_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_2_valid = in_1_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_0_bits_opcode = in_1_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_1_bits_opcode = in_1_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_2_bits_opcode = in_1_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_0_bits_param = in_1_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_1_bits_param = in_1_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_2_bits_param = in_1_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_1_0_bits_size = in_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_1_1_bits_size = in_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_1_2_bits_size = in_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_1_0_bits_source = in_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_1_1_bits_source = in_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_1_2_bits_source = in_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_1_0_bits_address = in_1_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_1_1_bits_address = in_1_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_1_2_bits_address = in_1_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_1_0_bits_data = in_1_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_1_1_bits_data = in_1_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_1_2_bits_data = in_1_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_0_bits_corrupt = in_1_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_1_bits_corrupt = in_1_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_2_bits_corrupt = in_1_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_1_d_valid = in_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_opcode = in_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_param = in_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_size = in_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_sink = in_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_denied = in_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_data = in_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_corrupt = in_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_e_ready = in_1_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_1_1_valid = in_1_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  requestEIO_uncommonBits_1 = in_1_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsEOI_filtered_1_0_bits_sink = in_1_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_1_1_bits_sink = in_1_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_1_2_bits_sink = in_1_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_2_a_ready = in_2_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_2_0_bits_opcode = in_2_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_1_bits_opcode = in_2_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_2_bits_opcode = in_2_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_0_bits_param = in_2_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_1_bits_param = in_2_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_2_bits_param = in_2_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_2_0_bits_size = in_2_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_2_1_bits_size = in_2_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_2_2_bits_size = in_2_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_2_0_bits_source = in_2_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_2_1_bits_source = in_2_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_2_2_bits_source = in_2_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_2_0_bits_address = in_2_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_2_1_bits_address = in_2_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_2_2_bits_address = in_2_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_2_0_bits_mask = in_2_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_2_1_bits_mask = in_2_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_2_2_bits_mask = in_2_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_2_0_bits_data = in_2_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_2_1_bits_data = in_2_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_2_2_bits_data = in_2_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_2_0_bits_corrupt = in_2_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_2_1_bits_corrupt = in_2_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_2_2_bits_corrupt = in_2_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_2_ready = in_2_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_2_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_2_b_valid = in_2_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_2_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_2_b_bits_param = in_2_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  portsBIO_filtered_1_2_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_2_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_2_b_bits_address = in_2_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_2_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_2_c_ready = in_2_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_2_0_valid = in_2_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_2_1_valid = in_2_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_2_2_valid = in_2_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_2_0_bits_opcode = in_2_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_2_1_bits_opcode = in_2_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_2_2_bits_opcode = in_2_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_2_0_bits_param = in_2_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_2_1_bits_param = in_2_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_2_2_bits_param = in_2_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_2_0_bits_size = in_2_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_2_1_bits_size = in_2_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_2_2_bits_size = in_2_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_2_0_bits_source = in_2_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_2_1_bits_source = in_2_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_2_2_bits_source = in_2_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_2_0_bits_address = in_2_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_2_1_bits_address = in_2_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_2_2_bits_address = in_2_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_2_0_bits_data = in_2_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_2_1_bits_data = in_2_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_2_2_bits_data = in_2_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_2_0_bits_corrupt = in_2_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_2_1_bits_corrupt = in_2_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_2_2_bits_corrupt = in_2_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_2_d_valid = in_2_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_d_bits_opcode = in_2_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_d_bits_param = in_2_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_d_bits_size = in_2_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_d_bits_sink = in_2_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_d_bits_denied = in_2_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_d_bits_data = in_2_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_d_bits_corrupt = in_2_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_2_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_2_e_ready = in_2_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_2_1_valid = in_2_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  requestEIO_uncommonBits_2 = in_2_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsEOI_filtered_2_0_bits_sink = in_2_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_2_1_bits_sink = in_2_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_2_2_bits_sink = in_2_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_3_a_ready = in_3_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_3_0_bits_opcode = in_3_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_3_1_bits_opcode = in_3_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_3_2_bits_opcode = in_3_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_3_0_bits_param = in_3_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_3_1_bits_param = in_3_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_3_2_bits_param = in_3_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_3_0_bits_size = in_3_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_3_1_bits_size = in_3_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_3_2_bits_size = in_3_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_3_0_bits_source = in_3_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_3_1_bits_source = in_3_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_3_2_bits_source = in_3_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_3_0_bits_address = in_3_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_3_1_bits_address = in_3_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_3_2_bits_address = in_3_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_3_0_bits_mask = in_3_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_3_1_bits_mask = in_3_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_3_2_bits_mask = in_3_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_3_0_bits_data = in_3_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_3_1_bits_data = in_3_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_3_2_bits_data = in_3_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_3_0_bits_corrupt = in_3_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_3_1_bits_corrupt = in_3_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_3_2_bits_corrupt = in_3_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_3_ready = in_3_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_3_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_3_b_valid = in_3_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_3_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_3_b_bits_param = in_3_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  portsBIO_filtered_1_3_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_3_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_3_b_bits_address = in_3_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_3_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_3_c_ready = in_3_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_3_0_valid = in_3_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_3_1_valid = in_3_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_3_2_valid = in_3_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_3_0_bits_opcode = in_3_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_3_1_bits_opcode = in_3_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_3_2_bits_opcode = in_3_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_3_0_bits_param = in_3_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_3_1_bits_param = in_3_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_3_2_bits_param = in_3_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_3_0_bits_size = in_3_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_3_1_bits_size = in_3_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_3_2_bits_size = in_3_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_3_0_bits_source = in_3_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_3_1_bits_source = in_3_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_3_2_bits_source = in_3_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_3_0_bits_address = in_3_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_3_1_bits_address = in_3_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_3_2_bits_address = in_3_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_3_0_bits_data = in_3_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_3_1_bits_data = in_3_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_3_2_bits_data = in_3_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_3_0_bits_corrupt = in_3_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_3_1_bits_corrupt = in_3_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_3_2_bits_corrupt = in_3_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_3_d_valid = in_3_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_d_bits_opcode = in_3_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_d_bits_param = in_3_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_d_bits_size = in_3_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_d_bits_sink = in_3_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_d_bits_denied = in_3_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_d_bits_data = in_3_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_d_bits_corrupt = in_3_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_3_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_3_e_ready = in_3_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_3_1_valid = in_3_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  requestEIO_uncommonBits_3 = in_3_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsEOI_filtered_3_0_bits_sink = in_3_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_3_1_bits_sink = in_3_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_3_2_bits_sink = in_3_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_4_a_ready = in_4_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_4_0_bits_opcode = in_4_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_4_1_bits_opcode = in_4_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_4_2_bits_opcode = in_4_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_4_0_bits_param = in_4_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_4_1_bits_param = in_4_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_4_2_bits_param = in_4_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_4_0_bits_size = in_4_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_4_1_bits_size = in_4_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_4_2_bits_size = in_4_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_4_0_bits_source = in_4_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_4_1_bits_source = in_4_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_4_2_bits_source = in_4_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_4_0_bits_address = in_4_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_4_1_bits_address = in_4_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_4_2_bits_address = in_4_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_4_0_bits_mask = in_4_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_4_1_bits_mask = in_4_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_4_2_bits_mask = in_4_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_4_0_bits_data = in_4_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_4_1_bits_data = in_4_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_4_2_bits_data = in_4_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_4_0_bits_corrupt = in_4_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_4_1_bits_corrupt = in_4_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_4_2_bits_corrupt = in_4_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_4_ready = in_4_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_4_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_4_b_valid = in_4_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_4_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_4_b_bits_param = in_4_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  portsBIO_filtered_1_4_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_4_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_4_b_bits_address = in_4_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_4_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_4_c_ready = in_4_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_4_0_valid = in_4_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_4_1_valid = in_4_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_4_2_valid = in_4_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_4_0_bits_opcode = in_4_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_4_1_bits_opcode = in_4_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_4_2_bits_opcode = in_4_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_4_0_bits_param = in_4_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_4_1_bits_param = in_4_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_4_2_bits_param = in_4_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_4_0_bits_size = in_4_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_4_1_bits_size = in_4_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_4_2_bits_size = in_4_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_4_0_bits_source = in_4_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_4_1_bits_source = in_4_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_4_2_bits_source = in_4_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_4_0_bits_address = in_4_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_4_1_bits_address = in_4_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_4_2_bits_address = in_4_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_4_0_bits_data = in_4_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_4_1_bits_data = in_4_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_4_2_bits_data = in_4_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_4_0_bits_corrupt = in_4_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_4_1_bits_corrupt = in_4_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_4_2_bits_corrupt = in_4_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_4_d_valid = in_4_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_d_bits_opcode = in_4_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_d_bits_param = in_4_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_d_bits_size = in_4_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_d_bits_sink = in_4_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_d_bits_denied = in_4_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_d_bits_data = in_4_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_d_bits_corrupt = in_4_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_4_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_4_e_ready = in_4_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_4_1_valid = in_4_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  requestEIO_uncommonBits_4 = in_4_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsEOI_filtered_4_0_bits_sink = in_4_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_4_1_bits_sink = in_4_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_4_2_bits_sink = in_4_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_5_a_ready = in_5_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_5_0_bits_opcode = in_5_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_5_1_bits_opcode = in_5_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_5_2_bits_opcode = in_5_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_5_0_bits_param = in_5_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_5_1_bits_param = in_5_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_5_2_bits_param = in_5_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_5_0_bits_size = in_5_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_5_1_bits_size = in_5_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_5_2_bits_size = in_5_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_5_0_bits_source = in_5_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_5_1_bits_source = in_5_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_5_2_bits_source = in_5_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_5_0_bits_address = in_5_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_5_1_bits_address = in_5_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_5_2_bits_address = in_5_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_5_0_bits_mask = in_5_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_5_1_bits_mask = in_5_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_5_2_bits_mask = in_5_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_5_0_bits_data = in_5_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_5_1_bits_data = in_5_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_5_2_bits_data = in_5_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_5_0_bits_corrupt = in_5_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_5_1_bits_corrupt = in_5_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_5_2_bits_corrupt = in_5_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_5_ready = in_5_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_5_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_5_b_valid = in_5_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_5_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_5_b_bits_param = in_5_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  portsBIO_filtered_1_5_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_5_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_5_b_bits_address = in_5_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_5_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_5_c_ready = in_5_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_5_0_valid = in_5_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_5_1_valid = in_5_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_5_2_valid = in_5_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_5_0_bits_opcode = in_5_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_5_1_bits_opcode = in_5_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_5_2_bits_opcode = in_5_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_5_0_bits_param = in_5_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_5_1_bits_param = in_5_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_5_2_bits_param = in_5_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_5_0_bits_size = in_5_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_5_1_bits_size = in_5_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_5_2_bits_size = in_5_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_5_0_bits_source = in_5_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_5_1_bits_source = in_5_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_5_2_bits_source = in_5_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_5_0_bits_address = in_5_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_5_1_bits_address = in_5_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_5_2_bits_address = in_5_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_5_0_bits_data = in_5_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_5_1_bits_data = in_5_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_5_2_bits_data = in_5_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_5_0_bits_corrupt = in_5_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_5_1_bits_corrupt = in_5_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_5_2_bits_corrupt = in_5_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_5_d_valid = in_5_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_d_bits_opcode = in_5_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_d_bits_param = in_5_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_d_bits_size = in_5_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_d_bits_sink = in_5_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_d_bits_denied = in_5_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_d_bits_data = in_5_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_d_bits_corrupt = in_5_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_5_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_5_e_ready = in_5_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_5_1_valid = in_5_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  requestEIO_uncommonBits_5 = in_5_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsEOI_filtered_5_0_bits_sink = in_5_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_5_1_bits_sink = in_5_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_5_2_bits_sink = in_5_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_6_a_ready = in_6_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_6_0_bits_opcode = in_6_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_6_1_bits_opcode = in_6_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_6_2_bits_opcode = in_6_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_6_0_bits_param = in_6_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_6_1_bits_param = in_6_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_6_2_bits_param = in_6_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_6_0_bits_size = in_6_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_6_1_bits_size = in_6_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_6_2_bits_size = in_6_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_6_0_bits_source = in_6_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_6_1_bits_source = in_6_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_6_2_bits_source = in_6_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_6_0_bits_address = in_6_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_6_1_bits_address = in_6_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_6_2_bits_address = in_6_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_6_0_bits_mask = in_6_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_6_1_bits_mask = in_6_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_6_2_bits_mask = in_6_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_6_0_bits_data = in_6_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_6_1_bits_data = in_6_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_6_2_bits_data = in_6_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_6_0_bits_corrupt = in_6_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_6_1_bits_corrupt = in_6_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_6_2_bits_corrupt = in_6_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_6_ready = in_6_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_6_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_6_b_valid = in_6_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_6_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_6_b_bits_param = in_6_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  portsBIO_filtered_1_6_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_6_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_6_b_bits_address = in_6_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_6_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_6_c_ready = in_6_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_6_0_valid = in_6_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_6_1_valid = in_6_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_6_2_valid = in_6_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_6_0_bits_opcode = in_6_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_6_1_bits_opcode = in_6_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_6_2_bits_opcode = in_6_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_6_0_bits_param = in_6_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_6_1_bits_param = in_6_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_6_2_bits_param = in_6_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_6_0_bits_size = in_6_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_6_1_bits_size = in_6_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_6_2_bits_size = in_6_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_6_0_bits_source = in_6_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_6_1_bits_source = in_6_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_6_2_bits_source = in_6_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_6_0_bits_address = in_6_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_6_1_bits_address = in_6_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_6_2_bits_address = in_6_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_6_0_bits_data = in_6_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_6_1_bits_data = in_6_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_6_2_bits_data = in_6_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_6_0_bits_corrupt = in_6_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_6_1_bits_corrupt = in_6_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_6_2_bits_corrupt = in_6_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_6_d_valid = in_6_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_d_bits_opcode = in_6_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_d_bits_param = in_6_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_d_bits_size = in_6_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_d_bits_sink = in_6_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_d_bits_denied = in_6_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_d_bits_data = in_6_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_d_bits_corrupt = in_6_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_6_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_6_e_ready = in_6_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_6_1_valid = in_6_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  requestEIO_uncommonBits_6 = in_6_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsEOI_filtered_6_0_bits_sink = in_6_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_6_1_bits_sink = in_6_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_6_2_bits_sink = in_6_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_7_a_ready = in_7_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_7_0_bits_opcode = in_7_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_7_1_bits_opcode = in_7_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_7_2_bits_opcode = in_7_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_7_0_bits_param = in_7_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_7_1_bits_param = in_7_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_7_2_bits_param = in_7_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_7_0_bits_size = in_7_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_7_1_bits_size = in_7_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_7_2_bits_size = in_7_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_7_0_bits_source = in_7_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_7_1_bits_source = in_7_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_7_2_bits_source = in_7_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_7_0_bits_address = in_7_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_7_1_bits_address = in_7_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_7_2_bits_address = in_7_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_7_0_bits_mask = in_7_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_7_1_bits_mask = in_7_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_7_2_bits_mask = in_7_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_7_0_bits_data = in_7_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_7_1_bits_data = in_7_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_7_2_bits_data = in_7_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_7_0_bits_corrupt = in_7_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_7_1_bits_corrupt = in_7_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_7_2_bits_corrupt = in_7_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_7_ready = in_7_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_7_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_7_b_valid = in_7_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_7_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_7_b_bits_param = in_7_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  portsBIO_filtered_1_7_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_7_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_7_b_bits_address = in_7_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_7_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_7_c_ready = in_7_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_7_0_valid = in_7_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_7_1_valid = in_7_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_7_2_valid = in_7_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_7_0_bits_opcode = in_7_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_7_1_bits_opcode = in_7_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_7_2_bits_opcode = in_7_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_7_0_bits_param = in_7_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_7_1_bits_param = in_7_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_7_2_bits_param = in_7_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_7_0_bits_size = in_7_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_7_1_bits_size = in_7_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_7_2_bits_size = in_7_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_7_0_bits_source = in_7_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_7_1_bits_source = in_7_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_7_2_bits_source = in_7_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_7_0_bits_address = in_7_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_7_1_bits_address = in_7_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_7_2_bits_address = in_7_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_7_0_bits_data = in_7_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_7_1_bits_data = in_7_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_7_2_bits_data = in_7_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_7_0_bits_corrupt = in_7_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_7_1_bits_corrupt = in_7_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_7_2_bits_corrupt = in_7_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_7_d_valid = in_7_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_d_bits_opcode = in_7_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_d_bits_param = in_7_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_d_bits_size = in_7_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_d_bits_sink = in_7_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_d_bits_denied = in_7_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_d_bits_data = in_7_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_d_bits_corrupt = in_7_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_7_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_7_e_ready = in_7_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_7_1_valid = in_7_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  requestEIO_uncommonBits_7 = in_7_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsEOI_filtered_7_0_bits_sink = in_7_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_7_1_bits_sink = in_7_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_7_2_bits_sink = in_7_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_8_a_ready = in_8_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_8_0_bits_opcode = in_8_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_8_1_bits_opcode = in_8_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_8_2_bits_opcode = in_8_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_8_0_bits_param = in_8_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_8_1_bits_param = in_8_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_8_2_bits_param = in_8_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_8_0_bits_size = in_8_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_8_1_bits_size = in_8_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_8_2_bits_size = in_8_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_8_0_bits_source = in_8_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_8_1_bits_source = in_8_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsAOI_filtered_8_2_bits_source = in_8_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_8_0_bits_address = in_8_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_8_1_bits_address = in_8_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_8_2_bits_address = in_8_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_8_0_bits_mask = in_8_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_8_1_bits_mask = in_8_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_8_2_bits_mask = in_8_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_8_0_bits_data = in_8_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_8_1_bits_data = in_8_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_8_2_bits_data = in_8_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_8_0_bits_corrupt = in_8_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_8_1_bits_corrupt = in_8_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_8_2_bits_corrupt = in_8_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_8_ready = in_8_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_8_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_8_b_valid = in_8_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_8_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_8_b_bits_param = in_8_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [5:0]  portsBIO_filtered_1_8_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_8_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_8_b_bits_address = in_8_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_8_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_8_c_ready = in_8_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_8_0_valid = in_8_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_8_1_valid = in_8_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_8_2_valid = in_8_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_8_0_bits_opcode = in_8_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_8_1_bits_opcode = in_8_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_8_2_bits_opcode = in_8_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_8_0_bits_param = in_8_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_8_1_bits_param = in_8_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_8_2_bits_param = in_8_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_8_0_bits_size = in_8_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_8_1_bits_size = in_8_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_8_2_bits_size = in_8_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_8_0_bits_source = in_8_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_8_1_bits_source = in_8_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [5:0]  portsCOI_filtered_8_2_bits_source = in_8_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_8_0_bits_address = in_8_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_8_1_bits_address = in_8_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_8_2_bits_address = in_8_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_8_0_bits_data = in_8_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_8_1_bits_data = in_8_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_8_2_bits_data = in_8_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_8_0_bits_corrupt = in_8_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_8_1_bits_corrupt = in_8_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_8_2_bits_corrupt = in_8_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_8_d_valid = in_8_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_d_bits_opcode = in_8_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_d_bits_param = in_8_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_d_bits_size = in_8_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_d_bits_sink = in_8_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_d_bits_denied = in_8_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_d_bits_data = in_8_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_d_bits_corrupt = in_8_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_8_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_8_e_ready = in_8_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_8_1_valid = in_8_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  requestEIO_uncommonBits_8 = in_8_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsEOI_filtered_8_0_bits_sink = in_8_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_8_1_bits_sink = in_8_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [1:0]  portsEOI_filtered_8_2_bits_sink = in_8_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_a_bits_source = {2'h0, nodeIn_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:29
  wire [5:0]  in_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_source = in_0_d_bits_source[3:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_1_a_bits_source = {4'hB, nodeIn_1_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:55
  wire [5:0]  in_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_b_bits_source = in_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_1_c_bits_source = {4'hB, nodeIn_1_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:55
  wire [5:0]  in_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_source = in_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_2_a_bits_source = {4'hA, nodeIn_2_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:55
  wire [5:0]  in_2_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_b_bits_source = in_2_b_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_2_c_bits_source = {4'hA, nodeIn_2_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:55
  wire [5:0]  in_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_2_d_bits_source = in_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_3_a_bits_source = {4'h9, nodeIn_3_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:55
  wire [5:0]  in_3_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_b_bits_source = in_3_b_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_3_c_bits_source = {4'h9, nodeIn_3_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:55
  wire [5:0]  in_3_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_3_d_bits_source = in_3_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_4_a_bits_source = {4'h8, nodeIn_4_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:55
  wire [5:0]  in_4_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_b_bits_source = in_4_b_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_4_c_bits_source = {4'h8, nodeIn_4_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:55
  wire [5:0]  in_4_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_4_d_bits_source = in_4_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_5_a_bits_source = {4'h7, nodeIn_5_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:29
  wire [5:0]  in_5_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_b_bits_source = in_5_b_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_5_c_bits_source = {4'h7, nodeIn_5_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:29
  wire [5:0]  in_5_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_5_d_bits_source = in_5_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_6_a_bits_source = {4'h6, nodeIn_6_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:29
  wire [5:0]  in_6_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_b_bits_source = in_6_b_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_6_c_bits_source = {4'h6, nodeIn_6_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:29
  wire [5:0]  in_6_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_6_d_bits_source = in_6_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_7_a_bits_source = {4'h5, nodeIn_7_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:29
  wire [5:0]  in_7_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_b_bits_source = in_7_b_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_7_c_bits_source = {4'h5, nodeIn_7_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:29
  wire [5:0]  in_7_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_7_d_bits_source = in_7_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_8_a_bits_source = {4'h4, nodeIn_8_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:29
  wire [5:0]  in_8_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_b_bits_source = in_8_b_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_8_c_bits_source = {4'h4, nodeIn_8_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:29
  wire [5:0]  in_8_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_8_d_bits_source = in_8_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign nodeOut_a_valid = out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_opcode = out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_param = out_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_size = out_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_source = out_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_mask = out_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_data = out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_corrupt = out_0_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_d_ready = out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsDIO_filtered_0_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_3_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_4_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_5_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_6_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_7_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_8_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_0_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_2_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_3_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_4_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_5_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_6_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_7_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_8_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_0_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_3_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_4_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_5_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_6_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_7_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_8_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_0_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_3_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_4_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_5_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_6_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_7_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_8_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_0_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_2_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_3_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_4_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_5_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_6_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_7_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_8_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_3_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_4_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_5_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_6_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_7_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_8_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_0_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_3_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_4_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_5_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_6_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_7_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_8_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_3_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_4_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_5_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_6_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_7_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_8_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign x1_nodeOut_a_valid = out_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_opcode = out_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_param = out_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_source = out_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_address = out_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_mask = out_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_data = out_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_corrupt = out_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_b_ready = out_1_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  portsBIO_filtered_1_0_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_1_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_2_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_3_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_4_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_5_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_6_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_7_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_8_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsBIO_filtered_1_0_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_1_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_2_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_3_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_4_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_5_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_6_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_7_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_8_bits_source = out_1_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [31:0] portsBIO_filtered_1_0_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_1_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_2_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_3_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_4_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_5_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_6_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_7_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_8_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign x1_nodeOut_c_valid = out_1_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_opcode = out_1_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_param = out_1_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_source = out_1_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_address = out_1_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_data = out_1_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_corrupt = out_1_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_d_ready = out_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsDIO_filtered_1_0_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_1_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_2_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_3_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_4_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_5_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_6_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_7_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_8_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_0_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_1_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_2_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_3_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_4_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_5_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_6_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_7_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_8_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_0_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_1_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_2_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_3_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_4_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_5_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_6_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_7_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_8_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_0_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_1_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_2_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_3_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_4_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_5_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_6_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_7_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_1_8_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_0_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_1_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_2_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_3_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_4_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_5_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_6_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_7_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_8_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_0_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_1_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_2_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_3_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_4_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_5_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_6_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_7_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_8_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_0_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_1_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_2_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_3_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_4_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_5_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_6_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_7_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_8_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_0_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_1_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_2_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_3_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_4_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_5_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_6_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_7_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_8_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign x1_nodeOut_e_valid = out_1_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_e_bits_sink = out_1_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_valid = out_2_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_opcode = out_2_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_param = out_2_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_size = out_2_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_source = out_2_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_mask = out_2_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_data = out_2_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_corrupt = out_2_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_d_ready = out_2_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsDIO_filtered_2_0_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_1_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_2_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_3_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_4_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_5_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_6_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_7_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_8_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_0_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_1_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_2_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_3_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_4_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_5_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_6_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_7_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_8_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_0_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_1_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_2_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_3_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_4_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_5_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_6_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_7_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [5:0]  portsDIO_filtered_2_8_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_0_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_1_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_2_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_3_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_4_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_5_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_6_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_7_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_8_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_0_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_1_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_2_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_3_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_4_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_5_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_6_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_7_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_8_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_0_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_1_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_2_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_3_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_4_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_5_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_6_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_7_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_8_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [31:0] out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_address = out_0_a_bits_address[27:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :217:41
  assign out_0_d_bits_sink = {1'h0, nodeOut_d_bits_sink};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :247:28
  wire [3:0]  out_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_size = out_1_a_bits_size[2:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :217:41
  wire [3:0]  out_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_size = out_1_c_bits_size[2:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :236:41
  assign out_1_d_bits_size = {1'h0, x1_nodeOut_d_bits_size};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :246:29
  wire [31:0] out_2_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_address = out_2_a_bits_address[30:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :217:41
  wire        requestAIO_0_0 = in_0_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_0_1 = in_0_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_0_2 =
    {in_0_a_bits_address[31:29], ~(in_0_a_bits_address[28])} == 4'h0
    | {in_0_a_bits_address[31:30], ~(in_0_a_bits_address[29])} == 3'h0
    | {requestAIO_0_1, ~(in_0_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_1_0 = in_1_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_1_1 = in_1_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_1_2 =
    {in_1_a_bits_address[31:29], ~(in_1_a_bits_address[28])} == 4'h0
    | {in_1_a_bits_address[31:30], ~(in_1_a_bits_address[29])} == 3'h0
    | {requestAIO_1_1, ~(in_1_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_2_0 = in_2_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_2_1 = in_2_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_2_2 =
    {in_2_a_bits_address[31:29], ~(in_2_a_bits_address[28])} == 4'h0
    | {in_2_a_bits_address[31:30], ~(in_2_a_bits_address[29])} == 3'h0
    | {requestAIO_2_1, ~(in_2_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_3_0 = in_3_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_3_1 = in_3_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_3_2 =
    {in_3_a_bits_address[31:29], ~(in_3_a_bits_address[28])} == 4'h0
    | {in_3_a_bits_address[31:30], ~(in_3_a_bits_address[29])} == 3'h0
    | {requestAIO_3_1, ~(in_3_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_4_0 = in_4_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_4_1 = in_4_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_4_2 =
    {in_4_a_bits_address[31:29], ~(in_4_a_bits_address[28])} == 4'h0
    | {in_4_a_bits_address[31:30], ~(in_4_a_bits_address[29])} == 3'h0
    | {requestAIO_4_1, ~(in_4_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_5_0 = in_5_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_5_1 = in_5_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_5_2 =
    {in_5_a_bits_address[31:29], ~(in_5_a_bits_address[28])} == 4'h0
    | {in_5_a_bits_address[31:30], ~(in_5_a_bits_address[29])} == 3'h0
    | {requestAIO_5_1, ~(in_5_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_6_0 = in_6_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_6_1 = in_6_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_6_2 =
    {in_6_a_bits_address[31:29], ~(in_6_a_bits_address[28])} == 4'h0
    | {in_6_a_bits_address[31:30], ~(in_6_a_bits_address[29])} == 3'h0
    | {requestAIO_6_1, ~(in_6_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_7_0 = in_7_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_7_1 = in_7_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_7_2 =
    {in_7_a_bits_address[31:29], ~(in_7_a_bits_address[28])} == 4'h0
    | {in_7_a_bits_address[31:30], ~(in_7_a_bits_address[29])} == 3'h0
    | {requestAIO_7_1, ~(in_7_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_8_0 = in_8_a_bits_address[31:28] == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_8_1 = in_8_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_8_2 =
    {in_8_a_bits_address[31:29], ~(in_8_a_bits_address[28])} == 4'h0
    | {in_8_a_bits_address[31:30], ~(in_8_a_bits_address[29])} == 3'h0
    | {requestAIO_8_1, ~(in_8_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire [3:0]  requestBOI_uncommonBits_9 = out_1_b_bits_source[3:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_0 = out_1_b_bits_source[5:4] == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_10 = out_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_11 = out_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_12 = out_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_13 = out_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_14 = out_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_15 = out_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_16 = out_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_17 = out_1_b_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_1 = out_1_b_bits_source[5:2] == 4'hB;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_2 = out_1_b_bits_source[5:2] == 4'hA;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_3 = out_1_b_bits_source[5:2] == 4'h9;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_4 = out_1_b_bits_source[5:2] == 4'h8;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_5 = out_1_b_bits_source[5:2] == 4'h7;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_6 = out_1_b_bits_source[5:2] == 4'h6;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_7 = out_1_b_bits_source[5:2] == 4'h5;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_1_8 = out_1_b_bits_source[5:2] == 4'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  requestDOI_uncommonBits = out_0_d_bits_source[3:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_0 = out_0_d_bits_source[5:4] == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_1 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_2 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_3 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_4 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_5 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_6 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_7 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_8 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_1 = out_0_d_bits_source[5:2] == 4'hB;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_2 = out_0_d_bits_source[5:2] == 4'hA;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_3 = out_0_d_bits_source[5:2] == 4'h9;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_4 = out_0_d_bits_source[5:2] == 4'h8;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_5 = out_0_d_bits_source[5:2] == 4'h7;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_6 = out_0_d_bits_source[5:2] == 4'h6;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_7 = out_0_d_bits_source[5:2] == 4'h5;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_8 = out_0_d_bits_source[5:2] == 4'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  requestDOI_uncommonBits_9 = out_1_d_bits_source[3:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_0 = out_1_d_bits_source[5:4] == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_10 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_11 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_12 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_13 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_14 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_15 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_16 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_17 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_1 = out_1_d_bits_source[5:2] == 4'hB;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_2 = out_1_d_bits_source[5:2] == 4'hA;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_3 = out_1_d_bits_source[5:2] == 4'h9;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_4 = out_1_d_bits_source[5:2] == 4'h8;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_5 = out_1_d_bits_source[5:2] == 4'h7;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_6 = out_1_d_bits_source[5:2] == 4'h6;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_7 = out_1_d_bits_source[5:2] == 4'h5;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_8 = out_1_d_bits_source[5:2] == 4'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  requestDOI_uncommonBits_18 = out_2_d_bits_source[3:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_0 = out_2_d_bits_source[5:4] == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_19 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_20 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_21 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_22 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_23 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_24 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_25 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_26 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_1 = out_2_d_bits_source[5:2] == 4'hB;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_2 = out_2_d_bits_source[5:2] == 4'hA;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_3 = out_2_d_bits_source[5:2] == 4'h9;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_4 = out_2_d_bits_source[5:2] == 4'h8;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_5 = out_2_d_bits_source[5:2] == 4'h7;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_6 = out_2_d_bits_source[5:2] == 4'h6;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_7 = out_2_d_bits_source[5:2] == 4'h5;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_8 = out_2_d_bits_source[5:2] == 4'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [26:0] _beatsAI_decode_T_1 = 27'hFFF << in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode = ~(_beatsAI_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata = ~(in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_0 = beatsAI_opdata ? beatsAI_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_5 = 27'hFFF << in_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_1 = ~(_beatsAI_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_1 = ~(in_1_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_1 = beatsAI_opdata_1 ? beatsAI_decode_1 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_9 = 27'hFFF << in_2_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_2 = ~(_beatsAI_decode_T_9[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_2 = ~(in_2_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_2 = beatsAI_opdata_2 ? beatsAI_decode_2 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_13 = 27'hFFF << in_3_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_3 = ~(_beatsAI_decode_T_13[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_3 = ~(in_3_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_3 = beatsAI_opdata_3 ? beatsAI_decode_3 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_17 = 27'hFFF << in_4_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_4 = ~(_beatsAI_decode_T_17[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_4 = ~(in_4_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_4 = beatsAI_opdata_4 ? beatsAI_decode_4 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_21 = 27'hFFF << in_5_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_5 = ~(_beatsAI_decode_T_21[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_5 = ~(in_5_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_5 = beatsAI_opdata_5 ? beatsAI_decode_5 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_25 = 27'hFFF << in_6_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_6 = ~(_beatsAI_decode_T_25[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_6 = ~(in_6_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_6 = beatsAI_opdata_6 ? beatsAI_decode_6 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_29 = 27'hFFF << in_7_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_7 = ~(_beatsAI_decode_T_29[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_7 = ~(in_7_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_7 = beatsAI_opdata_7 ? beatsAI_decode_7 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_33 = 27'hFFF << in_8_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_8 = ~(_beatsAI_decode_T_33[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_8 = ~(in_8_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_8 = beatsAI_opdata_8 ? beatsAI_decode_8 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_5 = 27'hFFF << in_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_1 = ~(_beatsCI_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_1 = in_1_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_1 = beatsCI_opdata_1 ? beatsCI_decode_1 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_9 = 27'hFFF << in_2_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_2 = ~(_beatsCI_decode_T_9[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_2 = in_2_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_2 = beatsCI_opdata_2 ? beatsCI_decode_2 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_13 = 27'hFFF << in_3_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_3 = ~(_beatsCI_decode_T_13[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_3 = in_3_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_3 = beatsCI_opdata_3 ? beatsCI_decode_3 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_17 = 27'hFFF << in_4_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_4 = ~(_beatsCI_decode_T_17[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_4 = in_4_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_4 = beatsCI_opdata_4 ? beatsCI_decode_4 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_21 = 27'hFFF << in_5_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_5 = ~(_beatsCI_decode_T_21[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_5 = in_5_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_5 = beatsCI_opdata_5 ? beatsCI_decode_5 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_25 = 27'hFFF << in_6_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_6 = ~(_beatsCI_decode_T_25[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_6 = in_6_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_6 = beatsCI_opdata_6 ? beatsCI_decode_6 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_29 = 27'hFFF << in_7_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_7 = ~(_beatsCI_decode_T_29[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_7 = in_7_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_7 = beatsCI_opdata_7 ? beatsCI_decode_7 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_33 = 27'hFFF << in_8_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_8 = ~(_beatsCI_decode_T_33[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_8 = in_8_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_8 = beatsCI_opdata_8 ? beatsCI_decode_8 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsDO_decode_T_1 = 27'hFFF << out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsDO_decode = ~(_beatsDO_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsDO_opdata = out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  beatsDO_0 = beatsDO_opdata ? beatsDO_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [20:0] _beatsDO_decode_T_5 = 21'h3F << out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [2:0]  beatsDO_decode_1 = ~(_beatsDO_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsDO_opdata_1 = out_1_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  beatsDO_1 = beatsDO_opdata_1 ? beatsDO_decode_1 : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [22:0] _beatsDO_decode_T_9 = 23'hFF << out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [4:0]  beatsDO_decode_2 = ~(_beatsDO_decode_T_9[7:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsDO_opdata_2 = out_2_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  beatsDO_2 = beatsDO_opdata_2 ? beatsDO_decode_2 : 5'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire        portsAOI_filtered_0_valid = in_0_a_valid & requestAIO_0_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_valid = in_0_a_valid & requestAIO_0_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_valid = in_0_a_valid & requestAIO_0_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_0_a_ready =
    requestAIO_0_0 & portsAOI_filtered_0_ready | requestAIO_0_1
    & portsAOI_filtered_1_ready | requestAIO_0_2 & portsAOI_filtered_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_1_0_valid = in_1_a_valid & requestAIO_1_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_1_valid = in_1_a_valid & requestAIO_1_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_valid = in_1_a_valid & requestAIO_1_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_1_a_ready =
    requestAIO_1_0 & portsAOI_filtered_1_0_ready | requestAIO_1_1
    & portsAOI_filtered_1_1_ready | requestAIO_1_2 & portsAOI_filtered_1_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_2_0_valid = in_2_a_valid & requestAIO_2_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_2_1_valid = in_2_a_valid & requestAIO_2_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_2_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_valid = in_2_a_valid & requestAIO_2_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_2_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_2_a_ready =
    requestAIO_2_0 & portsAOI_filtered_2_0_ready | requestAIO_2_1
    & portsAOI_filtered_2_1_ready | requestAIO_2_2 & portsAOI_filtered_2_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_3_0_valid = in_3_a_valid & requestAIO_3_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_3_1_valid = in_3_a_valid & requestAIO_3_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_3_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_valid = in_3_a_valid & requestAIO_3_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_3_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_3_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_3_a_ready =
    requestAIO_3_0 & portsAOI_filtered_3_0_ready | requestAIO_3_1
    & portsAOI_filtered_3_1_ready | requestAIO_3_2 & portsAOI_filtered_3_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_4_0_valid = in_4_a_valid & requestAIO_4_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_4_1_valid = in_4_a_valid & requestAIO_4_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_4_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_valid = in_4_a_valid & requestAIO_4_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_4_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_4_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_4_a_ready =
    requestAIO_4_0 & portsAOI_filtered_4_0_ready | requestAIO_4_1
    & portsAOI_filtered_4_1_ready | requestAIO_4_2 & portsAOI_filtered_4_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_5_0_valid = in_5_a_valid & requestAIO_5_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_5_1_valid = in_5_a_valid & requestAIO_5_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_5_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_valid = in_5_a_valid & requestAIO_5_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_5_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_5_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_5_a_ready =
    requestAIO_5_0 & portsAOI_filtered_5_0_ready | requestAIO_5_1
    & portsAOI_filtered_5_1_ready | requestAIO_5_2 & portsAOI_filtered_5_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_6_0_valid = in_6_a_valid & requestAIO_6_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_6_1_valid = in_6_a_valid & requestAIO_6_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_6_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_valid = in_6_a_valid & requestAIO_6_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_6_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_6_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_6_a_ready =
    requestAIO_6_0 & portsAOI_filtered_6_0_ready | requestAIO_6_1
    & portsAOI_filtered_6_1_ready | requestAIO_6_2 & portsAOI_filtered_6_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_7_0_valid = in_7_a_valid & requestAIO_7_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_7_1_valid = in_7_a_valid & requestAIO_7_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_7_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_valid = in_7_a_valid & requestAIO_7_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_7_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_7_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_7_a_ready =
    requestAIO_7_0 & portsAOI_filtered_7_0_ready | requestAIO_7_1
    & portsAOI_filtered_7_1_ready | requestAIO_7_2 & portsAOI_filtered_7_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_8_0_valid = in_8_a_valid & requestAIO_8_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_8_1_valid = in_8_a_valid & requestAIO_8_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_8_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_valid = in_8_a_valid & requestAIO_8_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_8_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_8_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_8_a_ready =
    requestAIO_8_0 & portsAOI_filtered_8_0_ready | requestAIO_8_1
    & portsAOI_filtered_8_1_ready | requestAIO_8_2 & portsAOI_filtered_8_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  assign in_1_b_valid = portsBIO_filtered_1_1_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_b_bits_param = portsBIO_filtered_1_1_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_b_bits_source = portsBIO_filtered_1_1_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_b_bits_address = portsBIO_filtered_1_1_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_b_valid = portsBIO_filtered_1_2_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_b_bits_param = portsBIO_filtered_1_2_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_b_bits_source = portsBIO_filtered_1_2_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_b_bits_address = portsBIO_filtered_1_2_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_b_valid = portsBIO_filtered_1_3_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_b_bits_param = portsBIO_filtered_1_3_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_b_bits_source = portsBIO_filtered_1_3_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_b_bits_address = portsBIO_filtered_1_3_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_b_valid = portsBIO_filtered_1_4_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_b_bits_param = portsBIO_filtered_1_4_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_b_bits_source = portsBIO_filtered_1_4_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_b_bits_address = portsBIO_filtered_1_4_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_b_valid = portsBIO_filtered_1_5_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_b_bits_param = portsBIO_filtered_1_5_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_b_bits_source = portsBIO_filtered_1_5_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_b_bits_address = portsBIO_filtered_1_5_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_b_valid = portsBIO_filtered_1_6_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_b_bits_param = portsBIO_filtered_1_6_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_b_bits_source = portsBIO_filtered_1_6_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_b_bits_address = portsBIO_filtered_1_6_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_b_valid = portsBIO_filtered_1_7_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_b_bits_param = portsBIO_filtered_1_7_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_b_bits_source = portsBIO_filtered_1_7_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_b_bits_address = portsBIO_filtered_1_7_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_b_valid = portsBIO_filtered_1_8_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_b_bits_param = portsBIO_filtered_1_8_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_b_bits_source = portsBIO_filtered_1_8_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_b_bits_address = portsBIO_filtered_1_8_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_0_valid = out_1_b_valid & requestBOI_1_0;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign portsBIO_filtered_1_1_valid = out_1_b_valid & requestBOI_1_1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign portsBIO_filtered_1_2_valid = out_1_b_valid & requestBOI_1_2;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign portsBIO_filtered_1_3_valid = out_1_b_valid & requestBOI_1_3;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign portsBIO_filtered_1_4_valid = out_1_b_valid & requestBOI_1_4;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign portsBIO_filtered_1_5_valid = out_1_b_valid & requestBOI_1_5;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign portsBIO_filtered_1_6_valid = out_1_b_valid & requestBOI_1_6;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign portsBIO_filtered_1_7_valid = out_1_b_valid & requestBOI_1_7;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign portsBIO_filtered_1_8_valid = out_1_b_valid & requestBOI_1_8;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  assign out_1_b_ready =
    requestBOI_1_1 & portsBIO_filtered_1_1_ready | requestBOI_1_2
    & portsBIO_filtered_1_2_ready | requestBOI_1_3 & portsBIO_filtered_1_3_ready
    | requestBOI_1_4 & portsBIO_filtered_1_4_ready | requestBOI_1_5
    & portsBIO_filtered_1_5_ready | requestBOI_1_6 & portsBIO_filtered_1_6_ready
    | requestBOI_1_7 & portsBIO_filtered_1_7_ready | requestBOI_1_8
    & portsBIO_filtered_1_8_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign in_1_c_ready = portsCOI_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_c_ready = portsCOI_filtered_2_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_c_ready = portsCOI_filtered_3_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_c_ready = portsCOI_filtered_4_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_c_ready = portsCOI_filtered_5_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_c_ready = portsCOI_filtered_6_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_c_ready = portsCOI_filtered_7_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_c_ready = portsCOI_filtered_8_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsDIO_filtered_0_valid = out_0_d_valid & requestDOI_0_0;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_valid = out_0_d_valid & requestDOI_0_1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_valid = out_0_d_valid & requestDOI_0_2;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_3_valid = out_0_d_valid & requestDOI_0_3;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_4_valid = out_0_d_valid & requestDOI_0_4;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_5_valid = out_0_d_valid & requestDOI_0_5;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_6_valid = out_0_d_valid & requestDOI_0_6;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_7_valid = out_0_d_valid & requestDOI_0_7;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_8_valid = out_0_d_valid & requestDOI_0_8;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_3_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_4_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_5_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_6_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_7_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_8_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign out_0_d_ready =
    requestDOI_0_0 & portsDIO_filtered_0_ready | requestDOI_0_1
    & portsDIO_filtered_1_ready | requestDOI_0_2 & portsDIO_filtered_2_ready
    | requestDOI_0_3 & portsDIO_filtered_3_ready | requestDOI_0_4
    & portsDIO_filtered_4_ready | requestDOI_0_5 & portsDIO_filtered_5_ready
    | requestDOI_0_6 & portsDIO_filtered_6_ready | requestDOI_0_7
    & portsDIO_filtered_7_ready | requestDOI_0_8 & portsDIO_filtered_8_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_0_valid = out_1_d_valid & requestDOI_1_0;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_1_valid = out_1_d_valid & requestDOI_1_1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_2_valid = out_1_d_valid & requestDOI_1_2;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_3_valid = out_1_d_valid & requestDOI_1_3;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_4_valid = out_1_d_valid & requestDOI_1_4;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_5_valid = out_1_d_valid & requestDOI_1_5;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_6_valid = out_1_d_valid & requestDOI_1_6;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_7_valid = out_1_d_valid & requestDOI_1_7;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_8_valid = out_1_d_valid & requestDOI_1_8;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_3_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_4_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_5_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_6_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_7_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_8_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign out_1_d_ready =
    requestDOI_1_0 & portsDIO_filtered_1_0_ready | requestDOI_1_1
    & portsDIO_filtered_1_1_ready | requestDOI_1_2 & portsDIO_filtered_1_2_ready
    | requestDOI_1_3 & portsDIO_filtered_1_3_ready | requestDOI_1_4
    & portsDIO_filtered_1_4_ready | requestDOI_1_5 & portsDIO_filtered_1_5_ready
    | requestDOI_1_6 & portsDIO_filtered_1_6_ready | requestDOI_1_7
    & portsDIO_filtered_1_7_ready | requestDOI_1_8 & portsDIO_filtered_1_8_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_0_valid = out_2_d_valid & requestDOI_2_0;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_1_valid = out_2_d_valid & requestDOI_2_1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_2_valid = out_2_d_valid & requestDOI_2_2;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_3_valid = out_2_d_valid & requestDOI_2_3;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_4_valid = out_2_d_valid & requestDOI_2_4;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_5_valid = out_2_d_valid & requestDOI_2_5;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_6_valid = out_2_d_valid & requestDOI_2_6;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_7_valid = out_2_d_valid & requestDOI_2_7;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_8_valid = out_2_d_valid & requestDOI_2_8;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_3_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_4_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_5_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_6_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_7_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_8_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign out_2_d_ready =
    requestDOI_2_0 & portsDIO_filtered_2_0_ready | requestDOI_2_1
    & portsDIO_filtered_2_1_ready | requestDOI_2_2 & portsDIO_filtered_2_2_ready
    | requestDOI_2_3 & portsDIO_filtered_2_3_ready | requestDOI_2_4
    & portsDIO_filtered_2_4_ready | requestDOI_2_5 & portsDIO_filtered_2_5_ready
    | requestDOI_2_6 & portsDIO_filtered_2_6_ready | requestDOI_2_7
    & portsDIO_filtered_2_7_ready | requestDOI_2_8 & portsDIO_filtered_2_8_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        allowed_3_0;	// src/main/scala/tilelink/Arbiter.scala:92:24
  assign in_1_e_ready = portsEOI_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        allowed_3_1;	// src/main/scala/tilelink/Arbiter.scala:92:24
  assign in_2_e_ready = portsEOI_filtered_2_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        allowed_3_2;	// src/main/scala/tilelink/Arbiter.scala:92:24
  assign in_3_e_ready = portsEOI_filtered_3_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        allowed_3_3;	// src/main/scala/tilelink/Arbiter.scala:92:24
  assign in_4_e_ready = portsEOI_filtered_4_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        allowed_3_4;	// src/main/scala/tilelink/Arbiter.scala:92:24
  assign in_5_e_ready = portsEOI_filtered_5_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        allowed_3_5;	// src/main/scala/tilelink/Arbiter.scala:92:24
  assign in_6_e_ready = portsEOI_filtered_6_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        allowed_3_6;	// src/main/scala/tilelink/Arbiter.scala:92:24
  assign in_7_e_ready = portsEOI_filtered_7_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        allowed_3_7;	// src/main/scala/tilelink/Arbiter.scala:92:24
  assign in_8_e_ready = portsEOI_filtered_8_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch = idle & out_0_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  readys_lo_lo = {portsAOI_filtered_1_0_valid, portsAOI_filtered_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_lo_hi = {portsAOI_filtered_3_0_valid, portsAOI_filtered_2_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  readys_lo = {readys_lo_hi, readys_lo_lo};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [1:0]  readys_hi_lo = {portsAOI_filtered_5_0_valid, portsAOI_filtered_4_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_hi_hi_hi =
    {portsAOI_filtered_8_0_valid, portsAOI_filtered_7_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_hi_hi = {readys_hi_hi_hi, portsAOI_filtered_6_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  readys_hi = {readys_hi_hi, readys_hi_lo};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [8:0]  readys_valid = {readys_hi, readys_lo};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51
  reg  [8:0]  readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [17:0] readys_filter = {readys_valid & ~readys_mask, readys_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [15:0] _GEN = readys_filter[16:1] | readys_filter[17:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [14:0] _GEN_0 = _GEN[14:0] | {readys_filter[17], _GEN[15:2]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [12:0] _GEN_1 = _GEN_0[12:0] | {readys_filter[17], _GEN[15], _GEN_0[14:4]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [17:0] readys_unready =
    {readys_mask[8],
     readys_filter[17] | readys_mask[7],
     _GEN[15] | readys_mask[6],
     _GEN_0[14:13] | readys_mask[5:4],
     _GEN_1[12:9] | readys_mask[3:0],
     _GEN_1[8:0] | {readys_filter[17], _GEN[15], _GEN_0[14:13], _GEN_1[12:8]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [8:0]  readys_readys = ~(readys_unready[17:9] & readys_unready[8:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_0 = readys_readys[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1 = readys_readys[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2 = readys_readys[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3 = readys_readys[3];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4 = readys_readys[4];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_5 = readys_readys[5];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_6 = readys_readys[6];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_7 = readys_readys[7];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_8 = readys_readys[8];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_0 = readys_0 & portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1 = readys_1 & portsAOI_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2 = readys_2 & portsAOI_filtered_2_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3 = readys_3 & portsAOI_filtered_3_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4 = readys_4 & portsAOI_filtered_4_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_5 = readys_5 & portsAOI_filtered_5_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_6 = readys_6 & portsAOI_filtered_6_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_7 = readys_7 & portsAOI_filtered_7_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_8 = readys_8 & portsAOI_filtered_8_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1 = winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2 = prefixOR_1 | winner_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3 = prefixOR_2 | winner_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4 = prefixOR_3 | winner_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_5 = prefixOR_4 | winner_4;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_6 = prefixOR_5 | winner_5;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_7 = prefixOR_6 | winner_6;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_8 = prefixOR_7 | winner_7;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _out_0_a_valid_T = portsAOI_filtered_0_valid | portsAOI_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0 = winner_0 ? beatsAI_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_1 = winner_1 ? beatsAI_1 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_2 = winner_2 ? beatsAI_2 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_3 = winner_3 ? beatsAI_3 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_4 = winner_4 ? beatsAI_4 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_5 = winner_5 ? beatsAI_5 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_6 = winner_6 ? beatsAI_6 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_7 = winner_7 ? beatsAI_7 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_8 = winner_8 ? beatsAI_8 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats =
    maskedBeats_0 | maskedBeats_1 | maskedBeats_2 | maskedBeats_3 | maskedBeats_4
    | maskedBeats_5 | maskedBeats_6 | maskedBeats_7 | maskedBeats_8;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_5;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_6;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_7;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_8;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2 = idle ? winner_2 : state_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3 = idle ? winner_3 : state_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4 = idle ? winner_4 : state_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_5 = idle ? winner_5 : state_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_6 = idle ? winner_6 : state_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_7 = idle ? winner_7 : state_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_8 = idle ? winner_8 : state_8;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_0 = idle ? readys_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1 = idle ? readys_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2 = idle ? readys_2 : state_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_3 = idle ? readys_3 : state_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4 = idle ? readys_4 : state_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_5 = idle ? readys_5 : state_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_6 = idle ? readys_6 : state_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_7 = idle ? readys_7 : state_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_8 = idle ? readys_8 : state_8;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsAOI_filtered_0_ready = out_0_a_ready & allowed_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_1_0_ready = out_0_a_ready & allowed_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_2_0_ready = out_0_a_ready & allowed_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_3_0_ready = out_0_a_ready & allowed_3;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_4_0_ready = out_0_a_ready & allowed_4;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_5_0_ready = out_0_a_ready & allowed_5;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_6_0_ready = out_0_a_ready & allowed_6;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_7_0_ready = out_0_a_ready & allowed_7;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_8_0_ready = out_0_a_ready & allowed_8;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_valid =
    idle
      ? _out_0_a_valid_T | portsAOI_filtered_2_0_valid | portsAOI_filtered_3_0_valid
        | portsAOI_filtered_4_0_valid | portsAOI_filtered_5_0_valid
        | portsAOI_filtered_6_0_valid | portsAOI_filtered_7_0_valid
        | portsAOI_filtered_8_0_valid
      : state_0 & portsAOI_filtered_0_valid | state_1 & portsAOI_filtered_1_0_valid
        | state_2 & portsAOI_filtered_2_0_valid | state_3 & portsAOI_filtered_3_0_valid
        | state_4 & portsAOI_filtered_4_0_valid | state_5 & portsAOI_filtered_5_0_valid
        | state_6 & portsAOI_filtered_6_0_valid | state_7 & portsAOI_filtered_7_0_valid
        | state_8 & portsAOI_filtered_8_0_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_corrupt =
    muxState_0 & portsAOI_filtered_0_bits_corrupt | muxState_1
    & portsAOI_filtered_1_0_bits_corrupt | muxState_2 & portsAOI_filtered_2_0_bits_corrupt
    | muxState_3 & portsAOI_filtered_3_0_bits_corrupt | muxState_4
    & portsAOI_filtered_4_0_bits_corrupt | muxState_5 & portsAOI_filtered_5_0_bits_corrupt
    | muxState_6 & portsAOI_filtered_6_0_bits_corrupt | muxState_7
    & portsAOI_filtered_7_0_bits_corrupt | muxState_8
    & portsAOI_filtered_8_0_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_data =
    (muxState_0 ? portsAOI_filtered_0_bits_data : 64'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_data : 64'h0)
    | (muxState_2 ? portsAOI_filtered_2_0_bits_data : 64'h0)
    | (muxState_3 ? portsAOI_filtered_3_0_bits_data : 64'h0)
    | (muxState_4 ? portsAOI_filtered_4_0_bits_data : 64'h0)
    | (muxState_5 ? portsAOI_filtered_5_0_bits_data : 64'h0)
    | (muxState_6 ? portsAOI_filtered_6_0_bits_data : 64'h0)
    | (muxState_7 ? portsAOI_filtered_7_0_bits_data : 64'h0)
    | (muxState_8 ? portsAOI_filtered_8_0_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_mask =
    (muxState_0 ? portsAOI_filtered_0_bits_mask : 8'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_mask : 8'h0)
    | (muxState_2 ? portsAOI_filtered_2_0_bits_mask : 8'h0)
    | (muxState_3 ? portsAOI_filtered_3_0_bits_mask : 8'h0)
    | (muxState_4 ? portsAOI_filtered_4_0_bits_mask : 8'h0)
    | (muxState_5 ? portsAOI_filtered_5_0_bits_mask : 8'h0)
    | (muxState_6 ? portsAOI_filtered_6_0_bits_mask : 8'h0)
    | (muxState_7 ? portsAOI_filtered_7_0_bits_mask : 8'h0)
    | (muxState_8 ? portsAOI_filtered_8_0_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_address =
    (muxState_0 ? portsAOI_filtered_0_bits_address : 32'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_address : 32'h0)
    | (muxState_2 ? portsAOI_filtered_2_0_bits_address : 32'h0)
    | (muxState_3 ? portsAOI_filtered_3_0_bits_address : 32'h0)
    | (muxState_4 ? portsAOI_filtered_4_0_bits_address : 32'h0)
    | (muxState_5 ? portsAOI_filtered_5_0_bits_address : 32'h0)
    | (muxState_6 ? portsAOI_filtered_6_0_bits_address : 32'h0)
    | (muxState_7 ? portsAOI_filtered_7_0_bits_address : 32'h0)
    | (muxState_8 ? portsAOI_filtered_8_0_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_source =
    (muxState_0 ? portsAOI_filtered_0_bits_source : 6'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_source : 6'h0)
    | (muxState_2 ? portsAOI_filtered_2_0_bits_source : 6'h0)
    | (muxState_3 ? portsAOI_filtered_3_0_bits_source : 6'h0)
    | (muxState_4 ? portsAOI_filtered_4_0_bits_source : 6'h0)
    | (muxState_5 ? portsAOI_filtered_5_0_bits_source : 6'h0)
    | (muxState_6 ? portsAOI_filtered_6_0_bits_source : 6'h0)
    | (muxState_7 ? portsAOI_filtered_7_0_bits_source : 6'h0)
    | (muxState_8 ? portsAOI_filtered_8_0_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_size =
    (muxState_0 ? portsAOI_filtered_0_bits_size : 4'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_size : 4'h0)
    | (muxState_2 ? portsAOI_filtered_2_0_bits_size : 4'h0)
    | (muxState_3 ? portsAOI_filtered_3_0_bits_size : 4'h0)
    | (muxState_4 ? portsAOI_filtered_4_0_bits_size : 4'h0)
    | (muxState_5 ? portsAOI_filtered_5_0_bits_size : 4'h0)
    | (muxState_6 ? portsAOI_filtered_6_0_bits_size : 4'h0)
    | (muxState_7 ? portsAOI_filtered_7_0_bits_size : 4'h0)
    | (muxState_8 ? portsAOI_filtered_8_0_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_param =
    (muxState_0 ? portsAOI_filtered_0_bits_param : 3'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_param : 3'h0)
    | (muxState_2 ? portsAOI_filtered_2_0_bits_param : 3'h0)
    | (muxState_3 ? portsAOI_filtered_3_0_bits_param : 3'h0)
    | (muxState_4 ? portsAOI_filtered_4_0_bits_param : 3'h0)
    | (muxState_5 ? portsAOI_filtered_5_0_bits_param : 3'h0)
    | (muxState_6 ? portsAOI_filtered_6_0_bits_param : 3'h0)
    | (muxState_7 ? portsAOI_filtered_7_0_bits_param : 3'h0)
    | (muxState_8 ? portsAOI_filtered_8_0_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_opcode =
    (muxState_0 ? portsAOI_filtered_0_bits_opcode : 3'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_opcode : 3'h0)
    | (muxState_2 ? portsAOI_filtered_2_0_bits_opcode : 3'h0)
    | (muxState_3 ? portsAOI_filtered_3_0_bits_opcode : 3'h0)
    | (muxState_4 ? portsAOI_filtered_4_0_bits_opcode : 3'h0)
    | (muxState_5 ? portsAOI_filtered_5_0_bits_opcode : 3'h0)
    | (muxState_6 ? portsAOI_filtered_6_0_bits_opcode : 3'h0)
    | (muxState_7 ? portsAOI_filtered_7_0_bits_opcode : 3'h0)
    | (muxState_8 ? portsAOI_filtered_8_0_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg  [8:0]  beatsLeft_1;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_1 = beatsLeft_1 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_1 = idle_1 & out_1_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  readys_lo_lo_1 = {portsAOI_filtered_1_1_valid, portsAOI_filtered_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_lo_hi_1 = {portsAOI_filtered_3_1_valid, portsAOI_filtered_2_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  readys_lo_1 = {readys_lo_hi_1, readys_lo_lo_1};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [1:0]  readys_hi_lo_1 = {portsAOI_filtered_5_1_valid, portsAOI_filtered_4_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_hi_hi_hi_1 =
    {portsAOI_filtered_8_1_valid, portsAOI_filtered_7_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_hi_hi_1 = {readys_hi_hi_hi_1, portsAOI_filtered_6_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  readys_hi_1 = {readys_hi_hi_1, readys_hi_lo_1};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [8:0]  readys_valid_1 = {readys_hi_1, readys_lo_1};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51
  reg  [8:0]  readys_mask_1;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [17:0] readys_filter_1 = {readys_valid_1 & ~readys_mask_1, readys_valid_1};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [15:0] _GEN_2 = readys_filter_1[16:1] | readys_filter_1[17:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [14:0] _GEN_3 = _GEN_2[14:0] | {readys_filter_1[17], _GEN_2[15:2]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [12:0] _GEN_4 = _GEN_3[12:0] | {readys_filter_1[17], _GEN_2[15], _GEN_3[14:4]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [17:0] readys_unready_1 =
    {readys_mask_1[8],
     readys_filter_1[17] | readys_mask_1[7],
     _GEN_2[15] | readys_mask_1[6],
     _GEN_3[14:13] | readys_mask_1[5:4],
     _GEN_4[12:9] | readys_mask_1[3:0],
     _GEN_4[8:0] | {readys_filter_1[17], _GEN_2[15], _GEN_3[14:13], _GEN_4[12:8]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [8:0]  readys_readys_1 = ~(readys_unready_1[17:9] & readys_unready_1[8:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_1_0 = readys_readys_1[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_1 = readys_readys_1[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_2 = readys_readys_1[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_3 = readys_readys_1[3];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_4 = readys_readys_1[4];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_5 = readys_readys_1[5];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_6 = readys_readys_1[6];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_7 = readys_readys_1[7];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_8 = readys_readys_1[8];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_1_0 = readys_1_0 & portsAOI_filtered_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_1 = readys_1_1 & portsAOI_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_2 = readys_1_2 & portsAOI_filtered_2_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_3 = readys_1_3 & portsAOI_filtered_3_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_4 = readys_1_4 & portsAOI_filtered_4_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_5 = readys_1_5 & portsAOI_filtered_5_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_6 = readys_1_6 & portsAOI_filtered_6_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_7 = readys_1_7 & portsAOI_filtered_7_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_8 = readys_1_8 & portsAOI_filtered_8_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_1 = winner_1_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_1 = prefixOR_1_1 | winner_1_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3_1 = prefixOR_2_1 | winner_1_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4_1 = prefixOR_3_1 | winner_1_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_5_1 = prefixOR_4_1 | winner_1_4;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_6_1 = prefixOR_5_1 | winner_1_5;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_7_1 = prefixOR_6_1 | winner_1_6;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_8_1 = prefixOR_7_1 | winner_1_7;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _out_1_a_valid_T = portsAOI_filtered_1_valid | portsAOI_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_1 = winner_1_0 ? beatsAI_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_1_1 = winner_1_1 ? beatsAI_1 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_2_1 = winner_1_2 ? beatsAI_2 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_3_1 = winner_1_3 ? beatsAI_3 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_4_1 = winner_1_4 ? beatsAI_4 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_5_1 = winner_1_5 ? beatsAI_5 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_6_1 = winner_1_6 ? beatsAI_6 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_7_1 = winner_1_7 ? beatsAI_7 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_8_1 = winner_1_8 ? beatsAI_8 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_1 =
    maskedBeats_0_1 | maskedBeats_1_1 | maskedBeats_2_1 | maskedBeats_3_1
    | maskedBeats_4_1 | maskedBeats_5_1 | maskedBeats_6_1 | maskedBeats_7_1
    | maskedBeats_8_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_5;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_6;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_7;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_8;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_1_0 = idle_1 ? winner_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_1 = idle_1 ? winner_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_2 = idle_1 ? winner_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_3 = idle_1 ? winner_1_3 : state_1_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_4 = idle_1 ? winner_1_4 : state_1_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_5 = idle_1 ? winner_1_5 : state_1_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_6 = idle_1 ? winner_1_6 : state_1_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_7 = idle_1 ? winner_1_7 : state_1_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_8 = idle_1 ? winner_1_8 : state_1_8;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_1_0 = idle_1 ? readys_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_1 = idle_1 ? readys_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_2 = idle_1 ? readys_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_3 = idle_1 ? readys_1_3 : state_1_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_4 = idle_1 ? readys_1_4 : state_1_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_5 = idle_1 ? readys_1_5 : state_1_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_6 = idle_1 ? readys_1_6 : state_1_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_7 = idle_1 ? readys_1_7 : state_1_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_8 = idle_1 ? readys_1_8 : state_1_8;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsAOI_filtered_1_ready = out_1_a_ready & allowed_1_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_1_1_ready = out_1_a_ready & allowed_1_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_2_1_ready = out_1_a_ready & allowed_1_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_3_1_ready = out_1_a_ready & allowed_1_3;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_4_1_ready = out_1_a_ready & allowed_1_4;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_5_1_ready = out_1_a_ready & allowed_1_5;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_6_1_ready = out_1_a_ready & allowed_1_6;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_7_1_ready = out_1_a_ready & allowed_1_7;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_8_1_ready = out_1_a_ready & allowed_1_8;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_valid =
    idle_1
      ? _out_1_a_valid_T | portsAOI_filtered_2_1_valid | portsAOI_filtered_3_1_valid
        | portsAOI_filtered_4_1_valid | portsAOI_filtered_5_1_valid
        | portsAOI_filtered_6_1_valid | portsAOI_filtered_7_1_valid
        | portsAOI_filtered_8_1_valid
      : state_1_0 & portsAOI_filtered_1_valid | state_1_1 & portsAOI_filtered_1_1_valid
        | state_1_2 & portsAOI_filtered_2_1_valid | state_1_3
        & portsAOI_filtered_3_1_valid | state_1_4 & portsAOI_filtered_4_1_valid
        | state_1_5 & portsAOI_filtered_5_1_valid | state_1_6
        & portsAOI_filtered_6_1_valid | state_1_7 & portsAOI_filtered_7_1_valid
        | state_1_8 & portsAOI_filtered_8_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_corrupt =
    muxState_1_0 & portsAOI_filtered_1_bits_corrupt | muxState_1_1
    & portsAOI_filtered_1_1_bits_corrupt | muxState_1_2
    & portsAOI_filtered_2_1_bits_corrupt | muxState_1_3
    & portsAOI_filtered_3_1_bits_corrupt | muxState_1_4
    & portsAOI_filtered_4_1_bits_corrupt | muxState_1_5
    & portsAOI_filtered_5_1_bits_corrupt | muxState_1_6
    & portsAOI_filtered_6_1_bits_corrupt | muxState_1_7
    & portsAOI_filtered_7_1_bits_corrupt | muxState_1_8
    & portsAOI_filtered_8_1_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_data =
    (muxState_1_0 ? portsAOI_filtered_1_bits_data : 64'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_data : 64'h0)
    | (muxState_1_2 ? portsAOI_filtered_2_1_bits_data : 64'h0)
    | (muxState_1_3 ? portsAOI_filtered_3_1_bits_data : 64'h0)
    | (muxState_1_4 ? portsAOI_filtered_4_1_bits_data : 64'h0)
    | (muxState_1_5 ? portsAOI_filtered_5_1_bits_data : 64'h0)
    | (muxState_1_6 ? portsAOI_filtered_6_1_bits_data : 64'h0)
    | (muxState_1_7 ? portsAOI_filtered_7_1_bits_data : 64'h0)
    | (muxState_1_8 ? portsAOI_filtered_8_1_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_mask =
    (muxState_1_0 ? portsAOI_filtered_1_bits_mask : 8'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_mask : 8'h0)
    | (muxState_1_2 ? portsAOI_filtered_2_1_bits_mask : 8'h0)
    | (muxState_1_3 ? portsAOI_filtered_3_1_bits_mask : 8'h0)
    | (muxState_1_4 ? portsAOI_filtered_4_1_bits_mask : 8'h0)
    | (muxState_1_5 ? portsAOI_filtered_5_1_bits_mask : 8'h0)
    | (muxState_1_6 ? portsAOI_filtered_6_1_bits_mask : 8'h0)
    | (muxState_1_7 ? portsAOI_filtered_7_1_bits_mask : 8'h0)
    | (muxState_1_8 ? portsAOI_filtered_8_1_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_address =
    (muxState_1_0 ? portsAOI_filtered_1_bits_address : 32'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_address : 32'h0)
    | (muxState_1_2 ? portsAOI_filtered_2_1_bits_address : 32'h0)
    | (muxState_1_3 ? portsAOI_filtered_3_1_bits_address : 32'h0)
    | (muxState_1_4 ? portsAOI_filtered_4_1_bits_address : 32'h0)
    | (muxState_1_5 ? portsAOI_filtered_5_1_bits_address : 32'h0)
    | (muxState_1_6 ? portsAOI_filtered_6_1_bits_address : 32'h0)
    | (muxState_1_7 ? portsAOI_filtered_7_1_bits_address : 32'h0)
    | (muxState_1_8 ? portsAOI_filtered_8_1_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_source =
    (muxState_1_0 ? portsAOI_filtered_1_bits_source : 6'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_source : 6'h0)
    | (muxState_1_2 ? portsAOI_filtered_2_1_bits_source : 6'h0)
    | (muxState_1_3 ? portsAOI_filtered_3_1_bits_source : 6'h0)
    | (muxState_1_4 ? portsAOI_filtered_4_1_bits_source : 6'h0)
    | (muxState_1_5 ? portsAOI_filtered_5_1_bits_source : 6'h0)
    | (muxState_1_6 ? portsAOI_filtered_6_1_bits_source : 6'h0)
    | (muxState_1_7 ? portsAOI_filtered_7_1_bits_source : 6'h0)
    | (muxState_1_8 ? portsAOI_filtered_8_1_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_size =
    (muxState_1_0 ? portsAOI_filtered_1_bits_size : 4'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_size : 4'h0)
    | (muxState_1_2 ? portsAOI_filtered_2_1_bits_size : 4'h0)
    | (muxState_1_3 ? portsAOI_filtered_3_1_bits_size : 4'h0)
    | (muxState_1_4 ? portsAOI_filtered_4_1_bits_size : 4'h0)
    | (muxState_1_5 ? portsAOI_filtered_5_1_bits_size : 4'h0)
    | (muxState_1_6 ? portsAOI_filtered_6_1_bits_size : 4'h0)
    | (muxState_1_7 ? portsAOI_filtered_7_1_bits_size : 4'h0)
    | (muxState_1_8 ? portsAOI_filtered_8_1_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_param =
    (muxState_1_0 ? portsAOI_filtered_1_bits_param : 3'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_param : 3'h0)
    | (muxState_1_2 ? portsAOI_filtered_2_1_bits_param : 3'h0)
    | (muxState_1_3 ? portsAOI_filtered_3_1_bits_param : 3'h0)
    | (muxState_1_4 ? portsAOI_filtered_4_1_bits_param : 3'h0)
    | (muxState_1_5 ? portsAOI_filtered_5_1_bits_param : 3'h0)
    | (muxState_1_6 ? portsAOI_filtered_6_1_bits_param : 3'h0)
    | (muxState_1_7 ? portsAOI_filtered_7_1_bits_param : 3'h0)
    | (muxState_1_8 ? portsAOI_filtered_8_1_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_opcode =
    (muxState_1_0 ? portsAOI_filtered_1_bits_opcode : 3'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_opcode : 3'h0)
    | (muxState_1_2 ? portsAOI_filtered_2_1_bits_opcode : 3'h0)
    | (muxState_1_3 ? portsAOI_filtered_3_1_bits_opcode : 3'h0)
    | (muxState_1_4 ? portsAOI_filtered_4_1_bits_opcode : 3'h0)
    | (muxState_1_5 ? portsAOI_filtered_5_1_bits_opcode : 3'h0)
    | (muxState_1_6 ? portsAOI_filtered_6_1_bits_opcode : 3'h0)
    | (muxState_1_7 ? portsAOI_filtered_7_1_bits_opcode : 3'h0)
    | (muxState_1_8 ? portsAOI_filtered_8_1_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg  [8:0]  beatsLeft_2;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_2 = beatsLeft_2 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_2 = idle_2 & out_1_c_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  readys_lo_lo_2 = {portsCOI_filtered_2_1_valid, portsCOI_filtered_1_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_lo_hi_2 = {portsCOI_filtered_4_1_valid, portsCOI_filtered_3_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  readys_lo_2 = {readys_lo_hi_2, readys_lo_lo_2};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [1:0]  readys_hi_lo_2 = {portsCOI_filtered_6_1_valid, portsCOI_filtered_5_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_hi_hi_2 = {portsCOI_filtered_8_1_valid, portsCOI_filtered_7_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  readys_hi_2 = {readys_hi_hi_2, readys_hi_lo_2};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [7:0]  readys_valid_2 = {readys_hi_2, readys_lo_2};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51
  reg  [7:0]  readys_mask_2;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [15:0] readys_filter_2 = {readys_valid_2 & ~readys_mask_2, readys_valid_2};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [13:0] _GEN_5 = readys_filter_2[14:1] | readys_filter_2[15:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [12:0] _GEN_6 = _GEN_5[12:0] | {readys_filter_2[15], _GEN_5[13:2]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [10:0] _GEN_7 = _GEN_6[10:0] | {readys_filter_2[15], _GEN_5[13], _GEN_6[12:4]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [15:0] readys_unready_2 =
    {readys_mask_2[7],
     readys_filter_2[15] | readys_mask_2[6],
     _GEN_5[13] | readys_mask_2[5],
     _GEN_6[12:11] | readys_mask_2[4:3],
     _GEN_7[10:8] | readys_mask_2[2:0],
     _GEN_7[7:0]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:43
  wire [7:0]  readys_readys_2 = ~(readys_unready_2[15:8] & readys_unready_2[7:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_2_0 = readys_readys_2[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2_1 = readys_readys_2[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2_2 = readys_readys_2[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2_3 = readys_readys_2[3];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2_4 = readys_readys_2[4];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2_5 = readys_readys_2[5];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2_6 = readys_readys_2[6];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2_7 = readys_readys_2[7];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_2_0 = readys_2_0 & portsCOI_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2_1 = readys_2_1 & portsCOI_filtered_2_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2_2 = readys_2_2 & portsCOI_filtered_3_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2_3 = readys_2_3 & portsCOI_filtered_4_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2_4 = readys_2_4 & portsCOI_filtered_5_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2_5 = readys_2_5 & portsCOI_filtered_6_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2_6 = readys_2_6 & portsCOI_filtered_7_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2_7 = readys_2_7 & portsCOI_filtered_8_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_2 = winner_2_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_2 = prefixOR_1_2 | winner_2_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3_2 = prefixOR_2_2 | winner_2_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4_2 = prefixOR_3_2 | winner_2_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_5_2 = prefixOR_4_2 | winner_2_4;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_6_2 = prefixOR_5_2 | winner_2_5;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_7_2 = prefixOR_6_2 | winner_2_6;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _out_1_c_valid_T =
    portsCOI_filtered_1_1_valid | portsCOI_filtered_2_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_2 = winner_2_0 ? beatsCI_1 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_1_2 = winner_2_1 ? beatsCI_2 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_2_2 = winner_2_2 ? beatsCI_3 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_3_2 = winner_2_3 ? beatsCI_4 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_4_2 = winner_2_4 ? beatsCI_5 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_5_2 = winner_2_5 ? beatsCI_6 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_6_2 = winner_2_6 ? beatsCI_7 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_7_2 = winner_2_7 ? beatsCI_8 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_2 =
    maskedBeats_0_2 | maskedBeats_1_2 | maskedBeats_2_2 | maskedBeats_3_2
    | maskedBeats_4_2 | maskedBeats_5_2 | maskedBeats_6_2 | maskedBeats_7_2;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_2_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_5;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_6;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_7;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_2_0 = idle_2 ? winner_2_0 : state_2_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_2 = idle_2 ? winner_2_2 : state_2_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_3 = idle_2 ? winner_2_3 : state_2_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_4 = idle_2 ? winner_2_4 : state_2_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_5 = idle_2 ? winner_2_5 : state_2_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_6 = idle_2 ? winner_2_6 : state_2_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_7 = idle_2 ? winner_2_7 : state_2_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_2_0 = idle_2 ? readys_2_0 : state_2_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_1 = idle_2 ? readys_2_1 : state_2_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_2 = idle_2 ? readys_2_2 : state_2_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_3 = idle_2 ? readys_2_3 : state_2_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_4 = idle_2 ? readys_2_4 : state_2_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_5 = idle_2 ? readys_2_5 : state_2_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_6 = idle_2 ? readys_2_6 : state_2_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_7 = idle_2 ? readys_2_7 : state_2_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsCOI_filtered_1_1_ready = out_1_c_ready & allowed_2_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsCOI_filtered_2_1_ready = out_1_c_ready & allowed_2_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsCOI_filtered_3_1_ready = out_1_c_ready & allowed_2_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsCOI_filtered_4_1_ready = out_1_c_ready & allowed_2_3;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsCOI_filtered_5_1_ready = out_1_c_ready & allowed_2_4;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsCOI_filtered_6_1_ready = out_1_c_ready & allowed_2_5;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsCOI_filtered_7_1_ready = out_1_c_ready & allowed_2_6;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsCOI_filtered_8_1_ready = out_1_c_ready & allowed_2_7;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_valid =
    idle_2
      ? _out_1_c_valid_T | portsCOI_filtered_3_1_valid | portsCOI_filtered_4_1_valid
        | portsCOI_filtered_5_1_valid | portsCOI_filtered_6_1_valid
        | portsCOI_filtered_7_1_valid | portsCOI_filtered_8_1_valid
      : state_2_0 & portsCOI_filtered_1_1_valid | state_2_1 & portsCOI_filtered_2_1_valid
        | state_2_2 & portsCOI_filtered_3_1_valid | state_2_3
        & portsCOI_filtered_4_1_valid | state_2_4 & portsCOI_filtered_5_1_valid
        | state_2_5 & portsCOI_filtered_6_1_valid | state_2_6
        & portsCOI_filtered_7_1_valid | state_2_7 & portsCOI_filtered_8_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_corrupt =
    muxState_2_0 & portsCOI_filtered_1_1_bits_corrupt | muxState_2_1
    & portsCOI_filtered_2_1_bits_corrupt | muxState_2_2
    & portsCOI_filtered_3_1_bits_corrupt | muxState_2_3
    & portsCOI_filtered_4_1_bits_corrupt | muxState_2_4
    & portsCOI_filtered_5_1_bits_corrupt | muxState_2_5
    & portsCOI_filtered_6_1_bits_corrupt | muxState_2_6
    & portsCOI_filtered_7_1_bits_corrupt | muxState_2_7
    & portsCOI_filtered_8_1_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_data =
    (muxState_2_0 ? portsCOI_filtered_1_1_bits_data : 64'h0)
    | (muxState_2_1 ? portsCOI_filtered_2_1_bits_data : 64'h0)
    | (muxState_2_2 ? portsCOI_filtered_3_1_bits_data : 64'h0)
    | (muxState_2_3 ? portsCOI_filtered_4_1_bits_data : 64'h0)
    | (muxState_2_4 ? portsCOI_filtered_5_1_bits_data : 64'h0)
    | (muxState_2_5 ? portsCOI_filtered_6_1_bits_data : 64'h0)
    | (muxState_2_6 ? portsCOI_filtered_7_1_bits_data : 64'h0)
    | (muxState_2_7 ? portsCOI_filtered_8_1_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_address =
    (muxState_2_0 ? portsCOI_filtered_1_1_bits_address : 32'h0)
    | (muxState_2_1 ? portsCOI_filtered_2_1_bits_address : 32'h0)
    | (muxState_2_2 ? portsCOI_filtered_3_1_bits_address : 32'h0)
    | (muxState_2_3 ? portsCOI_filtered_4_1_bits_address : 32'h0)
    | (muxState_2_4 ? portsCOI_filtered_5_1_bits_address : 32'h0)
    | (muxState_2_5 ? portsCOI_filtered_6_1_bits_address : 32'h0)
    | (muxState_2_6 ? portsCOI_filtered_7_1_bits_address : 32'h0)
    | (muxState_2_7 ? portsCOI_filtered_8_1_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_source =
    (muxState_2_0 ? portsCOI_filtered_1_1_bits_source : 6'h0)
    | (muxState_2_1 ? portsCOI_filtered_2_1_bits_source : 6'h0)
    | (muxState_2_2 ? portsCOI_filtered_3_1_bits_source : 6'h0)
    | (muxState_2_3 ? portsCOI_filtered_4_1_bits_source : 6'h0)
    | (muxState_2_4 ? portsCOI_filtered_5_1_bits_source : 6'h0)
    | (muxState_2_5 ? portsCOI_filtered_6_1_bits_source : 6'h0)
    | (muxState_2_6 ? portsCOI_filtered_7_1_bits_source : 6'h0)
    | (muxState_2_7 ? portsCOI_filtered_8_1_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_size =
    (muxState_2_0 ? portsCOI_filtered_1_1_bits_size : 4'h0)
    | (muxState_2_1 ? portsCOI_filtered_2_1_bits_size : 4'h0)
    | (muxState_2_2 ? portsCOI_filtered_3_1_bits_size : 4'h0)
    | (muxState_2_3 ? portsCOI_filtered_4_1_bits_size : 4'h0)
    | (muxState_2_4 ? portsCOI_filtered_5_1_bits_size : 4'h0)
    | (muxState_2_5 ? portsCOI_filtered_6_1_bits_size : 4'h0)
    | (muxState_2_6 ? portsCOI_filtered_7_1_bits_size : 4'h0)
    | (muxState_2_7 ? portsCOI_filtered_8_1_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_param =
    (muxState_2_0 ? portsCOI_filtered_1_1_bits_param : 3'h0)
    | (muxState_2_1 ? portsCOI_filtered_2_1_bits_param : 3'h0)
    | (muxState_2_2 ? portsCOI_filtered_3_1_bits_param : 3'h0)
    | (muxState_2_3 ? portsCOI_filtered_4_1_bits_param : 3'h0)
    | (muxState_2_4 ? portsCOI_filtered_5_1_bits_param : 3'h0)
    | (muxState_2_5 ? portsCOI_filtered_6_1_bits_param : 3'h0)
    | (muxState_2_6 ? portsCOI_filtered_7_1_bits_param : 3'h0)
    | (muxState_2_7 ? portsCOI_filtered_8_1_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_opcode =
    (muxState_2_0 ? portsCOI_filtered_1_1_bits_opcode : 3'h0)
    | (muxState_2_1 ? portsCOI_filtered_2_1_bits_opcode : 3'h0)
    | (muxState_2_2 ? portsCOI_filtered_3_1_bits_opcode : 3'h0)
    | (muxState_2_3 ? portsCOI_filtered_4_1_bits_opcode : 3'h0)
    | (muxState_2_4 ? portsCOI_filtered_5_1_bits_opcode : 3'h0)
    | (muxState_2_5 ? portsCOI_filtered_6_1_bits_opcode : 3'h0)
    | (muxState_2_6 ? portsCOI_filtered_7_1_bits_opcode : 3'h0)
    | (muxState_2_7 ? portsCOI_filtered_8_1_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg         beatsLeft_3;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_3 = ~beatsLeft_3;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_3 = idle_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire [1:0]  readys_lo_lo_3 = {portsEOI_filtered_2_1_valid, portsEOI_filtered_1_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_lo_hi_3 = {portsEOI_filtered_4_1_valid, portsEOI_filtered_3_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  readys_lo_3 = {readys_lo_hi_3, readys_lo_lo_3};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [1:0]  readys_hi_lo_3 = {portsEOI_filtered_6_1_valid, portsEOI_filtered_5_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_hi_hi_3 = {portsEOI_filtered_8_1_valid, portsEOI_filtered_7_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  readys_hi_3 = {readys_hi_hi_3, readys_hi_lo_3};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [7:0]  readys_valid_3 = {readys_hi_3, readys_lo_3};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51
  reg  [7:0]  readys_mask_3;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [15:0] readys_filter_3 = {readys_valid_3 & ~readys_mask_3, readys_valid_3};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [13:0] _GEN_8 = readys_filter_3[14:1] | readys_filter_3[15:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [12:0] _GEN_9 = _GEN_8[12:0] | {readys_filter_3[15], _GEN_8[13:2]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [10:0] _GEN_10 = _GEN_9[10:0] | {readys_filter_3[15], _GEN_8[13], _GEN_9[12:4]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [15:0] readys_unready_3 =
    {readys_mask_3[7],
     readys_filter_3[15] | readys_mask_3[6],
     _GEN_8[13] | readys_mask_3[5],
     _GEN_9[12:11] | readys_mask_3[4:3],
     _GEN_10[10:8] | readys_mask_3[2:0],
     _GEN_10[7:0]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:43
  wire [7:0]  readys_readys_3 = ~(readys_unready_3[15:8] & readys_unready_3[7:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_3_0 = readys_readys_3[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_1 = readys_readys_3[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_2 = readys_readys_3[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_3 = readys_readys_3[3];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_4 = readys_readys_3[4];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_5 = readys_readys_3[5];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_6 = readys_readys_3[6];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_7 = readys_readys_3[7];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_3_0 = readys_3_0 & portsEOI_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_1 = readys_3_1 & portsEOI_filtered_2_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_2 = readys_3_2 & portsEOI_filtered_3_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_3 = readys_3_3 & portsEOI_filtered_4_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_4 = readys_3_4 & portsEOI_filtered_5_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_5 = readys_3_5 & portsEOI_filtered_6_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_6 = readys_3_6 & portsEOI_filtered_7_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_7 = readys_3_7 & portsEOI_filtered_8_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_3 = winner_3_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_3 = prefixOR_1_3 | winner_3_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3_3 = prefixOR_2_3 | winner_3_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4_3 = prefixOR_3_3 | winner_3_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_5_3 = prefixOR_4_3 | winner_3_4;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_6_3 = prefixOR_5_3 | winner_3_5;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_7_3 = prefixOR_6_3 | winner_3_6;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _out_1_e_valid_T =
    portsEOI_filtered_1_1_valid | portsEOI_filtered_2_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  reg         state_3_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_5;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_6;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_7;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_2 = idle_3 ? winner_3_2 : state_3_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_3 = idle_3 ? winner_3_3 : state_3_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_4 = idle_3 ? winner_3_4 : state_3_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_5 = idle_3 ? winner_3_5 : state_3_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_6 = idle_3 ? winner_3_6 : state_3_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_7 = idle_3 ? winner_3_7 : state_3_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  assign allowed_3_0 = idle_3 ? readys_3_0 : state_3_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign allowed_3_1 = idle_3 ? readys_3_1 : state_3_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign allowed_3_2 = idle_3 ? readys_3_2 : state_3_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign allowed_3_3 = idle_3 ? readys_3_3 : state_3_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign allowed_3_4 = idle_3 ? readys_3_4 : state_3_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign allowed_3_5 = idle_3 ? readys_3_5 : state_3_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign allowed_3_6 = idle_3 ? readys_3_6 : state_3_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign allowed_3_7 = idle_3 ? readys_3_7 : state_3_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsEOI_filtered_1_1_ready = allowed_3_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, src/main/scala/tilelink/Xbar.scala:348:24
  assign portsEOI_filtered_2_1_ready = allowed_3_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, src/main/scala/tilelink/Xbar.scala:348:24
  assign portsEOI_filtered_3_1_ready = allowed_3_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, src/main/scala/tilelink/Xbar.scala:348:24
  assign portsEOI_filtered_4_1_ready = allowed_3_3;	// src/main/scala/tilelink/Arbiter.scala:92:24, src/main/scala/tilelink/Xbar.scala:348:24
  assign portsEOI_filtered_5_1_ready = allowed_3_4;	// src/main/scala/tilelink/Arbiter.scala:92:24, src/main/scala/tilelink/Xbar.scala:348:24
  assign portsEOI_filtered_6_1_ready = allowed_3_5;	// src/main/scala/tilelink/Arbiter.scala:92:24, src/main/scala/tilelink/Xbar.scala:348:24
  assign portsEOI_filtered_7_1_ready = allowed_3_6;	// src/main/scala/tilelink/Arbiter.scala:92:24, src/main/scala/tilelink/Xbar.scala:348:24
  assign portsEOI_filtered_8_1_ready = allowed_3_7;	// src/main/scala/tilelink/Arbiter.scala:92:24, src/main/scala/tilelink/Xbar.scala:348:24
  assign out_1_e_valid =
    idle_3
      ? _out_1_e_valid_T | portsEOI_filtered_3_1_valid | portsEOI_filtered_4_1_valid
        | portsEOI_filtered_5_1_valid | portsEOI_filtered_6_1_valid
        | portsEOI_filtered_7_1_valid | portsEOI_filtered_8_1_valid
      : state_3_0 & portsEOI_filtered_1_1_valid | state_3_1 & portsEOI_filtered_2_1_valid
        | state_3_2 & portsEOI_filtered_3_1_valid | state_3_3
        & portsEOI_filtered_4_1_valid | state_3_4 & portsEOI_filtered_5_1_valid
        | state_3_5 & portsEOI_filtered_6_1_valid | state_3_6
        & portsEOI_filtered_7_1_valid | state_3_7 & portsEOI_filtered_8_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_e_bits_sink =
    (muxState_3_0 ? portsEOI_filtered_1_1_bits_sink : 2'h0)
    | (muxState_3_1 ? portsEOI_filtered_2_1_bits_sink : 2'h0)
    | (muxState_3_2 ? portsEOI_filtered_3_1_bits_sink : 2'h0)
    | (muxState_3_3 ? portsEOI_filtered_4_1_bits_sink : 2'h0)
    | (muxState_3_4 ? portsEOI_filtered_5_1_bits_sink : 2'h0)
    | (muxState_3_5 ? portsEOI_filtered_6_1_bits_sink : 2'h0)
    | (muxState_3_6 ? portsEOI_filtered_7_1_bits_sink : 2'h0)
    | (muxState_3_7 ? portsEOI_filtered_8_1_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg  [8:0]  beatsLeft_4;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_4 = beatsLeft_4 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_4 = idle_4 & out_2_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  readys_lo_lo_4 = {portsAOI_filtered_1_2_valid, portsAOI_filtered_2_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_lo_hi_4 = {portsAOI_filtered_3_2_valid, portsAOI_filtered_2_2_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  readys_lo_4 = {readys_lo_hi_4, readys_lo_lo_4};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [1:0]  readys_hi_lo_4 = {portsAOI_filtered_5_2_valid, portsAOI_filtered_4_2_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  readys_hi_hi_hi_2 =
    {portsAOI_filtered_8_2_valid, portsAOI_filtered_7_2_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_hi_hi_4 = {readys_hi_hi_hi_2, portsAOI_filtered_6_2_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  readys_hi_4 = {readys_hi_hi_4, readys_hi_lo_4};	// src/main/scala/tilelink/Arbiter.scala:68:51
  wire [8:0]  readys_valid_4 = {readys_hi_4, readys_lo_4};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51
  reg  [8:0]  readys_mask_4;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [17:0] readys_filter_4 = {readys_valid_4 & ~readys_mask_4, readys_valid_4};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [15:0] _GEN_11 = readys_filter_4[16:1] | readys_filter_4[17:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [14:0] _GEN_12 = _GEN_11[14:0] | {readys_filter_4[17], _GEN_11[15:2]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [12:0] _GEN_13 = _GEN_12[12:0] | {readys_filter_4[17], _GEN_11[15], _GEN_12[14:4]};	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [17:0] readys_unready_4 =
    {readys_mask_4[8],
     readys_filter_4[17] | readys_mask_4[7],
     _GEN_11[15] | readys_mask_4[6],
     _GEN_12[14:13] | readys_mask_4[5:4],
     _GEN_13[12:9] | readys_mask_4[3:0],
     _GEN_13[8:0] | {readys_filter_4[17], _GEN_11[15], _GEN_12[14:13], _GEN_13[12:8]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [8:0]  readys_readys_4 = ~(readys_unready_4[17:9] & readys_unready_4[8:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_4_0 = readys_readys_4[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_1 = readys_readys_4[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_2 = readys_readys_4[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_3 = readys_readys_4[3];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_4 = readys_readys_4[4];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_5 = readys_readys_4[5];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_6 = readys_readys_4[6];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_7 = readys_readys_4[7];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_8 = readys_readys_4[8];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_4_0 = readys_4_0 & portsAOI_filtered_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_1 = readys_4_1 & portsAOI_filtered_1_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_2 = readys_4_2 & portsAOI_filtered_2_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_3 = readys_4_3 & portsAOI_filtered_3_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_4 = readys_4_4 & portsAOI_filtered_4_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_5 = readys_4_5 & portsAOI_filtered_5_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_6 = readys_4_6 & portsAOI_filtered_6_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_7 = readys_4_7 & portsAOI_filtered_7_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_8 = readys_4_8 & portsAOI_filtered_8_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_4 = winner_4_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_4 = prefixOR_1_4 | winner_4_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3_4 = prefixOR_2_4 | winner_4_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4_4 = prefixOR_3_4 | winner_4_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_5_4 = prefixOR_4_4 | winner_4_4;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_6_4 = prefixOR_5_4 | winner_4_5;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_7_4 = prefixOR_6_4 | winner_4_6;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_8_2 = prefixOR_7_4 | winner_4_7;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _out_2_a_valid_T = portsAOI_filtered_2_valid | portsAOI_filtered_1_2_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_4 = winner_4_0 ? beatsAI_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_1_4 = winner_4_1 ? beatsAI_1 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_2_4 = winner_4_2 ? beatsAI_2 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_3_4 = winner_4_3 ? beatsAI_3 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_4_4 = winner_4_4 ? beatsAI_4 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_5_4 = winner_4_5 ? beatsAI_5 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_6_4 = winner_4_6 ? beatsAI_6 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_7_4 = winner_4_7 ? beatsAI_7 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_8_2 = winner_4_8 ? beatsAI_8 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_4 =
    maskedBeats_0_4 | maskedBeats_1_4 | maskedBeats_2_4 | maskedBeats_3_4
    | maskedBeats_4_4 | maskedBeats_5_4 | maskedBeats_6_4 | maskedBeats_7_4
    | maskedBeats_8_2;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_4_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_5;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_6;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_7;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_8;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_4_0 = idle_4 ? winner_4_0 : state_4_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_1 = idle_4 ? winner_4_1 : state_4_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_2 = idle_4 ? winner_4_2 : state_4_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_3 = idle_4 ? winner_4_3 : state_4_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_4 = idle_4 ? winner_4_4 : state_4_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_5 = idle_4 ? winner_4_5 : state_4_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_6 = idle_4 ? winner_4_6 : state_4_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_7 = idle_4 ? winner_4_7 : state_4_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_8 = idle_4 ? winner_4_8 : state_4_8;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_4_0 = idle_4 ? readys_4_0 : state_4_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_1 = idle_4 ? readys_4_1 : state_4_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_2 = idle_4 ? readys_4_2 : state_4_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_3 = idle_4 ? readys_4_3 : state_4_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_4 = idle_4 ? readys_4_4 : state_4_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_5 = idle_4 ? readys_4_5 : state_4_5;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_6 = idle_4 ? readys_4_6 : state_4_6;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_7 = idle_4 ? readys_4_7 : state_4_7;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_8 = idle_4 ? readys_4_8 : state_4_8;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsAOI_filtered_2_ready = out_2_a_ready & allowed_4_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_1_2_ready = out_2_a_ready & allowed_4_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_2_2_ready = out_2_a_ready & allowed_4_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_3_2_ready = out_2_a_ready & allowed_4_3;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_4_2_ready = out_2_a_ready & allowed_4_4;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_5_2_ready = out_2_a_ready & allowed_4_5;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_6_2_ready = out_2_a_ready & allowed_4_6;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_7_2_ready = out_2_a_ready & allowed_4_7;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_8_2_ready = out_2_a_ready & allowed_4_8;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_valid =
    idle_4
      ? _out_2_a_valid_T | portsAOI_filtered_2_2_valid | portsAOI_filtered_3_2_valid
        | portsAOI_filtered_4_2_valid | portsAOI_filtered_5_2_valid
        | portsAOI_filtered_6_2_valid | portsAOI_filtered_7_2_valid
        | portsAOI_filtered_8_2_valid
      : state_4_0 & portsAOI_filtered_2_valid | state_4_1 & portsAOI_filtered_1_2_valid
        | state_4_2 & portsAOI_filtered_2_2_valid | state_4_3
        & portsAOI_filtered_3_2_valid | state_4_4 & portsAOI_filtered_4_2_valid
        | state_4_5 & portsAOI_filtered_5_2_valid | state_4_6
        & portsAOI_filtered_6_2_valid | state_4_7 & portsAOI_filtered_7_2_valid
        | state_4_8 & portsAOI_filtered_8_2_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_corrupt =
    muxState_4_0 & portsAOI_filtered_2_bits_corrupt | muxState_4_1
    & portsAOI_filtered_1_2_bits_corrupt | muxState_4_2
    & portsAOI_filtered_2_2_bits_corrupt | muxState_4_3
    & portsAOI_filtered_3_2_bits_corrupt | muxState_4_4
    & portsAOI_filtered_4_2_bits_corrupt | muxState_4_5
    & portsAOI_filtered_5_2_bits_corrupt | muxState_4_6
    & portsAOI_filtered_6_2_bits_corrupt | muxState_4_7
    & portsAOI_filtered_7_2_bits_corrupt | muxState_4_8
    & portsAOI_filtered_8_2_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_data =
    (muxState_4_0 ? portsAOI_filtered_2_bits_data : 64'h0)
    | (muxState_4_1 ? portsAOI_filtered_1_2_bits_data : 64'h0)
    | (muxState_4_2 ? portsAOI_filtered_2_2_bits_data : 64'h0)
    | (muxState_4_3 ? portsAOI_filtered_3_2_bits_data : 64'h0)
    | (muxState_4_4 ? portsAOI_filtered_4_2_bits_data : 64'h0)
    | (muxState_4_5 ? portsAOI_filtered_5_2_bits_data : 64'h0)
    | (muxState_4_6 ? portsAOI_filtered_6_2_bits_data : 64'h0)
    | (muxState_4_7 ? portsAOI_filtered_7_2_bits_data : 64'h0)
    | (muxState_4_8 ? portsAOI_filtered_8_2_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_mask =
    (muxState_4_0 ? portsAOI_filtered_2_bits_mask : 8'h0)
    | (muxState_4_1 ? portsAOI_filtered_1_2_bits_mask : 8'h0)
    | (muxState_4_2 ? portsAOI_filtered_2_2_bits_mask : 8'h0)
    | (muxState_4_3 ? portsAOI_filtered_3_2_bits_mask : 8'h0)
    | (muxState_4_4 ? portsAOI_filtered_4_2_bits_mask : 8'h0)
    | (muxState_4_5 ? portsAOI_filtered_5_2_bits_mask : 8'h0)
    | (muxState_4_6 ? portsAOI_filtered_6_2_bits_mask : 8'h0)
    | (muxState_4_7 ? portsAOI_filtered_7_2_bits_mask : 8'h0)
    | (muxState_4_8 ? portsAOI_filtered_8_2_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_address =
    (muxState_4_0 ? portsAOI_filtered_2_bits_address : 32'h0)
    | (muxState_4_1 ? portsAOI_filtered_1_2_bits_address : 32'h0)
    | (muxState_4_2 ? portsAOI_filtered_2_2_bits_address : 32'h0)
    | (muxState_4_3 ? portsAOI_filtered_3_2_bits_address : 32'h0)
    | (muxState_4_4 ? portsAOI_filtered_4_2_bits_address : 32'h0)
    | (muxState_4_5 ? portsAOI_filtered_5_2_bits_address : 32'h0)
    | (muxState_4_6 ? portsAOI_filtered_6_2_bits_address : 32'h0)
    | (muxState_4_7 ? portsAOI_filtered_7_2_bits_address : 32'h0)
    | (muxState_4_8 ? portsAOI_filtered_8_2_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_source =
    (muxState_4_0 ? portsAOI_filtered_2_bits_source : 6'h0)
    | (muxState_4_1 ? portsAOI_filtered_1_2_bits_source : 6'h0)
    | (muxState_4_2 ? portsAOI_filtered_2_2_bits_source : 6'h0)
    | (muxState_4_3 ? portsAOI_filtered_3_2_bits_source : 6'h0)
    | (muxState_4_4 ? portsAOI_filtered_4_2_bits_source : 6'h0)
    | (muxState_4_5 ? portsAOI_filtered_5_2_bits_source : 6'h0)
    | (muxState_4_6 ? portsAOI_filtered_6_2_bits_source : 6'h0)
    | (muxState_4_7 ? portsAOI_filtered_7_2_bits_source : 6'h0)
    | (muxState_4_8 ? portsAOI_filtered_8_2_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_size =
    (muxState_4_0 ? portsAOI_filtered_2_bits_size : 4'h0)
    | (muxState_4_1 ? portsAOI_filtered_1_2_bits_size : 4'h0)
    | (muxState_4_2 ? portsAOI_filtered_2_2_bits_size : 4'h0)
    | (muxState_4_3 ? portsAOI_filtered_3_2_bits_size : 4'h0)
    | (muxState_4_4 ? portsAOI_filtered_4_2_bits_size : 4'h0)
    | (muxState_4_5 ? portsAOI_filtered_5_2_bits_size : 4'h0)
    | (muxState_4_6 ? portsAOI_filtered_6_2_bits_size : 4'h0)
    | (muxState_4_7 ? portsAOI_filtered_7_2_bits_size : 4'h0)
    | (muxState_4_8 ? portsAOI_filtered_8_2_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_param =
    (muxState_4_0 ? portsAOI_filtered_2_bits_param : 3'h0)
    | (muxState_4_1 ? portsAOI_filtered_1_2_bits_param : 3'h0)
    | (muxState_4_2 ? portsAOI_filtered_2_2_bits_param : 3'h0)
    | (muxState_4_3 ? portsAOI_filtered_3_2_bits_param : 3'h0)
    | (muxState_4_4 ? portsAOI_filtered_4_2_bits_param : 3'h0)
    | (muxState_4_5 ? portsAOI_filtered_5_2_bits_param : 3'h0)
    | (muxState_4_6 ? portsAOI_filtered_6_2_bits_param : 3'h0)
    | (muxState_4_7 ? portsAOI_filtered_7_2_bits_param : 3'h0)
    | (muxState_4_8 ? portsAOI_filtered_8_2_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_opcode =
    (muxState_4_0 ? portsAOI_filtered_2_bits_opcode : 3'h0)
    | (muxState_4_1 ? portsAOI_filtered_1_2_bits_opcode : 3'h0)
    | (muxState_4_2 ? portsAOI_filtered_2_2_bits_opcode : 3'h0)
    | (muxState_4_3 ? portsAOI_filtered_3_2_bits_opcode : 3'h0)
    | (muxState_4_4 ? portsAOI_filtered_4_2_bits_opcode : 3'h0)
    | (muxState_4_5 ? portsAOI_filtered_5_2_bits_opcode : 3'h0)
    | (muxState_4_6 ? portsAOI_filtered_6_2_bits_opcode : 3'h0)
    | (muxState_4_7 ? portsAOI_filtered_7_2_bits_opcode : 3'h0)
    | (muxState_4_8 ? portsAOI_filtered_8_2_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg  [8:0]  beatsLeft_5;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_5 = beatsLeft_5 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_5 = idle_5 & in_0_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_5 = {portsDIO_filtered_2_0_valid, portsDIO_filtered_1_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_5 = {readys_hi_5, portsDIO_filtered_0_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_5;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_5 = {readys_valid_5 & ~readys_mask_5, readys_valid_5};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_14 = readys_filter_5[4:1] | readys_filter_5[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_5 =
    {readys_mask_5[2],
     readys_filter_5[5] | readys_mask_5[1],
     _GEN_14[3] | readys_mask_5[0],
     _GEN_14[2:0] | {readys_filter_5[5], _GEN_14[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_5 = ~(readys_unready_5[5:3] & readys_unready_5[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_5_0 = readys_readys_5[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_5_1 = readys_readys_5[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_5_2 = readys_readys_5[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_5_0 = readys_5_0 & portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_5_1 = readys_5_1 & portsDIO_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_5_2 = readys_5_2 & portsDIO_filtered_2_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_5 = winner_5_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_5 = prefixOR_1_5 | winner_5_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_0_d_valid_T = portsDIO_filtered_0_valid | portsDIO_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_5 = winner_5_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_5 = winner_5_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_5 = winner_5_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_5 =
    {maskedBeats_0_5[8:5],
     {maskedBeats_0_5[4:3], maskedBeats_0_5[2:0] | maskedBeats_1_5} | maskedBeats_2_5};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_5_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_5_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_5_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_5_0 = idle_5 ? winner_5_0 : state_5_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_5_1 = idle_5 ? winner_5_1 : state_5_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_5_2 = idle_5 ? winner_5_2 : state_5_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_5_0 = idle_5 ? readys_5_0 : state_5_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_5_1 = idle_5 ? readys_5_1 : state_5_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_5_2 = idle_5 ? readys_5_2 : state_5_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_0_ready = in_0_d_ready & allowed_5_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_0_ready = in_0_d_ready & allowed_5_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_0_ready = in_0_d_ready & allowed_5_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_valid =
    idle_5
      ? _in_0_d_valid_T | portsDIO_filtered_2_0_valid
      : state_5_0 & portsDIO_filtered_0_valid | state_5_1 & portsDIO_filtered_1_0_valid
        | state_5_2 & portsDIO_filtered_2_0_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_corrupt =
    muxState_5_0 & portsDIO_filtered_0_bits_corrupt | muxState_5_1
    & portsDIO_filtered_1_0_bits_corrupt | muxState_5_2
    & portsDIO_filtered_2_0_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_data =
    (muxState_5_0 ? portsDIO_filtered_0_bits_data : 64'h0)
    | (muxState_5_1 ? portsDIO_filtered_1_0_bits_data : 64'h0)
    | (muxState_5_2 ? portsDIO_filtered_2_0_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_denied =
    muxState_5_0 & portsDIO_filtered_0_bits_denied | muxState_5_1
    & portsDIO_filtered_1_0_bits_denied | muxState_5_2
    & portsDIO_filtered_2_0_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_sink =
    (muxState_5_0 ? portsDIO_filtered_0_bits_sink : 2'h0)
    | (muxState_5_1 ? portsDIO_filtered_1_0_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_source =
    (muxState_5_0 ? portsDIO_filtered_0_bits_source : 6'h0)
    | (muxState_5_1 ? portsDIO_filtered_1_0_bits_source : 6'h0)
    | (muxState_5_2 ? portsDIO_filtered_2_0_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_size =
    (muxState_5_0 ? portsDIO_filtered_0_bits_size : 4'h0)
    | (muxState_5_1 ? portsDIO_filtered_1_0_bits_size : 4'h0)
    | (muxState_5_2 ? portsDIO_filtered_2_0_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_param =
    (muxState_5_0 ? portsDIO_filtered_0_bits_param : 2'h0)
    | (muxState_5_1 ? portsDIO_filtered_1_0_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_opcode =
    (muxState_5_0 ? portsDIO_filtered_0_bits_opcode : 3'h0)
    | (muxState_5_1 ? portsDIO_filtered_1_0_bits_opcode : 3'h0)
    | (muxState_5_2 ? portsDIO_filtered_2_0_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_6;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_6 = beatsLeft_6 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_6 = idle_6 & in_1_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_6 = {portsDIO_filtered_2_1_valid, portsDIO_filtered_1_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_6 = {readys_hi_6, portsDIO_filtered_1_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_6;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_6 = {readys_valid_6 & ~readys_mask_6, readys_valid_6};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_15 = readys_filter_6[4:1] | readys_filter_6[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_6 =
    {readys_mask_6[2],
     readys_filter_6[5] | readys_mask_6[1],
     _GEN_15[3] | readys_mask_6[0],
     _GEN_15[2:0] | {readys_filter_6[5], _GEN_15[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_6 = ~(readys_unready_6[5:3] & readys_unready_6[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_6_0 = readys_readys_6[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_6_1 = readys_readys_6[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_6_2 = readys_readys_6[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_6_0 = readys_6_0 & portsDIO_filtered_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_6_1 = readys_6_1 & portsDIO_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_6_2 = readys_6_2 & portsDIO_filtered_2_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_6 = winner_6_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_6 = prefixOR_1_6 | winner_6_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_1_d_valid_T = portsDIO_filtered_1_valid | portsDIO_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_6 = winner_6_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_6 = winner_6_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_6 = winner_6_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_6 =
    {maskedBeats_0_6[8:5],
     {maskedBeats_0_6[4:3], maskedBeats_0_6[2:0] | maskedBeats_1_6} | maskedBeats_2_6};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_6_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_6_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_6_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_6_0 = idle_6 ? winner_6_0 : state_6_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_6_1 = idle_6 ? winner_6_1 : state_6_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_6_2 = idle_6 ? winner_6_2 : state_6_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_6_0 = idle_6 ? readys_6_0 : state_6_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_6_1 = idle_6 ? readys_6_1 : state_6_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_6_2 = idle_6 ? readys_6_2 : state_6_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_1_ready = in_1_d_ready & allowed_6_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_1_ready = in_1_d_ready & allowed_6_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_1_ready = in_1_d_ready & allowed_6_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_valid =
    idle_6
      ? _in_1_d_valid_T | portsDIO_filtered_2_1_valid
      : state_6_0 & portsDIO_filtered_1_valid | state_6_1 & portsDIO_filtered_1_1_valid
        | state_6_2 & portsDIO_filtered_2_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_corrupt =
    muxState_6_0 & portsDIO_filtered_1_bits_corrupt | muxState_6_1
    & portsDIO_filtered_1_1_bits_corrupt | muxState_6_2
    & portsDIO_filtered_2_1_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_data =
    (muxState_6_0 ? portsDIO_filtered_1_bits_data : 64'h0)
    | (muxState_6_1 ? portsDIO_filtered_1_1_bits_data : 64'h0)
    | (muxState_6_2 ? portsDIO_filtered_2_1_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_denied =
    muxState_6_0 & portsDIO_filtered_1_bits_denied | muxState_6_1
    & portsDIO_filtered_1_1_bits_denied | muxState_6_2
    & portsDIO_filtered_2_1_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_sink =
    (muxState_6_0 ? portsDIO_filtered_1_bits_sink : 2'h0)
    | (muxState_6_1 ? portsDIO_filtered_1_1_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_source =
    (muxState_6_0 ? portsDIO_filtered_1_bits_source : 6'h0)
    | (muxState_6_1 ? portsDIO_filtered_1_1_bits_source : 6'h0)
    | (muxState_6_2 ? portsDIO_filtered_2_1_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_size =
    (muxState_6_0 ? portsDIO_filtered_1_bits_size : 4'h0)
    | (muxState_6_1 ? portsDIO_filtered_1_1_bits_size : 4'h0)
    | (muxState_6_2 ? portsDIO_filtered_2_1_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_param =
    (muxState_6_0 ? portsDIO_filtered_1_bits_param : 2'h0)
    | (muxState_6_1 ? portsDIO_filtered_1_1_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_opcode =
    (muxState_6_0 ? portsDIO_filtered_1_bits_opcode : 3'h0)
    | (muxState_6_1 ? portsDIO_filtered_1_1_bits_opcode : 3'h0)
    | (muxState_6_2 ? portsDIO_filtered_2_1_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_7;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_7 = beatsLeft_7 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_7 = idle_7 & in_2_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_7 = {portsDIO_filtered_2_2_valid, portsDIO_filtered_1_2_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_7 = {readys_hi_7, portsDIO_filtered_2_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_7;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_7 = {readys_valid_7 & ~readys_mask_7, readys_valid_7};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_16 = readys_filter_7[4:1] | readys_filter_7[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_7 =
    {readys_mask_7[2],
     readys_filter_7[5] | readys_mask_7[1],
     _GEN_16[3] | readys_mask_7[0],
     _GEN_16[2:0] | {readys_filter_7[5], _GEN_16[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_7 = ~(readys_unready_7[5:3] & readys_unready_7[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_7_0 = readys_readys_7[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_7_1 = readys_readys_7[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_7_2 = readys_readys_7[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_7_0 = readys_7_0 & portsDIO_filtered_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_7_1 = readys_7_1 & portsDIO_filtered_1_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_7_2 = readys_7_2 & portsDIO_filtered_2_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_7 = winner_7_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_7 = prefixOR_1_7 | winner_7_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_2_d_valid_T = portsDIO_filtered_2_valid | portsDIO_filtered_1_2_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_7 = winner_7_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_7 = winner_7_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_7 = winner_7_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_7 =
    {maskedBeats_0_7[8:5],
     {maskedBeats_0_7[4:3], maskedBeats_0_7[2:0] | maskedBeats_1_7} | maskedBeats_2_7};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_7_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_7_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_7_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_7_0 = idle_7 ? winner_7_0 : state_7_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_7_1 = idle_7 ? winner_7_1 : state_7_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_7_2 = idle_7 ? winner_7_2 : state_7_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_7_0 = idle_7 ? readys_7_0 : state_7_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_7_1 = idle_7 ? readys_7_1 : state_7_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_7_2 = idle_7 ? readys_7_2 : state_7_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_2_ready = in_2_d_ready & allowed_7_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_2_ready = in_2_d_ready & allowed_7_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_2_ready = in_2_d_ready & allowed_7_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_valid =
    idle_7
      ? _in_2_d_valid_T | portsDIO_filtered_2_2_valid
      : state_7_0 & portsDIO_filtered_2_valid | state_7_1 & portsDIO_filtered_1_2_valid
        | state_7_2 & portsDIO_filtered_2_2_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_bits_corrupt =
    muxState_7_0 & portsDIO_filtered_2_bits_corrupt | muxState_7_1
    & portsDIO_filtered_1_2_bits_corrupt | muxState_7_2
    & portsDIO_filtered_2_2_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_bits_data =
    (muxState_7_0 ? portsDIO_filtered_2_bits_data : 64'h0)
    | (muxState_7_1 ? portsDIO_filtered_1_2_bits_data : 64'h0)
    | (muxState_7_2 ? portsDIO_filtered_2_2_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_bits_denied =
    muxState_7_0 & portsDIO_filtered_2_bits_denied | muxState_7_1
    & portsDIO_filtered_1_2_bits_denied | muxState_7_2
    & portsDIO_filtered_2_2_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_bits_sink =
    (muxState_7_0 ? portsDIO_filtered_2_bits_sink : 2'h0)
    | (muxState_7_1 ? portsDIO_filtered_1_2_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_bits_source =
    (muxState_7_0 ? portsDIO_filtered_2_bits_source : 6'h0)
    | (muxState_7_1 ? portsDIO_filtered_1_2_bits_source : 6'h0)
    | (muxState_7_2 ? portsDIO_filtered_2_2_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_bits_size =
    (muxState_7_0 ? portsDIO_filtered_2_bits_size : 4'h0)
    | (muxState_7_1 ? portsDIO_filtered_1_2_bits_size : 4'h0)
    | (muxState_7_2 ? portsDIO_filtered_2_2_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_bits_param =
    (muxState_7_0 ? portsDIO_filtered_2_bits_param : 2'h0)
    | (muxState_7_1 ? portsDIO_filtered_1_2_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_2_d_bits_opcode =
    (muxState_7_0 ? portsDIO_filtered_2_bits_opcode : 3'h0)
    | (muxState_7_1 ? portsDIO_filtered_1_2_bits_opcode : 3'h0)
    | (muxState_7_2 ? portsDIO_filtered_2_2_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_8;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_8 = beatsLeft_8 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_8 = idle_8 & in_3_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_8 = {portsDIO_filtered_2_3_valid, portsDIO_filtered_1_3_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_8 = {readys_hi_8, portsDIO_filtered_3_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_8;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_8 = {readys_valid_8 & ~readys_mask_8, readys_valid_8};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_17 = readys_filter_8[4:1] | readys_filter_8[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_8 =
    {readys_mask_8[2],
     readys_filter_8[5] | readys_mask_8[1],
     _GEN_17[3] | readys_mask_8[0],
     _GEN_17[2:0] | {readys_filter_8[5], _GEN_17[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_8 = ~(readys_unready_8[5:3] & readys_unready_8[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_8_0 = readys_readys_8[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_8_1 = readys_readys_8[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_8_2 = readys_readys_8[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_8_0 = readys_8_0 & portsDIO_filtered_3_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_8_1 = readys_8_1 & portsDIO_filtered_1_3_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_8_2 = readys_8_2 & portsDIO_filtered_2_3_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_8 = winner_8_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_8 = prefixOR_1_8 | winner_8_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_3_d_valid_T = portsDIO_filtered_3_valid | portsDIO_filtered_1_3_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_8 = winner_8_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_8 = winner_8_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_8 = winner_8_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_8 =
    {maskedBeats_0_8[8:5],
     {maskedBeats_0_8[4:3], maskedBeats_0_8[2:0] | maskedBeats_1_8} | maskedBeats_2_8};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_8_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_8_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_8_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_8_0 = idle_8 ? winner_8_0 : state_8_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_8_1 = idle_8 ? winner_8_1 : state_8_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_8_2 = idle_8 ? winner_8_2 : state_8_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_8_0 = idle_8 ? readys_8_0 : state_8_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_8_1 = idle_8 ? readys_8_1 : state_8_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_8_2 = idle_8 ? readys_8_2 : state_8_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_3_ready = in_3_d_ready & allowed_8_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_3_ready = in_3_d_ready & allowed_8_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_3_ready = in_3_d_ready & allowed_8_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_valid =
    idle_8
      ? _in_3_d_valid_T | portsDIO_filtered_2_3_valid
      : state_8_0 & portsDIO_filtered_3_valid | state_8_1 & portsDIO_filtered_1_3_valid
        | state_8_2 & portsDIO_filtered_2_3_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_bits_corrupt =
    muxState_8_0 & portsDIO_filtered_3_bits_corrupt | muxState_8_1
    & portsDIO_filtered_1_3_bits_corrupt | muxState_8_2
    & portsDIO_filtered_2_3_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_bits_data =
    (muxState_8_0 ? portsDIO_filtered_3_bits_data : 64'h0)
    | (muxState_8_1 ? portsDIO_filtered_1_3_bits_data : 64'h0)
    | (muxState_8_2 ? portsDIO_filtered_2_3_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_bits_denied =
    muxState_8_0 & portsDIO_filtered_3_bits_denied | muxState_8_1
    & portsDIO_filtered_1_3_bits_denied | muxState_8_2
    & portsDIO_filtered_2_3_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_bits_sink =
    (muxState_8_0 ? portsDIO_filtered_3_bits_sink : 2'h0)
    | (muxState_8_1 ? portsDIO_filtered_1_3_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_bits_source =
    (muxState_8_0 ? portsDIO_filtered_3_bits_source : 6'h0)
    | (muxState_8_1 ? portsDIO_filtered_1_3_bits_source : 6'h0)
    | (muxState_8_2 ? portsDIO_filtered_2_3_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_bits_size =
    (muxState_8_0 ? portsDIO_filtered_3_bits_size : 4'h0)
    | (muxState_8_1 ? portsDIO_filtered_1_3_bits_size : 4'h0)
    | (muxState_8_2 ? portsDIO_filtered_2_3_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_bits_param =
    (muxState_8_0 ? portsDIO_filtered_3_bits_param : 2'h0)
    | (muxState_8_1 ? portsDIO_filtered_1_3_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_3_d_bits_opcode =
    (muxState_8_0 ? portsDIO_filtered_3_bits_opcode : 3'h0)
    | (muxState_8_1 ? portsDIO_filtered_1_3_bits_opcode : 3'h0)
    | (muxState_8_2 ? portsDIO_filtered_2_3_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_9;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_9 = beatsLeft_9 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_9 = idle_9 & in_4_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_9 = {portsDIO_filtered_2_4_valid, portsDIO_filtered_1_4_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_9 = {readys_hi_9, portsDIO_filtered_4_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_9;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_9 = {readys_valid_9 & ~readys_mask_9, readys_valid_9};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_18 = readys_filter_9[4:1] | readys_filter_9[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_9 =
    {readys_mask_9[2],
     readys_filter_9[5] | readys_mask_9[1],
     _GEN_18[3] | readys_mask_9[0],
     _GEN_18[2:0] | {readys_filter_9[5], _GEN_18[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_9 = ~(readys_unready_9[5:3] & readys_unready_9[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_9_0 = readys_readys_9[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_9_1 = readys_readys_9[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_9_2 = readys_readys_9[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_9_0 = readys_9_0 & portsDIO_filtered_4_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_9_1 = readys_9_1 & portsDIO_filtered_1_4_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_9_2 = readys_9_2 & portsDIO_filtered_2_4_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_9 = winner_9_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_9 = prefixOR_1_9 | winner_9_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_4_d_valid_T = portsDIO_filtered_4_valid | portsDIO_filtered_1_4_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_9 = winner_9_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_9 = winner_9_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_9 = winner_9_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_9 =
    {maskedBeats_0_9[8:5],
     {maskedBeats_0_9[4:3], maskedBeats_0_9[2:0] | maskedBeats_1_9} | maskedBeats_2_9};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_9_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_9_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_9_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_9_0 = idle_9 ? winner_9_0 : state_9_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_9_1 = idle_9 ? winner_9_1 : state_9_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_9_2 = idle_9 ? winner_9_2 : state_9_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_9_0 = idle_9 ? readys_9_0 : state_9_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_9_1 = idle_9 ? readys_9_1 : state_9_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_9_2 = idle_9 ? readys_9_2 : state_9_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_4_ready = in_4_d_ready & allowed_9_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_4_ready = in_4_d_ready & allowed_9_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_4_ready = in_4_d_ready & allowed_9_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_valid =
    idle_9
      ? _in_4_d_valid_T | portsDIO_filtered_2_4_valid
      : state_9_0 & portsDIO_filtered_4_valid | state_9_1 & portsDIO_filtered_1_4_valid
        | state_9_2 & portsDIO_filtered_2_4_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_bits_corrupt =
    muxState_9_0 & portsDIO_filtered_4_bits_corrupt | muxState_9_1
    & portsDIO_filtered_1_4_bits_corrupt | muxState_9_2
    & portsDIO_filtered_2_4_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_bits_data =
    (muxState_9_0 ? portsDIO_filtered_4_bits_data : 64'h0)
    | (muxState_9_1 ? portsDIO_filtered_1_4_bits_data : 64'h0)
    | (muxState_9_2 ? portsDIO_filtered_2_4_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_bits_denied =
    muxState_9_0 & portsDIO_filtered_4_bits_denied | muxState_9_1
    & portsDIO_filtered_1_4_bits_denied | muxState_9_2
    & portsDIO_filtered_2_4_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_bits_sink =
    (muxState_9_0 ? portsDIO_filtered_4_bits_sink : 2'h0)
    | (muxState_9_1 ? portsDIO_filtered_1_4_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_bits_source =
    (muxState_9_0 ? portsDIO_filtered_4_bits_source : 6'h0)
    | (muxState_9_1 ? portsDIO_filtered_1_4_bits_source : 6'h0)
    | (muxState_9_2 ? portsDIO_filtered_2_4_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_bits_size =
    (muxState_9_0 ? portsDIO_filtered_4_bits_size : 4'h0)
    | (muxState_9_1 ? portsDIO_filtered_1_4_bits_size : 4'h0)
    | (muxState_9_2 ? portsDIO_filtered_2_4_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_bits_param =
    (muxState_9_0 ? portsDIO_filtered_4_bits_param : 2'h0)
    | (muxState_9_1 ? portsDIO_filtered_1_4_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_4_d_bits_opcode =
    (muxState_9_0 ? portsDIO_filtered_4_bits_opcode : 3'h0)
    | (muxState_9_1 ? portsDIO_filtered_1_4_bits_opcode : 3'h0)
    | (muxState_9_2 ? portsDIO_filtered_2_4_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_10;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_10 = beatsLeft_10 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_10 = idle_10 & in_5_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_10 = {portsDIO_filtered_2_5_valid, portsDIO_filtered_1_5_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_10 = {readys_hi_10, portsDIO_filtered_5_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_10;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_10 = {readys_valid_10 & ~readys_mask_10, readys_valid_10};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_19 = readys_filter_10[4:1] | readys_filter_10[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_10 =
    {readys_mask_10[2],
     readys_filter_10[5] | readys_mask_10[1],
     _GEN_19[3] | readys_mask_10[0],
     _GEN_19[2:0] | {readys_filter_10[5], _GEN_19[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_10 = ~(readys_unready_10[5:3] & readys_unready_10[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_10_0 = readys_readys_10[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_10_1 = readys_readys_10[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_10_2 = readys_readys_10[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_10_0 = readys_10_0 & portsDIO_filtered_5_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_10_1 = readys_10_1 & portsDIO_filtered_1_5_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_10_2 = readys_10_2 & portsDIO_filtered_2_5_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_10 = winner_10_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_10 = prefixOR_1_10 | winner_10_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_5_d_valid_T = portsDIO_filtered_5_valid | portsDIO_filtered_1_5_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_10 = winner_10_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_10 = winner_10_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_10 = winner_10_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_10 =
    {maskedBeats_0_10[8:5],
     {maskedBeats_0_10[4:3], maskedBeats_0_10[2:0] | maskedBeats_1_10}
       | maskedBeats_2_10};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_10_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_10_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_10_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_10_0 = idle_10 ? winner_10_0 : state_10_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_10_1 = idle_10 ? winner_10_1 : state_10_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_10_2 = idle_10 ? winner_10_2 : state_10_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_10_0 = idle_10 ? readys_10_0 : state_10_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_10_1 = idle_10 ? readys_10_1 : state_10_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_10_2 = idle_10 ? readys_10_2 : state_10_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_5_ready = in_5_d_ready & allowed_10_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_5_ready = in_5_d_ready & allowed_10_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_5_ready = in_5_d_ready & allowed_10_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_valid =
    idle_10
      ? _in_5_d_valid_T | portsDIO_filtered_2_5_valid
      : state_10_0 & portsDIO_filtered_5_valid | state_10_1 & portsDIO_filtered_1_5_valid
        | state_10_2 & portsDIO_filtered_2_5_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_bits_corrupt =
    muxState_10_0 & portsDIO_filtered_5_bits_corrupt | muxState_10_1
    & portsDIO_filtered_1_5_bits_corrupt | muxState_10_2
    & portsDIO_filtered_2_5_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_bits_data =
    (muxState_10_0 ? portsDIO_filtered_5_bits_data : 64'h0)
    | (muxState_10_1 ? portsDIO_filtered_1_5_bits_data : 64'h0)
    | (muxState_10_2 ? portsDIO_filtered_2_5_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_bits_denied =
    muxState_10_0 & portsDIO_filtered_5_bits_denied | muxState_10_1
    & portsDIO_filtered_1_5_bits_denied | muxState_10_2
    & portsDIO_filtered_2_5_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_bits_sink =
    (muxState_10_0 ? portsDIO_filtered_5_bits_sink : 2'h0)
    | (muxState_10_1 ? portsDIO_filtered_1_5_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_bits_source =
    (muxState_10_0 ? portsDIO_filtered_5_bits_source : 6'h0)
    | (muxState_10_1 ? portsDIO_filtered_1_5_bits_source : 6'h0)
    | (muxState_10_2 ? portsDIO_filtered_2_5_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_bits_size =
    (muxState_10_0 ? portsDIO_filtered_5_bits_size : 4'h0)
    | (muxState_10_1 ? portsDIO_filtered_1_5_bits_size : 4'h0)
    | (muxState_10_2 ? portsDIO_filtered_2_5_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_bits_param =
    (muxState_10_0 ? portsDIO_filtered_5_bits_param : 2'h0)
    | (muxState_10_1 ? portsDIO_filtered_1_5_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_5_d_bits_opcode =
    (muxState_10_0 ? portsDIO_filtered_5_bits_opcode : 3'h0)
    | (muxState_10_1 ? portsDIO_filtered_1_5_bits_opcode : 3'h0)
    | (muxState_10_2 ? portsDIO_filtered_2_5_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_11;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_11 = beatsLeft_11 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_11 = idle_11 & in_6_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_11 = {portsDIO_filtered_2_6_valid, portsDIO_filtered_1_6_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_11 = {readys_hi_11, portsDIO_filtered_6_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_11;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_11 = {readys_valid_11 & ~readys_mask_11, readys_valid_11};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_20 = readys_filter_11[4:1] | readys_filter_11[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_11 =
    {readys_mask_11[2],
     readys_filter_11[5] | readys_mask_11[1],
     _GEN_20[3] | readys_mask_11[0],
     _GEN_20[2:0] | {readys_filter_11[5], _GEN_20[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_11 = ~(readys_unready_11[5:3] & readys_unready_11[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_11_0 = readys_readys_11[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_11_1 = readys_readys_11[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_11_2 = readys_readys_11[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_11_0 = readys_11_0 & portsDIO_filtered_6_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_11_1 = readys_11_1 & portsDIO_filtered_1_6_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_11_2 = readys_11_2 & portsDIO_filtered_2_6_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_11 = winner_11_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_11 = prefixOR_1_11 | winner_11_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_6_d_valid_T = portsDIO_filtered_6_valid | portsDIO_filtered_1_6_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_11 = winner_11_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_11 = winner_11_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_11 = winner_11_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_11 =
    {maskedBeats_0_11[8:5],
     {maskedBeats_0_11[4:3], maskedBeats_0_11[2:0] | maskedBeats_1_11}
       | maskedBeats_2_11};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_11_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_11_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_11_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_11_0 = idle_11 ? winner_11_0 : state_11_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_11_1 = idle_11 ? winner_11_1 : state_11_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_11_2 = idle_11 ? winner_11_2 : state_11_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_11_0 = idle_11 ? readys_11_0 : state_11_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_11_1 = idle_11 ? readys_11_1 : state_11_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_11_2 = idle_11 ? readys_11_2 : state_11_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_6_ready = in_6_d_ready & allowed_11_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_6_ready = in_6_d_ready & allowed_11_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_6_ready = in_6_d_ready & allowed_11_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_valid =
    idle_11
      ? _in_6_d_valid_T | portsDIO_filtered_2_6_valid
      : state_11_0 & portsDIO_filtered_6_valid | state_11_1 & portsDIO_filtered_1_6_valid
        | state_11_2 & portsDIO_filtered_2_6_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_bits_corrupt =
    muxState_11_0 & portsDIO_filtered_6_bits_corrupt | muxState_11_1
    & portsDIO_filtered_1_6_bits_corrupt | muxState_11_2
    & portsDIO_filtered_2_6_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_bits_data =
    (muxState_11_0 ? portsDIO_filtered_6_bits_data : 64'h0)
    | (muxState_11_1 ? portsDIO_filtered_1_6_bits_data : 64'h0)
    | (muxState_11_2 ? portsDIO_filtered_2_6_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_bits_denied =
    muxState_11_0 & portsDIO_filtered_6_bits_denied | muxState_11_1
    & portsDIO_filtered_1_6_bits_denied | muxState_11_2
    & portsDIO_filtered_2_6_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_bits_sink =
    (muxState_11_0 ? portsDIO_filtered_6_bits_sink : 2'h0)
    | (muxState_11_1 ? portsDIO_filtered_1_6_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_bits_source =
    (muxState_11_0 ? portsDIO_filtered_6_bits_source : 6'h0)
    | (muxState_11_1 ? portsDIO_filtered_1_6_bits_source : 6'h0)
    | (muxState_11_2 ? portsDIO_filtered_2_6_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_bits_size =
    (muxState_11_0 ? portsDIO_filtered_6_bits_size : 4'h0)
    | (muxState_11_1 ? portsDIO_filtered_1_6_bits_size : 4'h0)
    | (muxState_11_2 ? portsDIO_filtered_2_6_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_bits_param =
    (muxState_11_0 ? portsDIO_filtered_6_bits_param : 2'h0)
    | (muxState_11_1 ? portsDIO_filtered_1_6_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_6_d_bits_opcode =
    (muxState_11_0 ? portsDIO_filtered_6_bits_opcode : 3'h0)
    | (muxState_11_1 ? portsDIO_filtered_1_6_bits_opcode : 3'h0)
    | (muxState_11_2 ? portsDIO_filtered_2_6_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_12;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_12 = beatsLeft_12 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_12 = idle_12 & in_7_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_12 = {portsDIO_filtered_2_7_valid, portsDIO_filtered_1_7_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_12 = {readys_hi_12, portsDIO_filtered_7_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_12;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_12 = {readys_valid_12 & ~readys_mask_12, readys_valid_12};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_21 = readys_filter_12[4:1] | readys_filter_12[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_12 =
    {readys_mask_12[2],
     readys_filter_12[5] | readys_mask_12[1],
     _GEN_21[3] | readys_mask_12[0],
     _GEN_21[2:0] | {readys_filter_12[5], _GEN_21[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_12 = ~(readys_unready_12[5:3] & readys_unready_12[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_12_0 = readys_readys_12[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_12_1 = readys_readys_12[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_12_2 = readys_readys_12[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_12_0 = readys_12_0 & portsDIO_filtered_7_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_12_1 = readys_12_1 & portsDIO_filtered_1_7_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_12_2 = readys_12_2 & portsDIO_filtered_2_7_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_12 = winner_12_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_12 = prefixOR_1_12 | winner_12_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_7_d_valid_T = portsDIO_filtered_7_valid | portsDIO_filtered_1_7_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_12 = winner_12_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_12 = winner_12_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_12 = winner_12_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_12 =
    {maskedBeats_0_12[8:5],
     {maskedBeats_0_12[4:3], maskedBeats_0_12[2:0] | maskedBeats_1_12}
       | maskedBeats_2_12};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_12_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_12_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_12_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_12_0 = idle_12 ? winner_12_0 : state_12_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_12_1 = idle_12 ? winner_12_1 : state_12_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_12_2 = idle_12 ? winner_12_2 : state_12_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_12_0 = idle_12 ? readys_12_0 : state_12_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_12_1 = idle_12 ? readys_12_1 : state_12_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_12_2 = idle_12 ? readys_12_2 : state_12_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_7_ready = in_7_d_ready & allowed_12_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_7_ready = in_7_d_ready & allowed_12_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_7_ready = in_7_d_ready & allowed_12_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_valid =
    idle_12
      ? _in_7_d_valid_T | portsDIO_filtered_2_7_valid
      : state_12_0 & portsDIO_filtered_7_valid | state_12_1 & portsDIO_filtered_1_7_valid
        | state_12_2 & portsDIO_filtered_2_7_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_bits_corrupt =
    muxState_12_0 & portsDIO_filtered_7_bits_corrupt | muxState_12_1
    & portsDIO_filtered_1_7_bits_corrupt | muxState_12_2
    & portsDIO_filtered_2_7_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_bits_data =
    (muxState_12_0 ? portsDIO_filtered_7_bits_data : 64'h0)
    | (muxState_12_1 ? portsDIO_filtered_1_7_bits_data : 64'h0)
    | (muxState_12_2 ? portsDIO_filtered_2_7_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_bits_denied =
    muxState_12_0 & portsDIO_filtered_7_bits_denied | muxState_12_1
    & portsDIO_filtered_1_7_bits_denied | muxState_12_2
    & portsDIO_filtered_2_7_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_bits_sink =
    (muxState_12_0 ? portsDIO_filtered_7_bits_sink : 2'h0)
    | (muxState_12_1 ? portsDIO_filtered_1_7_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_bits_source =
    (muxState_12_0 ? portsDIO_filtered_7_bits_source : 6'h0)
    | (muxState_12_1 ? portsDIO_filtered_1_7_bits_source : 6'h0)
    | (muxState_12_2 ? portsDIO_filtered_2_7_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_bits_size =
    (muxState_12_0 ? portsDIO_filtered_7_bits_size : 4'h0)
    | (muxState_12_1 ? portsDIO_filtered_1_7_bits_size : 4'h0)
    | (muxState_12_2 ? portsDIO_filtered_2_7_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_bits_param =
    (muxState_12_0 ? portsDIO_filtered_7_bits_param : 2'h0)
    | (muxState_12_1 ? portsDIO_filtered_1_7_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_7_d_bits_opcode =
    (muxState_12_0 ? portsDIO_filtered_7_bits_opcode : 3'h0)
    | (muxState_12_1 ? portsDIO_filtered_1_7_bits_opcode : 3'h0)
    | (muxState_12_2 ? portsDIO_filtered_2_7_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_13;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_13 = beatsLeft_13 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_13 = idle_13 & in_8_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_13 = {portsDIO_filtered_2_8_valid, portsDIO_filtered_1_8_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_13 = {readys_hi_13, portsDIO_filtered_8_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_13;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_13 = {readys_valid_13 & ~readys_mask_13, readys_valid_13};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_22 = readys_filter_13[4:1] | readys_filter_13[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_13 =
    {readys_mask_13[2],
     readys_filter_13[5] | readys_mask_13[1],
     _GEN_22[3] | readys_mask_13[0],
     _GEN_22[2:0] | {readys_filter_13[5], _GEN_22[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_13 = ~(readys_unready_13[5:3] & readys_unready_13[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_13_0 = readys_readys_13[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_13_1 = readys_readys_13[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_13_2 = readys_readys_13[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_13_0 = readys_13_0 & portsDIO_filtered_8_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_13_1 = readys_13_1 & portsDIO_filtered_1_8_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_13_2 = readys_13_2 & portsDIO_filtered_2_8_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_13 = winner_13_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_13 = prefixOR_1_13 | winner_13_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_8_d_valid_T = portsDIO_filtered_8_valid | portsDIO_filtered_1_8_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  `ifndef SYNTHESIS	// src/main/scala/tilelink/Arbiter.scala:22:12
    always @(posedge clock) begin	// src/main/scala/tilelink/Arbiter.scala:22:12
      if (~reset & readys_valid != readys_valid) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1 | ~winner_1) & (~prefixOR_2 | ~winner_2)
              & (~prefixOR_3 | ~winner_3) & (~prefixOR_4 | ~winner_4)
              & (~prefixOR_5 | ~winner_5) & (~prefixOR_6 | ~winner_6)
              & (~prefixOR_7 | ~winner_7) & (~prefixOR_8 | ~winner_8))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_out_0_a_valid_T | portsAOI_filtered_2_0_valid
                | portsAOI_filtered_3_0_valid | portsAOI_filtered_4_0_valid
                | portsAOI_filtered_5_0_valid | portsAOI_filtered_6_0_valid
                | portsAOI_filtered_7_0_valid | portsAOI_filtered_8_0_valid) | winner_0
              | winner_1 | winner_2 | winner_3 | winner_4 | winner_5 | winner_6 | winner_7
              | winner_8)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_1 != readys_valid_1) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1_1 | ~winner_1_1) & (~prefixOR_2_1 | ~winner_1_2)
              & (~prefixOR_3_1 | ~winner_1_3) & (~prefixOR_4_1 | ~winner_1_4)
              & (~prefixOR_5_1 | ~winner_1_5) & (~prefixOR_6_1 | ~winner_1_6)
              & (~prefixOR_7_1 | ~winner_1_7) & (~prefixOR_8_1 | ~winner_1_8))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_out_1_a_valid_T | portsAOI_filtered_2_1_valid
                | portsAOI_filtered_3_1_valid | portsAOI_filtered_4_1_valid
                | portsAOI_filtered_5_1_valid | portsAOI_filtered_6_1_valid
                | portsAOI_filtered_7_1_valid | portsAOI_filtered_8_1_valid) | winner_1_0
              | winner_1_1 | winner_1_2 | winner_1_3 | winner_1_4 | winner_1_5
              | winner_1_6 | winner_1_7 | winner_1_8)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_2 != readys_valid_2) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1_2 | ~winner_2_1) & (~prefixOR_2_2 | ~winner_2_2)
              & (~prefixOR_3_2 | ~winner_2_3) & (~prefixOR_4_2 | ~winner_2_4)
              & (~prefixOR_5_2 | ~winner_2_5) & (~prefixOR_6_2 | ~winner_2_6)
              & (~prefixOR_7_2 | ~winner_2_7))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_out_1_c_valid_T | portsCOI_filtered_3_1_valid
                | portsCOI_filtered_4_1_valid | portsCOI_filtered_5_1_valid
                | portsCOI_filtered_6_1_valid | portsCOI_filtered_7_1_valid
                | portsCOI_filtered_8_1_valid) | winner_2_0 | winner_2_1 | winner_2_2
              | winner_2_3 | winner_2_4 | winner_2_5 | winner_2_6 | winner_2_7)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_3 != readys_valid_3) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1_3 | ~winner_3_1) & (~prefixOR_2_3 | ~winner_3_2)
              & (~prefixOR_3_3 | ~winner_3_3) & (~prefixOR_4_3 | ~winner_3_4)
              & (~prefixOR_5_3 | ~winner_3_5) & (~prefixOR_6_3 | ~winner_3_6)
              & (~prefixOR_7_3 | ~winner_3_7))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_out_1_e_valid_T | portsEOI_filtered_3_1_valid
                | portsEOI_filtered_4_1_valid | portsEOI_filtered_5_1_valid
                | portsEOI_filtered_6_1_valid | portsEOI_filtered_7_1_valid
                | portsEOI_filtered_8_1_valid) | winner_3_0 | winner_3_1 | winner_3_2
              | winner_3_3 | winner_3_4 | winner_3_5 | winner_3_6 | winner_3_7)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_4 != readys_valid_4) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1_4 | ~winner_4_1) & (~prefixOR_2_4 | ~winner_4_2)
              & (~prefixOR_3_4 | ~winner_4_3) & (~prefixOR_4_4 | ~winner_4_4)
              & (~prefixOR_5_4 | ~winner_4_5) & (~prefixOR_6_4 | ~winner_4_6)
              & (~prefixOR_7_4 | ~winner_4_7) & (~prefixOR_8_2 | ~winner_4_8))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_out_2_a_valid_T | portsAOI_filtered_2_2_valid
                | portsAOI_filtered_3_2_valid | portsAOI_filtered_4_2_valid
                | portsAOI_filtered_5_2_valid | portsAOI_filtered_6_2_valid
                | portsAOI_filtered_7_2_valid | portsAOI_filtered_8_2_valid) | winner_4_0
              | winner_4_1 | winner_4_2 | winner_4_3 | winner_4_4 | winner_4_5
              | winner_4_6 | winner_4_7 | winner_4_8)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_5 != readys_valid_5) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~((~prefixOR_1_5 | ~winner_5_1) & (~prefixOR_2_5 | ~winner_5_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_0_d_valid_T | portsDIO_filtered_2_0_valid) | winner_5_0 | winner_5_1
              | winner_5_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_6 != readys_valid_6) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~((~prefixOR_1_6 | ~winner_6_1) & (~prefixOR_2_6 | ~winner_6_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_1_d_valid_T | portsDIO_filtered_2_1_valid) | winner_6_0 | winner_6_1
              | winner_6_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_7 != readys_valid_7) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~((~prefixOR_1_7 | ~winner_7_1) & (~prefixOR_2_7 | ~winner_7_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_2_d_valid_T | portsDIO_filtered_2_2_valid) | winner_7_0 | winner_7_1
              | winner_7_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_8 != readys_valid_8) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~((~prefixOR_1_8 | ~winner_8_1) & (~prefixOR_2_8 | ~winner_8_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_3_d_valid_T | portsDIO_filtered_2_3_valid) | winner_8_0 | winner_8_1
              | winner_8_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_9 != readys_valid_9) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~((~prefixOR_1_9 | ~winner_9_1) & (~prefixOR_2_9 | ~winner_9_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_4_d_valid_T | portsDIO_filtered_2_4_valid) | winner_9_0 | winner_9_1
              | winner_9_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_10 != readys_valid_10) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1_10 | ~winner_10_1) & (~prefixOR_2_10 | ~winner_10_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_5_d_valid_T | portsDIO_filtered_2_5_valid) | winner_10_0 | winner_10_1
              | winner_10_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_11 != readys_valid_11) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1_11 | ~winner_11_1) & (~prefixOR_2_11 | ~winner_11_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_6_d_valid_T | portsDIO_filtered_2_6_valid) | winner_11_0 | winner_11_1
              | winner_11_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_12 != readys_valid_12) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1_12 | ~winner_12_1) & (~prefixOR_2_12 | ~winner_12_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_7_d_valid_T | portsDIO_filtered_2_7_valid) | winner_12_0 | winner_12_1
              | winner_12_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_13 != readys_valid_13) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset
          & ~((~prefixOR_1_13 | ~winner_13_1) & (~prefixOR_2_13 | ~winner_13_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_8_d_valid_T | portsDIO_filtered_2_8_valid) | winner_13_0 | winner_13_1
              | winner_13_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [8:0]  maskedBeats_0_13 = winner_13_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_13 = winner_13_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_13 = winner_13_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_13 =
    {maskedBeats_0_13[8:5],
     {maskedBeats_0_13[4:3], maskedBeats_0_13[2:0] | maskedBeats_1_13}
       | maskedBeats_2_13};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_13_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_13_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_13_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_13_0 = idle_13 ? winner_13_0 : state_13_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_13_1 = idle_13 ? winner_13_1 : state_13_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_13_2 = idle_13 ? winner_13_2 : state_13_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_13_0 = idle_13 ? readys_13_0 : state_13_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_13_1 = idle_13 ? readys_13_1 : state_13_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_13_2 = idle_13 ? readys_13_2 : state_13_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_8_ready = in_8_d_ready & allowed_13_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_8_ready = in_8_d_ready & allowed_13_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_8_ready = in_8_d_ready & allowed_13_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_valid =
    idle_13
      ? _in_8_d_valid_T | portsDIO_filtered_2_8_valid
      : state_13_0 & portsDIO_filtered_8_valid | state_13_1 & portsDIO_filtered_1_8_valid
        | state_13_2 & portsDIO_filtered_2_8_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_bits_corrupt =
    muxState_13_0 & portsDIO_filtered_8_bits_corrupt | muxState_13_1
    & portsDIO_filtered_1_8_bits_corrupt | muxState_13_2
    & portsDIO_filtered_2_8_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_bits_data =
    (muxState_13_0 ? portsDIO_filtered_8_bits_data : 64'h0)
    | (muxState_13_1 ? portsDIO_filtered_1_8_bits_data : 64'h0)
    | (muxState_13_2 ? portsDIO_filtered_2_8_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_bits_denied =
    muxState_13_0 & portsDIO_filtered_8_bits_denied | muxState_13_1
    & portsDIO_filtered_1_8_bits_denied | muxState_13_2
    & portsDIO_filtered_2_8_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_bits_sink =
    (muxState_13_0 ? portsDIO_filtered_8_bits_sink : 2'h0)
    | (muxState_13_1 ? portsDIO_filtered_1_8_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_bits_source =
    (muxState_13_0 ? portsDIO_filtered_8_bits_source : 6'h0)
    | (muxState_13_1 ? portsDIO_filtered_1_8_bits_source : 6'h0)
    | (muxState_13_2 ? portsDIO_filtered_2_8_bits_source : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_bits_size =
    (muxState_13_0 ? portsDIO_filtered_8_bits_size : 4'h0)
    | (muxState_13_1 ? portsDIO_filtered_1_8_bits_size : 4'h0)
    | (muxState_13_2 ? portsDIO_filtered_2_8_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_bits_param =
    (muxState_13_0 ? portsDIO_filtered_8_bits_param : 2'h0)
    | (muxState_13_1 ? portsDIO_filtered_1_8_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_8_d_bits_opcode =
    (muxState_13_0 ? portsDIO_filtered_8_bits_opcode : 3'h0)
    | (muxState_13_1 ? portsDIO_filtered_1_8_bits_opcode : 3'h0)
    | (muxState_13_2 ? portsDIO_filtered_2_8_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  always @(posedge clock) begin
    if (reset) begin
      beatsLeft <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 9'h1FF;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_5 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_6 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_7 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_8 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_1 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_1 <= 9'h1FF;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_1_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_4 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_5 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_6 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_7 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_8 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_2 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_2 <= 8'hFF;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_2_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_4 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_5 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_6 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_7 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_3 <= 8'hFF;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_3_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_4 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_5 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_6 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_7 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_4 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_4 <= 9'h1FF;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_4_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_4 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_5 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_6 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_7 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_8 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_5 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_5 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_5_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_5_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_5_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_6 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_6 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_6_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_6_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_6_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_7 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_7 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_7_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_7_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_7_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_8 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_8 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_8_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_8_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_8_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_9 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_9 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_9_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_9_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_9_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_10 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_10 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_10_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_10_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_10_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_11 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_11 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_11_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_11_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_11_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_12 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_12 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_12_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_12_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_12_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_13 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_13 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_13_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_13_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_13_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= initBeats;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {8'h0, out_0_a_ready & out_0_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:212:19
      if (latch & (|readys_valid)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [8:0] _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [8:0] _readys_mask_T_3 =
          _readys_mask_T | {_readys_mask_T[7:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        automatic logic [8:0] _readys_mask_T_6 =
          _readys_mask_T_3 | {_readys_mask_T_3[6:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
        automatic logic [8:0] _readys_mask_T_9 =
          _readys_mask_T_6 | {_readys_mask_T_6[4:0], 4'h0};	// src/main/scala/util/package.scala:245:{43,53}
        readys_mask <= _readys_mask_T_9 | {_readys_mask_T_9[0], 8'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_0 <= muxState_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1 <= muxState_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2 <= muxState_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3 <= muxState_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4 <= muxState_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_5 <= muxState_5;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_6 <= muxState_6;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_7 <= muxState_7;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_8 <= muxState_8;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_1)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= initBeats_1;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= beatsLeft_1 - {8'h0, out_1_a_ready & out_1_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:212:19
      if (latch_1 & (|readys_valid_1)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [8:0] _readys_mask_T_14 = readys_readys_1 & readys_valid_1;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [8:0] _readys_mask_T_17 =
          _readys_mask_T_14 | {_readys_mask_T_14[7:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        automatic logic [8:0] _readys_mask_T_20 =
          _readys_mask_T_17 | {_readys_mask_T_17[6:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
        automatic logic [8:0] _readys_mask_T_23 =
          _readys_mask_T_20 | {_readys_mask_T_20[4:0], 4'h0};	// src/main/scala/util/package.scala:245:{43,53}
        readys_mask_1 <= _readys_mask_T_23 | {_readys_mask_T_23[0], 8'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_1_0 <= muxState_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_1 <= muxState_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_2 <= muxState_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_3 <= muxState_1_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_4 <= muxState_1_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_5 <= muxState_1_5;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_6 <= muxState_1_6;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_7 <= muxState_1_7;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_8 <= muxState_1_8;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_2)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_2 <= initBeats_2;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_2 <= beatsLeft_2 - {8'h0, out_1_c_ready & out_1_c_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:212:19
      if (latch_2 & (|readys_valid_2)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [7:0] _readys_mask_T_28 = readys_readys_2 & readys_valid_2;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [7:0] _readys_mask_T_31 =
          _readys_mask_T_28 | {_readys_mask_T_28[6:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        automatic logic [7:0] _readys_mask_T_34 =
          _readys_mask_T_31 | {_readys_mask_T_31[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
        readys_mask_2 <= _readys_mask_T_34 | {_readys_mask_T_34[3:0], 4'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_2_0 <= muxState_2_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_1 <= muxState_2_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_2 <= muxState_2_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_3 <= muxState_2_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_4 <= muxState_2_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_5 <= muxState_2_5;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_6 <= muxState_2_6;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_7 <= muxState_2_7;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      beatsLeft_3 <= ~latch_3 & beatsLeft_3 - out_1_e_valid;	// src/main/scala/tilelink/Arbiter.scala:60:30, :62:24, :85:{23,52}, src/main/scala/tilelink/Xbar.scala:212:19
      if (latch_3 & (|readys_valid_3)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [7:0] _readys_mask_T_39 = readys_readys_3 & readys_valid_3;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [7:0] _readys_mask_T_42 =
          _readys_mask_T_39 | {_readys_mask_T_39[6:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        automatic logic [7:0] _readys_mask_T_45 =
          _readys_mask_T_42 | {_readys_mask_T_42[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
        readys_mask_3 <= _readys_mask_T_45 | {_readys_mask_T_45[3:0], 4'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_3_0 <= muxState_3_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_1 <= muxState_3_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_2 <= muxState_3_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_3 <= muxState_3_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_4 <= muxState_3_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_5 <= muxState_3_5;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_6 <= muxState_3_6;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_7 <= muxState_3_7;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_4)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_4 <= initBeats_4;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_4 <= beatsLeft_4 - {8'h0, out_2_a_ready & out_2_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:212:19
      if (latch_4 & (|readys_valid_4)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [8:0] _readys_mask_T_50 = readys_readys_4 & readys_valid_4;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [8:0] _readys_mask_T_53 =
          _readys_mask_T_50 | {_readys_mask_T_50[7:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        automatic logic [8:0] _readys_mask_T_56 =
          _readys_mask_T_53 | {_readys_mask_T_53[6:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
        automatic logic [8:0] _readys_mask_T_59 =
          _readys_mask_T_56 | {_readys_mask_T_56[4:0], 4'h0};	// src/main/scala/util/package.scala:245:{43,53}
        readys_mask_4 <= _readys_mask_T_59 | {_readys_mask_T_59[0], 8'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_4_0 <= muxState_4_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_1 <= muxState_4_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_2 <= muxState_4_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_3 <= muxState_4_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_4 <= muxState_4_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_5 <= muxState_4_5;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_6 <= muxState_4_6;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_7 <= muxState_4_7;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_8 <= muxState_4_8;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_5)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_5 <= initBeats_5;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_5 <= beatsLeft_5 - {8'h0, in_0_d_ready & in_0_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_5 & (|readys_valid_5)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_64 = readys_readys_5 & readys_valid_5;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_67 =
          _readys_mask_T_64 | {_readys_mask_T_64[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_5 <= _readys_mask_T_67 | {_readys_mask_T_67[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_5_0 <= muxState_5_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_5_1 <= muxState_5_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_5_2 <= muxState_5_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_6)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_6 <= initBeats_6;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_6 <= beatsLeft_6 - {8'h0, in_1_d_ready & in_1_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_6 & (|readys_valid_6)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_72 = readys_readys_6 & readys_valid_6;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_75 =
          _readys_mask_T_72 | {_readys_mask_T_72[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_6 <= _readys_mask_T_75 | {_readys_mask_T_75[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_6_0 <= muxState_6_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_6_1 <= muxState_6_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_6_2 <= muxState_6_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_7)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_7 <= initBeats_7;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_7 <= beatsLeft_7 - {8'h0, in_2_d_ready & in_2_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_7 & (|readys_valid_7)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_80 = readys_readys_7 & readys_valid_7;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_83 =
          _readys_mask_T_80 | {_readys_mask_T_80[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_7 <= _readys_mask_T_83 | {_readys_mask_T_83[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_7_0 <= muxState_7_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_7_1 <= muxState_7_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_7_2 <= muxState_7_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_8)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_8 <= initBeats_8;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_8 <= beatsLeft_8 - {8'h0, in_3_d_ready & in_3_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_8 & (|readys_valid_8)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_88 = readys_readys_8 & readys_valid_8;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_91 =
          _readys_mask_T_88 | {_readys_mask_T_88[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_8 <= _readys_mask_T_91 | {_readys_mask_T_91[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_8_0 <= muxState_8_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_8_1 <= muxState_8_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_8_2 <= muxState_8_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_9)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_9 <= initBeats_9;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_9 <= beatsLeft_9 - {8'h0, in_4_d_ready & in_4_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_9 & (|readys_valid_9)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_96 = readys_readys_9 & readys_valid_9;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_99 =
          _readys_mask_T_96 | {_readys_mask_T_96[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_9 <= _readys_mask_T_99 | {_readys_mask_T_99[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_9_0 <= muxState_9_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_9_1 <= muxState_9_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_9_2 <= muxState_9_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_10)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_10 <= initBeats_10;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_10 <= beatsLeft_10 - {8'h0, in_5_d_ready & in_5_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_10 & (|readys_valid_10)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_104 = readys_readys_10 & readys_valid_10;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_107 =
          _readys_mask_T_104 | {_readys_mask_T_104[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_10 <= _readys_mask_T_107 | {_readys_mask_T_107[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_10_0 <= muxState_10_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_10_1 <= muxState_10_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_10_2 <= muxState_10_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_11)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_11 <= initBeats_11;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_11 <= beatsLeft_11 - {8'h0, in_6_d_ready & in_6_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_11 & (|readys_valid_11)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_112 = readys_readys_11 & readys_valid_11;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_115 =
          _readys_mask_T_112 | {_readys_mask_T_112[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_11 <= _readys_mask_T_115 | {_readys_mask_T_115[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_11_0 <= muxState_11_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_11_1 <= muxState_11_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_11_2 <= muxState_11_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_12)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_12 <= initBeats_12;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_12 <= beatsLeft_12 - {8'h0, in_7_d_ready & in_7_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_12 & (|readys_valid_12)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_120 = readys_readys_12 & readys_valid_12;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_123 =
          _readys_mask_T_120 | {_readys_mask_T_120[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_12 <= _readys_mask_T_123 | {_readys_mask_T_123[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_12_0 <= muxState_12_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_12_1 <= muxState_12_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_12_2 <= muxState_12_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_13)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_13 <= initBeats_13;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_13 <= beatsLeft_13 - {8'h0, in_8_d_ready & in_8_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_13 & (|readys_valid_13)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_128 = readys_readys_13 & readys_valid_13;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_131 =
          _readys_mask_T_128 | {_readys_mask_T_128[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_13 <= _readys_mask_T_131 | {_readys_mask_T_131[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_13_0 <= muxState_13_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_13_1 <= muxState_13_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_13_2 <= muxState_13_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:8];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        beatsLeft = _RANDOM[4'h0][8:0];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask = _RANDOM[4'h0][17:9];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_0 = _RANDOM[4'h0][18];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1 = _RANDOM[4'h0][19];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_2 = _RANDOM[4'h0][20];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_3 = _RANDOM[4'h0][21];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4 = _RANDOM[4'h0][22];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_5 = _RANDOM[4'h0][23];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_6 = _RANDOM[4'h0][24];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_7 = _RANDOM[4'h0][25];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_8 = _RANDOM[4'h0][26];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_1 = {_RANDOM[4'h0][31:27], _RANDOM[4'h1][3:0]};	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_1 = _RANDOM[4'h1][12:4];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_1_0 = _RANDOM[4'h1][13];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_1 = _RANDOM[4'h1][14];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_2 = _RANDOM[4'h1][15];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_3 = _RANDOM[4'h1][16];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_4 = _RANDOM[4'h1][17];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_5 = _RANDOM[4'h1][18];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_6 = _RANDOM[4'h1][19];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_7 = _RANDOM[4'h1][20];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_8 = _RANDOM[4'h1][21];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_2 = _RANDOM[4'h1][30:22];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_2 = {_RANDOM[4'h1][31], _RANDOM[4'h2][6:0]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_2_0 = _RANDOM[4'h2][7];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_2_1 = _RANDOM[4'h2][8];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_2_2 = _RANDOM[4'h2][9];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_2_3 = _RANDOM[4'h2][10];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_2_4 = _RANDOM[4'h2][11];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_2_5 = _RANDOM[4'h2][12];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_2_6 = _RANDOM[4'h2][13];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_2_7 = _RANDOM[4'h2][14];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        beatsLeft_3 = _RANDOM[4'h2][15];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        readys_mask_3 = _RANDOM[4'h2][23:16];	// src/main/scala/tilelink/Arbiter.scala:23:23
        state_3_0 = _RANDOM[4'h2][24];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_3_1 = _RANDOM[4'h2][25];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_3_2 = _RANDOM[4'h2][26];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_3_3 = _RANDOM[4'h2][27];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_3_4 = _RANDOM[4'h2][28];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_3_5 = _RANDOM[4'h2][29];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_3_6 = _RANDOM[4'h2][30];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_3_7 = _RANDOM[4'h2][31];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        beatsLeft_4 = _RANDOM[4'h3][8:0];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_4 = _RANDOM[4'h3][17:9];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_4_0 = _RANDOM[4'h3][18];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4_1 = _RANDOM[4'h3][19];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4_2 = _RANDOM[4'h3][20];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4_3 = _RANDOM[4'h3][21];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4_4 = _RANDOM[4'h3][22];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4_5 = _RANDOM[4'h3][23];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4_6 = _RANDOM[4'h3][24];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4_7 = _RANDOM[4'h3][25];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_4_8 = _RANDOM[4'h3][26];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_5 = {_RANDOM[4'h3][31:27], _RANDOM[4'h4][3:0]};	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_5 = _RANDOM[4'h4][6:4];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_5_0 = _RANDOM[4'h4][7];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_5_1 = _RANDOM[4'h4][8];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_5_2 = _RANDOM[4'h4][9];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_6 = _RANDOM[4'h4][18:10];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_6 = _RANDOM[4'h4][21:19];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_6_0 = _RANDOM[4'h4][22];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_6_1 = _RANDOM[4'h4][23];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_6_2 = _RANDOM[4'h4][24];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_7 = {_RANDOM[4'h4][31:25], _RANDOM[4'h5][1:0]};	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_7 = _RANDOM[4'h5][4:2];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_7_0 = _RANDOM[4'h5][5];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_7_1 = _RANDOM[4'h5][6];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_7_2 = _RANDOM[4'h5][7];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_8 = _RANDOM[4'h5][16:8];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_8 = _RANDOM[4'h5][19:17];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_8_0 = _RANDOM[4'h5][20];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_8_1 = _RANDOM[4'h5][21];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_8_2 = _RANDOM[4'h5][22];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_9 = _RANDOM[4'h5][31:23];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_9 = _RANDOM[4'h6][2:0];	// src/main/scala/tilelink/Arbiter.scala:23:23
        state_9_0 = _RANDOM[4'h6][3];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_9_1 = _RANDOM[4'h6][4];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_9_2 = _RANDOM[4'h6][5];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        beatsLeft_10 = _RANDOM[4'h6][14:6];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        readys_mask_10 = _RANDOM[4'h6][17:15];	// src/main/scala/tilelink/Arbiter.scala:23:23
        state_10_0 = _RANDOM[4'h6][18];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_10_1 = _RANDOM[4'h6][19];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_10_2 = _RANDOM[4'h6][20];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        beatsLeft_11 = _RANDOM[4'h6][29:21];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        readys_mask_11 = {_RANDOM[4'h6][31:30], _RANDOM[4'h7][0]};	// src/main/scala/tilelink/Arbiter.scala:23:23
        state_11_0 = _RANDOM[4'h7][1];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_11_1 = _RANDOM[4'h7][2];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_11_2 = _RANDOM[4'h7][3];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        beatsLeft_12 = _RANDOM[4'h7][12:4];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        readys_mask_12 = _RANDOM[4'h7][15:13];	// src/main/scala/tilelink/Arbiter.scala:23:23
        state_12_0 = _RANDOM[4'h7][16];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_12_1 = _RANDOM[4'h7][17];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_12_2 = _RANDOM[4'h7][18];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        beatsLeft_13 = _RANDOM[4'h7][27:19];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        readys_mask_13 = _RANDOM[4'h7][30:28];	// src/main/scala/tilelink/Arbiter.scala:23:23
        state_13_0 = _RANDOM[4'h7][31];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_13_1 = _RANDOM[4'h8][0];	// src/main/scala/tilelink/Arbiter.scala:88:26
        state_13_2 = _RANDOM[4'h8][1];	// src/main/scala/tilelink/Arbiter.scala:88:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                                  (clock),
    .reset                                  (reset),
    .io_in_a_ready                          (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid                          (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode                    (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param                     (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size                      (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source                    (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address                   (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_bufferable (nodeIn_a_bits_user_amba_prot_bufferable),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_modifiable (nodeIn_a_bits_user_amba_prot_modifiable),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_readalloc  (nodeIn_a_bits_user_amba_prot_readalloc),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_writealloc (nodeIn_a_bits_user_amba_prot_writealloc),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_privileged (nodeIn_a_bits_user_amba_prot_privileged),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_secure     (nodeIn_a_bits_user_amba_prot_secure),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_fetch      (nodeIn_a_bits_user_amba_prot_fetch),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask                      (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data                      (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt                   (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready                          (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid                          (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode                    (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param                     (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size                      (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source                    (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink                      (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied                    (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data                      (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt                   (nodeIn_d_bits_corrupt)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_1_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_1_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_1_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_1_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_1_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_1_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_1_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_1_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_1_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_1_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_1_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_1_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_1_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_1_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_1_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_1_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_1_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_1_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_1_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_1_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_1_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_1_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_1_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_1_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_1_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_1_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_1_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_1_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_1_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_1_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_1_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_1_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_1_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_1_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_ready        (nodeIn_1_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_1_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_1_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_2 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_2_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_2_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_2_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_2_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_2_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_2_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_2_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_2_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_2_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_2_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_2_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_2_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_2_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_2_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_2_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_2_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_2_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_2_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_2_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_2_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_2_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_2_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_2_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_2_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_2_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_2_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_2_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_2_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_2_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_2_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_2_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_2_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_2_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_2_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_ready        (nodeIn_2_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_2_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_2_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_3 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_3_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_3_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_3_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_3_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_3_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_3_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_3_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_3_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_3_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_3_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_3_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_3_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_3_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_3_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_3_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_3_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_3_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_3_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_3_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_3_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_3_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_3_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_3_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_3_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_3_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_3_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_3_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_3_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_3_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_3_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_3_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_3_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_3_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_3_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_ready        (nodeIn_3_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_3_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_3_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_4 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_4_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_4_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_4_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_4_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_4_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_4_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_4_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_4_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_4_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_4_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_4_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_4_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_4_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_4_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_4_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_4_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_4_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_4_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_4_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_4_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_4_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_4_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_4_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_4_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_4_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_4_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_4_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_4_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_4_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_4_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_4_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_4_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_4_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_4_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_ready        (nodeIn_4_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_4_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_4_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_5 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_5_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_5_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_5_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_5_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_5_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_5_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_5_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_5_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_5_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_5_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_5_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_5_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_5_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_5_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_5_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_5_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_5_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_5_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_5_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_5_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_5_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_5_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_5_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_5_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_5_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_5_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_5_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_5_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_5_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_5_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_5_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_5_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_5_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_5_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_ready        (nodeIn_5_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_5_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_5_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_6 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_6_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_6_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_6_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_6_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_6_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_6_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_6_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_6_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_6_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_6_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_6_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_6_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_6_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_6_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_6_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_6_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_6_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_6_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_6_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_6_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_6_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_6_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_6_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_6_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_6_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_6_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_6_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_6_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_6_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_6_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_6_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_6_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_6_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_6_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_ready        (nodeIn_6_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_6_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_6_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_7 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_7_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_7_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_7_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_7_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_7_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_7_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_7_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_7_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_7_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_7_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_7_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_7_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_7_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_7_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_7_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_7_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_7_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_7_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_7_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_7_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_7_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_7_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_7_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_7_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_7_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_7_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_7_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_7_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_7_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_7_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_7_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_7_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_7_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_7_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_ready        (nodeIn_7_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_7_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_7_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_8 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_8_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_8_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_8_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_8_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_8_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_8_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_8_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_8_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_8_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_8_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_8_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_8_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_8_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_8_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_8_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_8_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_8_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_8_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_8_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_8_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_8_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_8_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_8_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_8_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_8_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_8_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_8_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_8_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_8_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_8_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_8_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_8_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_8_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_8_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_ready        (nodeIn_8_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_8_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_8_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_8_a_ready = auto_in_8_a_ready_0;
  assign auto_in_8_b_valid = auto_in_8_b_valid_0;
  assign auto_in_8_b_bits_param = auto_in_8_b_bits_param_0;
  assign auto_in_8_b_bits_source = auto_in_8_b_bits_source_0;
  assign auto_in_8_b_bits_address = auto_in_8_b_bits_address_0;
  assign auto_in_8_c_ready = auto_in_8_c_ready_0;
  assign auto_in_8_d_valid = auto_in_8_d_valid_0;
  assign auto_in_8_d_bits_opcode = auto_in_8_d_bits_opcode_0;
  assign auto_in_8_d_bits_param = auto_in_8_d_bits_param_0;
  assign auto_in_8_d_bits_size = auto_in_8_d_bits_size_0;
  assign auto_in_8_d_bits_source = auto_in_8_d_bits_source_0;
  assign auto_in_8_d_bits_sink = auto_in_8_d_bits_sink_0;
  assign auto_in_8_d_bits_denied = auto_in_8_d_bits_denied_0;
  assign auto_in_8_d_bits_data = auto_in_8_d_bits_data_0;
  assign auto_in_8_d_bits_corrupt = auto_in_8_d_bits_corrupt_0;
  assign auto_in_8_e_ready = auto_in_8_e_ready_0;
  assign auto_in_7_a_ready = auto_in_7_a_ready_0;
  assign auto_in_7_b_valid = auto_in_7_b_valid_0;
  assign auto_in_7_b_bits_param = auto_in_7_b_bits_param_0;
  assign auto_in_7_b_bits_source = auto_in_7_b_bits_source_0;
  assign auto_in_7_b_bits_address = auto_in_7_b_bits_address_0;
  assign auto_in_7_c_ready = auto_in_7_c_ready_0;
  assign auto_in_7_d_valid = auto_in_7_d_valid_0;
  assign auto_in_7_d_bits_opcode = auto_in_7_d_bits_opcode_0;
  assign auto_in_7_d_bits_param = auto_in_7_d_bits_param_0;
  assign auto_in_7_d_bits_size = auto_in_7_d_bits_size_0;
  assign auto_in_7_d_bits_source = auto_in_7_d_bits_source_0;
  assign auto_in_7_d_bits_sink = auto_in_7_d_bits_sink_0;
  assign auto_in_7_d_bits_denied = auto_in_7_d_bits_denied_0;
  assign auto_in_7_d_bits_data = auto_in_7_d_bits_data_0;
  assign auto_in_7_d_bits_corrupt = auto_in_7_d_bits_corrupt_0;
  assign auto_in_7_e_ready = auto_in_7_e_ready_0;
  assign auto_in_6_a_ready = auto_in_6_a_ready_0;
  assign auto_in_6_b_valid = auto_in_6_b_valid_0;
  assign auto_in_6_b_bits_param = auto_in_6_b_bits_param_0;
  assign auto_in_6_b_bits_source = auto_in_6_b_bits_source_0;
  assign auto_in_6_b_bits_address = auto_in_6_b_bits_address_0;
  assign auto_in_6_c_ready = auto_in_6_c_ready_0;
  assign auto_in_6_d_valid = auto_in_6_d_valid_0;
  assign auto_in_6_d_bits_opcode = auto_in_6_d_bits_opcode_0;
  assign auto_in_6_d_bits_param = auto_in_6_d_bits_param_0;
  assign auto_in_6_d_bits_size = auto_in_6_d_bits_size_0;
  assign auto_in_6_d_bits_source = auto_in_6_d_bits_source_0;
  assign auto_in_6_d_bits_sink = auto_in_6_d_bits_sink_0;
  assign auto_in_6_d_bits_denied = auto_in_6_d_bits_denied_0;
  assign auto_in_6_d_bits_data = auto_in_6_d_bits_data_0;
  assign auto_in_6_d_bits_corrupt = auto_in_6_d_bits_corrupt_0;
  assign auto_in_6_e_ready = auto_in_6_e_ready_0;
  assign auto_in_5_a_ready = auto_in_5_a_ready_0;
  assign auto_in_5_b_valid = auto_in_5_b_valid_0;
  assign auto_in_5_b_bits_param = auto_in_5_b_bits_param_0;
  assign auto_in_5_b_bits_source = auto_in_5_b_bits_source_0;
  assign auto_in_5_b_bits_address = auto_in_5_b_bits_address_0;
  assign auto_in_5_c_ready = auto_in_5_c_ready_0;
  assign auto_in_5_d_valid = auto_in_5_d_valid_0;
  assign auto_in_5_d_bits_opcode = auto_in_5_d_bits_opcode_0;
  assign auto_in_5_d_bits_param = auto_in_5_d_bits_param_0;
  assign auto_in_5_d_bits_size = auto_in_5_d_bits_size_0;
  assign auto_in_5_d_bits_source = auto_in_5_d_bits_source_0;
  assign auto_in_5_d_bits_sink = auto_in_5_d_bits_sink_0;
  assign auto_in_5_d_bits_denied = auto_in_5_d_bits_denied_0;
  assign auto_in_5_d_bits_data = auto_in_5_d_bits_data_0;
  assign auto_in_5_d_bits_corrupt = auto_in_5_d_bits_corrupt_0;
  assign auto_in_5_e_ready = auto_in_5_e_ready_0;
  assign auto_in_4_a_ready = auto_in_4_a_ready_0;
  assign auto_in_4_b_valid = auto_in_4_b_valid_0;
  assign auto_in_4_b_bits_param = auto_in_4_b_bits_param_0;
  assign auto_in_4_b_bits_source = auto_in_4_b_bits_source_0;
  assign auto_in_4_b_bits_address = auto_in_4_b_bits_address_0;
  assign auto_in_4_c_ready = auto_in_4_c_ready_0;
  assign auto_in_4_d_valid = auto_in_4_d_valid_0;
  assign auto_in_4_d_bits_opcode = auto_in_4_d_bits_opcode_0;
  assign auto_in_4_d_bits_param = auto_in_4_d_bits_param_0;
  assign auto_in_4_d_bits_size = auto_in_4_d_bits_size_0;
  assign auto_in_4_d_bits_source = auto_in_4_d_bits_source_0;
  assign auto_in_4_d_bits_sink = auto_in_4_d_bits_sink_0;
  assign auto_in_4_d_bits_denied = auto_in_4_d_bits_denied_0;
  assign auto_in_4_d_bits_data = auto_in_4_d_bits_data_0;
  assign auto_in_4_d_bits_corrupt = auto_in_4_d_bits_corrupt_0;
  assign auto_in_4_e_ready = auto_in_4_e_ready_0;
  assign auto_in_3_a_ready = auto_in_3_a_ready_0;
  assign auto_in_3_b_valid = auto_in_3_b_valid_0;
  assign auto_in_3_b_bits_param = auto_in_3_b_bits_param_0;
  assign auto_in_3_b_bits_source = auto_in_3_b_bits_source_0;
  assign auto_in_3_b_bits_address = auto_in_3_b_bits_address_0;
  assign auto_in_3_c_ready = auto_in_3_c_ready_0;
  assign auto_in_3_d_valid = auto_in_3_d_valid_0;
  assign auto_in_3_d_bits_opcode = auto_in_3_d_bits_opcode_0;
  assign auto_in_3_d_bits_param = auto_in_3_d_bits_param_0;
  assign auto_in_3_d_bits_size = auto_in_3_d_bits_size_0;
  assign auto_in_3_d_bits_source = auto_in_3_d_bits_source_0;
  assign auto_in_3_d_bits_sink = auto_in_3_d_bits_sink_0;
  assign auto_in_3_d_bits_denied = auto_in_3_d_bits_denied_0;
  assign auto_in_3_d_bits_data = auto_in_3_d_bits_data_0;
  assign auto_in_3_d_bits_corrupt = auto_in_3_d_bits_corrupt_0;
  assign auto_in_3_e_ready = auto_in_3_e_ready_0;
  assign auto_in_2_a_ready = auto_in_2_a_ready_0;
  assign auto_in_2_b_valid = auto_in_2_b_valid_0;
  assign auto_in_2_b_bits_param = auto_in_2_b_bits_param_0;
  assign auto_in_2_b_bits_source = auto_in_2_b_bits_source_0;
  assign auto_in_2_b_bits_address = auto_in_2_b_bits_address_0;
  assign auto_in_2_c_ready = auto_in_2_c_ready_0;
  assign auto_in_2_d_valid = auto_in_2_d_valid_0;
  assign auto_in_2_d_bits_opcode = auto_in_2_d_bits_opcode_0;
  assign auto_in_2_d_bits_param = auto_in_2_d_bits_param_0;
  assign auto_in_2_d_bits_size = auto_in_2_d_bits_size_0;
  assign auto_in_2_d_bits_source = auto_in_2_d_bits_source_0;
  assign auto_in_2_d_bits_sink = auto_in_2_d_bits_sink_0;
  assign auto_in_2_d_bits_denied = auto_in_2_d_bits_denied_0;
  assign auto_in_2_d_bits_data = auto_in_2_d_bits_data_0;
  assign auto_in_2_d_bits_corrupt = auto_in_2_d_bits_corrupt_0;
  assign auto_in_2_e_ready = auto_in_2_e_ready_0;
  assign auto_in_1_a_ready = auto_in_1_a_ready_0;
  assign auto_in_1_b_valid = auto_in_1_b_valid_0;
  assign auto_in_1_b_bits_param = auto_in_1_b_bits_param_0;
  assign auto_in_1_b_bits_source = auto_in_1_b_bits_source_0;
  assign auto_in_1_b_bits_address = auto_in_1_b_bits_address_0;
  assign auto_in_1_c_ready = auto_in_1_c_ready_0;
  assign auto_in_1_d_valid = auto_in_1_d_valid_0;
  assign auto_in_1_d_bits_opcode = auto_in_1_d_bits_opcode_0;
  assign auto_in_1_d_bits_param = auto_in_1_d_bits_param_0;
  assign auto_in_1_d_bits_size = auto_in_1_d_bits_size_0;
  assign auto_in_1_d_bits_source = auto_in_1_d_bits_source_0;
  assign auto_in_1_d_bits_sink = auto_in_1_d_bits_sink_0;
  assign auto_in_1_d_bits_denied = auto_in_1_d_bits_denied_0;
  assign auto_in_1_d_bits_data = auto_in_1_d_bits_data_0;
  assign auto_in_1_d_bits_corrupt = auto_in_1_d_bits_corrupt_0;
  assign auto_in_1_e_ready = auto_in_1_e_ready_0;
  assign auto_in_0_a_ready = auto_in_0_a_ready_0;
  assign auto_in_0_d_valid = auto_in_0_d_valid_0;
  assign auto_in_0_d_bits_opcode = auto_in_0_d_bits_opcode_0;
  assign auto_in_0_d_bits_param = auto_in_0_d_bits_param_0;
  assign auto_in_0_d_bits_size = auto_in_0_d_bits_size_0;
  assign auto_in_0_d_bits_source = auto_in_0_d_bits_source_0;
  assign auto_in_0_d_bits_sink = auto_in_0_d_bits_sink_0;
  assign auto_in_0_d_bits_denied = auto_in_0_d_bits_denied_0;
  assign auto_in_0_d_bits_data = auto_in_0_d_bits_data_0;
  assign auto_in_0_d_bits_corrupt = auto_in_0_d_bits_corrupt_0;
  assign auto_out_2_a_valid = auto_out_2_a_valid_0;
  assign auto_out_2_a_bits_opcode = auto_out_2_a_bits_opcode_0;
  assign auto_out_2_a_bits_param = auto_out_2_a_bits_param_0;
  assign auto_out_2_a_bits_size = auto_out_2_a_bits_size_0;
  assign auto_out_2_a_bits_source = auto_out_2_a_bits_source_0;
  assign auto_out_2_a_bits_address = auto_out_2_a_bits_address_0;
  assign auto_out_2_a_bits_mask = auto_out_2_a_bits_mask_0;
  assign auto_out_2_a_bits_data = auto_out_2_a_bits_data_0;
  assign auto_out_2_a_bits_corrupt = auto_out_2_a_bits_corrupt_0;
  assign auto_out_2_d_ready = auto_out_2_d_ready_0;
  assign auto_out_1_a_valid = auto_out_1_a_valid_0;
  assign auto_out_1_a_bits_opcode = auto_out_1_a_bits_opcode_0;
  assign auto_out_1_a_bits_param = auto_out_1_a_bits_param_0;
  assign auto_out_1_a_bits_size = auto_out_1_a_bits_size_0;
  assign auto_out_1_a_bits_source = auto_out_1_a_bits_source_0;
  assign auto_out_1_a_bits_address = auto_out_1_a_bits_address_0;
  assign auto_out_1_a_bits_mask = auto_out_1_a_bits_mask_0;
  assign auto_out_1_a_bits_data = auto_out_1_a_bits_data_0;
  assign auto_out_1_a_bits_corrupt = auto_out_1_a_bits_corrupt_0;
  assign auto_out_1_b_ready = auto_out_1_b_ready_0;
  assign auto_out_1_c_valid = auto_out_1_c_valid_0;
  assign auto_out_1_c_bits_opcode = auto_out_1_c_bits_opcode_0;
  assign auto_out_1_c_bits_param = auto_out_1_c_bits_param_0;
  assign auto_out_1_c_bits_size = auto_out_1_c_bits_size_0;
  assign auto_out_1_c_bits_source = auto_out_1_c_bits_source_0;
  assign auto_out_1_c_bits_address = auto_out_1_c_bits_address_0;
  assign auto_out_1_c_bits_data = auto_out_1_c_bits_data_0;
  assign auto_out_1_c_bits_corrupt = auto_out_1_c_bits_corrupt_0;
  assign auto_out_1_d_ready = auto_out_1_d_ready_0;
  assign auto_out_1_e_valid = auto_out_1_e_valid_0;
  assign auto_out_1_e_bits_sink = auto_out_1_e_bits_sink_0;
  assign auto_out_0_a_valid = auto_out_0_a_valid_0;
  assign auto_out_0_a_bits_opcode = auto_out_0_a_bits_opcode_0;
  assign auto_out_0_a_bits_param = auto_out_0_a_bits_param_0;
  assign auto_out_0_a_bits_size = auto_out_0_a_bits_size_0;
  assign auto_out_0_a_bits_source = auto_out_0_a_bits_source_0;
  assign auto_out_0_a_bits_address = auto_out_0_a_bits_address_0;
  assign auto_out_0_a_bits_mask = auto_out_0_a_bits_mask_0;
  assign auto_out_0_a_bits_data = auto_out_0_a_bits_data_0;
  assign auto_out_0_a_bits_corrupt = auto_out_0_a_bits_corrupt_0;
  assign auto_out_0_d_ready = auto_out_0_d_ready_0;
endmodule

