// Seed: 616298104
module module_0 (
    input uwire id_0,
    input tri id_1,
    output supply1 id_2
);
  always
    if (1) begin : LABEL_0
      disable id_4;
    end
endmodule
module module_1 #(
    parameter id_0 = 32'd92,
    parameter id_4 = 32'd48
) (
    input  tri1 _id_0,
    input  wire id_1,
    output wor  id_2
);
  parameter id_4 = 1 ==? 1;
  assign id_2 = id_4 ? id_0 & -1 + -1 : id_0;
  assign id_2 = id_4;
  wire [id_0  ==  id_0 : id_4] id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
  assign id_2 = id_1 < id_0;
endmodule
