{"vcs1":{"timestamp_begin":1729255639.887696813, "rt":1.49, "ut":0.28, "st":0.21}}
{"vcselab":{"timestamp_begin":1729255641.461326658, "rt":1.70, "ut":0.21, "st":0.04}}
{"link":{"timestamp_begin":1729255643.246949328, "rt":0.36, "ut":0.22, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729255639.319458282}
{"VCS_COMP_START_TIME": 1729255639.319458282}
{"VCS_COMP_END_TIME": 1729255646.693994073}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329940}}
{"stitch_vcselab": {"peak_mem": 215120}}
