// Seed: 183039690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = ((id_1));
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wor id_3
);
  logic id_5, id_6;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    output tri id_4,
    input tri id_5,
    input tri0 id_6,
    input tri1 id_7,
    output uwire id_8,
    input wire id_9,
    output tri id_10,
    output tri1 id_11,
    input tri0 id_12,
    output wire id_13,
    output tri1 id_14,
    input wire id_15,
    input tri1 id_16,
    input tri1 id_17,
    input supply1 id_18
    , id_22,
    output tri id_19
    , id_23,
    input supply0 id_20
);
  localparam id_24 = -1'd0 ^ 1;
  wire id_25;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_25,
      id_22
  );
endmodule
