INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:53:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 buffer26/fifo/Memory_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.710ns period=3.420ns})
  Destination:            buffer38/dataReg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.710ns period=3.420ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.420ns  (clk rise@3.420ns - clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.560ns (17.970%)  route 2.556ns (82.030%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.903 - 3.420 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=969, unset)          0.508     0.508    buffer26/fifo/clk
    SLICE_X13Y138        FDRE                                         r  buffer26/fifo/Memory_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer26/fifo/Memory_reg[0][0]/Q
                         net (fo=5, routed)           0.542     1.266    buffer26/fifo/fifo_out
    SLICE_X12Y139        LUT5 (Prop_lut5_I0_O)        0.043     1.309 r  buffer26/fifo/i___0_i_10/O
                         net (fo=2, routed)           0.339     1.648    fork10/generateBlocks[1].regblock/Empty_i_2__7_0
    SLICE_X12Y138        LUT6 (Prop_lut6_I2_O)        0.043     1.691 f  fork10/generateBlocks[1].regblock/i___0_i_9/O
                         net (fo=2, routed)           0.282     1.973    buffer24/fifo/outputValid_reg_0
    SLICE_X13Y136        LUT5 (Prop_lut5_I4_O)        0.043     2.016 f  buffer24/fifo/i___0_i_4/O
                         net (fo=6, routed)           0.144     2.160    buffer24/fifo/Empty_reg_1
    SLICE_X13Y136        LUT6 (Prop_lut6_I2_O)        0.043     2.203 f  buffer24/fifo/i___0_i_1/O
                         net (fo=4, routed)           0.233     2.436    buffer24/fifo/fullReg_reg_0
    SLICE_X14Y136        LUT6 (Prop_lut6_I0_O)        0.043     2.479 f  buffer24/fifo/join_inputs//i___0/O
                         net (fo=4, routed)           0.217     2.696    fork13/control/generateBlocks[4].regblock/buffer45_outs_ready
    SLICE_X15Y137        LUT3 (Prop_lut3_I1_O)        0.043     2.739 r  fork13/control/generateBlocks[4].regblock/fullReg_i_5__0/O
                         net (fo=7, routed)           0.171     2.910    buffer37/control/fullReg_reg
    SLICE_X14Y136        LUT6 (Prop_lut6_I1_O)        0.043     2.953 r  buffer37/control/dataReg[31]_i_2__0/O
                         net (fo=1, routed)           0.322     3.276    buffer37/control/dataReg[31]_i_2__0_n_0
    SLICE_X15Y136        LUT5 (Prop_lut5_I1_O)        0.043     3.319 r  buffer37/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.306     3.624    buffer38/E[0]
    SLICE_X14Y136        FDRE                                         r  buffer38/dataReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.420     3.420 r  
                                                      0.000     3.420 r  clk (IN)
                         net (fo=969, unset)          0.483     3.903    buffer38/clk
    SLICE_X14Y136        FDRE                                         r  buffer38/dataReg_reg[28]/C
                         clock pessimism              0.000     3.903    
                         clock uncertainty           -0.035     3.867    
    SLICE_X14Y136        FDRE (Setup_fdre_C_CE)      -0.169     3.698    buffer38/dataReg_reg[28]
  -------------------------------------------------------------------
                         required time                          3.698    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  0.074    




