/* Generated by Yosys 0.45+139 (git sha1 8e1e2b9a3, g++ 12.2.0-14 -fPIC -O3) */

module NR_2_3(IN1, IN2, Out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  input [1:0] IN1;
  wire [1:0] IN1;
  input [2:0] IN2;
  wire [2:0] IN2;
  output [4:0] Out;
  wire [4:0] Out;
  AND _09_ (
    .A(IN2[1]),
    .B(IN1[1]),
    .Y(_00_)
  );
  AND _10_ (
    .A(IN1[0]),
    .B(IN2[2]),
    .Y(_01_)
  );
  NAND _11_ (
    .A(IN1[0]),
    .B(IN2[1]),
    .Y(_02_)
  );
  AND _12_ (
    .A(IN1[1]),
    .B(IN2[2]),
    .Y(_03_)
  );
  AND _13_ (
    .A(_00_),
    .B(_01_),
    .Y(Out[4])
  );
  XOR _14_ (
    .A(_00_),
    .B(_01_),
    .Y(_04_)
  );
  AND _15_ (
    .A(IN2[0]),
    .B(IN1[1]),
    .Y(_05_)
  );
  AND _16_ (
    .A(IN1[0]),
    .B(IN2[0]),
    .Y(Out[0])
  );
  AND _17_ (
    .A(_00_),
    .B(Out[0]),
    .Y(_06_)
  );
  NAND _18_ (
    .A(_04_),
    .B(_06_),
    .Y(_07_)
  );
  XOR _19_ (
    .A(_04_),
    .B(_06_),
    .Y(Out[2])
  );
  NAND _20_ (
    .A(_02_),
    .B(_03_),
    .Y(_08_)
  );
  NAND _21_ (
    .A(_07_),
    .B(_08_),
    .Y(Out[3])
  );
  XNOR _22_ (
    .A(_02_),
    .B(_05_),
    .Y(Out[1])
  );
endmodule
