<?xml version="1.0" encoding="UTF-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"><access>read-write</access>
<addressUnitBits>0x8</addressUnitBits>
<cpu>
  <dcachePresent>
    <dcachePresen></dcachePresen>
  </dcachePresent>
  <deviceNumInterrupts>0x0</deviceNumInterrupts>
  <dtcmPresent>
    <dtcmPresen></dtcmPresen>
  </dtcmPresent>
  <endian>little</endian>
  <fpuPresent>0x0</fpuPresent>
  <icachePresent>
    <icachePresen></icachePresen>
  </icachePresent>
  <itcmPresent>
    <itcmPresen></itcmPresen>
  </itcmPresent>
  <mpuPresent>0x0</mpuPresent>
  <name>CM3</name>
  <nvicPrioBits>0x3</nvicPrioBits>
  <revision>r2p1</revision>
  <sauNumRegions>0x0</sauNumRegions>
  <vendorSystickConfig>0x0</vendorSystickConfig>
</cpu>
<description>SimpleLink CC13xx Ultra-low power wireless MCU</description>
<name>CC13x0</name>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40095000</baseAddress>
    <description>Always On (AON) Battery And Temperature MONitor (BATMON) residing in the AON domain  Note: This module only supports 32 bit Read/Write access from MCU.  </description>
    <interrupts></interrupts>
    <name>AON_BATMON</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CALC_EN</description>
            <name>CALC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MEAS_EN</description>
            <name>MEAS_EN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PER</description>
            <name>PER</name>
          </field>
        </fields>
        <name>MEASCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>TEMPP0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>TEMPP1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>TEMPP2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>BATMONP0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>BATMONP1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CFG2</description>
            <name>CFG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CFG1</description>
            <name>CFG1</name>
          </field>
        </fields>
        <name>IOSTRP0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x28</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FALLB</description>
            <name>FALLB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>HIGHLIM</description>
            <name>HIGHLIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LOWLIM</description>
            <name>LOWLIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OVR</description>
            <name>OVR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>FLASHPUMPP0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x28</addressOffset>
        <description>Last Measured Battery Voltage
        
        This register may be read while BATUPD.STAT = 1
        
        </description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>INT</description>
            <name>INT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>FRAC</description>
            <name>FRAC</name>
          </field>
        </fields>
        <name>BAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Battery Update
        
        Indicates BAT Updates
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>STAT</name>
          </field>
        </fields>
        <name>BATUPD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x30</addressOffset>
        <description>Temperature
        
        Last Measured Temperature in Degrees Celsius
        
        This register may be read while TEMPUPD.STAT = 1.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>INT</description>
            <name>INT</name>
          </field>
        </fields>
        <name>TEMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Temperature Update
        
        Indicates TEMP Updates
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>STAT</name>
          </field>
        </fields>
        <name>TEMPUPD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40093000</baseAddress>
    <description>This module configures the event fabric located in the AON domain.
    
    Note: This module is only supporting 32 bit ReadWrite access from MCU
    
    </description>
    <interrupts></interrupts>
    <name>AON_EVENT</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Wake-up Selector For MCU
        
        This register contains pointers to 4 events which are routed to AON_WUC as wakeup sources for MCU. AON_WUC will start a wakeup sequence for the MCU domain when either of the 4 selected events are asserted. A wakeup sequence will guarantee that the MCU power switches are turned on, LDO resources are available and SCLK_HF is available and selected as clock source for MCU.
        
        Note: It is recommended ( or required when AON_WUC:MCUCLK.PWR_DWN_SRC=NONE) to also setup a wakeup event here before MCU is requesting powerdown. ( PRCM requests uLDO, see conditions in PRCM:VDCTL.ULDO ) as it will speed up the wakeup procedure.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>WU3_EV</description>
            <name>WU3_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>WU2_EV</description>
            <name>WU2_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>WU1_EV</description>
            <name>WU1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>WU0_EV</description>
            <name>WU0_EV</name>
          </field>
        </fields>
        <name>MCUWUSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3F3F3F3F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Wake-up Selector For AUX
        
        This register contains pointers to 3 events which are routed to AON_WUC as wakeup sources for AUX. AON_WUC will start a wakeup sequence for the AUX domain when either of the 3 selected events are asserted. A wakeup sequence will guarantee that the AUX power switches are turned on, LDO resources are available and SCLK_HF is available and selected as clock source for AUX.
        
        Note: It is recommended ( or required when AON_WUC:AUXCLK.PWR_DWN_SRC=NONE) to also setup a wakeup event here before AUX is requesting powerdown. ( AUX_WUC:PWRDWNREQ.REQ is asserted] ) as it will speed up the wakeup procedure.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>WU2_EV</description>
            <name>WU2_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>WU1_EV</description>
            <name>WU1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>WU0_EV</description>
            <name>WU0_EV</name>
          </field>
        </fields>
        <name>AUXWUSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3F3F3F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Event Selector For MCU Event Fabric 
        
        This register contains pointers for 3 AON events that are routed to the MCU Event Fabric EVENT
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>AON_PROG2_EV</description>
            <name>AON_PROG2_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>AON_PROG1_EV</description>
            <name>AON_PROG1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>AON_PROG0_EV</description>
            <name>AON_PROG0_EV</name>
          </field>
        </fields>
        <name>EVTOMCUSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2B2B2B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>RTC Capture Event Selector For AON_RTC
        
        This register contains a pointer to select an AON event for RTC capture. Please refer to AON_RTC:CH1CAPT
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>RTC_CH1_CAPT_EV</description>
            <name>RTC_CH1_CAPT_EV</name>
          </field>
        </fields>
        <name>RTCSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40094000</baseAddress>
    <description>Always On (AON) IO Controller  - controls IO operation when the MCU IO Controller (IOC) is powered off and resides in the AON domain.  Note: This module only supports 32 bit Read/Write access from MCU.  </description>
    <interrupts></interrupts>
    <name>AON_IOC</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GRAY_CODE</description>
            <name>GRAY_CODE</name>
          </field>
        </fields>
        <name>IOSTRMIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GRAY_CODE</description>
            <name>GRAY_CODE</name>
          </field>
        </fields>
        <name>IOSTRMED</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GRAY_CODE</description>
            <name>GRAY_CODE</name>
          </field>
        </fields>
        <name>IOSTRMAX</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>IO Latch Control
        
        Controls transparency of all latches holding I/O or configuration state from the MCU IOC</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>IOCLATCH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>SCLK_LF External Output Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OE_N</description>
            <name>OE_N</name>
          </field>
        </fields>
        <name>CLK32KCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40092000</baseAddress>
    <description>This component control the Real Time Clock residing in AON
    
    Note: This module is only supporting 32 bit ReadWrite access. 
    </description>
    <interrupts></interrupts>
    <name>AON_RTC</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Control
        
        This register contains various  bitfields for configuration of RTC</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>COMB_EV_MASK</description>
            <name>COMB_EV_MASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EV_DELAY</description>
            <name>EV_DELAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RESET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC_4KHZ_EN</description>
            <name>RTC_4KHZ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC_UPD_EN</description>
            <name>RTC_UPD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Event Flags, RTC Status
        
        This register contains event flags from the 3 RTC channels. Each flag will be cleared when writing a '1' to the corresponding bitfield.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH2</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH1</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH0</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CH0</name>
          </field>
        </fields>
        <name>EVFLAGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Second Counter Value, Integer Part</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>SEC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Second Counter Value, Fractional Part</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>SUBSEC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Subseconds Increment
        Value added to SUBSEC.VALUE on every SCLK_LFclock cycle.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>VALUEINC</description>
            <name>VALUEINC</name>
          </field>
        </fields>
        <name>SUBSECINC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x800000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel Configuration
        </description>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH2_CONT_EN</description>
            <name>CH2_CONT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH2_EN</description>
            <name>CH2_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH1_CAPT_EN</description>
            <name>CH1_CAPT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH1_EN</description>
            <name>CH1_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH0_EN</description>
            <name>CH0_EN</name>
          </field>
        </fields>
        <name>CHCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel 0 Compare Value
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>CH0CMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Channel 1 Compare Value
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>CH1CMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Channel 2 Compare Value
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>CH2CMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Channel 2 Compare Value Auto-increment
        
        This register is primarily used to generate periodical wake-up for the AUX_SCE module, through the [AUX_EVCTL.EVSTAT0.AON_RTC] event.
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>CH2CMPINC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x28</addressOffset>
        <description>Channel 1 Capture Value
        
        If CHCTL.CH1_EN = 1and CHCTL.CH1_CAPT_EN = 1, capture occurs on each rising edge of the event selected in AON_EVENT:RTCSEL.
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SEC</description>
            <name>SEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SUBSEC</description>
            <name>SUBSEC</name>
          </field>
        </fields>
        <name>CH1CAPT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>AON Synchronization
        
        This register is used for synchronizing between MCU and entire AON domain. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WBUSY</description>
            <name>WBUSY</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40090000</baseAddress>
    <description>This component controls AON_SYSCTL, which is the device's system controller.
    
    Note: This module is only supporting 32 bit ReadWrite access from MCU
    </description>
    <interrupts></interrupts>
    <name>AON_SYSCTL</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Power Management
        
        This register controls bitfields for setting low level power management features such as selection of  regulator for VDDR supply and control of IO ring where certain segments can be enabled / disabled.
         </description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCDC_ACTIVE</description>
            <name>DCDC_ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EXT_REG_MODE</description>
            <name>EXT_REG_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCDC_EN</description>
            <name>DCDC_EN</name>
          </field>
        </fields>
        <name>PWRCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Reset Management
        
        This register contains bitfields releated to system reset such as reset source and reset request  and control of brown out resets.  
        </description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYSRESET</description>
            <name>SYSRESET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DET_1_CLR</description>
            <name>BOOT_DET_1_CLR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DET_0_CLR</description>
            <name>BOOT_DET_0_CLR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DET_1_SET</description>
            <name>BOOT_DET_1_SET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DET_0_SET</description>
            <name>BOOT_DET_0_SET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WU_FROM_SD</description>
            <name>WU_FROM_SD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO_WU_FROM_SD</description>
            <name>GPIO_WU_FROM_SD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DET_1</description>
            <name>BOOT_DET_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DET_0</description>
            <name>BOOT_DET_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDS_LOSS_EN_OVR</description>
            <name>VDDS_LOSS_EN_OVR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDR_LOSS_EN_OVR</description>
            <name>VDDR_LOSS_EN_OVR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDD_LOSS_EN_OVR</description>
            <name>VDD_LOSS_EN_OVR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDS_LOSS_EN</description>
            <name>VDDS_LOSS_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDR_LOSS_EN</description>
            <name>VDDR_LOSS_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDD_LOSS_EN</description>
            <name>VDD_LOSS_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_LOSS_EN</description>
            <name>CLK_LOSS_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RESET_SRC</description>
            <name>RESET_SRC</name>
          </field>
        </fields>
        <name>RESETCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xE0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Sleep Mode
        
        This register is used to unfreeze the IO pad ring after waking up from SHUTDOWN
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IO_PAD_SLEEP_DIS</description>
            <name>IO_PAD_SLEEP_DIS</name>
          </field>
        </fields>
        <name>SLEEPCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40091000</baseAddress>
    <description>This component control the Wakeup controller residing in the AON domain.
    
    Note: This module is only supporting 32 bit ReadWrite access from MCU
    
    </description>
    <interrupts></interrupts>
    <name>AON_WUC</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>MCU Clock Management
        
        This register contains bitfields related to the MCU clock.</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RCOSC_HF_CAL_DONE</description>
            <name>RCOSC_HF_CAL_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWR_DWN_SRC</description>
            <name>PWR_DWN_SRC</name>
          </field>
        </fields>
        <name>MCUCLK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>AUX Clock Management
        
        This register contains bitfields that are relevant for setting up the clock to the AUX domain.</description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWR_DWN_SRC</description>
            <name>PWR_DWN_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>SCLK_HF_DIV</description>
            <name>SCLK_HF_DIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>SRC</description>
            <name>SRC</name>
          </field>
        </fields>
        <name>AUXCLK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>MCU Configuration
        
        This register contains power management related bitfields for the MCU domain.</description>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VIRT_OFF</description>
            <name>VIRT_OFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIXED_WU_EN</description>
            <name>FIXED_WU_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SRAM_RET_EN</description>
            <name>SRAM_RET_EN</name>
          </field>
        </fields>
        <name>MCUCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>AUX Configuration
        
        This register contains power management related signals for the AUX domain.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_RET_EN</description>
            <name>RAM_RET_EN</name>
          </field>
        </fields>
        <name>AUXCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>AUX Control
        
        This register contains events and control signals for the AUX domain.
        </description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET_REQ</description>
            <name>RESET_REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCE_RUN_EN</description>
            <name>SCE_RUN_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV</description>
            <name>SWEV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_FORCE_ON</description>
            <name>AUX_FORCE_ON</name>
          </field>
        </fields>
        <name>AUXCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Power Status
        
        This register is used to monitor various power management related signals in AON.  Most signals are for test, calibration and debug purpose only, and others can be used to detect that AUX or JTAG domains are powered up. 
        </description>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_PWR_DWN</description>
            <name>AUX_PWR_DWN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>JTAG_PD_ON</description>
            <name>JTAG_PD_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_PD_ON</description>
            <name>AUX_PD_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MCU_PD_ON</description>
            <name>MCU_PD_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_BUS_CONNECTED</description>
            <name>AUX_BUS_CONNECTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_RESET_DONE</description>
            <name>AUX_RESET_DONE</name>
          </field>
        </fields>
        <name>PWRSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xE00000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Shutdown Control
        
        This register contains bitfields required for entering shutdown mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>SHUTDOWN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Control 0
        
        This register contains various chip level control and debug bitfields.
        </description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWR_DWN_DIS</description>
            <name>PWR_DWN_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_SRAM_ERASE</description>
            <name>AUX_SRAM_ERASE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MCU_SRAM_ERASE</description>
            <name>MCU_SRAM_ERASE</name>
          </field>
        </fields>
        <name>CTL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Control 1
        
        This register contains various chip level control and debug bitfields.
        </description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MCU_RESET_SRC</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>MCU_RESET_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MCU_WARM_RESET</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>MCU_WARM_RESET</name>
          </field>
        </fields>
        <name>CTL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Recharge Controller Configuration
        
        This register sets all relevant patameters for controlling the recharge algorithm. 
        </description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADAPTIVE_EN</description>
            <name>ADAPTIVE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>C2</description>
            <name>C2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>C1</description>
            <name>C1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>MAX_PER_M</description>
            <name>MAX_PER_M</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>MAX_PER_E</description>
            <name>MAX_PER_E</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>PER_M</description>
            <name>PER_M</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PER_E</description>
            <name>PER_E</name>
          </field>
        </fields>
        <name>RECHARGECFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Recharge Controller Status
        
        This register controls various status registers which are updated during recharge.  The register is mostly intended for test and debug.
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VDDR_SMPLS</description>
            <name>VDDR_SMPLS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAX_USED_PER</description>
            <name>MAX_USED_PER</name>
          </field>
        </fields>
        <name>RECHARGESTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Oscillator Configuration
        
        This register sets the period for Amplitude compensation requests sent to the oscillator control system. The amplitude compensations is only applicable when XOSC_HF is running in low power mode. </description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>PER_M</description>
            <name>PER_M</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PER_E</description>
            <name>PER_E</name>
          </field>
        </fields>
        <name>OSCCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>JTAG Configuration
        
        This register contains control for configuration of the JTAG domain,- hereunder access permissions for each TAP. </description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>JTAG_PD_FORCE_ON</description>
            <name>JTAG_PD_FORCE_ON</name>
          </field>
        </fields>
        <name>JTAGCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>JTAG USERCODE
        
        Boot code copies the JTAG USERCODE to this register from where it is forwarded to the debug subsystem.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>USER_CODE</description>
            <name>USER_CODE</name>
          </field>
        </fields>
        <name>JTAGUSERCODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xB99A02F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x10</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400CB000</baseAddress>
    <description>Configuration registers controlling analog peripherals of AUX. Registers Fields should be considered static unless otherwise noted (as dynamic)</description>
    <interrupts></interrupts>
    <name>AUX_ADI4</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>COMPA_IN</description>
            <name>COMPA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>COMPA_REF</description>
            <name>COMPA_REF</name>
          </field>
        </fields>
        <name>MUX0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>COMPA_IN</description>
            <name>COMPA_IN</name>
          </field>
        </fields>
        <name>MUX1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>ADCCOMPB_IN</description>
            <name>ADCCOMPB_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>COMPB_REF</description>
            <name>COMPB_REF</name>
          </field>
        </fields>
        <name>MUX2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ADCCOMPB_IN</description>
            <name>ADCCOMPB_IN</name>
          </field>
        </fields>
        <name>MUX3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Current Source
        
        Strength and trim control for current source</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>TRIM</description>
            <name>TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>ISRC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>Comparator
        
        Control COMPA and COMPB comparators</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COMPA_REF_RES_EN</description>
            <name>COMPA_REF_RES_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COMPA_REF_CURR_EN</description>
            <name>COMPA_REF_CURR_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>COMPB_TRIM</description>
            <name>COMPB_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COMPB_EN</description>
            <name>COMPB_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COMPA_EN</description>
            <name>COMPA_EN</name>
          </field>
        </fields>
        <name>COMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>COMPA_REF</description>
            <name>COMPA_REF</name>
          </field>
        </fields>
        <name>MUX4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>ADC Control 0</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPL_MODE</description>
            <name>SMPL_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SMPL_CYCLE_EXP</description>
            <name>SMPL_CYCLE_EXP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET_N</description>
            <name>RESET_N</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>ADC0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>ADC Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCALE_DIS</description>
            <name>SCALE_DIS</name>
          </field>
        </fields>
        <name>ADC1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>ADC Reference 0
        
        Control reference used by the ADC</description>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>REF_ON_IDLE</description>
            <name>REF_ON_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IOMUX</description>
            <name>IOMUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EXT</description>
            <name>EXT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SRC</description>
            <name>SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>ADCREF0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>ADC Reference 1
        
        Control reference used by the ADC</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>VTRIM</description>
            <name>VTRIM</name>
          </field>
        </fields>
        <name>ADCREF1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x8</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C1000</baseAddress>
    <description>AUX Analog/Digital Input Output Controller  </description>
    <interrupts></interrupts>
    <name>AUX_AIODIO0</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>General Purpose Input/Output Data Out
        
        This register is used to set data on the pads assigned to AUX</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODOUT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Input Output Mode
        
        Controls pull-up pull-down and output mode for the IO pins assigned to AUX</description>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO7</description>
            <name>IO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO6</description>
            <name>IO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO5</description>
            <name>IO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO4</description>
            <name>IO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO3</description>
            <name>IO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO2</description>
            <name>IO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO1</description>
            <name>IO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO0</description>
            <name>IO0</name>
          </field>
        </fields>
        <name>IOMODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>General Purpose Input Output Data In</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>General Purpose Input Output Data Out Set
        
        Strobes for setting output data register bits</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODOUTSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>General Purpose Input Output Data Out Clear
        
        Strobes for clearing output data register bits</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODOUTCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>General Purpose Input Output Data Out Toggle
        
        Strobes for toggling output data register bits</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODOUTTGL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>General Purpose Input Output Input Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODIE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C2000</baseAddress>
    <description>AUX Analog/Digital Input Output Controller  </description>
    <interrupts></interrupts>
    <name>AUX_AIODIO1</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>General Purpose Input/Output Data Out
        
        This register is used to set data on the pads assigned to AUX</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODOUT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Input Output Mode
        
        Controls pull-up pull-down and output mode for the IO pins assigned to AUX</description>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO7</description>
            <name>IO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO6</description>
            <name>IO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO5</description>
            <name>IO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO4</description>
            <name>IO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO3</description>
            <name>IO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO2</description>
            <name>IO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO1</description>
            <name>IO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IO0</description>
            <name>IO0</name>
          </field>
        </fields>
        <name>IOMODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>General Purpose Input Output Data In</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>General Purpose Input Output Data Out Set
        
        Strobes for setting output data register bits</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODOUTSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>General Purpose Input Output Data Out Clear
        
        Strobes for clearing output data register bits</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODOUTCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>General Purpose Input Output Data Out Toggle
        
        Strobes for toggling output data register bits</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODOUTTGL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>General Purpose Input Output Input Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IO7_0</description>
            <name>IO7_0</name>
          </field>
        </fields>
        <name>GPIODIE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C9000</baseAddress>
    <description>AUX Analog Peripheral Control Module
    
    </description>
    <interrupts></interrupts>
    <name>AUX_ANAIF</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>ADC Control</description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START_POL</description>
            <name>START_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>START_SRC</description>
            <name>START_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CMD</description>
            <name>CMD</name>
          </field>
        </fields>
        <name>ADCCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>ADC FIFO Status
        
        FIFO can hold up to four ADC samples</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OVERFLOW</description>
            <name>OVERFLOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UNDERFLOW</description>
            <name>UNDERFLOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FULL</description>
            <name>FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ALMOST_FULL</description>
            <name>ALMOST_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EMPTY</description>
            <name>EMPTY</name>
          </field>
        </fields>
        <name>ADCFIFOSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>ADC FIFO</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>ADCFIFO</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>ADC Trigger</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START</description>
            <name>START</name>
          </field>
        </fields>
        <name>ADCTRIG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Current Source Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET_N</description>
            <name>RESET_N</name>
          </field>
        </fields>
        <name>ISRCCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x40</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400CA000</baseAddress>
    <description>This is the DDI for the digital block that controls all the analog clock oscillators  (OSC_DIG) and performs qualification of the clocks generated.</description>
    <interrupts></interrupts>
    <name>AUX_DDI0_OSC</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Control 0
        Controls various clock source selects</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_IS_24M</description>
            <name>XTAL_IS_24M</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BYPASS_XOSC_LF_CLK_QUAL</description>
            <name>BYPASS_XOSC_LF_CLK_QUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BYPASS_RCOSC_LF_CLK_QUAL</description>
            <name>BYPASS_RCOSC_LF_CLK_QUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DOUBLER_START_DURATION</description>
            <name>DOUBLER_START_DURATION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DOUBLER_RESET_DURATION</description>
            <name>DOUBLER_RESET_DURATION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FORCE_KICKSTART_EN</description>
            <name>FORCE_KICKSTART_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ALLOW_SCLK_HF_SWITCHING</description>
            <name>ALLOW_SCLK_HF_SWITCHING</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RCOSC_LF_TRIMMED</description>
            <name>RCOSC_LF_TRIMMED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_HF_POWER_MODE</description>
            <name>XOSC_HF_POWER_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_LF_DIG_BYPASS</description>
            <name>XOSC_LF_DIG_BYPASS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_LOSS_EN</description>
            <name>CLK_LOSS_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ACLK_TDC_SRC_SEL</description>
            <name>ACLK_TDC_SRC_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ACLK_REF_SRC_SEL</description>
            <name>ACLK_REF_SRC_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SCLK_LF_SRC_SEL</description>
            <name>SCLK_LF_SRC_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_MF_SRC_SEL</description>
            <name>SCLK_MF_SRC_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_HF_SRC_SEL</description>
            <name>SCLK_HF_SRC_SEL</name>
          </field>
        </fields>
        <name>CTL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Control 1
        This register contains various OSC_DIG configuration</description>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>RCOSCHFCTRIMFRACT</description>
            <name>RCOSCHFCTRIMFRACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RCOSCHFCTRIMFRACT_EN</description>
            <name>RCOSCHFCTRIMFRACT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>XOSC_HF_FAST_START</description>
            <name>XOSC_HF_FAST_START</name>
          </field>
        </fields>
        <name>CTL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>RADC External Configuration 
        
        </description>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>HPM_IBIAS_WAIT_CNT</description>
            <name>HPM_IBIAS_WAIT_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LPM_IBIAS_WAIT_CNT</description>
            <name>LPM_IBIAS_WAIT_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IDAC_STEP</description>
            <name>IDAC_STEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>RADC_DAC_TH</description>
            <name>RADC_DAC_TH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RADC_MODE_IS_SAR</description>
            <name>RADC_MODE_IS_SAR</name>
          </field>
        </fields>
        <name>RADCEXTCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Amplitude Compensation Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AMPCOMP_REQ_MODE</description>
            <name>AMPCOMP_REQ_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AMPCOMP_FSM_UPDATE_RATE</description>
            <name>AMPCOMP_FSM_UPDATE_RATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AMPCOMP_SW_CTRL</description>
            <name>AMPCOMP_SW_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AMPCOMP_SW_EN</description>
            <name>AMPCOMP_SW_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IBIAS_OFFSET</description>
            <name>IBIAS_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IBIAS_INIT</description>
            <name>IBIAS_INIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>LPM_IBIAS_WAIT_CNT_FINAL</description>
            <name>LPM_IBIAS_WAIT_CNT_FINAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CAP_STEP</description>
            <name>CAP_STEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IBIASCAP_HPTOLP_OL_CNT</description>
            <name>IBIASCAP_HPTOLP_OL_CNT</name>
          </field>
        </fields>
        <name>AMPCOMPCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Amplitude Compensation Threashold 1
        This register contains various threshhold values for amplitude compensation algorithm
        
        </description>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>HPMRAMP3_LTH</description>
            <name>HPMRAMP3_LTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>HPMRAMP3_HTH</description>
            <name>HPMRAMP3_HTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IBIASCAP_LPTOHP_OL_CNT</description>
            <name>IBIASCAP_LPTOHP_OL_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>HPMRAMP1_TH</description>
            <name>HPMRAMP1_TH</name>
          </field>
        </fields>
        <name>AMPCOMPTH1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Amplitude Compensation Threashold 2
        This register contains various threshhold values for amplitude compensation algorithm.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LPMUPDATE_LTH</description>
            <name>LPMUPDATE_LTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LPMUPDATE_HTH</description>
            <name>LPMUPDATE_HTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ADC_COMP_AMPTH_LPM</description>
            <name>ADC_COMP_AMPTH_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ADC_COMP_AMPTH_HPM</description>
            <name>ADC_COMP_AMPTH_HPM</name>
          </field>
        </fields>
        <name>AMPCOMPTH2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Analog Bypass Values 1
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>XOSC_HF_ROW_Q12</description>
            <name>XOSC_HF_ROW_Q12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>XOSC_HF_COLUMN_Q12</description>
            <name>XOSC_HF_COLUMN_Q12</name>
          </field>
        </fields>
        <name>ANABYPASSVAL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>XOSC_HF_IBIASTHERM</description>
            <name>XOSC_HF_IBIASTHERM</name>
          </field>
        </fields>
        <name>ANABYPASSVAL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Analog Test Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_LF_AUX_EN</description>
            <name>SCLK_LF_AUX_EN</name>
          </field>
        </fields>
        <name>ATESTCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>ADC Doubler Nanoamp Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NANOAMP_BIAS_ENABLE</description>
            <name>NANOAMP_BIAS_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPARE23</description>
            <name>SPARE23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_SH_MODE_EN</description>
            <name>ADC_SH_MODE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_SH_VBUF_EN</description>
            <name>ADC_SH_VBUF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ADC_IREF_CTRL</description>
            <name>ADC_IREF_CTRL</name>
          </field>
        </fields>
        <name>ADCDOUBLERNANOAMPCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>XOSCHF Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PEAK_DET_ITRIM</description>
            <name>PEAK_DET_ITRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BYPASS</description>
            <name>BYPASS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>HP_BUF_ITRIM</description>
            <name>HP_BUF_ITRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>LP_BUF_ITRIM</description>
            <name>LP_BUF_ITRIM</name>
          </field>
        </fields>
        <name>XOSCHFCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Low Frequency Oscillator Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>XOSCLF_REGULATOR_TRIM</description>
            <name>XOSCLF_REGULATOR_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>XOSCLF_CMIRRWR_RATIO</description>
            <name>XOSCLF_CMIRRWR_RATIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>RCOSCLF_RTUNE_TRIM</description>
            <name>RCOSCLF_RTUNE_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RCOSCLF_CTUNE_TRIM</description>
            <name>RCOSCLF_CTUNE_TRIM</name>
          </field>
        </fields>
        <name>LFOSCCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>RCOSCHF Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RCOSCHF_CTRIM</description>
            <name>RCOSCHF_CTRIM</name>
          </field>
        </fields>
        <name>RCOSCHFCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x34</addressOffset>
        <description>Status 0
        This register contains status signals from OSC_DIG
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SCLK_LF_SRC</description>
            <name>SCLK_LF_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_HF_SRC</description>
            <name>SCLK_HF_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RCOSC_HF_EN</description>
            <name>RCOSC_HF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RCOSC_LF_EN</description>
            <name>RCOSC_LF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_LF_EN</description>
            <name>XOSC_LF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_DCDC_RDY</description>
            <name>CLK_DCDC_RDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_DCDC_RDY_ACK</description>
            <name>CLK_DCDC_RDY_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_HF_LOSS</description>
            <name>SCLK_HF_LOSS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_LF_LOSS</description>
            <name>SCLK_LF_LOSS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_HF_EN</description>
            <name>XOSC_HF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XB_48M_CLK_EN</description>
            <name>XB_48M_CLK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_HF_LP_BUF_EN</description>
            <name>XOSC_HF_LP_BUF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_HF_HP_BUF_EN</description>
            <name>XOSC_HF_HP_BUF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_THMET</description>
            <name>ADC_THMET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DATA_READY</description>
            <name>ADC_DATA_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ADC_DATA</description>
            <name>ADC_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PENDINGSCLKHFSWITCHING</description>
            <name>PENDINGSCLKHFSWITCHING</name>
          </field>
        </fields>
        <name>STAT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38</addressOffset>
        <description>Status 1
        This register contains status signals from OSC_DIG
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RAMPSTATE</description>
            <name>RAMPSTATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>HMP_UPDATE_AMP</description>
            <name>HMP_UPDATE_AMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LPM_UPDATE_AMP</description>
            <name>LPM_UPDATE_AMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FORCE_RCOSC_HF</description>
            <name>FORCE_RCOSC_HF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_HF_EN</description>
            <name>SCLK_HF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_MF_EN</description>
            <name>SCLK_MF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACLK_ADC_EN</description>
            <name>ACLK_ADC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACLK_TDC_EN</description>
            <name>ACLK_TDC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACLK_REF_EN</description>
            <name>ACLK_REF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_CHP_EN</description>
            <name>CLK_CHP_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_DCDC_EN</description>
            <name>CLK_DCDC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_HF_GOOD</description>
            <name>SCLK_HF_GOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_MF_GOOD</description>
            <name>SCLK_MF_GOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCLK_LF_GOOD</description>
            <name>SCLK_LF_GOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACLK_ADC_GOOD</description>
            <name>ACLK_ADC_GOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACLK_TDC_GOOD</description>
            <name>ACLK_TDC_GOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACLK_REF_GOOD</description>
            <name>ACLK_REF_GOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_CHP_GOOD</description>
            <name>CLK_CHP_GOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_DCDC_GOOD</description>
            <name>CLK_DCDC_GOOD</name>
          </field>
        </fields>
        <name>STAT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>Status 2
        This register contains status signals from AMPCOMP FSM
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ADC_DCBIAS</description>
            <name>ADC_DCBIAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HPM_RAMP1_THMET</description>
            <name>HPM_RAMP1_THMET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HPM_RAMP2_THMET</description>
            <name>HPM_RAMP2_THMET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HPM_RAMP3_THMET</description>
            <name>HPM_RAMP3_THMET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RAMPSTATE</description>
            <name>RAMPSTATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AMPCOMP_REQ</description>
            <name>AMPCOMP_REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_HF_AMPGOOD</description>
            <name>XOSC_HF_AMPGOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_HF_FREQGOOD</description>
            <name>XOSC_HF_FREQGOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_HF_RF_FREQGOOD</description>
            <name>XOSC_HF_RF_FREQGOOD</name>
          </field>
        </fields>
        <name>STAT2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C5000</baseAddress>
    <description>AUX Event Controller  </description>
    <interrupts></interrupts>
    <name>AUX_EVCTL</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Vector Configuration 0
        
        AUX_SCE event vectors 0 and 1 configuration</description>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC1_POL</description>
            <name>VEC1_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC1_EN</description>
            <name>VEC1_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VEC1_EV</description>
            <name>VEC1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC0_POL</description>
            <name>VEC0_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC0_EN</description>
            <name>VEC0_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VEC0_EV</description>
            <name>VEC0_EV</name>
          </field>
        </fields>
        <name>VECCFG0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Vector Configuration 1
        
        AUX_SCE event vectors 2 and 3 configuration</description>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC3_POL</description>
            <name>VEC3_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC3_EN</description>
            <name>VEC3_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VEC3_EV</description>
            <name>VEC3_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC2_POL</description>
            <name>VEC2_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC2_EN</description>
            <name>VEC2_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VEC2_EV</description>
            <name>VEC2_EV</name>
          </field>
        </fields>
        <name>VECCFG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Sensor Controller Engine Wait Event Selection
        
        Event selection for the AUX_SCE WEV0, WEV1, BEV0 and BEV1 instructions</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>WEV7_EV</description>
            <name>WEV7_EV</name>
          </field>
        </fields>
        <name>SCEWEVSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Events To AON Domain Flags
        
        AUX event flags going to/through the AON domain
        
        These events may be used to wake up the MCU domain.
        
        The flags may be cleared by writing 0 to these bits or writing 1 to the corresponding bits in EVTOAONFLAGSCLR.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER1_EV</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>TIMER1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER0_EV</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>TIMER0_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC_DONE</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>TDC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DONE</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>ADC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPB</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>AUX_COMPB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPA</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>AUX_COMPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV2</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>SWEV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV1</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>SWEV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV0</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>SWEV0</name>
          </field>
        </fields>
        <name>EVTOAONFLAGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Events To AON Domain Polarity
        
        AUX event source polarity for the event flags going to/through the AON domain
        
        Note the inverse polarity (0 = high, 1 = low).</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER1_EV</description>
            <name>TIMER1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER0_EV</description>
            <name>TIMER0_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC_DONE</description>
            <name>TDC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DONE</description>
            <name>ADC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPB</description>
            <name>AUX_COMPB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPA</description>
            <name>AUX_COMPA</name>
          </field>
        </fields>
        <name>EVTOAONPOL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Direct Memory Access Control</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>REQ_MODE</description>
            <name>REQ_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SEL</description>
            <name>SEL</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Software Event Set
        
        Strobes for setting software events from the AUX domain to the AON/MCU Domains
        
        The use of these events is software-defined.</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV2</description>
            <name>SWEV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV1</description>
            <name>SWEV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV0</description>
            <name>SWEV0</name>
          </field>
        </fields>
        <name>SWEVSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Event Status 0
        
        Current event source levels, 15:0</description>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO2</description>
            <name>AUXIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO1</description>
            <name>AUXIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO0</description>
            <name>AUXIO0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_PROG_WU</description>
            <name>AON_PROG_WU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_SW</description>
            <name>AON_SW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OBSMUX1</description>
            <name>OBSMUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OBSMUX0</description>
            <name>OBSMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_FIFO_ALMOST_FULL</description>
            <name>ADC_FIFO_ALMOST_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DONE</description>
            <name>ADC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPH_AUTOTAKE_DONE</description>
            <name>SMPH_AUTOTAKE_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER1_EV</description>
            <name>TIMER1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER0_EV</description>
            <name>TIMER0_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC_DONE</description>
            <name>TDC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPB</description>
            <name>AUX_COMPB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPA</description>
            <name>AUX_COMPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_RTC_CH2</description>
            <name>AON_RTC_CH2</name>
          </field>
        </fields>
        <name>EVSTAT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Event Status 1
        
        Current event source levels, 31:16</description>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_IRQ</description>
            <name>ADC_IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MCU_EV</description>
            <name>MCU_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACLK_REF</description>
            <name>ACLK_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO15</description>
            <name>AUXIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO14</description>
            <name>AUXIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO13</description>
            <name>AUXIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO12</description>
            <name>AUXIO12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO11</description>
            <name>AUXIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO10</description>
            <name>AUXIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO9</description>
            <name>AUXIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO8</description>
            <name>AUXIO8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO7</description>
            <name>AUXIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO6</description>
            <name>AUXIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO5</description>
            <name>AUXIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO4</description>
            <name>AUXIO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUXIO3</description>
            <name>AUXIO3</name>
          </field>
        </fields>
        <name>EVSTAT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Event To MCU Domain Polarity
        
        AUX event source polarity for the event flags to the MCU domain
        
        Note the inverse polarity (0 = high, 1 = low).</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_IRQ</description>
            <name>ADC_IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OBSMUX0</description>
            <name>OBSMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_FIFO_ALMOST_FULL</description>
            <name>ADC_FIFO_ALMOST_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DONE</description>
            <name>ADC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPH_AUTOTAKE_DONE</description>
            <name>SMPH_AUTOTAKE_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER1_EV</description>
            <name>TIMER1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER0_EV</description>
            <name>TIMER0_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC_DONE</description>
            <name>TDC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPB</description>
            <name>AUX_COMPB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPA</description>
            <name>AUX_COMPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_WU_EV</description>
            <name>AON_WU_EV</name>
          </field>
        </fields>
        <name>EVTOMCUPOL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Events to MCU Domain Flags
        
        AUX event flags going to the MCU domain
        
        The flags may be cleared by writing 0 to these bits or writing 1 to the corresponding bits in EVTOMCUFLAGSCLR.</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_IRQ</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>ADC_IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OBSMUX0</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>OBSMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_FIFO_ALMOST_FULL</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>ADC_FIFO_ALMOST_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DONE</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>ADC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPH_AUTOTAKE_DONE</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>SMPH_AUTOTAKE_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER1_EV</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>TIMER1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER0_EV</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>TIMER0_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC_DONE</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>TDC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPB</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>AUX_COMPB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPA</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>AUX_COMPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_WU_EV</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>AON_WU_EV</name>
          </field>
        </fields>
        <name>EVTOMCUFLAGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Combined Event To MCU Domain Mask
        
        Selects which of the flags In EVTOMCUFLAGS that contribute to the AUX_COMB event to the MCU domain
        
        The AUX_COMB event is asserted as long as one or more of the included event flags are set.</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_IRQ</description>
            <name>ADC_IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OBSMUX0</description>
            <name>OBSMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_FIFO_ALMOST_FULL</description>
            <name>ADC_FIFO_ALMOST_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DONE</description>
            <name>ADC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPH_AUTOTAKE_DONE</description>
            <name>SMPH_AUTOTAKE_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER1_EV</description>
            <name>TIMER1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER0_EV</description>
            <name>TIMER0_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC_DONE</description>
            <name>TDC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPB</description>
            <name>AUX_COMPB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPA</description>
            <name>AUX_COMPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_WU_EV</description>
            <name>AON_WU_EV</name>
          </field>
        </fields>
        <name>COMBEVTOMCUMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Vector Flags
        
        If a vector flag has been set and AUX_SCE is sleeping, it will wake up and execute the vector. If multiple vectors have been set, the one with the lowest index will execute first, and the next after returning to sleep.
        
        During execution of a vector, the flag must be cleared, by writing a 1 to the corresponding bit in VECFLAGSCLR. </description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC3</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>VEC3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC2</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>VEC2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC1</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>VEC1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC0</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>VEC0</name>
          </field>
        </fields>
        <name>VECFLAGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Events To MCU Domain Flags Clear
        
        Strobes for clearing flags in EVTOMCUFLAGS.</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_IRQ</description>
            <name>ADC_IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OBSMUX0</description>
            <name>OBSMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_FIFO_ALMOST_FULL</description>
            <name>ADC_FIFO_ALMOST_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DONE</description>
            <name>ADC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPH_AUTOTAKE_DONE</description>
            <name>SMPH_AUTOTAKE_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER1_EV</description>
            <name>TIMER1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER0_EV</description>
            <name>TIMER0_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC_DONE</description>
            <name>TDC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPB</description>
            <name>AUX_COMPB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPA</description>
            <name>AUX_COMPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_WU_EV</description>
            <name>AON_WU_EV</name>
          </field>
        </fields>
        <name>EVTOMCUFLAGSCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Events To AON Domain Clear
        
        Strobes for clearing flags in EVTOAONFLAGS.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER1_EV</description>
            <name>TIMER1_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER0_EV</description>
            <name>TIMER0_EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC_DONE</description>
            <name>TDC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DONE</description>
            <name>ADC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPB</description>
            <name>AUX_COMPB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_COMPA</description>
            <name>AUX_COMPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV2</description>
            <name>SWEV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV1</description>
            <name>SWEV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV0</description>
            <name>SWEV0</name>
          </field>
        </fields>
        <name>EVTOAONFLAGSCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Vector Flags Clear
        
        Strobes for clearing flags in VECFLAGS.</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC3</description>
            <name>VEC3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC2</description>
            <name>VEC2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC1</description>
            <name>VEC1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VEC0</description>
            <name>VEC0</name>
          </field>
        </fields>
        <name>VECFLAGSCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400E1000</baseAddress>
    <description>AUX Sensor Control Engine Control Module
    
    </description>
    <interrupts></interrupts>
    <name>AUX_SCE</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>FORCE_EV_LOW</description>
            <name>FORCE_EV_LOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>FORCE_EV_HIGH</description>
            <name>FORCE_EV_HIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RESET_VECTOR</description>
            <name>RESET_VECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DBG_FREEZE_EN</description>
            <name>DBG_FREEZE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FORCE_WU_LOW</description>
            <name>FORCE_WU_LOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FORCE_WU_HIGH</description>
            <name>FORCE_WU_HIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESTART</description>
            <name>RESTART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SINGLE_STEP</description>
            <name>SINGLE_STEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SUSPEND</description>
            <name>SUSPEND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>OPCODE</description>
            <name>OPCODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PC</description>
            <name>PC</name>
          </field>
        </fields>
        <name>FETCHSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUS_ERROR</description>
            <name>BUS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEEP</description>
            <name>SLEEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WEV</description>
            <name>WEV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SELF_STOP</description>
            <name>SELF_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>V_FLAG</description>
            <name>V_FLAG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>C_FLAG</description>
            <name>C_FLAG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>N_FLAG</description>
            <name>N_FLAG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Z_FLAG</description>
            <name>Z_FLAG</name>
          </field>
        </fields>
        <name>CPUSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EXC_VECTOR</description>
            <name>EXC_VECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WU_SIGNAL</description>
            <name>WU_SIGNAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>EV_SIGNALS</description>
            <name>EV_SIGNALS</name>
          </field>
        </fields>
        <name>WUSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>REG1</description>
            <name>REG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>REG0</description>
            <name>REG0</name>
          </field>
        </fields>
        <name>REG1_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>REG3</description>
            <name>REG3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>REG2</description>
            <name>REG2</name>
          </field>
        </fields>
        <name>REG3_2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>REG5</description>
            <name>REG5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>REG4</description>
            <name>REG4</name>
          </field>
        </fields>
        <name>REG5_4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>REG7</description>
            <name>REG7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>REG6</description>
            <name>REG6</name>
          </field>
        </fields>
        <name>REG7_6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>STOP</description>
            <name>STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>START</description>
            <name>START</name>
          </field>
        </fields>
        <name>LOOPADDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x24</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ITER_LEFT</description>
            <name>ITER_LEFT</name>
          </field>
        </fields>
        <name>LOOPCNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C8000</baseAddress>
    <description>AUX Semaphore Controller
    
    </description>
    <interrupts></interrupts>
    <name>AUX_SMPH</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Semaphore 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>SMPH0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Semaphore 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>SMPH1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Semaphore 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>SMPH2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Semaphore 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>SMPH3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Semaphore 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>SMPH4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Semaphore 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>SMPH5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Semaphore 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>SMPH6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Semaphore 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>SMPH7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Sticky Request For Single Semaphore</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>SMPH_ID</description>
            <name>SMPH_ID</name>
          </field>
        </fields>
        <name>AUTOTAKE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C4000</baseAddress>
    <description>AUX Time To Digital Converter
    
    </description>
    <interrupts></interrupts>
    <name>AUX_TDCIF</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CMD</description>
            <name>CMD</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Status</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SAT</description>
            <name>SAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DONE</description>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>STATE</description>
            <name>STATE</name>
          </field>
        </fields>
        <name>STAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Result
        
        Result of last TDC conversion</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x19</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>RESULT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Saturation Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LIMIT</description>
            <name>LIMIT</name>
          </field>
        </fields>
        <name>SATCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Trigger Source
        
        TDC start/stop trigger source selection</description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP_POL</description>
            <name>STOP_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>STOP_SRC</description>
            <name>STOP_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START_POL</description>
            <name>START_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>START_SRC</description>
            <name>START_SRC</name>
          </field>
        </fields>
        <name>TRIGSRC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Trigger Counter
        
        Stop counter status/control of TDC</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CNT</description>
            <name>CNT</name>
          </field>
        </fields>
        <name>TRIGCNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Trigger Counter Load
        
        Stop counter control of TDC</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CNT</description>
            <name>CNT</name>
          </field>
        </fields>
        <name>TRIGCNTLOAD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Trigger Counter Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>TRIGCNTCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Prescaler Control
        
        The prescaler can be used to count events that are faster than the AUX clock speed. It can be used standalone or as a start/stop source for the TDC by configuring TRIGSRC.START_SRC and TRIGSRC.STOP_SRC to TDC_PRE. When counting fast signals with the TDC that are faster than 1/10th of the clock frequency of AUX it is recommended to use the prescaler.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET_N</description>
            <name>RESET_N</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATIO</description>
            <name>RATIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>SRC</description>
            <name>SRC</name>
          </field>
        </fields>
        <name>PRECTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Prescaler Counter
        
        Value of prescaler counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CNT</description>
            <name>CNT</name>
          </field>
        </fields>
        <name>PRECNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C7000</baseAddress>
    <description>AUX Timer
    
    </description>
    <interrupts></interrupts>
    <name>AUX_TIMER</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Timer 0 Configuration
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TICK_SRC_POL</description>
            <name>TICK_SRC_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TICK_SRC</description>
            <name>TICK_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PRE</description>
            <name>PRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MODE</description>
            <name>MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RELOAD</description>
            <name>RELOAD</name>
          </field>
        </fields>
        <name>T0CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Timer 1 Configuration
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TICK_SRC_POL</description>
            <name>TICK_SRC_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TICK_SRC</description>
            <name>TICK_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PRE</description>
            <name>PRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MODE</description>
            <name>MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RELOAD</description>
            <name>RELOAD</name>
          </field>
        </fields>
        <name>T1CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Timer 0 Control
        
        Run control/status for timer 0
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>T0CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Timer 0 Target
        
        Target counter value for timer 0
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>T0TARGET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Timer 1 Target
        
        Target Counter Value Timer 1
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>T1TARGET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Timer 1 Control
        
        Run Control/Status For Timer 1
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>T1CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C6000</baseAddress>
    <description>AUX Wake-up controller  </description>
    <interrupts></interrupts>
    <name>AUX_WUC</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Module Clock Enable
        
        Clock enable for each module in the AUX domain
        
        For use by the system CPU
        
        The settings in this register are OR'ed with the corresponding settings in MODCLKEN1. This allows the system CPU and AUX_SCE to request clocks independently. Settings take effect immediately.</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_ADI4</description>
            <name>AUX_ADI4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_DDI0_OSC</description>
            <name>AUX_DDI0_OSC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDC</description>
            <name>TDC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ANAIF</description>
            <name>ANAIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER</description>
            <name>TIMER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIODIO1</description>
            <name>AIODIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIODIO0</description>
            <name>AIODIO0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPH</description>
            <name>SMPH</name>
          </field>
        </fields>
        <name>MODCLKEN0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Power Off Request
        
        Requests power off request for the AUX domain. When powered of the power supply and clock is disabled. This may only be used when taking the entire device into shutdown mode (i.e. with full device reset when resuming operation).
        
        Power off is prevented if AON_WUC:AUXCTL.AUX_FORCE_ON has been set, or if MCUBUSCTL.DISCONNECT_REQ has been cleared.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>REQ</description>
            <name>REQ</name>
          </field>
        </fields>
        <name>PWROFFREQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Power Down Request
        
        Request from AUX for system to enter power down. When system is in power down there is limited current supply available and the clock source is set by AON_WUC:AUXCLK.PWR_DWN_SRC</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>REQ</description>
            <name>REQ</name>
          </field>
        </fields>
        <name>PWRDWNREQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Power Down Acknowledgment</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACK</description>
            <name>ACK</name>
          </field>
        </fields>
        <name>PWRDWNACK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Low Frequency Clock Request</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>REQ</description>
            <name>REQ</name>
          </field>
        </fields>
        <name>CLKLFREQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>Low Frequency Clock Acknowledgment</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACK</description>
            <name>ACK</name>
          </field>
        </fields>
        <name>CLKLFACK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x28</addressOffset>
        <description>Wake-up Event Flags
        
        Status of wake-up events from the AON domain
        
        The event flags are cleared by setting the corresponding bits in WUEVCLR
        </description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_RTC_CH2</description>
            <name>AON_RTC_CH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_SW</description>
            <name>AON_SW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_PROG_WU</description>
            <name>AON_PROG_WU</name>
          </field>
        </fields>
        <name>WUEVFLAGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Wake-up Event Clear
        
        Clears wake-up events from the AON domain
        </description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_RTC_CH2</description>
            <name>AON_RTC_CH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_SW</description>
            <name>AON_SW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AON_PROG_WU</description>
            <name>AON_PROG_WU</name>
          </field>
        </fields>
        <name>WUEVCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>ADC Clock Control
        
        Controls the ADC internal clock
        
        Note that the ADC command and data interface requires MODCLKEN0.ANAIF or MODCLKEN1.ANAIF also to be set
        </description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACK</description>
            <name>ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>REQ</description>
            <name>REQ</name>
          </field>
        </fields>
        <name>ADCCLKCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>TDC Clock Control
        
        Controls the TDC counter clock source, which steps the TDC counter value
        
        The source of this clock is controlled by OSC_DIG:CTL0.ACLK_TDC_SRC_SEL.
        </description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACK</description>
            <name>ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>REQ</description>
            <name>REQ</name>
          </field>
        </fields>
        <name>TDCCLKCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Reference Clock Control
        
        Controls the TDC reference clock source, which is to be compared against the TDC counter clock. 
        
        The source of this clock is controlled by OSC_DIG:CTL0.ACLK_REF_SRC_SEL.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACK</description>
            <name>ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>REQ</description>
            <name>REQ</name>
          </field>
        </fields>
        <name>REFCLKCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Real Time Counter Sub Second Increment 0
        
        New value for the real-time counter (AON_RTC) sub-second increment value, part corresponding to AON_RTC:SUBSECINC bits 15:0.
        
        After setting INC15_0 and RTCSUBSECINC1.INC23_16, the value is loaded into AON_RTC:SUBSECINC.VALUEINC by setting RTCSUBSECINCCTL.UPD_REQ.
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>INC15_0</description>
            <name>INC15_0</name>
          </field>
        </fields>
        <name>RTCSUBSECINC0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Real Time Counter Sub Second Increment 1
        
        New value for the real-time counter (AON_RTC) sub-second increment value, part corresponding to AON_RTC:SUBSECINC bits 23:16.
        
        After setting RTCSUBSECINC0.INC15_0 and INC23_16, the value is loaded into AON_RTC:SUBSECINC.VALUEINC by setting RTCSUBSECINCCTL.UPD_REQ.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>INC23_16</description>
            <name>INC23_16</name>
          </field>
        </fields>
        <name>RTCSUBSECINC1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Real Time Counter Sub Second Increment Control</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UPD_ACK</description>
            <name>UPD_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UPD_REQ</description>
            <name>UPD_REQ</name>
          </field>
        </fields>
        <name>RTCSUBSECINCCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>MCU Bus Control
        
        Controls the connection between the AUX domain bus and the MCU domain bus.
        
        The buses must be disconnected to allow power-down or power-off of the AUX domain.
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DISCONNECT_REQ</description>
            <name>DISCONNECT_REQ</name>
          </field>
        </fields>
        <name>MCUBUSCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4C</addressOffset>
        <description>MCU Bus Status
        
        Indicates the connection state of the AUX domain and MCU domain buses.
        
        Note that this register cannot be read from the MCU domain while disconnected, and is therefore only useful for the AUX_SCE.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DISCONNECTED</description>
            <name>DISCONNECTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DISCONNECT_ACK</description>
            <name>DISCONNECT_ACK</name>
          </field>
        </fields>
        <name>MCUBUSSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x50</addressOffset>
        <description>AON Domain Control Status
        
        Status of AUX domain control from AON_WUC.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_FORCE_ON</description>
            <name>AUX_FORCE_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCE_RUN_EN</description>
            <name>SCE_RUN_EN</name>
          </field>
        </fields>
        <name>AONCTLSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>AUX Input Output Latch
        
        Controls latching of signals between AUX_AIODIO0/AUX_AIODIO1 and AON_IOC.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>AUXIOLATCH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Module Clock Enable 1
        
        Clock enable for each module in the AUX domain, for use by the AUX_SCE. Settings take effect immediately.
        
        The settings in this register are OR'ed with the corresponding settings in MODCLKEN0. This allows system CPU and AUX_SCE to request clocks independently.</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_ADI4</description>
            <name>AUX_ADI4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUX_DDI0_OSC</description>
            <name>AUX_DDI0_OSC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ANAIF</description>
            <name>ANAIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIMER</description>
            <name>TIMER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIODIO1</description>
            <name>AIODIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIODIO0</description>
            <name>AIODIO0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPH</description>
            <name>SMPH</name>
          </field>
        </fields>
        <name>MODCLKEN1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x50003000</baseAddress>
    <description>Customer configuration area (CCFG)</description>
    <interrupts></interrupts>
    <name>CCFG</name>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFA8</addressOffset>
        <description>Extern LF clock configuration</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DIO</description>
            <name>DIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>RTC_INCREMENT</description>
            <name>RTC_INCREMENT</name>
          </field>
        </fields>
        <name>EXT_LF_CLK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFAC</addressOffset>
        <description>Mode Configuration 1</description>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ALT_DCDC_VMIN</description>
            <name>ALT_DCDC_VMIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ALT_DCDC_DITHER_EN</description>
            <name>ALT_DCDC_DITHER_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ALT_DCDC_IPEAK</description>
            <name>ALT_DCDC_IPEAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DELTA_IBIAS_INIT</description>
            <name>DELTA_IBIAS_INIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DELTA_IBIAS_OFFSET</description>
            <name>DELTA_IBIAS_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>XOSC_MAX_START</description>
            <name>XOSC_MAX_START</name>
          </field>
        </fields>
        <name>MODE_CONF_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFBFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB0</addressOffset>
        <description>CCFG Size and Disable Flags</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SIZE_OF_CCFG</description>
            <name>SIZE_OF_CCFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DISABLE_FLAGS</description>
            <name>DISABLE_FLAGS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_GPRAM</description>
            <name>DIS_GPRAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_ALT_DCDC_SETTING</description>
            <name>DIS_ALT_DCDC_SETTING</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_XOSC_OVR</description>
            <name>DIS_XOSC_OVR</name>
          </field>
        </fields>
        <name>SIZE_AND_DIS_FLAGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x10000FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB4</addressOffset>
        <description>Mode Configuration 0</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VDDR_TRIM_SLEEP_DELTA</description>
            <name>VDDR_TRIM_SLEEP_DELTA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCDC_RECHARGE</description>
            <name>DCDC_RECHARGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCDC_ACTIVE</description>
            <name>DCDC_ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDR_EXT_LOAD</description>
            <name>VDDR_EXT_LOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDS_BOD_LEVEL</description>
            <name>VDDS_BOD_LEVEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SCLK_LF_OPTION</description>
            <name>SCLK_LF_OPTION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDR_TRIM_SLEEP_TC</description>
            <name>VDDR_TRIM_SLEEP_TC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC_COMP</description>
            <name>RTC_COMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>XOSC_FREQ</description>
            <name>XOSC_FREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_CAP_MOD</description>
            <name>XOSC_CAP_MOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HF_COMP</description>
            <name>HF_COMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>XOSC_CAPARRAY_DELTA</description>
            <name>XOSC_CAPARRAY_DELTA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_CAP</description>
            <name>VDDR_CAP</name>
          </field>
        </fields>
        <name>MODE_CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB8</addressOffset>
        <description>Voltage Load 0
        Enabled by MODE_CONF.VDDR_EXT_LOAD.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_EXT_TP45</description>
            <name>VDDR_EXT_TP45</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_EXT_TP25</description>
            <name>VDDR_EXT_TP25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_EXT_TP5</description>
            <name>VDDR_EXT_TP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_EXT_TM15</description>
            <name>VDDR_EXT_TM15</name>
          </field>
        </fields>
        <name>VOLT_LOAD_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFBC</addressOffset>
        <description>Voltage Load 1
        Enabled by MODE_CONF.VDDR_EXT_LOAD.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_EXT_TP125</description>
            <name>VDDR_EXT_TP125</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_EXT_TP105</description>
            <name>VDDR_EXT_TP105</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_EXT_TP85</description>
            <name>VDDR_EXT_TP85</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VDDR_EXT_TP65</description>
            <name>VDDR_EXT_TP65</name>
          </field>
        </fields>
        <name>VOLT_LOAD_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFC0</addressOffset>
        <description>Real Time Clock Offset
        Enabled by MODE_CONF.RTC_COMP.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC_COMP_P0</description>
            <name>RTC_COMP_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RTC_COMP_P1</description>
            <name>RTC_COMP_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RTC_COMP_P2</description>
            <name>RTC_COMP_P2</name>
          </field>
        </fields>
        <name>RTC_OFFSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFC4</addressOffset>
        <description>Frequency Offset</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>HF_COMP_P0</description>
            <name>HF_COMP_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>HF_COMP_P1</description>
            <name>HF_COMP_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>HF_COMP_P2</description>
            <name>HF_COMP_P2</name>
          </field>
        </fields>
        <name>FREQ_OFFSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFC8</addressOffset>
        <description>IEEE MAC Address 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR</description>
            <name>ADDR</name>
          </field>
        </fields>
        <name>IEEE_MAC_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFCC</addressOffset>
        <description>IEEE MAC Address 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR</description>
            <name>ADDR</name>
          </field>
        </fields>
        <name>IEEE_MAC_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD0</addressOffset>
        <description>IEEE BLE Address 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR</description>
            <name>ADDR</name>
          </field>
        </fields>
        <name>IEEE_BLE_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD4</addressOffset>
        <description>IEEE BLE Address 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR</description>
            <name>ADDR</name>
          </field>
        </fields>
        <name>IEEE_BLE_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD8</addressOffset>
        <description>Bootloader Configuration
        Configures the functionality of the ROM boot loader.
        If both the boot loader is enabled by the BOOTLOADER_ENABLE field and the boot loader backdoor is enabled by the BL_ENABLE field it is possible to force entry of the ROM boot loader even if a valid image is present in flash.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BOOTLOADER_ENABLE</description>
            <name>BOOTLOADER_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BL_LEVEL</description>
            <name>BL_LEVEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BL_PIN_NUMBER</description>
            <name>BL_PIN_NUMBER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BL_ENABLE</description>
            <name>BL_ENABLE</name>
          </field>
        </fields>
        <name>BL_CONFIG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC5FFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFDC</addressOffset>
        <description>Erase Configuration</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CHIP_ERASE_DIS_N</description>
            <name>CHIP_ERASE_DIS_N</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BANK_ERASE_DIS_N</description>
            <name>BANK_ERASE_DIS_N</name>
          </field>
        </fields>
        <name>ERASE_CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE0</addressOffset>
        <description>TI Options</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TI_FA_ENABLE</description>
            <name>TI_FA_ENABLE</name>
          </field>
        </fields>
        <name>CCFG_TI_OPTIONS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFC5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE4</addressOffset>
        <description>Test Access Points Enable 0</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CPU_DAP_ENABLE</description>
            <name>CPU_DAP_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PRCM_TAP_ENABLE</description>
            <name>PRCM_TAP_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TEST_TAP_ENABLE</description>
            <name>TEST_TAP_ENABLE</name>
          </field>
        </fields>
        <name>CCFG_TAP_DAP_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFC5C5C5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE8</addressOffset>
        <description>Test Access Points Enable 1</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PBIST2_TAP_ENABLE</description>
            <name>PBIST2_TAP_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PBIST1_TAP_ENABLE</description>
            <name>PBIST1_TAP_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>WUC_TAP_ENABLE</description>
            <name>WUC_TAP_ENABLE</name>
          </field>
        </fields>
        <name>CCFG_TAP_DAP_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFC5C5C5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFEC</addressOffset>
        <description>Image Valid </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>IMAGE_VALID</description>
            <name>IMAGE_VALID</name>
          </field>
        </fields>
        <name>IMAGE_VALID_CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF0</addressOffset>
        <description>Protect Sectors 0-31
        Each bit write protects one 4KB flash sector from being both programmed and erased. Bit must be set to 0 in order to enable sector write protect.</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_31</description>
            <name>WRT_PROT_SEC_31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_30</description>
            <name>WRT_PROT_SEC_30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_29</description>
            <name>WRT_PROT_SEC_29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_28</description>
            <name>WRT_PROT_SEC_28</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_27</description>
            <name>WRT_PROT_SEC_27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_26</description>
            <name>WRT_PROT_SEC_26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_25</description>
            <name>WRT_PROT_SEC_25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_24</description>
            <name>WRT_PROT_SEC_24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_23</description>
            <name>WRT_PROT_SEC_23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_22</description>
            <name>WRT_PROT_SEC_22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_21</description>
            <name>WRT_PROT_SEC_21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_20</description>
            <name>WRT_PROT_SEC_20</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_19</description>
            <name>WRT_PROT_SEC_19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_18</description>
            <name>WRT_PROT_SEC_18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_17</description>
            <name>WRT_PROT_SEC_17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_16</description>
            <name>WRT_PROT_SEC_16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_15</description>
            <name>WRT_PROT_SEC_15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_14</description>
            <name>WRT_PROT_SEC_14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_13</description>
            <name>WRT_PROT_SEC_13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_12</description>
            <name>WRT_PROT_SEC_12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_11</description>
            <name>WRT_PROT_SEC_11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_10</description>
            <name>WRT_PROT_SEC_10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_9</description>
            <name>WRT_PROT_SEC_9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_8</description>
            <name>WRT_PROT_SEC_8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_7</description>
            <name>WRT_PROT_SEC_7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_6</description>
            <name>WRT_PROT_SEC_6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_5</description>
            <name>WRT_PROT_SEC_5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_4</description>
            <name>WRT_PROT_SEC_4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_3</description>
            <name>WRT_PROT_SEC_3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_2</description>
            <name>WRT_PROT_SEC_2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_1</description>
            <name>WRT_PROT_SEC_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_0</description>
            <name>WRT_PROT_SEC_0</name>
          </field>
        </fields>
        <name>CCFG_PROT_31_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF4</addressOffset>
        <description>Protect Sectors 32-63
        Each bit write protects one 4KB flash sector from being both programmed and erased. Bit must be set to 0 in order to enable sector write protect. Not in use by CC26xx and CC13xx.</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_63</description>
            <name>WRT_PROT_SEC_63</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_62</description>
            <name>WRT_PROT_SEC_62</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_61</description>
            <name>WRT_PROT_SEC_61</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_60</description>
            <name>WRT_PROT_SEC_60</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_59</description>
            <name>WRT_PROT_SEC_59</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_58</description>
            <name>WRT_PROT_SEC_58</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_57</description>
            <name>WRT_PROT_SEC_57</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_56</description>
            <name>WRT_PROT_SEC_56</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_55</description>
            <name>WRT_PROT_SEC_55</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_54</description>
            <name>WRT_PROT_SEC_54</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_53</description>
            <name>WRT_PROT_SEC_53</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_52</description>
            <name>WRT_PROT_SEC_52</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_51</description>
            <name>WRT_PROT_SEC_51</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_50</description>
            <name>WRT_PROT_SEC_50</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_49</description>
            <name>WRT_PROT_SEC_49</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_48</description>
            <name>WRT_PROT_SEC_48</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_47</description>
            <name>WRT_PROT_SEC_47</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_46</description>
            <name>WRT_PROT_SEC_46</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_45</description>
            <name>WRT_PROT_SEC_45</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_44</description>
            <name>WRT_PROT_SEC_44</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_43</description>
            <name>WRT_PROT_SEC_43</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_42</description>
            <name>WRT_PROT_SEC_42</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_41</description>
            <name>WRT_PROT_SEC_41</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_40</description>
            <name>WRT_PROT_SEC_40</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_39</description>
            <name>WRT_PROT_SEC_39</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_38</description>
            <name>WRT_PROT_SEC_38</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_37</description>
            <name>WRT_PROT_SEC_37</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_36</description>
            <name>WRT_PROT_SEC_36</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_35</description>
            <name>WRT_PROT_SEC_35</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_34</description>
            <name>WRT_PROT_SEC_34</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_33</description>
            <name>WRT_PROT_SEC_33</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_32</description>
            <name>WRT_PROT_SEC_32</name>
          </field>
        </fields>
        <name>CCFG_PROT_63_32</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF8</addressOffset>
        <description>Protect Sectors 64-95
        Each bit write protects one flash sector from being both programmed and erased. Bit must be set to 0 in order to enable sector write protect. Not in use by CC26xx and CC13xx.</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_95</description>
            <name>WRT_PROT_SEC_95</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_94</description>
            <name>WRT_PROT_SEC_94</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_93</description>
            <name>WRT_PROT_SEC_93</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_92</description>
            <name>WRT_PROT_SEC_92</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_91</description>
            <name>WRT_PROT_SEC_91</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_90</description>
            <name>WRT_PROT_SEC_90</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_89</description>
            <name>WRT_PROT_SEC_89</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_88</description>
            <name>WRT_PROT_SEC_88</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_87</description>
            <name>WRT_PROT_SEC_87</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_86</description>
            <name>WRT_PROT_SEC_86</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_85</description>
            <name>WRT_PROT_SEC_85</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_84</description>
            <name>WRT_PROT_SEC_84</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_83</description>
            <name>WRT_PROT_SEC_83</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_82</description>
            <name>WRT_PROT_SEC_82</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_81</description>
            <name>WRT_PROT_SEC_81</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_80</description>
            <name>WRT_PROT_SEC_80</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_79</description>
            <name>WRT_PROT_SEC_79</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_78</description>
            <name>WRT_PROT_SEC_78</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_77</description>
            <name>WRT_PROT_SEC_77</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_76</description>
            <name>WRT_PROT_SEC_76</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_75</description>
            <name>WRT_PROT_SEC_75</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_74</description>
            <name>WRT_PROT_SEC_74</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_73</description>
            <name>WRT_PROT_SEC_73</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_72</description>
            <name>WRT_PROT_SEC_72</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_71</description>
            <name>WRT_PROT_SEC_71</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_70</description>
            <name>WRT_PROT_SEC_70</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_69</description>
            <name>WRT_PROT_SEC_69</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_68</description>
            <name>WRT_PROT_SEC_68</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_67</description>
            <name>WRT_PROT_SEC_67</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_66</description>
            <name>WRT_PROT_SEC_66</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_65</description>
            <name>WRT_PROT_SEC_65</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_64</description>
            <name>WRT_PROT_SEC_64</name>
          </field>
        </fields>
        <name>CCFG_PROT_95_64</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFFC</addressOffset>
        <description>Protect Sectors 96-127
        Each bit write protects one flash sector from being both programmed and erased. Bit must be set to 0 in order to enable sector write protect. Not in use by CC26xx and CC13xx.</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_127</description>
            <name>WRT_PROT_SEC_127</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_126</description>
            <name>WRT_PROT_SEC_126</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_125</description>
            <name>WRT_PROT_SEC_125</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_124</description>
            <name>WRT_PROT_SEC_124</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_123</description>
            <name>WRT_PROT_SEC_123</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_122</description>
            <name>WRT_PROT_SEC_122</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_121</description>
            <name>WRT_PROT_SEC_121</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_120</description>
            <name>WRT_PROT_SEC_120</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_119</description>
            <name>WRT_PROT_SEC_119</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_118</description>
            <name>WRT_PROT_SEC_118</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_117</description>
            <name>WRT_PROT_SEC_117</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_116</description>
            <name>WRT_PROT_SEC_116</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_115</description>
            <name>WRT_PROT_SEC_115</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_114</description>
            <name>WRT_PROT_SEC_114</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_113</description>
            <name>WRT_PROT_SEC_113</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_112</description>
            <name>WRT_PROT_SEC_112</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_111</description>
            <name>WRT_PROT_SEC_111</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_110</description>
            <name>WRT_PROT_SEC_110</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_109</description>
            <name>WRT_PROT_SEC_109</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_108</description>
            <name>WRT_PROT_SEC_108</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_107</description>
            <name>WRT_PROT_SEC_107</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_106</description>
            <name>WRT_PROT_SEC_106</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_105</description>
            <name>WRT_PROT_SEC_105</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_104</description>
            <name>WRT_PROT_SEC_104</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_103</description>
            <name>WRT_PROT_SEC_103</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_102</description>
            <name>WRT_PROT_SEC_102</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_101</description>
            <name>WRT_PROT_SEC_101</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_100</description>
            <name>WRT_PROT_SEC_100</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_99</description>
            <name>WRT_PROT_SEC_99</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_98</description>
            <name>WRT_PROT_SEC_98</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_97</description>
            <name>WRT_PROT_SEC_97</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRT_PROT_SEC_96</description>
            <name>WRT_PROT_SEC_96</name>
          </field>
        </fields>
        <name>CCFG_PROT_127_96</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xE00FE000</baseAddress>
    <description>Cortex-M's TI proprietary registers
    </description>
    <interrupts></interrupts>
    <name>CPU_TIPROP</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFF8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRACECLK_N_SWV</description>
            <name>TRACECLK_N_SWV</name>
          </field>
        </fields>
        <name>TRACECLKMUX</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFFC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DYN_CG</description>
            <name>DYN_CG</name>
          </field>
        </fields>
        <name>DYN_CG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x800</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40024000</baseAddress>
    <description>Crypto core with DMA capability and local key storage
    
    </description>
    <interrupts></interrupts>
    <name>CRYPTO</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>DMA Channel 0 Control</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PRIO</description>
            <name>PRIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>DMACH0CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DMA Channel 0 External Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR</description>
            <name>ADDR</name>
          </field>
        </fields>
        <name>DMACH0EXTADDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>DMA Channel 0 Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>LEN</description>
            <name>LEN</name>
          </field>
        </fields>
        <name>DMACH0LEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18</addressOffset>
        <description>DMA Controller Status</description>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PORT_ERR</description>
            <name>PORT_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH1_ACTIVE</description>
            <name>CH1_ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CH0_ACTIVE</description>
            <name>CH0_ACTIVE</name>
          </field>
        </fields>
        <name>DMASTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>DMA Controller Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET</description>
            <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            <name>RESET</name>
          </field>
        </fields>
        <name>DMASWRESET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>DMA Channel 1 Control</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PRIO</description>
            <name>PRIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>DMACH1CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>DMA Channel 1 External Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR</description>
            <name>ADDR</name>
          </field>
        </fields>
        <name>DMACH1EXTADDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>DMA Channel 1 Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>LEN</description>
            <name>LEN</name>
          </field>
        </fields>
        <name>DMACH1LEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>DMA Controller Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>AHB_MST1_BURST_SIZE</description>
            <name>AHB_MST1_BURST_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AHB_MST1_IDLE_EN</description>
            <name>AHB_MST1_IDLE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AHB_MST1_INCR_EN</description>
            <name>AHB_MST1_INCR_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AHB_MST1_LOCK_EN</description>
            <name>AHB_MST1_LOCK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AHB_MST1_BIGEND</description>
            <name>AHB_MST1_BIGEND</name>
          </field>
        </fields>
        <name>DMABUSCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2400</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7C</addressOffset>
        <description>DMA Controller Port Error</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AHB_ERR</description>
            <name>AHB_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LAST_CH</description>
            <name>LAST_CH</name>
          </field>
        </fields>
        <name>DMAPORTERR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFC</addressOffset>
        <description>DMA Controller Version</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_MAJOR_VER</description>
            <name>HW_MAJOR_VER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_MINOR_VER</description>
            <name>HW_MINOR_VER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_PATCH_LVL</description>
            <name>HW_PATCH_LVL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VER_NUM_COMPL</description>
            <name>VER_NUM_COMPL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VER_NUM</description>
            <name>VER_NUM</name>
          </field>
        </fields>
        <name>DMAHWVER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1012ED1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>Key Write Area</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA7</description>
            <name>RAM_AREA7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA6</description>
            <name>RAM_AREA6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA5</description>
            <name>RAM_AREA5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA4</description>
            <name>RAM_AREA4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA3</description>
            <name>RAM_AREA3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA2</description>
            <name>RAM_AREA2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA1</description>
            <name>RAM_AREA1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA0</description>
            <name>RAM_AREA0</name>
          </field>
        </fields>
        <name>KEYWRITEAREA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>Key Written Area Status
        This register shows which areas of the key store RAM contain valid written keys.
        When a new key needs to be written to the key store, on a location that is already occupied by a valid key, this key area must be cleared first. This can be done by writing this register before the new key is written to the key store memory.
        Attempting to write to a key area that already contains a valid key is not allowed and will result in an error.</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA_WRITTEN7</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RAM_AREA_WRITTEN7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA_WRITTEN6</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RAM_AREA_WRITTEN6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA_WRITTEN5</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RAM_AREA_WRITTEN5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA_WRITTEN4</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RAM_AREA_WRITTEN4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA_WRITTEN3</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RAM_AREA_WRITTEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA_WRITTEN2</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RAM_AREA_WRITTEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA_WRITTEN1</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RAM_AREA_WRITTEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM_AREA_WRITTEN0</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RAM_AREA_WRITTEN0</name>
          </field>
        </fields>
        <name>KEYWRITTENAREA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>Key Size
        This register defines the size of the keys that are written with DMA.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SIZE</description>
            <name>SIZE</name>
          </field>
        </fields>
        <name>KEYSIZE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>Key Read Area</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUSY</description>
            <name>BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RAM_AREA</description>
            <name>RAM_AREA</name>
          </field>
        </fields>
        <name>KEYREADAREA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x550</addressOffset>
        <description>AES Input/Output Buffer Control</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CONTEXT_RDY</description>
            <name>CONTEXT_RDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SAVED_CONTEXT_RDY</description>
            <name>SAVED_CONTEXT_RDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SAVE_CONTEXT</description>
            <name>SAVE_CONTEXT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CCM_M</description>
            <name>CCM_M</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CCM_L</description>
            <name>CCM_L</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCM</description>
            <name>CCM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBC_MAC</description>
            <name>CBC_MAC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CTR_WIDTH</description>
            <name>CTR_WIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTR</description>
            <name>CTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBC</description>
            <name>CBC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>KEY_SIZE</description>
            <name>KEY_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIR</description>
            <name>DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INPUT_RDY</description>
            <name>INPUT_RDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OUTPUT_RDY</description>
            <name>OUTPUT_RDY</name>
          </field>
        </fields>
        <name>AESCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x554</addressOffset>
        <description>Crypto Data Length LSW</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>LEN_LSW</description>
            <name>LEN_LSW</name>
          </field>
        </fields>
        <name>AESDATALEN0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x558</addressOffset>
        <description>Crypto Data Length MSW</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1D</bitWidth>
            <description>LEN_MSW</description>
            <name>LEN_MSW</name>
          </field>
        </fields>
        <name>AESDATALEN1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x55C</addressOffset>
        <description>AES Authentication Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>LEN</description>
            <name>LEN</name>
          </field>
        </fields>
        <name>AESAUTHLEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x560</addressOffset>
        <description>Data Input/Output</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>AESDATAOUT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x560</addressOffset>
        <description>AES Data Input/Output 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>AESDATAIN0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x564</addressOffset>
        <description>AES Data Input/Output 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>AESDATAOUT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x564</addressOffset>
        <description>AES Data Input/Output 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>AESDATAIN1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x568</addressOffset>
        <description>AES Data Input/Output 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>AESDATAOUT2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x568</addressOffset>
        <description>AES Data Input/Output 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>AESDATAIN2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x56C</addressOffset>
        <description>AES Data Input/Output 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>AESDATAOUT3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x56C</addressOffset>
        <description>Data Input/Output</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>AESDATAIN3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x700</addressOffset>
        <description>Master Algorithm Select
        This register configures the internal destination of the DMA controller.</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAG</description>
            <name>TAG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES</description>
            <name>AES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>KEY_STORE</description>
            <name>KEY_STORE</name>
          </field>
        </fields>
        <name>ALGSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x704</addressOffset>
        <description>Master Protection Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>DMAPROTCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x740</addressOffset>
        <description>Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RESET</name>
          </field>
        </fields>
        <name>SWRESET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x780</addressOffset>
        <description>Interrupt Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IEN</description>
            <name>IEN</name>
          </field>
        </fields>
        <name>IRQTYPE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x784</addressOffset>
        <description>Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_IN_DONE</description>
            <name>DMA_IN_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESULT_AVAIL</description>
            <name>RESULT_AVAIL</name>
          </field>
        </fields>
        <name>IRQEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x788</addressOffset>
        <description>Interrupt Clear</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_BUS_ERR</description>
            <name>DMA_BUS_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>KEY_ST_WR_ERR</description>
            <name>KEY_ST_WR_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>KEY_ST_RD_ERR</description>
            <name>KEY_ST_RD_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_IN_DONE</description>
            <name>DMA_IN_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESULT_AVAIL</description>
            <name>RESULT_AVAIL</name>
          </field>
        </fields>
        <name>IRQCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x78C</addressOffset>
        <description>Interrupt Set</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_IN_DONE</description>
            <name>DMA_IN_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESULT_AVAIL</description>
            <name>RESULT_AVAIL</name>
          </field>
        </fields>
        <name>IRQSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x790</addressOffset>
        <description>Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_BUS_ERR</description>
            <name>DMA_BUS_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>KEY_ST_WR_ERR</description>
            <name>KEY_ST_WR_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>KEY_ST_RD_ERR</description>
            <name>KEY_ST_RD_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_IN_DONE</description>
            <name>DMA_IN_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESULT_AVAIL</description>
            <name>RESULT_AVAIL</name>
          </field>
        </fields>
        <name>IRQSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7FC</addressOffset>
        <description>CTRL Module Version</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_MAJOR_VER</description>
            <name>HW_MAJOR_VER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_MINOR_VER</description>
            <name>HW_MINOR_VER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_PATCH_LVL</description>
            <name>HW_PATCH_LVL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VER_NUM_COMPL</description>
            <name>VER_NUM_COMPL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VER_NUM</description>
            <name>VER_NUM</name>
          </field>
        </fields>
        <name>HWVER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x91118778</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x500</addressOffset>
        <description>Clear AES_KEY2/GHASH Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY2</description>
            <name>KEY2</name>
          </field>
        </fields>
        <name>AESKEY20</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x504</addressOffset>
        <description>Clear AES_KEY2/GHASH Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY2</description>
            <name>KEY2</name>
          </field>
        </fields>
        <name>AESKEY21</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x508</addressOffset>
        <description>Clear AES_KEY2/GHASH Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY2</description>
            <name>KEY2</name>
          </field>
        </fields>
        <name>AESKEY22</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x50C</addressOffset>
        <description>Clear AES_KEY2/GHASH Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY2</description>
            <name>KEY2</name>
          </field>
        </fields>
        <name>AESKEY23</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x510</addressOffset>
        <description>Clear AES_KEY3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY3</description>
            <name>KEY3</name>
          </field>
        </fields>
        <name>AESKEY30</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x514</addressOffset>
        <description>Clear AES_KEY3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY3</description>
            <name>KEY3</name>
          </field>
        </fields>
        <name>AESKEY31</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x518</addressOffset>
        <description>Clear AES_KEY3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY3</description>
            <name>KEY3</name>
          </field>
        </fields>
        <name>AESKEY32</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x51C</addressOffset>
        <description>Clear AES_KEY3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY3</description>
            <name>KEY3</name>
          </field>
        </fields>
        <name>AESKEY33</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>AES Initialization Vector</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>IV</description>
            <name>IV</name>
          </field>
        </fields>
        <name>AESIV0</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>AES Initialization Vector</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>IV</description>
            <name>IV</name>
          </field>
        </fields>
        <name>AESIV1</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>AES Initialization Vector</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>IV</description>
            <name>IV</name>
          </field>
        </fields>
        <name>AESIV2</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54C</addressOffset>
        <description>AES Initialization Vector</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>IV</description>
            <name>IV</name>
          </field>
        </fields>
        <name>AESIV3</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x570</addressOffset>
        <description>AES Tag Output</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAG</description>
            <name>TAG</name>
          </field>
        </fields>
        <name>AESTAGOUT0</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x574</addressOffset>
        <description>AES Tag Output</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAG</description>
            <name>TAG</name>
          </field>
        </fields>
        <name>AESTAGOUT1</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x578</addressOffset>
        <description>AES Tag Output</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAG</description>
            <name>TAG</name>
          </field>
        </fields>
        <name>AESTAGOUT2</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x57C</addressOffset>
        <description>AES Tag Output</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAG</description>
            <name>TAG</name>
          </field>
        </fields>
        <name>AESTAGOUT3</name>
        <resetValue>0x0</resetValue>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40083000</baseAddress>
    <description>Event Fabric Component Definition</description>
    <interrupts>
      <interrupt>
        <name>AON_GPIO_EDGE</name>
        <value>0x0</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>I2C_IRQ</name>
        <value>0x4</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>RFC_CPE_1</name>
        <value>0x8</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>AON_RTC_COMB</name>
        <value>0x10</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>UART0_COMB</name>
        <value>0x14</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>AUX_SWEV0</name>
        <value>0x18</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>SSI0_COMB</name>
        <value>0x1C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>SSI1_COMB</name>
        <value>0x20</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>RFC_CPE_0</name>
        <value>0x24</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>RFC_HW_COMB</name>
        <value>0x28</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>RFC_CMD_ACK</name>
        <value>0x2C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>I2S_IRQ</name>
        <value>0x30</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>AUX_SWEV1</name>
        <value>0x34</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>WDT_IRQ</name>
        <value>0x38</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPT0A</name>
        <value>0x3C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPT0B</name>
        <value>0x40</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPT1A</name>
        <value>0x44</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPT1B</name>
        <value>0x48</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPT2A</name>
        <value>0x4C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPT2B</name>
        <value>0x50</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPT3A</name>
        <value>0x54</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPT3B</name>
        <value>0x58</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>CRYPTO_RESULT_AVAIL_IRQ</name>
        <value>0x5C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA_DONE_COMB</name>
        <value>0x60</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA_ERR</name>
        <value>0x64</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>FLASH</name>
        <value>0x68</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>SWEV0</name>
        <value>0x6C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>AUX_COMB</name>
        <value>0x70</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>AON_PROG0</name>
        <value>0x74</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>PROG0</name>
        <value>0x78</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>AUX_COMPA</name>
        <value>0x7C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>AUX_ADC_IRQ</name>
        <value>0x80</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TRNG_IRQ</name>
        <value>0x84</value>
      </interrupt>
    </interrupts>
    <name>EVENT</name>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>Output Selection for CPU Interrupt 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Output Selection for CPU Interrupt 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x9</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Output Selection for CPU Interrupt 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1E</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Output Selection for CPU Interrupt 3</description>
        <fields></fields>
        <name>CPUIRQSEL3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x38</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Output Selection for CPU Interrupt 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>Output Selection for CPU Interrupt 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x24</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Output Selection for CPU Interrupt 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1C</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Output Selection for CPU Interrupt 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x22</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Output Selection for CPU Interrupt 8</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x23</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x24</addressOffset>
        <description>Output Selection for CPU Interrupt 9</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x28</addressOffset>
        <description>Output Selection for CPU Interrupt 10</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2C</addressOffset>
        <description>Output Selection for CPU Interrupt 11</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x19</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x30</addressOffset>
        <description>Output Selection for CPU Interrupt 12</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x34</addressOffset>
        <description>Output Selection for CPU Interrupt 13</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38</addressOffset>
        <description>Output Selection for CPU Interrupt 14</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x18</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>Output Selection for CPU Interrupt 15</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x10</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x40</addressOffset>
        <description>Output Selection for CPU Interrupt 16</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x11</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x44</addressOffset>
        <description>Output Selection for CPU Interrupt 17</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x12</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>Output Selection for CPU Interrupt 18</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x13</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4C</addressOffset>
        <description>Output Selection for CPU Interrupt 19</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x50</addressOffset>
        <description>Output Selection for CPU Interrupt 20</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xD</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x54</addressOffset>
        <description>Output Selection for CPU Interrupt 21</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xE</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x58</addressOffset>
        <description>Output Selection for CPU Interrupt 22</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C</addressOffset>
        <description>Output Selection for CPU Interrupt 23</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x60</addressOffset>
        <description>Output Selection for CPU Interrupt 24</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x27</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x64</addressOffset>
        <description>Output Selection for CPU Interrupt 25</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x26</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x68</addressOffset>
        <description>Output Selection for CPU Interrupt 26</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x15</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x6C</addressOffset>
        <description>Output Selection for CPU Interrupt 27</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x64</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x70</addressOffset>
        <description>Output Selection for CPU Interrupt 28</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xB</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x74</addressOffset>
        <description>Output Selection for CPU Interrupt 29</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Output Selection for CPU Interrupt 30</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7C</addressOffset>
        <description>Output Selection for CPU Interrupt 31</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Output Selection for CPU Interrupt 32</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL32</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x73</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Output Selection for CPU Interrupt 33</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CPUIRQSEL33</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x68</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x100</addressOffset>
        <description>Output Selection for RFC Event 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x104</addressOffset>
        <description>Output Selection for RFC Event 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3E</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x108</addressOffset>
        <description>Output Selection for RFC Event 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10C</addressOffset>
        <description>Output Selection for RFC Event 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x110</addressOffset>
        <description>Output Selection for RFC Event 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x41</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x114</addressOffset>
        <description>Output Selection for RFC Event 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x42</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x118</addressOffset>
        <description>Output Selection for RFC Event 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x43</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x11C</addressOffset>
        <description>Output Selection for RFC Event 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x44</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x120</addressOffset>
        <description>Output Selection for RFC Event 8</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x77</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>Output Selection for RFC Event 9</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>RFCSEL9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x200</addressOffset>
        <description>Output Selection for GPT0 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>GPT0ACAPTSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x55</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x204</addressOffset>
        <description>Output Selection for GPT0 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>GPT0BCAPTSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x56</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x300</addressOffset>
        <description>Output Selection for GPT1 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>GPT1ACAPTSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x57</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x304</addressOffset>
        <description>Output Selection for GPT1 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>GPT1BCAPTSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x58</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>Output Selection for GPT2 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>GPT2ACAPTSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x59</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>Output Selection for GPT2 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>GPT2BCAPTSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x508</addressOffset>
        <description>Output Selection for DMA Channel 1 SREQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH1SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x31</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x50C</addressOffset>
        <description>Output Selection for DMA Channel 1 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH1BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x30</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x510</addressOffset>
        <description>Output Selection for DMA Channel 2 SREQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH2SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x33</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x514</addressOffset>
        <description>Output Selection for DMA Channel 2 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH2BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x32</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x518</addressOffset>
        <description>Output Selection for DMA Channel 3 SREQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH3SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x29</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x51C</addressOffset>
        <description>Output Selection for DMA Channel 3 REQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH3BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x28</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x520</addressOffset>
        <description>Output Selection for DMA Channel 4 SREQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH4SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x524</addressOffset>
        <description>Output Selection for DMA Channel 4 REQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH4BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x528</addressOffset>
        <description>Output Selection for DMA Channel 5 SREQ</description>
        <fields></fields>
        <name>UDMACH5SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x52C</addressOffset>
        <description>Output Selection for DMA Channel 5 REQ</description>
        <fields></fields>
        <name>UDMACH5BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x39</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x530</addressOffset>
        <description>Output Selection for DMA Channel 6 SREQ</description>
        <fields></fields>
        <name>UDMACH6SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3C</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x534</addressOffset>
        <description>Output Selection for DMA Channel 6 REQ</description>
        <fields></fields>
        <name>UDMACH6BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x538</addressOffset>
        <description>Output Selection for DMA Channel 7 SREQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH7SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x75</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x53C</addressOffset>
        <description>Output Selection for DMA Channel 7 REQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH7BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x76</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x540</addressOffset>
        <description>Output Selection for DMA Channel 8 SREQ
        
        Single request is ignored for this channel</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH8SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x74</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x544</addressOffset>
        <description>Output Selection for DMA Channel 8 REQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH8BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x74</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>Output Selection for DMA Channel 9 SREQ
        
        DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH9SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x45</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54C</addressOffset>
        <description>Output Selection for DMA Channel 9 REQ
        
        DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH9BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x550</addressOffset>
        <description>Output Selection for DMA Channel 10 SREQ
        
        DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH10SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x46</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x554</addressOffset>
        <description>Output Selection for DMA Channel 10 REQ
        
        DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH10BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4E</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x558</addressOffset>
        <description>Output Selection for DMA Channel 11 SREQ
        
        DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH11SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x47</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x55C</addressOffset>
        <description>Output Selection for DMA Channel 11 REQ
        
        DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH11BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x560</addressOffset>
        <description>Output Selection for DMA Channel 12 SREQ
        
        DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH12SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x48</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x564</addressOffset>
        <description>Output Selection for DMA Channel 12 REQ
        
        DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH12BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x50</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x56C</addressOffset>
        <description>Output Selection for DMA Channel 13 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH13BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x574</addressOffset>
        <description>Output Selection for DMA Channel 14 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH14BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x57C</addressOffset>
        <description>Output Selection for DMA Channel 15 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH15BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x580</addressOffset>
        <description>Output Selection for DMA Channel 16 SREQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH16SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x584</addressOffset>
        <description>Output Selection for DMA Channel 16 REQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH16BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2C</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x588</addressOffset>
        <description>Output Selection for DMA Channel 17 SREQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH17SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x58C</addressOffset>
        <description>Output Selection for DMA Channel 17 REQ
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH17BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2E</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5A8</addressOffset>
        <description>Output Selection for DMA Channel 21 SREQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH21SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x64</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5AC</addressOffset>
        <description>Output Selection for DMA Channel 21 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH21BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x64</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5B0</addressOffset>
        <description>Output Selection for DMA Channel 22 SREQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH22SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5B4</addressOffset>
        <description>Output Selection for DMA Channel 22 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH22BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5B8</addressOffset>
        <description>Output Selection for DMA Channel 23 SREQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH23SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x66</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5BC</addressOffset>
        <description>Output Selection for DMA Channel 23 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH23BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x66</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C0</addressOffset>
        <description>Output Selection for DMA Channel 24 SREQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH24SSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x67</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C4</addressOffset>
        <description>Output Selection for DMA Channel 24 REQ</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>UDMACH24BSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x67</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x600</addressOffset>
        <description>Output Selection for GPT3 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>GPT3ACAPTSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x604</addressOffset>
        <description>Output Selection for GPT3 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>GPT3BCAPTSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5C</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x700</addressOffset>
        <description>Output Selection for AUX Subscriber 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>AUXSEL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x10</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x800</addressOffset>
        <description>Output Selection for NMI Subscriber 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>CM3NMISEL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x63</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x900</addressOffset>
        <description>Output Selection for I2S Subscriber 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>I2SSTMPSEL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA00</addressOffset>
        <description>Output Selection for FRZ Subscriber 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <name>FRZSEL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>Set or Clear Software Events</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV3</description>
            <name>SWEV3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV2</description>
            <name>SWEV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV1</description>
            <name>SWEV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWEV0</description>
            <name>SWEV0</name>
          </field>
        </fields>
        <name>SWEV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x50001000</baseAddress>
    <description>Factory configuration area (FCFG1)</description>
    <interrupts></interrupts>
    <name>FCFG1</name>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xA0</addressOffset>
        <description>Misc configurations</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DEVICE_MINOR_REV</description>
            <name>DEVICE_MINOR_REV</name>
          </field>
        </fields>
        <name>MISC_CONF_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFF00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xB0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>BAW_D5</description>
            <name>BAW_D5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_T5</description>
            <name>BAW_T5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_DT5</description>
            <name>BAW_DT5</name>
          </field>
        </fields>
        <name>BAW_MEAS_5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xB4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>BAW_D4</description>
            <name>BAW_D4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_T4</description>
            <name>BAW_T4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_DT4</description>
            <name>BAW_DT4</name>
          </field>
        </fields>
        <name>BAW_MEAS_4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xB8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>BAW_D3</description>
            <name>BAW_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_T3</description>
            <name>BAW_T3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_DT3</description>
            <name>BAW_DT3</name>
          </field>
        </fields>
        <name>BAW_MEAS_3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xBC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>BAW_D2</description>
            <name>BAW_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_T2</description>
            <name>BAW_T2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_DT2</description>
            <name>BAW_DT2</name>
          </field>
        </fields>
        <name>BAW_MEAS_2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>BAW_D1</description>
            <name>BAW_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_T1</description>
            <name>BAW_T1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAW_DT1</description>
            <name>BAW_DT1</name>
          </field>
        </fields>
        <name>BAW_MEAS_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IFAMP_IB</description>
            <name>IFAMP_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNA_IB</description>
            <name>LNA_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFAMP_TRIM</description>
            <name>IFAMP_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CTL_PA0_TRIM</description>
            <name>CTL_PA0_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>RFLDO_TRIM_OUTPUT</description>
            <name>RFLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_RF_FRONTEND_DIV5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x70003F80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IFAMP_IB</description>
            <name>IFAMP_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNA_IB</description>
            <name>LNA_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFAMP_TRIM</description>
            <name>IFAMP_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CTL_PA0_TRIM</description>
            <name>CTL_PA0_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>RFLDO_TRIM_OUTPUT</description>
            <name>RFLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_RF_FRONTEND_DIV6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x70003F80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xCC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IFAMP_IB</description>
            <name>IFAMP_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNA_IB</description>
            <name>LNA_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFAMP_TRIM</description>
            <name>IFAMP_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CTL_PA0_TRIM</description>
            <name>CTL_PA0_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>RFLDO_TRIM_OUTPUT</description>
            <name>RFLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_RF_FRONTEND_DIV10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x70003F80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xD0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IFAMP_IB</description>
            <name>IFAMP_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNA_IB</description>
            <name>LNA_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFAMP_TRIM</description>
            <name>IFAMP_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CTL_PA0_TRIM</description>
            <name>CTL_PA0_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>RFLDO_TRIM_OUTPUT</description>
            <name>RFLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_RF_FRONTEND_DIV12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x70003F80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xD4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IFAMP_IB</description>
            <name>IFAMP_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNA_IB</description>
            <name>LNA_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFAMP_TRIM</description>
            <name>IFAMP_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CTL_PA0_TRIM</description>
            <name>CTL_PA0_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>RFLDO_TRIM_OUTPUT</description>
            <name>RFLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_RF_FRONTEND_DIV15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x70003F80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xD8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IFAMP_IB</description>
            <name>IFAMP_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNA_IB</description>
            <name>LNA_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFAMP_TRIM</description>
            <name>IFAMP_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CTL_PA0_TRIM</description>
            <name>CTL_PA0_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>RFLDO_TRIM_OUTPUT</description>
            <name>RFLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_RF_FRONTEND_DIV30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x70003F80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xDC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RFC_MDM_DEMIQMC0</description>
            <name>RFC_MDM_DEMIQMC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LDOVCO_TRIM_OUTPUT</description>
            <name>LDOVCO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SLDO_TRIM_OUTPUT</description>
            <name>SLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_SYNTH_DIV5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xE0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RFC_MDM_DEMIQMC0</description>
            <name>RFC_MDM_DEMIQMC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LDOVCO_TRIM_OUTPUT</description>
            <name>LDOVCO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SLDO_TRIM_OUTPUT</description>
            <name>SLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_SYNTH_DIV6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xE4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RFC_MDM_DEMIQMC0</description>
            <name>RFC_MDM_DEMIQMC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LDOVCO_TRIM_OUTPUT</description>
            <name>LDOVCO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SLDO_TRIM_OUTPUT</description>
            <name>SLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_SYNTH_DIV10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xE8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RFC_MDM_DEMIQMC0</description>
            <name>RFC_MDM_DEMIQMC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LDOVCO_TRIM_OUTPUT</description>
            <name>LDOVCO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SLDO_TRIM_OUTPUT</description>
            <name>SLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_SYNTH_DIV12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xEC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RFC_MDM_DEMIQMC0</description>
            <name>RFC_MDM_DEMIQMC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LDOVCO_TRIM_OUTPUT</description>
            <name>LDOVCO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SLDO_TRIM_OUTPUT</description>
            <name>SLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_SYNTH_DIV15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xF0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RFC_MDM_DEMIQMC0</description>
            <name>RFC_MDM_DEMIQMC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LDOVCO_TRIM_OUTPUT</description>
            <name>LDOVCO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SLDO_TRIM_OUTPUT</description>
            <name>SLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_SYNTH_DIV30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xF4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI_OFFSET</description>
            <name>RSSI_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>QUANTCTLTHRES</description>
            <name>QUANTCTLTHRES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DACTRIM</description>
            <name>DACTRIM</name>
          </field>
        </fields>
        <name>CONFIG_MISC_ADC_DIV5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFE014D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xF8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI_OFFSET</description>
            <name>RSSI_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>QUANTCTLTHRES</description>
            <name>QUANTCTLTHRES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DACTRIM</description>
            <name>DACTRIM</name>
          </field>
        </fields>
        <name>CONFIG_MISC_ADC_DIV6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFE014D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI_OFFSET</description>
            <name>RSSI_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>QUANTCTLTHRES</description>
            <name>QUANTCTLTHRES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DACTRIM</description>
            <name>DACTRIM</name>
          </field>
        </fields>
        <name>CONFIG_MISC_ADC_DIV10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFE014D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x100</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI_OFFSET</description>
            <name>RSSI_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>QUANTCTLTHRES</description>
            <name>QUANTCTLTHRES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DACTRIM</description>
            <name>DACTRIM</name>
          </field>
        </fields>
        <name>CONFIG_MISC_ADC_DIV12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFE014D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x104</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI_OFFSET</description>
            <name>RSSI_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>QUANTCTLTHRES</description>
            <name>QUANTCTLTHRES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DACTRIM</description>
            <name>DACTRIM</name>
          </field>
        </fields>
        <name>CONFIG_MISC_ADC_DIV15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFE014D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x108</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI_OFFSET</description>
            <name>RSSI_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>QUANTCTLTHRES</description>
            <name>QUANTCTLTHRES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DACTRIM</description>
            <name>DACTRIM</name>
          </field>
        </fields>
        <name>CONFIG_MISC_ADC_DIV30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFE014D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x118</addressOffset>
        <description>Shadow of the DIE_ID_0 register in eFuse</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ID_31_0</description>
            <name>ID_31_0</name>
          </field>
        </fields>
        <name>SHDW_DIE_ID_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x11C</addressOffset>
        <description>Shadow of the DIE_ID_1 register in eFuse</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ID_63_32</description>
            <name>ID_63_32</name>
          </field>
        </fields>
        <name>SHDW_DIE_ID_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x120</addressOffset>
        <description>Shadow of the DIE_ID_2 register in eFuse</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ID_95_64</description>
            <name>ID_95_64</name>
          </field>
        </fields>
        <name>SHDW_DIE_ID_2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x124</addressOffset>
        <description>Shadow of the DIE_ID_3 register in eFuse</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ID_127_96</description>
            <name>ID_127_96</name>
          </field>
        </fields>
        <name>SHDW_DIE_ID_3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x138</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SET_RCOSC_HF_COARSE_RESISTOR</description>
            <name>SET_RCOSC_HF_COARSE_RESISTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIMMAG</description>
            <name>TRIMMAG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TRIMIREF</description>
            <name>TRIMIREF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ITRIM_DIG_LDO</description>
            <name>ITRIM_DIG_LDO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VTRIM_DIG</description>
            <name>VTRIM_DIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VTRIM_COARSE</description>
            <name>VTRIM_COARSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RCOSCHF_CTRIM</description>
            <name>RCOSCHF_CTRIM</name>
          </field>
        </fields>
        <name>SHDW_OSC_BIAS_LDO_TRIM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x13C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BOD_BANDGAP_TRIM_CNF</description>
            <name>BOD_BANDGAP_TRIM_CNF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDR_ENABLE_PG1</description>
            <name>VDDR_ENABLE_PG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDR_OK_HYS</description>
            <name>VDDR_OK_HYS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IPTAT_TRIM</description>
            <name>IPTAT_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VDDR_TRIM</description>
            <name>VDDR_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TRIMBOD_INTMODE</description>
            <name>TRIMBOD_INTMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TRIMBOD_EXTMODE</description>
            <name>TRIMBOD_EXTMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>TRIMTEMP</description>
            <name>TRIMTEMP</name>
          </field>
        </fields>
        <name>SHDW_ANA_TRIM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x164</addressOffset>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>LOT_NUMBER</description>
            <name>LOT_NUMBER</name>
          </field>
        </fields>
        <name>FLASH_NUMBER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x16C</addressOffset>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>XCOORDINATE</description>
            <name>XCOORDINATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>YCOORDINATE</description>
            <name>YCOORDINATE</name>
          </field>
        </fields>
        <name>FLASH_COORDINATE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x170</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSU</description>
            <name>PSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ESU</description>
            <name>ESU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PVSU</description>
            <name>PVSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>EVSU</description>
            <name>EVSU</name>
          </field>
        </fields>
        <name>FLASH_E_P</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x17331A33</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x174</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RVSU</description>
            <name>RVSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PV_ACCESS</description>
            <name>PV_ACCESS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>A_EXEZ_SETUP</description>
            <name>A_EXEZ_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CVSU</description>
            <name>CVSU</name>
          </field>
        </fields>
        <name>FLASH_C_E_P_R</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA0A2000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x178</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PH</description>
            <name>PH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RH</description>
            <name>RH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PVH</description>
            <name>PVH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PVH2</description>
            <name>PVH2</name>
          </field>
        </fields>
        <name>FLASH_P_R_PV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x26E0200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x17C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>EH</description>
            <name>EH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SEQ</description>
            <name>SEQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VSTAT</description>
            <name>VSTAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>SM_FREQUENCY</description>
            <name>SM_FREQUENCY</name>
          </field>
        </fields>
        <name>FLASH_EH_SEQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200F000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x180</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VHV_E_START</description>
            <name>VHV_E_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VHV_E_STEP_HIGHT</description>
            <name>VHV_E_STEP_HIGHT</name>
          </field>
        </fields>
        <name>FLASH_VHV_E</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x184</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PUMP_SU</description>
            <name>PUMP_SU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAX_PP</description>
            <name>MAX_PP</name>
          </field>
        </fields>
        <name>FLASH_PP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x14</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x188</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAX_EP</description>
            <name>MAX_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PROGRAM_PW</description>
            <name>PROGRAM_PW</name>
          </field>
        </fields>
        <name>FLASH_PROG_EP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFA00010</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ERASE_PW</description>
            <name>ERASE_PW</name>
          </field>
        </fields>
        <name>FLASH_ERA_PW</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFA0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x190</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIM13_P</description>
            <name>TRIM13_P</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VHV_P</description>
            <name>VHV_P</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIM13_E</description>
            <name>TRIM13_E</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VHV_E</description>
            <name>VHV_E</name>
          </field>
        </fields>
        <name>FLASH_VHV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x194</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIM13_PV</description>
            <name>TRIM13_PV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VHV_PV</description>
            <name>VHV_PV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VCG2P5</description>
            <name>VCG2P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VINH</description>
            <name>VINH</name>
          </field>
        </fields>
        <name>FLASH_VHV_PV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80001</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x198</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VSL_P</description>
            <name>VSL_P</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VWL_P</description>
            <name>VWL_P</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>V_READ</description>
            <name>V_READ</name>
          </field>
        </fields>
        <name>FLASH_V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x294</addressOffset>
        <description>User Identification.
        Reading this register or the ICEPICK_DEVICE_ID register is the only support way of identifying a device.
        The value of this register will be written to AON_WUC:JTAGUSERCODE by boot FW while in safezone.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PG_REV</description>
            <name>PG_REV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>VER</description>
            <name>VER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SEQUENCE</description>
            <name>SEQUENCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PKG</description>
            <name>PKG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PROTOCOL</description>
            <name>PROTOCOL</name>
          </field>
        </fields>
        <name>USER_ID</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2B0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>EC_STEP_SIZE</description>
            <name>EC_STEP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DO_PRECOND</description>
            <name>DO_PRECOND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>MAX_EC_LEVEL</description>
            <name>MAX_EC_LEVEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TRIM_1P7</description>
            <name>TRIM_1P7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>FLASH_SIZE</description>
            <name>FLASH_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>WAIT_SYSCODE</description>
            <name>WAIT_SYSCODE</name>
          </field>
        </fields>
        <name>FLASH_OTP_DATA3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x110003</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2B4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RCOSCHFCTRIMFRACT_EN</description>
            <name>RCOSCHFCTRIMFRACT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>RCOSCHFCTRIMFRACT</description>
            <name>RCOSCHFCTRIMFRACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SET_RCOSC_HF_FINE_RESISTOR</description>
            <name>SET_RCOSC_HF_FINE_RESISTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ATESTLF_UDIGLDO_IBIAS_TRIM</description>
            <name>ATESTLF_UDIGLDO_IBIAS_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>NANOAMP_RES_TRIM</description>
            <name>NANOAMP_RES_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DITHER_EN</description>
            <name>DITHER_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DCDC_IPEAK</description>
            <name>DCDC_IPEAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DEAD_TIME_TRIM</description>
            <name>DEAD_TIME_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DCDC_LOW_EN_SEL</description>
            <name>DCDC_LOW_EN_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DCDC_HIGH_EN_SEL</description>
            <name>DCDC_HIGH_EN_SEL</name>
          </field>
        </fields>
        <name>ANA2_TRIM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8240F87F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2B8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VDDR_TRIM_SLEEP</description>
            <name>VDDR_TRIM_SLEEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GLDO_CURSRC</description>
            <name>GLDO_CURSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ITRIM_DIGLDO_LOAD</description>
            <name>ITRIM_DIGLDO_LOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ITRIM_UDIGLDO</description>
            <name>ITRIM_UDIGLDO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>VTRIM_DELTA</description>
            <name>VTRIM_DELTA</name>
          </field>
        </fields>
        <name>LDO_TRIM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xE0F8E0FB</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2E8</addressOffset>
        <description>MAC BLE Address 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR_0_31</description>
            <name>ADDR_0_31</name>
          </field>
        </fields>
        <name>MAC_BLE_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2EC</addressOffset>
        <description>MAC BLE Address 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR_32_63</description>
            <name>ADDR_32_63</name>
          </field>
        </fields>
        <name>MAC_BLE_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2F0</addressOffset>
        <description>MAC IEEE 802.15.4 Address 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR_0_31</description>
            <name>ADDR_0_31</name>
          </field>
        </fields>
        <name>MAC_15_4_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2F4</addressOffset>
        <description>MAC IEEE 802.15.4 Address 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ADDR_32_63</description>
            <name>ADDR_32_63</name>
          </field>
        </fields>
        <name>MAC_15_4_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x308</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STANDBY_MODE_SEL_INT_WRT</description>
            <name>STANDBY_MODE_SEL_INT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>STANDBY_PW_SEL_INT_WRT</description>
            <name>STANDBY_PW_SEL_INT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_STANDBY_INT_WRT</description>
            <name>DIS_STANDBY_INT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_IDLE_INT_WRT</description>
            <name>DIS_IDLE_INT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>VIN_AT_X_INT_WRT</description>
            <name>VIN_AT_X_INT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STANDBY_MODE_SEL_EXT_WRT</description>
            <name>STANDBY_MODE_SEL_EXT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>STANDBY_PW_SEL_EXT_WRT</description>
            <name>STANDBY_PW_SEL_EXT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_STANDBY_EXT_WRT</description>
            <name>DIS_STANDBY_EXT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_IDLE_EXT_WRT</description>
            <name>DIS_IDLE_EXT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>VIN_AT_X_EXT_WRT</description>
            <name>VIN_AT_X_EXT_WRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STANDBY_MODE_SEL_INT_RD</description>
            <name>STANDBY_MODE_SEL_INT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>STANDBY_PW_SEL_INT_RD</description>
            <name>STANDBY_PW_SEL_INT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_STANDBY_INT_RD</description>
            <name>DIS_STANDBY_INT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_IDLE_INT_RD</description>
            <name>DIS_IDLE_INT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>VIN_AT_X_INT_RD</description>
            <name>VIN_AT_X_INT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STANDBY_MODE_SEL_EXT_RD</description>
            <name>STANDBY_MODE_SEL_EXT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>STANDBY_PW_SEL_EXT_RD</description>
            <name>STANDBY_PW_SEL_EXT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_STANDBY_EXT_RD</description>
            <name>DIS_STANDBY_EXT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_IDLE_EXT_RD</description>
            <name>DIS_IDLE_EXT_RD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>VIN_AT_X_EXT_RD</description>
            <name>VIN_AT_X_EXT_RD</name>
          </field>
        </fields>
        <name>FLASH_OTP_DATA4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x98989F9F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x30C</addressOffset>
        <description>Miscellaneous Trim  Parameters</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TEMPVSLOPE</description>
            <name>TEMPVSLOPE</name>
          </field>
        </fields>
        <name>MISC_TRIM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFF33</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x310</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>FINE_RESISTOR</description>
            <name>FINE_RESISTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CTRIM</description>
            <name>CTRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CTRIMFRACT_QUAD</description>
            <name>CTRIMFRACT_QUAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CTRIMFRACT_SLOPE</description>
            <name>CTRIMFRACT_SLOPE</name>
          </field>
        </fields>
        <name>RCOSC_HF_TEMPCOMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x318</addressOffset>
        <description>IcePick Device Identification
        Reading this register or the USER_ID register is the only support way of identifying a device.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PG_REV</description>
            <name>PG_REV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>WAFER_ID</description>
            <name>WAFER_ID</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>MANUFACTURER_ID</description>
            <name>MANUFACTURER_ID</name>
          </field>
        </fields>
        <name>ICEPICK_DEVICE_ID</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2B9BE02F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x31C</addressOffset>
        <description>Factory Configuration (FCFG1) Revision</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>REV</description>
            <name>REV</name>
          </field>
        </fields>
        <name>FCFG1_REVISION</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x24</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x320</addressOffset>
        <description>Misc OTP Data</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RCOSC_HF_ITUNE</description>
            <name>RCOSC_HF_ITUNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RCOSC_HF_CRIM</description>
            <name>RCOSC_HF_CRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>PER_M</description>
            <name>PER_M</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PER_E</description>
            <name>PER_E</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PO_TAIL_RES_TRIM</description>
            <name>PO_TAIL_RES_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TEST_PROGRAM_REV</description>
            <name>TEST_PROGRAM_REV</name>
          </field>
        </fields>
        <name>MISC_OTP_DATA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xCA00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x344</addressOffset>
        <description>IO Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>GPIO_CNT</description>
            <name>GPIO_CNT</name>
          </field>
        </fields>
        <name>IOCONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7FFFFF8000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x34C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FF2ADJ</description>
            <name>FF2ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FF3ADJ</description>
            <name>FF3ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>INT3ADJ</description>
            <name>INT3ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FF1ADJ</description>
            <name>FF1ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AAFCAP</description>
            <name>AAFCAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>INT2ADJ</description>
            <name>INT2ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFDIGLDO_TRIM_OUTPUT</description>
            <name>IFDIGLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFANALDO_TRIM_OUTPUT</description>
            <name>IFANALDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_IF_ADC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3460F400</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x350</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>XOSC_HF_ROW_Q12</description>
            <name>XOSC_HF_ROW_Q12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>XOSC_HF_COLUMN_Q12</description>
            <name>XOSC_HF_COLUMN_Q12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RCOSCLF_CTUNE_TRIM</description>
            <name>RCOSCLF_CTUNE_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>RCOSCLF_RTUNE_TRIM</description>
            <name>RCOSCLF_RTUNE_TRIM</name>
          </field>
        </fields>
        <name>CONFIG_OSC_TOP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFC003C00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x354</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IFAMP_IB</description>
            <name>IFAMP_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNA_IB</description>
            <name>LNA_IB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>IFAMP_TRIM</description>
            <name>IFAMP_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CTL_PA0_TRIM</description>
            <name>CTL_PA0_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PATRIMCOMPLETE_N</description>
            <name>PATRIMCOMPLETE_N</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>RFLDO_TRIM_OUTPUT</description>
            <name>RFLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_RF_FRONTEND</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x70001F80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x358</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RFC_MDM_DEMIQMC0</description>
            <name>RFC_MDM_DEMIQMC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LDOVCO_TRIM_OUTPUT</description>
            <name>LDOVCO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SLDO_TRIM_OUTPUT</description>
            <name>SLDO_TRIM_OUTPUT</name>
          </field>
        </fields>
        <name>CONFIG_SYNTH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x35C</addressOffset>
        <description>AUX_ADC Gain in Absolute Reference Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SOC_ADC_ABS_GAIN_TEMP1</description>
            <name>SOC_ADC_ABS_GAIN_TEMP1</name>
          </field>
        </fields>
        <name>SOC_ADC_ABS_GAIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x360</addressOffset>
        <description>AUX_ADC Gain in Relative Reference Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SOC_ADC_REL_GAIN_TEMP1</description>
            <name>SOC_ADC_REL_GAIN_TEMP1</name>
          </field>
        </fields>
        <name>SOC_ADC_REL_GAIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x368</addressOffset>
        <description>AUX_ADC Temperature Offsets in Absolute Reference Mode</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SOC_ADC_REL_OFFSET_TEMP1</description>
            <name>SOC_ADC_REL_OFFSET_TEMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SOC_ADC_ABS_OFFSET_TEMP1</description>
            <name>SOC_ADC_ABS_OFFSET_TEMP1</name>
          </field>
        </fields>
        <name>SOC_ADC_OFFSET_INT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFF00FF00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x36C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SOC_ADC_REF_VOLTAGE_TRIM_TEMP1</description>
            <name>SOC_ADC_REF_VOLTAGE_TRIM_TEMP1</name>
          </field>
        </fields>
        <name>SOC_ADC_REF_TRIM_AND_OFFSET_EXT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3FFFFFC080</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x370</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>HPMRAMP3_LTH</description>
            <name>HPMRAMP3_LTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>HPMRAMP3_HTH</description>
            <name>HPMRAMP3_HTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IBIASCAP_LPTOHP_OL_CNT</description>
            <name>IBIASCAP_LPTOHP_OL_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>HPMRAMP1_TH</description>
            <name>HPMRAMP1_TH</name>
          </field>
        </fields>
        <name>AMPCOMP_TH1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFF7B828E</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x374</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LPMUPDATE_LTH</description>
            <name>LPMUPDATE_LTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LPMUPDATE_HTM</description>
            <name>LPMUPDATE_HTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ADC_COMP_AMPTH_LPM</description>
            <name>ADC_COMP_AMPTH_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ADC_COMP_AMPTH_HPM</description>
            <name>ADC_COMP_AMPTH_HPM</name>
          </field>
        </fields>
        <name>AMPCOMP_TH2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6B8B0303</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x378</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AMPCOMP_REQ_MODE</description>
            <name>AMPCOMP_REQ_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IBIAS_OFFSET</description>
            <name>IBIAS_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IBIAS_INIT</description>
            <name>IBIAS_INIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>LPM_IBIAS_WAIT_CNT_FINAL</description>
            <name>LPM_IBIAS_WAIT_CNT_FINAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CAP_STEP</description>
            <name>CAP_STEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IBIASCAP_HPTOLP_OL_CNT</description>
            <name>IBIASCAP_HPTOLP_OL_CNT</name>
          </field>
        </fields>
        <name>AMPCOMP_CTRL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFF183F47</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x37C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>XOSC_HF_IBIASTHERM</description>
            <name>XOSC_HF_IBIASTHERM</name>
          </field>
        </fields>
        <name>ANABYPASS_VALUE2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFC3FF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x380</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RSSITRIMCOMPLETE_N</description>
            <name>RSSITRIMCOMPLETE_N</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI_OFFSET</description>
            <name>RSSI_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>QUANTCTLTHRES</description>
            <name>QUANTCTLTHRES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DACTRIM</description>
            <name>DACTRIM</name>
          </field>
        </fields>
        <name>CONFIG_MISC_ADC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFC014D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x388</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VDDR_TRIM_HH</description>
            <name>VDDR_TRIM_HH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VDDR_TRIM_H</description>
            <name>VDDR_TRIM_H</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VDDR_TRIM_SLEEP_H</description>
            <name>VDDR_TRIM_SLEEP_H</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TRIMBOD_H</description>
            <name>TRIMBOD_H</name>
          </field>
        </fields>
        <name>VOLT_TRIM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xE0E0E0E0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38C</addressOffset>
        <description>OSC Configuration</description>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_SH_VBUF_EN</description>
            <name>ADC_SH_VBUF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_SH_MODE_EN</description>
            <name>ADC_SH_MODE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ATESTLF_RCOSCLF_IBIAS_TRIM</description>
            <name>ATESTLF_RCOSCLF_IBIAS_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>XOSCLF_REGULATOR_TRIM</description>
            <name>XOSCLF_REGULATOR_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>XOSCLF_CMIRRWR_RATIO</description>
            <name>XOSCLF_CMIRRWR_RATIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>XOSC_HF_FAST_START</description>
            <name>XOSC_HF_FAST_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XOSC_OPTION</description>
            <name>XOSC_OPTION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BAW_OPTION</description>
            <name>BAW_OPTION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BAW_BIAS_HOLD_MODE_EN</description>
            <name>BAW_BIAS_HOLD_MODE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BAW_CURRMIRR_RATIO</description>
            <name>BAW_CURRMIRR_RATIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BAW_BIAS_RES_SET</description>
            <name>BAW_BIAS_RES_SET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BAW_FILTER_EN</description>
            <name>BAW_FILTER_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BAW_BIAS_RECHARGE_DELAY</description>
            <name>BAW_BIAS_RECHARGE_DELAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BAW_SERIES_CAP</description>
            <name>BAW_SERIES_CAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BAW_DIV3_BYPASS</description>
            <name>BAW_DIV3_BYPASS</name>
          </field>
        </fields>
        <name>OSC_CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0080000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x394</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>FLUX_CAP_0P28_TRIM</description>
            <name>FLUX_CAP_0P28_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>FLUX_CAP_0P4_TRIM</description>
            <name>FLUX_CAP_0P4_TRIM</name>
          </field>
        </fields>
        <name>CAP_TRIM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x398</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PEAK_DET_ITRIM</description>
            <name>PEAK_DET_ITRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>HP_BUF_ITRIM</description>
            <name>HP_BUF_ITRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>LP_BUF_ITRIM</description>
            <name>LP_BUF_ITRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DBLR_LOOP_FILTER_RESET_VOLTAGE</description>
            <name>DBLR_LOOP_FILTER_RESET_VOLTAGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>HPM_IBIAS_WAIT_CNT</description>
            <name>HPM_IBIAS_WAIT_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>LPM_IBIAS_WAIT_CNT</description>
            <name>LPM_IBIAS_WAIT_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>IDAC_STEP</description>
            <name>IDAC_STEP</name>
          </field>
        </fields>
        <name>MISC_OTP_DATA_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xE00403F8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x39C</addressOffset>
        <description>Power Down Current Control 20C</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_CACHE_REF</description>
            <name>DELTA_CACHE_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_RFMEM_RET</description>
            <name>DELTA_RFMEM_RET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_XOSC_LPM</description>
            <name>DELTA_XOSC_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BASELINE</description>
            <name>BASELINE</name>
          </field>
        </fields>
        <name>PWD_CURR_20C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80BA608</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3A0</addressOffset>
        <description>Power Down Current Control 35C</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_CACHE_REF</description>
            <name>DELTA_CACHE_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_RFMEM_RET</description>
            <name>DELTA_RFMEM_RET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_XOSC_LPM</description>
            <name>DELTA_XOSC_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BASELINE</description>
            <name>BASELINE</name>
          </field>
        </fields>
        <name>PWD_CURR_35C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC10A50A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3A4</addressOffset>
        <description>Power Down Current Control 50C</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_CACHE_REF</description>
            <name>DELTA_CACHE_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_RFMEM_RET</description>
            <name>DELTA_RFMEM_RET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_XOSC_LPM</description>
            <name>DELTA_XOSC_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BASELINE</description>
            <name>BASELINE</name>
          </field>
        </fields>
        <name>PWD_CURR_50C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1218A20D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3A8</addressOffset>
        <description>Power Down Current Control 65C</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_CACHE_REF</description>
            <name>DELTA_CACHE_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_RFMEM_RET</description>
            <name>DELTA_RFMEM_RET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_XOSC_LPM</description>
            <name>DELTA_XOSC_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BASELINE</description>
            <name>BASELINE</name>
          </field>
        </fields>
        <name>PWD_CURR_65C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1C259C14</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3AC</addressOffset>
        <description>Power Down Current Control 80C</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_CACHE_REF</description>
            <name>DELTA_CACHE_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_RFMEM_RET</description>
            <name>DELTA_RFMEM_RET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_XOSC_LPM</description>
            <name>DELTA_XOSC_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BASELINE</description>
            <name>BASELINE</name>
          </field>
        </fields>
        <name>PWD_CURR_80C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2E3B9021</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3B0</addressOffset>
        <description>Power Down Current Control 95C</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_CACHE_REF</description>
            <name>DELTA_CACHE_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_RFMEM_RET</description>
            <name>DELTA_RFMEM_RET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_XOSC_LPM</description>
            <name>DELTA_XOSC_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BASELINE</description>
            <name>BASELINE</name>
          </field>
        </fields>
        <name>PWD_CURR_95C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4C627A3B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3B4</addressOffset>
        <description>Power Down Current Control 110C</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_CACHE_REF</description>
            <name>DELTA_CACHE_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_RFMEM_RET</description>
            <name>DELTA_RFMEM_RET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_XOSC_LPM</description>
            <name>DELTA_XOSC_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BASELINE</description>
            <name>BASELINE</name>
          </field>
        </fields>
        <name>PWD_CURR_110C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x789E706B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3B8</addressOffset>
        <description>Power Down Current Control 125C</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_CACHE_REF</description>
            <name>DELTA_CACHE_REF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_RFMEM_RET</description>
            <name>DELTA_RFMEM_RET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DELTA_XOSC_LPM</description>
            <name>DELTA_XOSC_LPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BASELINE</description>
            <name>BASELINE</name>
          </field>
        </fields>
        <name>PWD_CURR_125C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xADE1809A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x4000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40030000</baseAddress>
    <description>Flash sub-system registers, includes the Flash Memory Controller (FMC), flash read path, and an integrated Efuse controller and EFUSEROM.
    
    </description>
    <interrupts></interrupts>
    <name>FLASH</name>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>FMC and Efuse Status</description>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFUSE_BLANK</description>
            <name>EFUSE_BLANK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFUSE_TIMEOUT</description>
            <name>EFUSE_TIMEOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFUSE_CRC_ERROR</description>
            <name>EFUSE_CRC_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>EFUSE_ERRCODE</description>
            <name>EFUSE_ERRCODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SAMHOLD_DIS</description>
            <name>SAMHOLD_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUSY</description>
            <name>BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>POWER_MODE</description>
            <name>POWER_MODE</name>
          </field>
        </fields>
        <name>STAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STANDBY_MODE_SEL</description>
            <name>STANDBY_MODE_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>STANDBY_PW_SEL</description>
            <name>STANDBY_PW_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_EFUSECLK</description>
            <name>DIS_EFUSECLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_READACCESS</description>
            <name>DIS_READACCESS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ENABLE_SWINTF</description>
            <name>ENABLE_SWINTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_STANDBY</description>
            <name>DIS_STANDBY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_IDLE</description>
            <name>DIS_IDLE</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>SYSCODE_START</description>
            <name>SYSCODE_START</name>
          </field>
        </fields>
        <name>SYSCODE_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SECTORS</description>
            <name>SECTORS</name>
          </field>
        </fields>
        <name>FLASH_SIZE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>FWLOCK</description>
            <name>FWLOCK</name>
          </field>
        </fields>
        <name>FWLOCK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>FWFLAG</description>
            <name>FWFLAG</name>
          </field>
        </fields>
        <name>FWFLAG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1000</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>INSTRUCTION</description>
            <name>INSTRUCTION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DUMPWORD</description>
            <name>DUMPWORD</name>
          </field>
        </fields>
        <name>EFUSE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1004</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>BLOCK</description>
            <name>BLOCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>ROW</description>
            <name>ROW</name>
          </field>
        </fields>
        <name>EFUSEADDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1008</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>SPARE</description>
            <name>SPARE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P</description>
            <name>P</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>R</description>
            <name>R</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEN</description>
            <name>EEN</name>
          </field>
        </fields>
        <name>DATAUPPER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x100C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>DATALOWER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1010</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IDLEGATING</description>
            <name>IDLEGATING</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SLAVEPOWER</description>
            <name>SLAVEPOWER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GATING</description>
            <name>GATING</name>
          </field>
        </fields>
        <name>EFUSECFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1014</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESETDONE</description>
            <name>RESETDONE</name>
          </field>
        </fields>
        <name>EFUSESTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1018</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>ACCUMULATOR</description>
            <name>ACCUMULATOR</name>
          </field>
        </fields>
        <name>ACC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x101C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DISROW0</description>
            <name>DISROW0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPARE</description>
            <name>SPARE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_SELF_TEST_ERROR</description>
            <name>EFC_SELF_TEST_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_INSTRUCTION_INFO</description>
            <name>EFC_INSTRUCTION_INFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_INSTRUCTION_ERROR</description>
            <name>EFC_INSTRUCTION_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_AUTOLOAD_ERROR</description>
            <name>EFC_AUTOLOAD_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>OUTPUTENABLE</description>
            <name>OUTPUTENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYS_ECC_SELF_TEST_EN</description>
            <name>SYS_ECC_SELF_TEST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYS_ECC_OVERRIDE_EN</description>
            <name>SYS_ECC_OVERRIDE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_FDI</description>
            <name>EFC_FDI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYS_DIEID_AUTOLOAD_EN</description>
            <name>SYS_DIEID_AUTOLOAD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYS_REPAIR_EN</description>
            <name>SYS_REPAIR_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SYS_WS_READ_STATES</description>
            <name>SYS_WS_READ_STATES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>INPUTENABLE</description>
            <name>INPUTENABLE</name>
          </field>
        </fields>
        <name>BOUNDARY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1020</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>KEY</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>EFUSEFLAG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1024</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CODE</description>
            <name>CODE</name>
          </field>
        </fields>
        <name>EFUSEKEY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1028</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>ODPYEAR</description>
            <name>ODPYEAR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ODPMONTH</description>
            <name>ODPMONTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>ODPDAY</description>
            <name>ODPDAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>EFUSEYEAR</description>
            <name>EFUSEYEAR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EFUSEMONTH</description>
            <name>EFUSEMONTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>EFUSEDAY</description>
            <name>EFUSEDAY</name>
          </field>
        </fields>
        <name>EFUSERELEASE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x102C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_SELF_TEST_DONE</description>
            <name>EFC_SELF_TEST_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_SELF_TEST_ERROR</description>
            <name>EFC_SELF_TEST_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYS_ECC_SELF_TEST_EN</description>
            <name>SYS_ECC_SELF_TEST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_INSTRUCTION_INFO</description>
            <name>EFC_INSTRUCTION_INFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_INSTRUCTION_ERROR</description>
            <name>EFC_INSTRUCTION_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_AUTOLOAD_ERROR</description>
            <name>EFC_AUTOLOAD_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYS_ECC_OVERRIDE_EN</description>
            <name>SYS_ECC_OVERRIDE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_READY</description>
            <name>EFC_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EFC_FCLRZ</description>
            <name>EFC_FCLRZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYS_DIEID_AUTOLOAD_EN</description>
            <name>SYS_DIEID_AUTOLOAD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYS_REPAIR_EN</description>
            <name>SYS_REPAIR_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SYS_WS_READ_STATES</description>
            <name>SYS_WS_READ_STATES</name>
          </field>
        </fields>
        <name>EFUSEPINS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1030</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>EFUSECRA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1034</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DATABIT</description>
            <name>DATABIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>READCLOCK</description>
            <name>READCLOCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DEBUG</description>
            <name>DEBUG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPARE</description>
            <name>SPARE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MARGIN</description>
            <name>MARGIN</name>
          </field>
        </fields>
        <name>EFUSEREAD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1038</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COMPAREDISABLE</description>
            <name>COMPAREDISABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CLOCKSTALL</description>
            <name>CLOCKSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VPPTOVDD</description>
            <name>VPPTOVDD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ITERATIONS</description>
            <name>ITERATIONS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>WRITECLOCK</description>
            <name>WRITECLOCK</name>
          </field>
        </fields>
        <name>EFUSEPROGRAM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x103C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DONE</description>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>CODE</description>
            <name>CODE</name>
          </field>
        </fields>
        <name>EFUSEERROR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1040</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1F</bitWidth>
            <description>FROMN</description>
            <name>FROMN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FROM0</description>
            <name>FROM0</name>
          </field>
        </fields>
        <name>SINGLEBIT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1044</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1F</bitWidth>
            <description>FROMN</description>
            <name>FROMN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FROM0</description>
            <name>FROM0</name>
          </field>
        </fields>
        <name>TWOBIT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1048</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CYCLES</description>
            <name>CYCLES</name>
          </field>
        </fields>
        <name>SELFTESTCYC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x104C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>SIGNATURE</description>
            <name>SIGNATURE</name>
          </field>
        </fields>
        <name>SELFTESTSIGN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2000</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RWAIT</description>
            <name>RWAIT</name>
          </field>
        </fields>
        <name>FRDCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2004</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RMBSEM</description>
            <name>RMBSEM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RM1</description>
            <name>RM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RM0</description>
            <name>RM0</name>
          </field>
        </fields>
        <name>FSPRD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2008</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SUSP_IGNR</description>
            <name>SUSP_IGNR</name>
          </field>
        </fields>
        <name>FEDACCTL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x201C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RVF_INT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RVF_INT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSM_DONE</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>FSM_DONE</name>
          </field>
        </fields>
        <name>FEDACSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2030</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PROTL1DIS</description>
            <name>PROTL1DIS</name>
          </field>
        </fields>
        <name>FBPROT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2034</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>BSE</description>
            <name>BSE</name>
          </field>
        </fields>
        <name>FBSE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2038</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BUSY</description>
            <name>BUSY</name>
          </field>
        </fields>
        <name>FBBUSY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFE</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x203C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OTPPROTDIS</description>
            <name>OTPPROTDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BAGP</description>
            <name>BAGP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VREADS</description>
            <name>VREADS</name>
          </field>
        </fields>
        <name>FBAC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2040</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FSM_PWRSAV</description>
            <name>FSM_PWRSAV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>REG_PWRSAV</description>
            <name>REG_PWRSAV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BANKPWR7</description>
            <name>BANKPWR7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BANKPWR6</description>
            <name>BANKPWR6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BANKPWR5</description>
            <name>BANKPWR5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BANKPWR4</description>
            <name>BANKPWR4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BANKPWR3</description>
            <name>BANKPWR3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BANKPWR2</description>
            <name>BANKPWR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BANKPWR1</description>
            <name>BANKPWR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BANKPWR0</description>
            <name>BANKPWR0</name>
          </field>
        </fields>
        <name>FBFALLBACK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x505FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2044</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BANKBUSY</description>
            <name>BANKBUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PUMPRDY</description>
            <name>PUMPRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BANKRDY</description>
            <name>BANKRDY</name>
          </field>
        </fields>
        <name>FBPRDY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFF00FE</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2048</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>PSLEEPTDIS</description>
            <name>PSLEEPTDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>PUMPRESET_PW</description>
            <name>PUMPRESET_PW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PUMPPWR</description>
            <name>PUMPPWR</name>
          </field>
        </fields>
        <name>FPAC1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2082081</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x204C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PAGP</description>
            <name>PAGP</name>
          </field>
        </fields>
        <name>FPAC2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2050</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>BANK</description>
            <name>BANK</name>
          </field>
        </fields>
        <name>FMAC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2054</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RVSUSP</description>
            <name>RVSUSP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RDVER</description>
            <name>RDVER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RVF</description>
            <name>RVF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ILA</description>
            <name>ILA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DBF</description>
            <name>DBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PGV</description>
            <name>PGV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PCV</description>
            <name>PCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EV</description>
            <name>EV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CV</description>
            <name>CV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUSY</description>
            <name>BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ERS</description>
            <name>ERS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PGM</description>
            <name>PGM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INVDAT</description>
            <name>INVDAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CSTAT</description>
            <name>CSTAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VOLSTAT</description>
            <name>VOLSTAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ESUSP</description>
            <name>ESUSP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PSUSP</description>
            <name>PSUSP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLOCK</description>
            <name>SLOCK</name>
          </field>
        </fields>
        <name>FMSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2064</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>ENCOM</description>
            <name>ENCOM</name>
          </field>
        </fields>
        <name>FLOCK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x55AA</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2080</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VREADCT</description>
            <name>VREADCT</name>
          </field>
        </fields>
        <name>FVREADCT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2084</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIM13_E</description>
            <name>TRIM13_E</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VHVCT_E</description>
            <name>VHVCT_E</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIM13_PV</description>
            <name>TRIM13_PV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VHVCT_PV</description>
            <name>VHVCT_PV</name>
          </field>
        </fields>
        <name>FVHVCT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x840088</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2088</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIM13_P</description>
            <name>TRIM13_P</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VHVCT_P</description>
            <name>VHVCT_P</name>
          </field>
        </fields>
        <name>FVHVCT2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA20000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x208C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>WCT</description>
            <name>WCT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VHVCT_READ</description>
            <name>VHVCT_READ</name>
          </field>
        </fields>
        <name>FVHVCT3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2090</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VCG2P5CT</description>
            <name>VCG2P5CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VIN_CT</description>
            <name>VIN_CT</name>
          </field>
        </fields>
        <name>FVNVCT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x800</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2094</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VSL_P</description>
            <name>VSL_P</name>
          </field>
        </fields>
        <name>FVSLP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2098</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>VWLCT_P</description>
            <name>VWLCT_P</name>
          </field>
        </fields>
        <name>FVWLCT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x209C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CHAIN_SEL</description>
            <name>CHAIN_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRITE_EN</description>
            <name>WRITE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BP_SEL</description>
            <name>BP_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EF_CLRZ</description>
            <name>EF_CLRZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EF_TEST</description>
            <name>EF_TEST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EFUSE_EN</description>
            <name>EFUSE_EN</name>
          </field>
        </fields>
        <name>FEFUSECTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x701010A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20A0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SHIFT_DONE</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>SHIFT_DONE</name>
          </field>
        </fields>
        <name>FEFUSESTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20A4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FEFUSEDATA</description>
            <name>FEFUSEDATA</name>
          </field>
        </fields>
        <name>FEFUSEDATA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20A8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIM_3P4</description>
            <name>TRIM_3P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TRIM_1P7</description>
            <name>TRIM_1P7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TRIM_0P8</description>
            <name>TRIM_0P8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>VIN_AT_X</description>
            <name>VIN_AT_X</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VIN_BY_PASS</description>
            <name>VIN_BY_PASS</name>
          </field>
        </fields>
        <name>FSEQPMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x85080000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2100</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ECBIT</description>
            <name>ECBIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RWAIT2_FLCLK</description>
            <name>RWAIT2_FLCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RWAIT_FLCLK</description>
            <name>RWAIT_FLCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FLCLKEN</description>
            <name>FLCLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTRLENZ</description>
            <name>CTRLENZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NOCOLRED</description>
            <name>NOCOLRED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PRECOL</description>
            <name>PRECOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TI_OTP</description>
            <name>TI_OTP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OTP</description>
            <name>OTP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TEZ</description>
            <name>TEZ</name>
          </field>
        </fields>
        <name>FBSTROBES</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x104</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2104</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EXECUTEZ</description>
            <name>EXECUTEZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>V3PWRDNZ</description>
            <name>V3PWRDNZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>V5PWRDNZ</description>
            <name>V5PWRDNZ</name>
          </field>
        </fields>
        <name>FPSTROBES</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x103</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2108</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>MODE</description>
            <name>MODE</name>
          </field>
        </fields>
        <name>FBMODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x210C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>TCR</description>
            <name>TCR</name>
          </field>
        </fields>
        <name>FTCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2110</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FADDR</description>
            <name>FADDR</name>
          </field>
        </fields>
        <name>FADDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x211C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WDATA_BLK_CLR</description>
            <name>WDATA_BLK_CLR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TEST_EN</description>
            <name>TEST_EN</name>
          </field>
        </fields>
        <name>FTCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2120</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FWPWRITE0</description>
            <name>FWPWRITE0</name>
          </field>
        </fields>
        <name>FWPWRITE0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2124</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FWPWRITE1</description>
            <name>FWPWRITE1</name>
          </field>
        </fields>
        <name>FWPWRITE1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2128</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FWPWRITE2</description>
            <name>FWPWRITE2</name>
          </field>
        </fields>
        <name>FWPWRITE2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x212C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FWPWRITE3</description>
            <name>FWPWRITE3</name>
          </field>
        </fields>
        <name>FWPWRITE3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2130</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FWPWRITE4</description>
            <name>FWPWRITE4</name>
          </field>
        </fields>
        <name>FWPWRITE4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2134</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FWPWRITE5</description>
            <name>FWPWRITE5</name>
          </field>
        </fields>
        <name>FWPWRITE5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2138</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FWPWRITE6</description>
            <name>FWPWRITE6</name>
          </field>
        </fields>
        <name>FWPWRITE6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x213C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FWPWRITE7</description>
            <name>FWPWRITE7</name>
          </field>
        </fields>
        <name>FWPWRITE7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2140</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ECCBYTES07_00</description>
            <name>ECCBYTES07_00</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ECCBYTES15_08</description>
            <name>ECCBYTES15_08</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ECCBYTES23_16</description>
            <name>ECCBYTES23_16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ECCBYTES31_24</description>
            <name>ECCBYTES31_24</name>
          </field>
        </fields>
        <name>FWPWRITE_ECC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2144</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SAFELV</description>
            <name>SAFELV</name>
          </field>
        </fields>
        <name>FSWSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2200</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLKSEL</description>
            <name>CLKSEL</name>
          </field>
        </fields>
        <name>FSM_GLBCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2204</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTRLENZ</description>
            <name>CTRLENZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EXECUTEZ</description>
            <name>EXECUTEZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSM_ACT</description>
            <name>FSM_ACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TIOTP_ACT</description>
            <name>TIOTP_ACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OTP_ACT</description>
            <name>OTP_ACT</name>
          </field>
        </fields>
        <name>FSM_STATE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2208</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NON_OP</description>
            <name>NON_OP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OVR_PUL_CNT</description>
            <name>OVR_PUL_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INV_DAT</description>
            <name>INV_DAT</name>
          </field>
        </fields>
        <name>FSM_STAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x220C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>FSMCMD</description>
            <name>FSMCMD</name>
          </field>
        </fields>
        <name>FSM_CMD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2210</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PGM_OSU</description>
            <name>PGM_OSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ERA_OSU</description>
            <name>ERA_OSU</name>
          </field>
        </fields>
        <name>FSM_PE_OSU</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2214</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>VSTAT_CNT</description>
            <name>VSTAT_CNT</name>
          </field>
        </fields>
        <name>FSM_VSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2218</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PGM_VSU</description>
            <name>PGM_VSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ERA_VSU</description>
            <name>ERA_VSU</name>
          </field>
        </fields>
        <name>FSM_PE_VSU</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x221C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADD_EXZ</description>
            <name>ADD_EXZ</name>
          </field>
        </fields>
        <name>FSM_CMP_VSU</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2220</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>REP_VSU</description>
            <name>REP_VSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>EXE_VALD</description>
            <name>EXE_VALD</name>
          </field>
        </fields>
        <name>FSM_EX_VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x301</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2224</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RD_H</description>
            <name>RD_H</name>
          </field>
        </fields>
        <name>FSM_RD_H</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2228</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PGM_OH</description>
            <name>PGM_OH</name>
          </field>
        </fields>
        <name>FSM_P_OH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x222C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>ERA_OH</description>
            <name>ERA_OH</name>
          </field>
        </fields>
        <name>FSM_ERA_OH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2230</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>SAV_P_PUL</description>
            <name>SAV_P_PUL</name>
          </field>
        </fields>
        <name>FSM_SAV_PPUL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2234</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PGM_VH</description>
            <name>PGM_VH</name>
          </field>
        </fields>
        <name>FSM_PE_VH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2240</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PROG_PUL_WIDTH</description>
            <name>PROG_PUL_WIDTH</name>
          </field>
        </fields>
        <name>FSM_PRG_PW</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2244</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_ERA_PW</description>
            <name>FSM_ERA_PW</name>
          </field>
        </fields>
        <name>FSM_ERA_PW</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2254</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>SAV_ERA_PUL</description>
            <name>SAV_ERA_PUL</name>
          </field>
        </fields>
        <name>FSM_SAV_ERA_PUL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2258</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_TIMER</description>
            <name>FSM_TIMER</name>
          </field>
        </fields>
        <name>FSM_TIMER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x225C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>RDV_SUBMODE</description>
            <name>RDV_SUBMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PGM_SUBMODE</description>
            <name>PGM_SUBMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ERA_SUBMODE</description>
            <name>ERA_SUBMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SUBMODE</description>
            <name>SUBMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>SAV_PGM_CMD</description>
            <name>SAV_PGM_CMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>SAV_ERA_MODE</description>
            <name>SAV_ERA_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>MODE</description>
            <name>MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CMD</description>
            <name>CMD</name>
          </field>
        </fields>
        <name>FSM_MODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2260</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PGM_BANK</description>
            <name>PGM_BANK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x17</bitWidth>
            <description>PGM_ADDR</description>
            <name>PGM_ADDR</name>
          </field>
        </fields>
        <name>FSM_PGM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2264</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ERA_BANK</description>
            <name>ERA_BANK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x17</bitWidth>
            <description>ERA_ADDR</description>
            <name>ERA_ADDR</name>
          </field>
        </fields>
        <name>FSM_ERA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2268</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BEG_EC_LEVEL</description>
            <name>BEG_EC_LEVEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>MAX_PRG_PUL</description>
            <name>MAX_PRG_PUL</name>
          </field>
        </fields>
        <name>FSM_PRG_PUL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40032</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x226C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>MAX_EC_LEVEL</description>
            <name>MAX_EC_LEVEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>MAX_ERA_PUL</description>
            <name>MAX_ERA_PUL</name>
          </field>
        </fields>
        <name>FSM_ERA_PUL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40BB8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2270</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>EC_STEP_SIZE</description>
            <name>EC_STEP_SIZE</name>
          </field>
        </fields>
        <name>FSM_STEP_SIZE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2274</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>CUR_EC_LEVEL</description>
            <name>CUR_EC_LEVEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>PUL_CNTR</description>
            <name>PUL_CNTR</name>
          </field>
        </fields>
        <name>FSM_PUL_CNTR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2278</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EC_STEP_HEIGHT</description>
            <name>EC_STEP_HEIGHT</name>
          </field>
        </fields>
        <name>FSM_EC_STEP_HEIGHT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x227C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DO_PRECOND</description>
            <name>DO_PRECOND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSM_INT_EN</description>
            <name>FSM_INT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ALL_BANKS</description>
            <name>ALL_BANKS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CMPV_ALLOWED</description>
            <name>CMPV_ALLOWED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RANDOM</description>
            <name>RANDOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RV_SEC_EN</description>
            <name>RV_SEC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RV_RES</description>
            <name>RV_RES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RV_INT_EN</description>
            <name>RV_INT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ONE_TIME_GOOD</description>
            <name>ONE_TIME_GOOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DO_REDU_COL</description>
            <name>DO_REDU_COL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DBG_SHORT_ROW</description>
            <name>DBG_SHORT_ROW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PGM_SEC_COF_EN</description>
            <name>PGM_SEC_COF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PREC_STOP_EN</description>
            <name>PREC_STOP_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIS_TST_EN</description>
            <name>DIS_TST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CMD_EN</description>
            <name>CMD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INV_DATA</description>
            <name>INV_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OVERRIDE</description>
            <name>OVERRIDE</name>
          </field>
        </fields>
        <name>FSM_ST_MACHINE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x800500</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2280</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BLK_TIOTP</description>
            <name>BLK_TIOTP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BLK_OTP</description>
            <name>BLK_OTP</name>
          </field>
        </fields>
        <name>FSM_FLES</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2288</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>WR_ENA</description>
            <name>WR_ENA</name>
          </field>
        </fields>
        <name>FSM_WR_ENA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x228C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_ACC_PP</description>
            <name>FSM_ACC_PP</name>
          </field>
        </fields>
        <name>FSM_ACC_PP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2290</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>ACC_EP</description>
            <name>ACC_EP</name>
          </field>
        </fields>
        <name>FSM_ACC_EP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x22A0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>BANK</description>
            <name>BANK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1C</bitWidth>
            <description>CUR_ADDR</description>
            <name>CUR_ADDR</name>
          </field>
        </fields>
        <name>FSM_ADDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22A4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SECT_ERASED</description>
            <name>SECT_ERASED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>FSM_SECTOR_EXTENSION</description>
            <name>FSM_SECTOR_EXTENSION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SECTOR</description>
            <name>SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SEC_OUT</description>
            <name>SEC_OUT</name>
          </field>
        </fields>
        <name>FSM_SECTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x22A8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x14</bitWidth>
            <description>MOD_VERSION</description>
            <name>MOD_VERSION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CONFIG_CRC</description>
            <name>CONFIG_CRC</name>
          </field>
        </fields>
        <name>FMC_REV_ID</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x22AC</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>FSM_ERR_ADDR</description>
            <name>FSM_ERR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FSM_ERR_BANK</description>
            <name>FSM_ERR_BANK</name>
          </field>
        </fields>
        <name>FSM_ERR_ADDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x22B0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>FSM_PGM_MAXPUL</description>
            <name>FSM_PGM_MAXPUL</name>
          </field>
        </fields>
        <name>FSM_PGM_MAXPUL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22B4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SUSPEND_NOW</description>
            <name>SUSPEND_NOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>FSMEXECUTE</description>
            <name>FSMEXECUTE</name>
          </field>
        </fields>
        <name>FSM_EXECUTE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA000A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22C0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_SECTOR1</description>
            <name>FSM_SECTOR1</name>
          </field>
        </fields>
        <name>FSM_SECTOR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22C4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_SECTOR2</description>
            <name>FSM_SECTOR2</name>
          </field>
        </fields>
        <name>FSM_SECTOR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22E0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_BSLE0</description>
            <name>FSM_BSLE0</name>
          </field>
        </fields>
        <name>FSM_BSLE0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22E4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_BSL1</description>
            <name>FSM_BSL1</name>
          </field>
        </fields>
        <name>FSM_BSLE1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22F0</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_BSLP0</description>
            <name>FSM_BSLP0</name>
          </field>
        </fields>
        <name>FSM_BSLP0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22F4</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>FSM_BSL1</description>
            <name>FSM_BSL1</name>
          </field>
        </fields>
        <name>FSM_BSLP1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2400</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>EE_BANK_WIDTH</description>
            <name>EE_BANK_WIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EE_NUM_BANK</description>
            <name>EE_NUM_BANK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>MAIN_BANK_WIDTH</description>
            <name>MAIN_BANK_WIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>MAIN_NUM_BANK</description>
            <name>MAIN_NUM_BANK</name>
          </field>
        </fields>
        <name>FCFG_BANK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x401</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2404</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>FAMILY_TYPE</description>
            <name>FAMILY_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MEM_MAP</description>
            <name>MEM_MAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CPU2</description>
            <name>CPU2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EE_IN_MAIN</description>
            <name>EE_IN_MAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ROM</description>
            <name>ROM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IFLUSH</description>
            <name>IFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SIL3</description>
            <name>SIL3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ECCA</description>
            <name>ECCA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AUTO_SUSP</description>
            <name>AUTO_SUSP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UERR</description>
            <name>UERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CPU_TYPE1</description>
            <name>CPU_TYPE1</name>
          </field>
        </fields>
        <name>FCFG_WRAPPER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x50009007</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2408</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B7_TYPE</description>
            <name>B7_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B6_TYPE</description>
            <name>B6_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B5_TYPE</description>
            <name>B5_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B4_TYPE</description>
            <name>B4_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B3_TYPE</description>
            <name>B3_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B2_TYPE</description>
            <name>B2_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B1_TYPE</description>
            <name>B1_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B0_TYPE</description>
            <name>B0_TYPE</name>
          </field>
        </fields>
        <name>FCFG_BNK_TYPE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2410</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B0_MAX_SECTOR</description>
            <name>B0_MAX_SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B0_MUX_FACTOR</description>
            <name>B0_MUX_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>B0_START_ADDR</description>
            <name>B0_START_ADDR</name>
          </field>
        </fields>
        <name>FCFG_B0_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2414</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B1_MAX_SECTOR</description>
            <name>B1_MAX_SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B1_MUX_FACTOR</description>
            <name>B1_MUX_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>B1_START_ADDR</description>
            <name>B1_START_ADDR</name>
          </field>
        </fields>
        <name>FCFG_B1_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2418</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B2_MAX_SECTOR</description>
            <name>B2_MAX_SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B2_MUX_FACTOR</description>
            <name>B2_MUX_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>B2_START_ADDR</description>
            <name>B2_START_ADDR</name>
          </field>
        </fields>
        <name>FCFG_B2_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x241C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B3_MAX_SECTOR</description>
            <name>B3_MAX_SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B3_MUX_FACTOR</description>
            <name>B3_MUX_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>B3_START_ADDR</description>
            <name>B3_START_ADDR</name>
          </field>
        </fields>
        <name>FCFG_B3_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2420</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B4_MAX_SECTOR</description>
            <name>B4_MAX_SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B4_MUX_FACTOR</description>
            <name>B4_MUX_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>B4_START_ADDR</description>
            <name>B4_START_ADDR</name>
          </field>
        </fields>
        <name>FCFG_B4_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2424</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B5_MAX_SECTOR</description>
            <name>B5_MAX_SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B5_MUX_FACTOR</description>
            <name>B5_MUX_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>B5_START_ADDR</description>
            <name>B5_START_ADDR</name>
          </field>
        </fields>
        <name>FCFG_B5_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2428</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B6_MAX_SECTOR</description>
            <name>B6_MAX_SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B6_MUX_FACTOR</description>
            <name>B6_MUX_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>B6_START_ADDR</description>
            <name>B6_START_ADDR</name>
          </field>
        </fields>
        <name>FCFG_B6_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x242C</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B7_MAX_SECTOR</description>
            <name>B7_MAX_SECTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B7_MUX_FACTOR</description>
            <name>B7_MUX_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>B7_START_ADDR</description>
            <name>B7_START_ADDR</name>
          </field>
        </fields>
        <name>FCFG_B7_START</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2430</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>B0_NUM_SECTORS</description>
            <name>B0_NUM_SECTORS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>B0_SECT_SIZE</description>
            <name>B0_SECT_SIZE</name>
          </field>
        </fields>
        <name>FCFG_B0_SSIZE0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200004</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40022000</baseAddress>
    <description>MCU GPIO - I/F for controlling and reading IO status and IO event status
    
    </description>
    <interrupts></interrupts>
    <name>GPIO</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Data Out 0 to 3
        
        Alias register for byte access to each bit in DOUT31_0</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO3</description>
            <name>DIO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO2</description>
            <name>DIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO1</description>
            <name>DIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO0</description>
            <name>DIO0</name>
          </field>
        </fields>
        <name>DOUT3_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Data Out 4 to 7
        
        Alias register for byte access to each bit in DOUT31_0</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO7</description>
            <name>DIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO6</description>
            <name>DIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO5</description>
            <name>DIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO4</description>
            <name>DIO4</name>
          </field>
        </fields>
        <name>DOUT7_4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Data Out 8 to 11
        
        Alias register for byte access to each bit in DOUT31_0</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO11</description>
            <name>DIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO10</description>
            <name>DIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO9</description>
            <name>DIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO8</description>
            <name>DIO8</name>
          </field>
        </fields>
        <name>DOUT11_8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Data Out 12 to 15
        
        Alias register for byte access to each bit in DOUT31_0</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO15</description>
            <name>DIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO14</description>
            <name>DIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO13</description>
            <name>DIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO12</description>
            <name>DIO12</name>
          </field>
        </fields>
        <name>DOUT15_12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Data Out 16 to 19
        
        Alias register for byte access to each bit in DOUT31_0</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO19</description>
            <name>DIO19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO18</description>
            <name>DIO18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO17</description>
            <name>DIO17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO16</description>
            <name>DIO16</name>
          </field>
        </fields>
        <name>DOUT19_16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Data Out 20 to 23
        
        Alias register for byte access to each bit in DOUT31_0</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO23</description>
            <name>DIO23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO22</description>
            <name>DIO22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO21</description>
            <name>DIO21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO20</description>
            <name>DIO20</name>
          </field>
        </fields>
        <name>DOUT23_20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Data Out 24 to 27
        
        Alias register for byte access to each bit in DOUT31_0</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO27</description>
            <name>DIO27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO26</description>
            <name>DIO26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO25</description>
            <name>DIO25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO24</description>
            <name>DIO24</name>
          </field>
        </fields>
        <name>DOUT27_24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Data Out 28 to 31
        
        Alias register for byte access to each bit in DOUT31_0</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO31</description>
            <name>DIO31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO30</description>
            <name>DIO30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO29</description>
            <name>DIO29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO28</description>
            <name>DIO28</name>
          </field>
        </fields>
        <name>DOUT31_28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>Data Output for DIO 0 to 31</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO31</description>
            <name>DIO31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO30</description>
            <name>DIO30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO29</description>
            <name>DIO29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO28</description>
            <name>DIO28</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO27</description>
            <name>DIO27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO26</description>
            <name>DIO26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO25</description>
            <name>DIO25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO24</description>
            <name>DIO24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO23</description>
            <name>DIO23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO22</description>
            <name>DIO22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO21</description>
            <name>DIO21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO20</description>
            <name>DIO20</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO19</description>
            <name>DIO19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO18</description>
            <name>DIO18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO17</description>
            <name>DIO17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO16</description>
            <name>DIO16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO15</description>
            <name>DIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO14</description>
            <name>DIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO13</description>
            <name>DIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO12</description>
            <name>DIO12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO11</description>
            <name>DIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO10</description>
            <name>DIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO9</description>
            <name>DIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO8</description>
            <name>DIO8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO7</description>
            <name>DIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO6</description>
            <name>DIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO5</description>
            <name>DIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO4</description>
            <name>DIO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO3</description>
            <name>DIO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO2</description>
            <name>DIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO1</description>
            <name>DIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO0</description>
            <name>DIO0</name>
          </field>
        </fields>
        <name>DOUT31_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x90</addressOffset>
        <description>Data Out Set
        
        Writing 1 to a bit position sets the corresponding bit in the DOUT31_0 register</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO31</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO30</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO29</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO28</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO28</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO27</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO26</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO25</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO24</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO23</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO22</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO21</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO20</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO20</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO19</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO18</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO17</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO16</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO15</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO14</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO13</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO12</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO11</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO10</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO9</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO8</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO7</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO6</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO5</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO4</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO3</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO2</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO1</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO0</description>
            <modifiedWriteValues>oneToSet</modifiedWriteValues>
            <name>DIO0</name>
          </field>
        </fields>
        <name>DOUTSET31_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xA0</addressOffset>
        <description>Data Out Clear
        
        Writing 1 to a bit position clears the corresponding bit in the DOUT31_0 register</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO31</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO30</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO29</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO28</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO28</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO27</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO26</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO25</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO24</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO23</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO22</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO21</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO20</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO20</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO19</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO18</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO17</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO16</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO15</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO14</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO13</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO12</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO11</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO10</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO9</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO8</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO7</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO6</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO5</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO4</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO3</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO2</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO1</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO0</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO0</name>
          </field>
        </fields>
        <name>DOUTCLR31_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>Data Out Toggle
        
        Writing 1 to a bit position will invert the corresponding DIO output.</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO31</description>
            <name>DIO31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO30</description>
            <name>DIO30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO29</description>
            <name>DIO29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO28</description>
            <name>DIO28</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO27</description>
            <name>DIO27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO26</description>
            <name>DIO26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO25</description>
            <name>DIO25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO24</description>
            <name>DIO24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO23</description>
            <name>DIO23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO22</description>
            <name>DIO22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO21</description>
            <name>DIO21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO20</description>
            <name>DIO20</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO19</description>
            <name>DIO19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO18</description>
            <name>DIO18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO17</description>
            <name>DIO17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO16</description>
            <name>DIO16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO15</description>
            <name>DIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO14</description>
            <name>DIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO13</description>
            <name>DIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO12</description>
            <name>DIO12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO11</description>
            <name>DIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO10</description>
            <name>DIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO9</description>
            <name>DIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO8</description>
            <name>DIO8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO7</description>
            <name>DIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO6</description>
            <name>DIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO5</description>
            <name>DIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO4</description>
            <name>DIO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO3</description>
            <name>DIO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO2</description>
            <name>DIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO1</description>
            <name>DIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO0</description>
            <name>DIO0</name>
          </field>
        </fields>
        <name>DOUTTGL31_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC0</addressOffset>
        <description>Data Input from DIO 0 to 31</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO31</description>
            <name>DIO31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO30</description>
            <name>DIO30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO29</description>
            <name>DIO29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO28</description>
            <name>DIO28</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO27</description>
            <name>DIO27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO26</description>
            <name>DIO26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO25</description>
            <name>DIO25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO24</description>
            <name>DIO24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO23</description>
            <name>DIO23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO22</description>
            <name>DIO22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO21</description>
            <name>DIO21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO20</description>
            <name>DIO20</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO19</description>
            <name>DIO19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO18</description>
            <name>DIO18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO17</description>
            <name>DIO17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO16</description>
            <name>DIO16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO15</description>
            <name>DIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO14</description>
            <name>DIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO13</description>
            <name>DIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO12</description>
            <name>DIO12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO11</description>
            <name>DIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO10</description>
            <name>DIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO9</description>
            <name>DIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO8</description>
            <name>DIO8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO7</description>
            <name>DIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO6</description>
            <name>DIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO5</description>
            <name>DIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO4</description>
            <name>DIO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO3</description>
            <name>DIO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO2</description>
            <name>DIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO1</description>
            <name>DIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO0</description>
            <name>DIO0</name>
          </field>
        </fields>
        <name>DIN31_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD0</addressOffset>
        <description>Data Output Enable for DIO 0 to 31</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO31</description>
            <name>DIO31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO30</description>
            <name>DIO30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO29</description>
            <name>DIO29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO28</description>
            <name>DIO28</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO27</description>
            <name>DIO27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO26</description>
            <name>DIO26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO25</description>
            <name>DIO25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO24</description>
            <name>DIO24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO23</description>
            <name>DIO23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO22</description>
            <name>DIO22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO21</description>
            <name>DIO21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO20</description>
            <name>DIO20</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO19</description>
            <name>DIO19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO18</description>
            <name>DIO18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO17</description>
            <name>DIO17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO16</description>
            <name>DIO16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO15</description>
            <name>DIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO14</description>
            <name>DIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO13</description>
            <name>DIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO12</description>
            <name>DIO12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO11</description>
            <name>DIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO10</description>
            <name>DIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO9</description>
            <name>DIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO8</description>
            <name>DIO8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO7</description>
            <name>DIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO6</description>
            <name>DIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO5</description>
            <name>DIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO4</description>
            <name>DIO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO3</description>
            <name>DIO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO2</description>
            <name>DIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO1</description>
            <name>DIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO0</description>
            <name>DIO0</name>
          </field>
        </fields>
        <name>DOE31_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE0</addressOffset>
        <description>Event Register for DIO 0 to 31
        
        Reading  this registers will return 1 for triggered event and 0 for non-triggered events. 
        Writing a 1 to a bit field will clear the event. 
        
        The configuration of events is done inside MCU IOC, e.g. events for DIO #0 is configured in IOC:IOCFG0.EDGE_DET and IOC:IOCFG0.EDGE_IRQ_EN.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO31</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO31</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO30</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO30</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO29</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO29</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO28</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO28</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO27</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO26</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO26</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO25</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO25</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO24</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO23</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO23</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO22</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO22</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO21</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO21</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO20</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO20</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO19</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO19</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO18</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO18</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO17</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO17</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO16</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO15</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO14</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO13</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO12</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO11</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO10</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO9</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO8</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO7</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO6</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO5</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO4</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO3</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO2</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO1</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIO0</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DIO0</name>
          </field>
        </fields>
        <name>EVFLAGS31_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40010000</baseAddress>
    <description>General Purpose Timer.
    
    </description>
    <interrupts></interrupts>
    <name>GPT0</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Timer A Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TCACT</description>
            <name>TCACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACINTD</description>
            <name>TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPLO</description>
            <name>TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMRSU</description>
            <name>TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPWMIE</description>
            <name>TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAILD</description>
            <name>TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TASNAPS</description>
            <name>TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAWOT</description>
            <name>TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMIE</description>
            <name>TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACDIR</description>
            <name>TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAAMS</description>
            <name>TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACM</description>
            <name>TACM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TAMR</description>
            <name>TAMR</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Timer B Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TCACT</description>
            <name>TCACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCINTD</description>
            <name>TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPLO</description>
            <name>TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMRSU</description>
            <name>TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPWMIE</description>
            <name>TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBILD</description>
            <name>TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBSNAPS</description>
            <name>TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBWOT</description>
            <name>TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMIE</description>
            <name>TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCDIR</description>
            <name>TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBAMS</description>
            <name>TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCM</description>
            <name>TBCM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TBMR</description>
            <name>TBMR</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Control</description>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPWML</description>
            <name>TBPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TBEVENT</description>
            <name>TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBSTALL</description>
            <name>TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBEN</description>
            <name>TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPWML</description>
            <name>TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCEN</description>
            <name>RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TAEVENT</description>
            <name>TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TASTALL</description>
            <name>TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAEN</description>
            <name>TAEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Synch Register
        
        </description>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC3</description>
            <name>SYNC3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC2</description>
            <name>SYNC2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC1</description>
            <name>SYNC1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC0</description>
            <name>SYNC0</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Interrupt Mask
        This register is used to enable the interrupts.
        Associated registers:
        RIS, MIS, ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUMIS</description>
            <name>WUMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABIM</description>
            <name>DMABIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMIM</description>
            <name>TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEIM</description>
            <name>CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMIM</description>
            <name>CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOIM</description>
            <name>TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAIM</description>
            <name>DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMIM</description>
            <name>TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCIM</description>
            <name>RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEIM</description>
            <name>CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMIM</description>
            <name>CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOIM</description>
            <name>TATOIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Raw Interrupt Status
        Associated registers:
        IMR, MIS, ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WURIS</description>
            <name>WURIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABRIS</description>
            <name>DMABRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMRIS</description>
            <name>TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBERIS</description>
            <name>CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMRIS</description>
            <name>CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTORIS</description>
            <name>TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAARIS</description>
            <name>DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMRIS</description>
            <name>TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCRIS</description>
            <name>RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAERIS</description>
            <name>CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMRIS</description>
            <name>CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATORIS</description>
            <name>TATORIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Masked Interrupt Status
        Values are result of bitwise AND operation between RIS and IMR
        Assosciated clear register: ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUMIS</description>
            <name>WUMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABMIS</description>
            <name>DMABMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMMIS</description>
            <name>TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEMIS</description>
            <name>CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMMIS</description>
            <name>CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOMIS</description>
            <name>TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAMIS</description>
            <name>DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMMIS</description>
            <name>TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCMIS</description>
            <name>RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEMIS</description>
            <name>CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMMIS</description>
            <name>CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOMIS</description>
            <name>TATOMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Interrupt Clear
        This register is used to clear status bits in the RIS and MIS registers</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>WUECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DMABINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TATOCINT</name>
          </field>
        </fields>
        <name>ICLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Timer A Interval Load  Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAILR</description>
            <name>TAILR</name>
          </field>
        </fields>
        <name>TAILR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Timer B Interval Load  Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBILR</description>
            <name>TBILR</name>
          </field>
        </fields>
        <name>TBILR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Timer A Match Register
        
        Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.
        
        In Edge-Count mode, this register along with TAILR, determines how many edge events are counted.
        The total number of edge events counted is equal to the value in TAILR minus this value.
        
        Note that in edge-count mode, when executing an up-count, the value of TAPR and TAILR must be greater than the value of TAPMR and TAMATCHR.
        
        In PWM mode, this value along with TAILR, determines the duty cycle of the output PWM signal.
        
        When a 16/32-bit GPT is configured to one of the 32-bit modes, TAMATCHR appears as a 32-bit register. (The upper 16-bits correspond to the contents TBMATCHR).
        
        In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of TBMATCHR.
        
        Note : This register is updated internally (takes effect) based on TAMR.TAMRSU
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAMATCHR</description>
            <name>TAMATCHR</name>
          </field>
        </fields>
        <name>TAMATCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Timer B Match Register
        
         When a GPT is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of  TAMATCHR.
        Reads from this register return the current match value of Timer B and writes are ignored.
        In a 16-bit mode, bits 15:0 are used for the match value. Bits 31:16 are reserved in both cases.
        
        Note : This register is updated internally (takes effect) based on TBMR.TBMRSU</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>TBMATCHR</description>
            <name>TBMATCHR</name>
          </field>
        </fields>
        <name>TBMATCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Timer A Pre-scale
        This register allows software to extend the range of the timers when they are used individually.
        When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter.
        When acting as a true prescaler, the prescaler counts down to 0 before the value in TAR and TAV registers are incremented.
        In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPT.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TAPSR</description>
            <name>TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Timer B Pre-scale
        This register allows software to extend the range of the timers when they are used individually.
        When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter.
        When acting as a true prescaler, the prescaler counts down to 0 before the value in TBR and TBV registers are incremented.
        In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPT.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TBPSR</description>
            <name>TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Timer A Pre-scale Match
        This register allows software to extend the range of the TAMATCHR when used individually.  
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TAPSMR</description>
            <name>TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Timer B Pre-scale Match
        This register allows software to extend the range of the TBMATCHR when used individually.  
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TBPSMR</description>
            <name>TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>Timer A Register
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAR</description>
            <name>TAR</name>
          </field>
        </fields>
        <name>TAR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4C</addressOffset>
        <description>Timer B Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBR</description>
            <name>TBR</name>
          </field>
        </fields>
        <name>TBR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Timer A Value 
        This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAV</description>
            <name>TAV</name>
          </field>
        </fields>
        <name>TAV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Timer B Value 
        This register shows the current value of the free running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count  1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBV</description>
            <name>TBV</name>
          </field>
        </fields>
        <name>TBV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x58</addressOffset>
        <description>RTC Pre-divide Value 
        This register shows the current value of the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count  -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTCPD</description>
            <name>RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7FFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C</addressOffset>
        <description>Timer A Pre-scale Snap-shot 
        
        Based on the value in the register field TAMR.TAILD, this register is updated with the value from TAPR register either on the next cycle or on the next timeout.
        
        
        This register shows the current value of the Timer A pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled a read of a timer value will return the current count -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSS</description>
            <name>PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x60</addressOffset>
        <description>Timer B Pre-scale Snap-shot 
        
        Based on the value in the register field TBMR.TBILD, this register is updated with the value from TBPR register either on the next cycle or on the next timeout.
        
        This register shows the current value of the Timer B pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled  a read of a timer value will return the current count -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSS</description>
            <name>PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x64</addressOffset>
        <description>Timer A Pre-scale Value 
        This register shows the current value of the Timer A free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled,  a read of a timer value will return the current count  1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSV</description>
            <name>PSV</name>
          </field>
        </fields>
        <name>TAPV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x68</addressOffset>
        <description>Timer B Pre-scale Value 
        This register shows the current value of the Timer B free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count-1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSV</description>
            <name>PSV</name>
          </field>
        </fields>
        <name>TBPV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>DMA Event 
        This register allows software to enable/disable GPT DMA trigger events. </description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMDMAEN</description>
            <name>TBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEDMAEN</description>
            <name>CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMDMAEN</description>
            <name>CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTODMAEN</description>
            <name>TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMDMAEN</description>
            <name>TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCDMAEN</description>
            <name>RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEDMAEN</description>
            <name>CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMDMAEN</description>
            <name>CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATODMAEN</description>
            <name>TATODMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB0</addressOffset>
        <description>Peripheral Version
        This register provides information regarding the GPT version</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VERSION</description>
            <name>VERSION</name>
          </field>
        </fields>
        <name>VERSION</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x400</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFB4</addressOffset>
        <description>Combined CCP Output
        This register is used to logically AND CCP output pairs for each timer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCP_AND_EN</description>
            <name>CCP_AND_EN</name>
          </field>
        </fields>
        <name>ANDCCP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40011000</baseAddress>
    <description>General Purpose Timer.
    
    </description>
    <interrupts></interrupts>
    <name>GPT1</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Timer A Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TCACT</description>
            <name>TCACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACINTD</description>
            <name>TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPLO</description>
            <name>TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMRSU</description>
            <name>TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPWMIE</description>
            <name>TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAILD</description>
            <name>TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TASNAPS</description>
            <name>TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAWOT</description>
            <name>TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMIE</description>
            <name>TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACDIR</description>
            <name>TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAAMS</description>
            <name>TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACM</description>
            <name>TACM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TAMR</description>
            <name>TAMR</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Timer B Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TCACT</description>
            <name>TCACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCINTD</description>
            <name>TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPLO</description>
            <name>TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMRSU</description>
            <name>TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPWMIE</description>
            <name>TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBILD</description>
            <name>TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBSNAPS</description>
            <name>TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBWOT</description>
            <name>TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMIE</description>
            <name>TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCDIR</description>
            <name>TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBAMS</description>
            <name>TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCM</description>
            <name>TBCM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TBMR</description>
            <name>TBMR</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Control</description>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPWML</description>
            <name>TBPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TBEVENT</description>
            <name>TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBSTALL</description>
            <name>TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBEN</description>
            <name>TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPWML</description>
            <name>TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCEN</description>
            <name>RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TAEVENT</description>
            <name>TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TASTALL</description>
            <name>TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAEN</description>
            <name>TAEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Synch Register
        
        </description>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC3</description>
            <name>SYNC3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC2</description>
            <name>SYNC2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC1</description>
            <name>SYNC1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC0</description>
            <name>SYNC0</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Interrupt Mask
        This register is used to enable the interrupts.
        Associated registers:
        RIS, MIS, ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUMIS</description>
            <name>WUMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABIM</description>
            <name>DMABIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMIM</description>
            <name>TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEIM</description>
            <name>CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMIM</description>
            <name>CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOIM</description>
            <name>TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAIM</description>
            <name>DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMIM</description>
            <name>TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCIM</description>
            <name>RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEIM</description>
            <name>CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMIM</description>
            <name>CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOIM</description>
            <name>TATOIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Raw Interrupt Status
        Associated registers:
        IMR, MIS, ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WURIS</description>
            <name>WURIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABRIS</description>
            <name>DMABRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMRIS</description>
            <name>TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBERIS</description>
            <name>CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMRIS</description>
            <name>CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTORIS</description>
            <name>TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAARIS</description>
            <name>DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMRIS</description>
            <name>TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCRIS</description>
            <name>RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAERIS</description>
            <name>CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMRIS</description>
            <name>CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATORIS</description>
            <name>TATORIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Masked Interrupt Status
        Values are result of bitwise AND operation between RIS and IMR
        Assosciated clear register: ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUMIS</description>
            <name>WUMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABMIS</description>
            <name>DMABMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMMIS</description>
            <name>TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEMIS</description>
            <name>CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMMIS</description>
            <name>CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOMIS</description>
            <name>TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAMIS</description>
            <name>DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMMIS</description>
            <name>TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCMIS</description>
            <name>RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEMIS</description>
            <name>CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMMIS</description>
            <name>CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOMIS</description>
            <name>TATOMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Interrupt Clear
        This register is used to clear status bits in the RIS and MIS registers</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>WUECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DMABINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TATOCINT</name>
          </field>
        </fields>
        <name>ICLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Timer A Interval Load  Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAILR</description>
            <name>TAILR</name>
          </field>
        </fields>
        <name>TAILR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Timer B Interval Load  Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBILR</description>
            <name>TBILR</name>
          </field>
        </fields>
        <name>TBILR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Timer A Match Register
        
        Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.
        
        In Edge-Count mode, this register along with TAILR, determines how many edge events are counted.
        The total number of edge events counted is equal to the value in TAILR minus this value.
        
        Note that in edge-count mode, when executing an up-count, the value of TAPR and TAILR must be greater than the value of TAPMR and TAMATCHR.
        
        In PWM mode, this value along with TAILR, determines the duty cycle of the output PWM signal.
        
        When a 16/32-bit GPT is configured to one of the 32-bit modes, TAMATCHR appears as a 32-bit register. (The upper 16-bits correspond to the contents TBMATCHR).
        
        In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of TBMATCHR.
        
        Note : This register is updated internally (takes effect) based on TAMR.TAMRSU
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAMATCHR</description>
            <name>TAMATCHR</name>
          </field>
        </fields>
        <name>TAMATCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Timer B Match Register
        
         When a GPT is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of  TAMATCHR.
        Reads from this register return the current match value of Timer B and writes are ignored.
        In a 16-bit mode, bits 15:0 are used for the match value. Bits 31:16 are reserved in both cases.
        
        Note : This register is updated internally (takes effect) based on TBMR.TBMRSU</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>TBMATCHR</description>
            <name>TBMATCHR</name>
          </field>
        </fields>
        <name>TBMATCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Timer A Pre-scale
        This register allows software to extend the range of the timers when they are used individually.
        When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter.
        When acting as a true prescaler, the prescaler counts down to 0 before the value in TAR and TAV registers are incremented.
        In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPT.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TAPSR</description>
            <name>TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Timer B Pre-scale
        This register allows software to extend the range of the timers when they are used individually.
        When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter.
        When acting as a true prescaler, the prescaler counts down to 0 before the value in TBR and TBV registers are incremented.
        In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPT.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TBPSR</description>
            <name>TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Timer A Pre-scale Match
        This register allows software to extend the range of the TAMATCHR when used individually.  
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TAPSMR</description>
            <name>TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Timer B Pre-scale Match
        This register allows software to extend the range of the TBMATCHR when used individually.  
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TBPSMR</description>
            <name>TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>Timer A Register
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAR</description>
            <name>TAR</name>
          </field>
        </fields>
        <name>TAR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4C</addressOffset>
        <description>Timer B Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBR</description>
            <name>TBR</name>
          </field>
        </fields>
        <name>TBR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Timer A Value 
        This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAV</description>
            <name>TAV</name>
          </field>
        </fields>
        <name>TAV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Timer B Value 
        This register shows the current value of the free running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count  1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBV</description>
            <name>TBV</name>
          </field>
        </fields>
        <name>TBV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x58</addressOffset>
        <description>RTC Pre-divide Value 
        This register shows the current value of the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count  -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTCPD</description>
            <name>RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7FFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C</addressOffset>
        <description>Timer A Pre-scale Snap-shot 
        
        Based on the value in the register field TAMR.TAILD, this register is updated with the value from TAPR register either on the next cycle or on the next timeout.
        
        
        This register shows the current value of the Timer A pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled a read of a timer value will return the current count -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSS</description>
            <name>PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x60</addressOffset>
        <description>Timer B Pre-scale Snap-shot 
        
        Based on the value in the register field TBMR.TBILD, this register is updated with the value from TBPR register either on the next cycle or on the next timeout.
        
        This register shows the current value of the Timer B pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled  a read of a timer value will return the current count -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSS</description>
            <name>PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x64</addressOffset>
        <description>Timer A Pre-scale Value 
        This register shows the current value of the Timer A free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled,  a read of a timer value will return the current count  1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSV</description>
            <name>PSV</name>
          </field>
        </fields>
        <name>TAPV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x68</addressOffset>
        <description>Timer B Pre-scale Value 
        This register shows the current value of the Timer B free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count-1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSV</description>
            <name>PSV</name>
          </field>
        </fields>
        <name>TBPV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>DMA Event 
        This register allows software to enable/disable GPT DMA trigger events. </description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMDMAEN</description>
            <name>TBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEDMAEN</description>
            <name>CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMDMAEN</description>
            <name>CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTODMAEN</description>
            <name>TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMDMAEN</description>
            <name>TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCDMAEN</description>
            <name>RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEDMAEN</description>
            <name>CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMDMAEN</description>
            <name>CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATODMAEN</description>
            <name>TATODMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB0</addressOffset>
        <description>Peripheral Version
        This register provides information regarding the GPT version</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VERSION</description>
            <name>VERSION</name>
          </field>
        </fields>
        <name>VERSION</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x400</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFB4</addressOffset>
        <description>Combined CCP Output
        This register is used to logically AND CCP output pairs for each timer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCP_AND_EN</description>
            <name>CCP_AND_EN</name>
          </field>
        </fields>
        <name>ANDCCP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40012000</baseAddress>
    <description>General Purpose Timer.
    
    </description>
    <interrupts></interrupts>
    <name>GPT2</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Timer A Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TCACT</description>
            <name>TCACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACINTD</description>
            <name>TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPLO</description>
            <name>TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMRSU</description>
            <name>TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPWMIE</description>
            <name>TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAILD</description>
            <name>TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TASNAPS</description>
            <name>TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAWOT</description>
            <name>TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMIE</description>
            <name>TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACDIR</description>
            <name>TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAAMS</description>
            <name>TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACM</description>
            <name>TACM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TAMR</description>
            <name>TAMR</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Timer B Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TCACT</description>
            <name>TCACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCINTD</description>
            <name>TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPLO</description>
            <name>TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMRSU</description>
            <name>TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPWMIE</description>
            <name>TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBILD</description>
            <name>TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBSNAPS</description>
            <name>TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBWOT</description>
            <name>TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMIE</description>
            <name>TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCDIR</description>
            <name>TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBAMS</description>
            <name>TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCM</description>
            <name>TBCM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TBMR</description>
            <name>TBMR</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Control</description>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPWML</description>
            <name>TBPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TBEVENT</description>
            <name>TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBSTALL</description>
            <name>TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBEN</description>
            <name>TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPWML</description>
            <name>TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCEN</description>
            <name>RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TAEVENT</description>
            <name>TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TASTALL</description>
            <name>TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAEN</description>
            <name>TAEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Synch Register
        
        </description>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC3</description>
            <name>SYNC3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC2</description>
            <name>SYNC2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC1</description>
            <name>SYNC1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC0</description>
            <name>SYNC0</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Interrupt Mask
        This register is used to enable the interrupts.
        Associated registers:
        RIS, MIS, ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUMIS</description>
            <name>WUMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABIM</description>
            <name>DMABIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMIM</description>
            <name>TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEIM</description>
            <name>CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMIM</description>
            <name>CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOIM</description>
            <name>TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAIM</description>
            <name>DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMIM</description>
            <name>TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCIM</description>
            <name>RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEIM</description>
            <name>CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMIM</description>
            <name>CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOIM</description>
            <name>TATOIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Raw Interrupt Status
        Associated registers:
        IMR, MIS, ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WURIS</description>
            <name>WURIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABRIS</description>
            <name>DMABRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMRIS</description>
            <name>TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBERIS</description>
            <name>CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMRIS</description>
            <name>CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTORIS</description>
            <name>TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAARIS</description>
            <name>DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMRIS</description>
            <name>TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCRIS</description>
            <name>RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAERIS</description>
            <name>CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMRIS</description>
            <name>CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATORIS</description>
            <name>TATORIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Masked Interrupt Status
        Values are result of bitwise AND operation between RIS and IMR
        Assosciated clear register: ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUMIS</description>
            <name>WUMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABMIS</description>
            <name>DMABMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMMIS</description>
            <name>TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEMIS</description>
            <name>CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMMIS</description>
            <name>CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOMIS</description>
            <name>TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAMIS</description>
            <name>DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMMIS</description>
            <name>TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCMIS</description>
            <name>RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEMIS</description>
            <name>CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMMIS</description>
            <name>CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOMIS</description>
            <name>TATOMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Interrupt Clear
        This register is used to clear status bits in the RIS and MIS registers</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>WUECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DMABINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TATOCINT</name>
          </field>
        </fields>
        <name>ICLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Timer A Interval Load  Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAILR</description>
            <name>TAILR</name>
          </field>
        </fields>
        <name>TAILR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Timer B Interval Load  Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBILR</description>
            <name>TBILR</name>
          </field>
        </fields>
        <name>TBILR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Timer A Match Register
        
        Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.
        
        In Edge-Count mode, this register along with TAILR, determines how many edge events are counted.
        The total number of edge events counted is equal to the value in TAILR minus this value.
        
        Note that in edge-count mode, when executing an up-count, the value of TAPR and TAILR must be greater than the value of TAPMR and TAMATCHR.
        
        In PWM mode, this value along with TAILR, determines the duty cycle of the output PWM signal.
        
        When a 16/32-bit GPT is configured to one of the 32-bit modes, TAMATCHR appears as a 32-bit register. (The upper 16-bits correspond to the contents TBMATCHR).
        
        In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of TBMATCHR.
        
        Note : This register is updated internally (takes effect) based on TAMR.TAMRSU
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAMATCHR</description>
            <name>TAMATCHR</name>
          </field>
        </fields>
        <name>TAMATCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Timer B Match Register
        
         When a GPT is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of  TAMATCHR.
        Reads from this register return the current match value of Timer B and writes are ignored.
        In a 16-bit mode, bits 15:0 are used for the match value. Bits 31:16 are reserved in both cases.
        
        Note : This register is updated internally (takes effect) based on TBMR.TBMRSU</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>TBMATCHR</description>
            <name>TBMATCHR</name>
          </field>
        </fields>
        <name>TBMATCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Timer A Pre-scale
        This register allows software to extend the range of the timers when they are used individually.
        When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter.
        When acting as a true prescaler, the prescaler counts down to 0 before the value in TAR and TAV registers are incremented.
        In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPT.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TAPSR</description>
            <name>TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Timer B Pre-scale
        This register allows software to extend the range of the timers when they are used individually.
        When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter.
        When acting as a true prescaler, the prescaler counts down to 0 before the value in TBR and TBV registers are incremented.
        In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPT.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TBPSR</description>
            <name>TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Timer A Pre-scale Match
        This register allows software to extend the range of the TAMATCHR when used individually.  
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TAPSMR</description>
            <name>TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Timer B Pre-scale Match
        This register allows software to extend the range of the TBMATCHR when used individually.  
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TBPSMR</description>
            <name>TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>Timer A Register
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAR</description>
            <name>TAR</name>
          </field>
        </fields>
        <name>TAR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4C</addressOffset>
        <description>Timer B Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBR</description>
            <name>TBR</name>
          </field>
        </fields>
        <name>TBR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Timer A Value 
        This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAV</description>
            <name>TAV</name>
          </field>
        </fields>
        <name>TAV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Timer B Value 
        This register shows the current value of the free running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count  1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBV</description>
            <name>TBV</name>
          </field>
        </fields>
        <name>TBV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x58</addressOffset>
        <description>RTC Pre-divide Value 
        This register shows the current value of the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count  -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTCPD</description>
            <name>RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7FFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C</addressOffset>
        <description>Timer A Pre-scale Snap-shot 
        
        Based on the value in the register field TAMR.TAILD, this register is updated with the value from TAPR register either on the next cycle or on the next timeout.
        
        
        This register shows the current value of the Timer A pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled a read of a timer value will return the current count -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSS</description>
            <name>PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x60</addressOffset>
        <description>Timer B Pre-scale Snap-shot 
        
        Based on the value in the register field TBMR.TBILD, this register is updated with the value from TBPR register either on the next cycle or on the next timeout.
        
        This register shows the current value of the Timer B pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled  a read of a timer value will return the current count -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSS</description>
            <name>PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x64</addressOffset>
        <description>Timer A Pre-scale Value 
        This register shows the current value of the Timer A free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled,  a read of a timer value will return the current count  1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSV</description>
            <name>PSV</name>
          </field>
        </fields>
        <name>TAPV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x68</addressOffset>
        <description>Timer B Pre-scale Value 
        This register shows the current value of the Timer B free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count-1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSV</description>
            <name>PSV</name>
          </field>
        </fields>
        <name>TBPV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>DMA Event 
        This register allows software to enable/disable GPT DMA trigger events. </description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMDMAEN</description>
            <name>TBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEDMAEN</description>
            <name>CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMDMAEN</description>
            <name>CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTODMAEN</description>
            <name>TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMDMAEN</description>
            <name>TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCDMAEN</description>
            <name>RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEDMAEN</description>
            <name>CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMDMAEN</description>
            <name>CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATODMAEN</description>
            <name>TATODMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB0</addressOffset>
        <description>Peripheral Version
        This register provides information regarding the GPT version</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VERSION</description>
            <name>VERSION</name>
          </field>
        </fields>
        <name>VERSION</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x400</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFB4</addressOffset>
        <description>Combined CCP Output
        This register is used to logically AND CCP output pairs for each timer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCP_AND_EN</description>
            <name>CCP_AND_EN</name>
          </field>
        </fields>
        <name>ANDCCP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40013000</baseAddress>
    <description>General Purpose Timer.
    
    </description>
    <interrupts></interrupts>
    <name>GPT3</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CFG</description>
            <name>CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Timer A Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TCACT</description>
            <name>TCACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACINTD</description>
            <name>TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPLO</description>
            <name>TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMRSU</description>
            <name>TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPWMIE</description>
            <name>TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAILD</description>
            <name>TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TASNAPS</description>
            <name>TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAWOT</description>
            <name>TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMIE</description>
            <name>TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACDIR</description>
            <name>TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAAMS</description>
            <name>TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TACM</description>
            <name>TACM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TAMR</description>
            <name>TAMR</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Timer B Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TCACT</description>
            <name>TCACT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCINTD</description>
            <name>TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPLO</description>
            <name>TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMRSU</description>
            <name>TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPWMIE</description>
            <name>TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBILD</description>
            <name>TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBSNAPS</description>
            <name>TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBWOT</description>
            <name>TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMIE</description>
            <name>TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCDIR</description>
            <name>TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBAMS</description>
            <name>TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBCM</description>
            <name>TBCM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TBMR</description>
            <name>TBMR</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Control</description>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBPWML</description>
            <name>TBPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TBEVENT</description>
            <name>TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBSTALL</description>
            <name>TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBEN</description>
            <name>TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAPWML</description>
            <name>TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCEN</description>
            <name>RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TAEVENT</description>
            <name>TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TASTALL</description>
            <name>TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAEN</description>
            <name>TAEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Synch Register
        
        </description>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC3</description>
            <name>SYNC3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC2</description>
            <name>SYNC2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC1</description>
            <name>SYNC1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SYNC0</description>
            <name>SYNC0</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Interrupt Mask
        This register is used to enable the interrupts.
        Associated registers:
        RIS, MIS, ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUMIS</description>
            <name>WUMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABIM</description>
            <name>DMABIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMIM</description>
            <name>TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEIM</description>
            <name>CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMIM</description>
            <name>CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOIM</description>
            <name>TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAIM</description>
            <name>DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMIM</description>
            <name>TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCIM</description>
            <name>RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEIM</description>
            <name>CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMIM</description>
            <name>CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOIM</description>
            <name>TATOIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Raw Interrupt Status
        Associated registers:
        IMR, MIS, ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WURIS</description>
            <name>WURIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABRIS</description>
            <name>DMABRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMRIS</description>
            <name>TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBERIS</description>
            <name>CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMRIS</description>
            <name>CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTORIS</description>
            <name>TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAARIS</description>
            <name>DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMRIS</description>
            <name>TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCRIS</description>
            <name>RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAERIS</description>
            <name>CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMRIS</description>
            <name>CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATORIS</description>
            <name>TATORIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Masked Interrupt Status
        Values are result of bitwise AND operation between RIS and IMR
        Assosciated clear register: ICLR
        
        </description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUMIS</description>
            <name>WUMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABMIS</description>
            <name>DMABMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMMIS</description>
            <name>TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEMIS</description>
            <name>CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMMIS</description>
            <name>CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOMIS</description>
            <name>TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAMIS</description>
            <name>DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMMIS</description>
            <name>TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCMIS</description>
            <name>RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEMIS</description>
            <name>CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMMIS</description>
            <name>CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOMIS</description>
            <name>TATOMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Interrupt Clear
        This register is used to clear status bits in the RIS and MIS registers</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WUECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>WUECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMABINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DMABINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTOCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAAINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAECINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATOCINT</description>
            <modifiedWriteValues>oneToClear</modifiedWriteValues>
            <name>TATOCINT</name>
          </field>
        </fields>
        <name>ICLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Timer A Interval Load  Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAILR</description>
            <name>TAILR</name>
          </field>
        </fields>
        <name>TAILR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Timer B Interval Load  Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBILR</description>
            <name>TBILR</name>
          </field>
        </fields>
        <name>TBILR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Timer A Match Register
        
        Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.
        
        In Edge-Count mode, this register along with TAILR, determines how many edge events are counted.
        The total number of edge events counted is equal to the value in TAILR minus this value.
        
        Note that in edge-count mode, when executing an up-count, the value of TAPR and TAILR must be greater than the value of TAPMR and TAMATCHR.
        
        In PWM mode, this value along with TAILR, determines the duty cycle of the output PWM signal.
        
        When a 16/32-bit GPT is configured to one of the 32-bit modes, TAMATCHR appears as a 32-bit register. (The upper 16-bits correspond to the contents TBMATCHR).
        
        In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of TBMATCHR.
        
        Note : This register is updated internally (takes effect) based on TAMR.TAMRSU
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAMATCHR</description>
            <name>TAMATCHR</name>
          </field>
        </fields>
        <name>TAMATCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Timer B Match Register
        
         When a GPT is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of  TAMATCHR.
        Reads from this register return the current match value of Timer B and writes are ignored.
        In a 16-bit mode, bits 15:0 are used for the match value. Bits 31:16 are reserved in both cases.
        
        Note : This register is updated internally (takes effect) based on TBMR.TBMRSU</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>TBMATCHR</description>
            <name>TBMATCHR</name>
          </field>
        </fields>
        <name>TBMATCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Timer A Pre-scale
        This register allows software to extend the range of the timers when they are used individually.
        When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter.
        When acting as a true prescaler, the prescaler counts down to 0 before the value in TAR and TAV registers are incremented.
        In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPT.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TAPSR</description>
            <name>TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Timer B Pre-scale
        This register allows software to extend the range of the timers when they are used individually.
        When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter.
        When acting as a true prescaler, the prescaler counts down to 0 before the value in TBR and TBV registers are incremented.
        In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPT.
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TBPSR</description>
            <name>TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Timer A Pre-scale Match
        This register allows software to extend the range of the TAMATCHR when used individually.  
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TAPSMR</description>
            <name>TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Timer B Pre-scale Match
        This register allows software to extend the range of the TBMATCHR when used individually.  
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TBPSMR</description>
            <name>TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>Timer A Register
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAR</description>
            <name>TAR</name>
          </field>
        </fields>
        <name>TAR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4C</addressOffset>
        <description>Timer B Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBR</description>
            <name>TBR</name>
          </field>
        </fields>
        <name>TBR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Timer A Value 
        This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAV</description>
            <name>TAV</name>
          </field>
        </fields>
        <name>TAV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Timer B Value 
        This register shows the current value of the free running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count  1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TBV</description>
            <name>TBV</name>
          </field>
        </fields>
        <name>TBV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x58</addressOffset>
        <description>RTC Pre-divide Value 
        This register shows the current value of the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count  -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTCPD</description>
            <name>RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7FFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C</addressOffset>
        <description>Timer A Pre-scale Snap-shot 
        
        Based on the value in the register field TAMR.TAILD, this register is updated with the value from TAPR register either on the next cycle or on the next timeout.
        
        
        This register shows the current value of the Timer A pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled a read of a timer value will return the current count -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSS</description>
            <name>PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x60</addressOffset>
        <description>Timer B Pre-scale Snap-shot 
        
        Based on the value in the register field TBMR.TBILD, this register is updated with the value from TBPR register either on the next cycle or on the next timeout.
        
        This register shows the current value of the Timer B pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled  a read of a timer value will return the current count -1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSS</description>
            <name>PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x64</addressOffset>
        <description>Timer A Pre-scale Value 
        This register shows the current value of the Timer A free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled,  a read of a timer value will return the current count  1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSV</description>
            <name>PSV</name>
          </field>
        </fields>
        <name>TAPV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x68</addressOffset>
        <description>Timer B Pre-scale Value 
        This register shows the current value of the Timer B free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled, a read of a timer value will return the current count-1. </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PSV</description>
            <name>PSV</name>
          </field>
        </fields>
        <name>TBPV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>DMA Event 
        This register allows software to enable/disable GPT DMA trigger events. </description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBMDMAEN</description>
            <name>TBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBEDMAEN</description>
            <name>CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CBMDMAEN</description>
            <name>CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TBTODMAEN</description>
            <name>TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAMDMAEN</description>
            <name>TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCDMAEN</description>
            <name>RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAEDMAEN</description>
            <name>CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAMDMAEN</description>
            <name>CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TATODMAEN</description>
            <name>TATODMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB0</addressOffset>
        <description>Peripheral Version
        This register provides information regarding the GPT version</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VERSION</description>
            <name>VERSION</name>
          </field>
        </fields>
        <name>VERSION</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x400</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFB4</addressOffset>
        <description>Combined CCP Output
        This register is used to logically AND CCP output pairs for each timer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCP_AND_EN</description>
            <name>CCP_AND_EN</name>
          </field>
        </fields>
        <name>ANDCCP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40002000</baseAddress>
    <description>I2CMaster/Slave Serial Controler
    
    </description>
    <interrupts></interrupts>
    <name>I2C0</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Slave Own Address
        This register consists of seven address bits that identify this I2C device on the I2C bus.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>OAR</description>
            <name>OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Slave Status 
        Note: This register shares address with SCTL, meaning that this register functions as a control register when written, and a status register when read.</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FBR</description>
            <name>FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TREQ</description>
            <name>TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RREQ</description>
            <name>RREQ</name>
          </field>
        </fields>
        <name>SSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Slave Control
        Note: This register shares address with SSTAT, meaning that this register functions as a control register when written, and a status register when read.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DA</description>
            <name>DA</name>
          </field>
        </fields>
        <name>SCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Slave Data
        This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Slave Interrupt Mask
        This register controls whether a raw interrupt is promoted to a controller interrupt.</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOPIM</description>
            <name>STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STARTIM</description>
            <name>STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DATAIM</description>
            <name>DATAIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Slave Raw Interrupt Status
        This register shows the unmasked interrupt status.</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOPRIS</description>
            <name>STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STARTRIS</description>
            <name>STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DATARIS</description>
            <name>DATARIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>Slave Masked Interrupt Status
        This register show which interrupt is active (based on result from SRIS and SIMR).</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOPMIS</description>
            <name>STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STARTMIS</description>
            <name>STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DATAMIS</description>
            <name>DATAMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Slave Interrupt Clear
        This register clears the raw interrupt SRIS.</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOPIC</description>
            <name>STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STARTIC</description>
            <name>STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DATAIC</description>
            <name>DATAIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>Master Salve Address
        This register contains seven address bits of the slave to be accessed by the master (a6-a0), and an RS bit determining if the next operation is a receive or transmit.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>SA</description>
            <name>SA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RS</description>
            <name>RS</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x804</addressOffset>
        <description>Master Status
        
        </description>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUSBSY</description>
            <name>BUSBSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IDLE</description>
            <name>IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ARBLST</description>
            <name>ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DATACK_N</description>
            <name>DATACK_N</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADRACK_N</description>
            <name>ADRACK_N</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ERR</description>
            <name>ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUSY</description>
            <name>BUSY</name>
          </field>
        </fields>
        <name>MSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x804</addressOffset>
        <description>Master Control
        
        This register accesses status bits when read and control bits when written. When read, the status register indicates the state of the I2C bus controller as stated in MSTAT. When written, the control register configures the I2C controller operation.
        
        To generate a single transmit cycle, the I2C Master Slave Address (MSA) register is written with the desired address, the MSA.RS bit is cleared, and this register is written with 
        * ACK=X (0 or 1), 
        * STOP=1, 
        * START=1, 
        * RUN=1 
        to perform the operation and stop. 
        When the operation is completed (or aborted due an error), an interrupt becomes active and the data may be read from the MDR register. </description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACK</description>
            <name>ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP</description>
            <name>STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START</description>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RUN</description>
            <name>RUN</name>
          </field>
        </fields>
        <name>MCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>Master Data
        This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Master Timer Period
        This register specifies the period of the SCL clock.</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPR_7</description>
            <name>TPR_7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>TPR</description>
            <name>TPR</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>Master Interrupt Mask
        This register controls whether a raw interrupt is promoted to a controller interrupt.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IM</description>
            <name>IM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x814</addressOffset>
        <description>Master Raw Interrupt Status
        This register show the unmasked interrupt status.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RIS</description>
            <name>RIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x818</addressOffset>
        <description>Master Masked Interrupt Status
        This register show which interrupt is active (based on result from MRIS and MIMR).</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MIS</description>
            <name>MIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x81C</addressOffset>
        <description>Master Interrupt Clear
        This register clears the raw and masked interrupt.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IC</description>
            <name>IC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>Master Configuration
        This register configures the mode (Master or Slave) and sets the interface for test mode loopback.</description>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SFE</description>
            <name>SFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MFE</description>
            <name>MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPBK</description>
            <name>LPBK</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40021000</baseAddress>
    <description>I2S Audio DMA module supporting formats I2S, LJF, RJF and DSP
    
    </description>
    <interrupts></interrupts>
    <name>I2S0</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>WCLK Source Selection</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_INV</description>
            <name>WCLK_INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WCLK_SRC</description>
            <name>WCLK_SRC</name>
          </field>
        </fields>
        <name>AIFWCLKSRC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DMA Buffer Size Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>END_FRAME_IDX</description>
            <name>END_FRAME_IDX</name>
          </field>
        </fields>
        <name>AIFDMACFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Direction</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AD2</description>
            <name>AD2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AD1</description>
            <name>AD1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AD0</description>
            <name>AD0</name>
          </field>
        </fields>
        <name>AIFDIRCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Serial Interface Format Configuration</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATA_DELAY</description>
            <name>DATA_DELAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MEM_LEN_24</description>
            <name>MEM_LEN_24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPL_EDGE</description>
            <name>SMPL_EDGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DUAL_PHASE</description>
            <name>DUAL_PHASE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>WORD_LEN</description>
            <name>WORD_LEN</name>
          </field>
        </fields>
        <name>AIFFMTCFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x170</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Word Selection Bit Mask for Pin 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>MASK</description>
            <name>MASK</name>
          </field>
        </fields>
        <name>AIFWMASK0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Word Selection Bit Mask for Pin 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>MASK</description>
            <name>MASK</name>
          </field>
        </fields>
        <name>AIFWMASK1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Word Selection Bit Mask for Pin 2
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>MASK</description>
            <name>MASK</name>
          </field>
        </fields>
        <name>AIFWMASK2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Audio Interface PWM Debug Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PULSE_WIDTH</description>
            <name>PULSE_WIDTH</name>
          </field>
        </fields>
        <name>AIFPWMVALUE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>DMA Input Buffer Next Pointer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PTR</description>
            <name>PTR</name>
          </field>
        </fields>
        <name>AIFINPTRNEXT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>DMA Input Buffer Current Pointer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PTR</description>
            <name>PTR</name>
          </field>
        </fields>
        <name>AIFINPTR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>DMA Output Buffer Next Pointer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PTR</description>
            <name>PTR</name>
          </field>
        </fields>
        <name>AIFOUTPTRNEXT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>DMA Output Buffer Current Pointer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PTR</description>
            <name>PTR</name>
          </field>
        </fields>
        <name>AIFOUTPTR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>SampleStaMP Generator Control Register</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OUT_RDY</description>
            <name>OUT_RDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IN_RDY</description>
            <name>IN_RDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STMP_EN</description>
            <name>STMP_EN</name>
          </field>
        </fields>
        <name>STMPCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38</addressOffset>
        <description>Captured XOSC Counter Value, Capture Channel 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CAPT_VALUE</description>
            <name>CAPT_VALUE</name>
          </field>
        </fields>
        <name>STMPXCNTCAPT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>XOSC Period Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>STMPXPER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x40</addressOffset>
        <description>Captured WCLK Counter Value, Capture Channel 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CAPT_VALUE</description>
            <name>CAPT_VALUE</name>
          </field>
        </fields>
        <name>STMPWCNTCAPT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>WCLK Counter Period Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>STMPWPER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>WCLK Counter Trigger Value for Input Pins</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>IN_START_WCNT</description>
            <name>IN_START_WCNT</name>
          </field>
        </fields>
        <name>STMPINTRIG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>WCLK Counter Trigger Value for Output Pins</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>OUT_START_WCNT</description>
            <name>OUT_START_WCNT</name>
          </field>
        </fields>
        <name>STMPOUTTRIG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>WCLK Counter Set Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>STMPWSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>WCLK Counter Add Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VALUE_INC</description>
            <name>VALUE_INC</name>
          </field>
        </fields>
        <name>STMPWADD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>XOSC Minimum Period Value
        Minimum Value of STMPXPER</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VALUE</description>
            <name>VALUE</name>
          </field>
        </fields>
        <name>STMPXPERMIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C</addressOffset>
        <description>Current Value of WCNT</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CURR_VALUE</description>
            <name>CURR_VALUE</name>
          </field>
        </fields>
        <name>STMPWCNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x60</addressOffset>
        <description>Current Value of XCNT</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CURR_VALUE</description>
            <name>CURR_VALUE</name>
          </field>
        </fields>
        <name>STMPXCNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x64</addressOffset>
        <description>Captured XOSC Counter Value, Capture Channel 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CAPT_VALUE</description>
            <name>CAPT_VALUE</name>
          </field>
        </fields>
        <name>STMPXCNTCAPT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x68</addressOffset>
        <description>Captured WCLK Counter Value, Capture Channel 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CAPT_VALUE</description>
            <name>CAPT_VALUE</name>
          </field>
        </fields>
        <name>STMPWCNTCAPT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Masked Interrupt Status Register</description>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIF_DMA_IN</description>
            <name>AIF_DMA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIF_DMA_OUT</description>
            <name>AIF_DMA_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_TIMEOUT</description>
            <name>WCLK_TIMEOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUS_ERR</description>
            <name>BUS_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_ERR</description>
            <name>WCLK_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PTR_ERR</description>
            <name>PTR_ERR</name>
          </field>
        </fields>
        <name>IRQMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x74</addressOffset>
        <description>Raw Interrupt Status Register</description>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIF_DMA_IN</description>
            <name>AIF_DMA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIF_DMA_OUT</description>
            <name>AIF_DMA_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_TIMEOUT</description>
            <name>WCLK_TIMEOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUS_ERR</description>
            <name>BUS_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_ERR</description>
            <name>WCLK_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PTR_ERR</description>
            <name>PTR_ERR</name>
          </field>
        </fields>
        <name>IRQFLAGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x78</addressOffset>
        <description>Interrupt Set Register</description>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIF_DMA_IN</description>
            <name>AIF_DMA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIF_DMA_OUT</description>
            <name>AIF_DMA_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_TIMEOUT</description>
            <name>WCLK_TIMEOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUS_ERR</description>
            <name>BUS_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_ERR</description>
            <name>WCLK_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PTR_ERR</description>
            <name>PTR_ERR</name>
          </field>
        </fields>
        <name>IRQSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x7C</addressOffset>
        <description>Interrupt Clear Register</description>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIF_DMA_IN</description>
            <name>AIF_DMA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AIF_DMA_OUT</description>
            <name>AIF_DMA_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_TIMEOUT</description>
            <name>WCLK_TIMEOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUS_ERR</description>
            <name>BUS_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WCLK_ERR</description>
            <name>WCLK_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PTR_ERR</description>
            <name>PTR_ERR</name>
          </field>
        </fields>
        <name>IRQCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40081000</baseAddress>
    <description>IO Controller (IOC) - configures all the DIOs and resides in the MCU domain.
    
    </description>
    <interrupts></interrupts>
    <name>IOC</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Configuration of DIO0</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Configuration of DIO1</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Configuration of DIO2</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Configuration of DIO3</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Configuration of DIO4</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Configuration of DIO5</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Configuration of DIO6</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Configuration of DIO7</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Configuration of DIO8</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Configuration of DIO9</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Configuration of DIO10</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Configuration of DIO11</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Configuration of DIO12</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Configuration of DIO13</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Configuration of DIO14</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Configuration of DIO15</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Configuration of DIO16</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x86000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Configuration of DIO17</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8000006000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Configuration of DIO18</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Configuration of DIO19</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Configuration of DIO20</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Configuration of DIO21</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Configuration of DIO22</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Configuration of DIO23</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Configuration of DIO24</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Configuration of DIO25</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Configuration of DIO26</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Configuration of DIO27</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Configuration of DIO28</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Configuration of DIO29</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Configuration of DIO30</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Configuration of DIO31</description>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HYST_EN</description>
            <name>HYST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IE</description>
            <name>IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WU_CFG</description>
            <name>WU_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>IOMODE</description>
            <name>IOMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EDGE_IRQ_EN</description>
            <name>EDGE_IRQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EDGE_DET</description>
            <name>EDGE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PULL_CTL</description>
            <name>PULL_CTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SLEW_RED</description>
            <name>SLEW_RED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOCURR</description>
            <name>IOCURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>IOSTR</description>
            <name>IOSTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PORT_ID</description>
            <name>PORT_ID</name>
          </field>
        </fields>
        <name>IOCFG31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40082000</baseAddress>
    <description>Power, Reset and Clock Management
    
    </description>
    <interrupts></interrupts>
    <name>PRCM</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Infrastructure Clock Division Factor For Run Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>RATIO</description>
            <name>RATIO</name>
          </field>
        </fields>
        <name>INFRCLKDIVR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Infrastructure Clock Division Factor For Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>RATIO</description>
            <name>RATIO</name>
          </field>
        </fields>
        <name>INFRCLKDIVS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Infrastructure Clock Division Factor For DeepSleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>RATIO</description>
            <name>RATIO</name>
          </field>
        </fields>
        <name>INFRCLKDIVDS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>MCU Voltage Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MCU_VD</description>
            <name>MCU_VD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ULDO</description>
            <name>ULDO</name>
          </field>
        </fields>
        <name>VDCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Clock Load Control</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LOAD_DONE</description>
            <name>LOAD_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LOAD</description>
            <name>LOAD</name>
          </field>
        </fields>
        <name>CLKLOADCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>RFC Clock Gate</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>RFCCLKG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>VIMS Clock Gate</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>VIMSCLKG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>TRNG, CRYPTO And UDMA Clock Gate For Run Mode</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_CLK_EN</description>
            <name>DMA_CLK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRNG_CLK_EN</description>
            <name>TRNG_CLK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRYPTO_CLK_EN</description>
            <name>CRYPTO_CLK_EN</name>
          </field>
        </fields>
        <name>SECDMACLKGR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>TRNG, CRYPTO And UDMA Clock Gate For Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_CLK_EN</description>
            <name>DMA_CLK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRNG_CLK_EN</description>
            <name>TRNG_CLK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRYPTO_CLK_EN</description>
            <name>CRYPTO_CLK_EN</name>
          </field>
        </fields>
        <name>SECDMACLKGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>TRNG, CRYPTO And UDMA Clock Gate For Deep Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA_CLK_EN</description>
            <name>DMA_CLK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRNG_CLK_EN</description>
            <name>TRNG_CLK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRYPTO_CLK_EN</description>
            <name>CRYPTO_CLK_EN</name>
          </field>
        </fields>
        <name>SECDMACLKGDS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPIO Clock Gate For Run Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>GPIOCLKGR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPIO Clock Gate For Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>GPIOCLKGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPIO Clock Gate For Deep Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>GPIOCLKGDS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPT Clock Gate For Run Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>GPTCLKGR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPT Clock Gate For Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>GPTCLKGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPT Clock Gate For Deep Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>GPTCLKGDS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>I2C Clock Gate For Run Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>I2CCLKGR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>I2C Clock Gate For Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>I2CCLKGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>I2C Clock Gate For Deep Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>I2CCLKGDS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>UART Clock Gate For Run Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>UARTCLKGR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>UART Clock Gate For Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>UARTCLKGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>UART Clock Gate For Deep Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>UARTCLKGDS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>SSI Clock Gate For Run Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>SSICLKGR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>SSI Clock Gate For Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>SSICLKGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>SSI Clock Gate For Deep Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>SSICLKGDS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>I2S Clock Gate For Run Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>I2SCLKGR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>I2S Clock Gate For Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>I2SCLKGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>I2S Clock Gate For Deep Sleep Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLK_EN</description>
            <name>CLK_EN</name>
          </field>
        </fields>
        <name>I2SCLKGDS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB8</addressOffset>
        <description>Internal. Only to be used through TI provided API.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATIO</description>
            <name>RATIO</name>
          </field>
        </fields>
        <name>CPUCLKDIV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC8</addressOffset>
        <description>I2S Clock Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SRC</description>
            <name>SRC</name>
          </field>
        </fields>
        <name>I2SBCLKSEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xCC</addressOffset>
        <description>GPT Scalar</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RATIO</description>
            <name>RATIO</name>
          </field>
        </fields>
        <name>GPTCLKDIV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD0</addressOffset>
        <description>I2S Clock Control</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMPL_ON_POSEDGE</description>
            <name>SMPL_ON_POSEDGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WCLK_PHASE</description>
            <name>WCLK_PHASE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN</description>
            <name>EN</name>
          </field>
        </fields>
        <name>I2SCLKCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD4</addressOffset>
        <description>MCLK Division Ratio</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>MDIV</description>
            <name>MDIV</name>
          </field>
        </fields>
        <name>I2SMCLKDIV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD8</addressOffset>
        <description>BCLK Division Ratio</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>BDIV</description>
            <name>BDIV</name>
          </field>
        </fields>
        <name>I2SBCLKDIV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xDC</addressOffset>
        <description>WCLK Division Ratio</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>WDIV</description>
            <name>WDIV</name>
          </field>
        </fields>
        <name>I2SWCLKDIV</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>SW Initiated Resets</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MCU</description>
            <name>MCU</name>
          </field>
        </fields>
        <name>SWRESET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>WARM Reset Control And Status</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WR_TO_PINRESET</description>
            <name>WR_TO_PINRESET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LOCKUP_STAT</description>
            <name>LOCKUP_STAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WDT_STAT</description>
            <name>WDT_STAT</name>
          </field>
        </fields>
        <name>WARMRESET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>Power Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PERIPH_ON</description>
            <name>PERIPH_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SERIAL_ON</description>
            <name>SERIAL_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFC_ON</description>
            <name>RFC_ON</name>
          </field>
        </fields>
        <name>PDCTL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>RFC Power Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDCTL0RFC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x134</addressOffset>
        <description>SERIAL Power Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDCTL0SERIAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>PERIPH Power Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDCTL0PERIPH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x140</addressOffset>
        <description>Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PERIPH_ON</description>
            <name>PERIPH_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SERIAL_ON</description>
            <name>SERIAL_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFC_ON</description>
            <name>RFC_ON</name>
          </field>
        </fields>
        <name>PDSTAT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x144</addressOffset>
        <description>RFC Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDSTAT0RFC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x148</addressOffset>
        <description>SERIAL Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDSTAT0SERIAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14C</addressOffset>
        <description>PERIPH Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDSTAT0PERIPH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17C</addressOffset>
        <description>Power Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VIMS_MODE</description>
            <name>VIMS_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFC_ON</description>
            <name>RFC_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CPU_ON</description>
            <name>CPU_ON</name>
          </field>
        </fields>
        <name>PDCTL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x184</addressOffset>
        <description>CPU Power Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDCTL1CPU</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x188</addressOffset>
        <description>RFC Power Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDCTL1RFC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18C</addressOffset>
        <description>VIMS Power Domain Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDCTL1VIMS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x194</addressOffset>
        <description>Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUS_ON</description>
            <name>BUS_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VIMS_MODE</description>
            <name>VIMS_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFC_ON</description>
            <name>RFC_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CPU_ON</description>
            <name>CPU_ON</name>
          </field>
        </fields>
        <name>PDSTAT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x198</addressOffset>
        <description>BUS Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDSTAT1BUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x19C</addressOffset>
        <description>RFC Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDSTAT1RFC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1A0</addressOffset>
        <description>CPU Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDSTAT1CPU</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1A4</addressOffset>
        <description>VIMS Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ON</description>
            <name>ON</name>
          </field>
        </fields>
        <name>PDSTAT1VIMS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1D0</addressOffset>
        <description>Selected RFC Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CURR</description>
            <name>CURR</name>
          </field>
        </fields>
        <name>RFCMODESEL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x224</addressOffset>
        <description>Memory Retention Control</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFC</description>
            <name>RFC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>VIMS</description>
            <name>VIMS</name>
          </field>
        </fields>
        <name>RAMRETEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x40</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40041000</baseAddress>
    <description>RF Core Doorbell</description>
    <interrupts></interrupts>
    <name>RFC_DBELL</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Doorbell Command Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CMD</description>
            <name>CMD</name>
          </field>
        </fields>
        <name>CMDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Doorbell Command Status Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>CMDSTA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Interrupt Flags From RF Hardware Modules</description>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH7</description>
            <name>RATCH7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH6</description>
            <name>RATCH6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH5</description>
            <name>RATCH5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH4</description>
            <name>RATCH4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH3</description>
            <name>RATCH3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH2</description>
            <name>RATCH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH1</description>
            <name>RATCH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH0</description>
            <name>RATCH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFESOFT2</description>
            <name>RFESOFT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFESOFT1</description>
            <name>RFESOFT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFESOFT0</description>
            <name>RFESOFT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFEDONE</description>
            <name>RFEDONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRCTK</description>
            <name>TRCTK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMSOFT</description>
            <name>MDMSOFT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMOUT</description>
            <name>MDMOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMIN</description>
            <name>MDMIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMDONE</description>
            <name>MDMDONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSCA</description>
            <name>FSCA</name>
          </field>
        </fields>
        <name>RFHWIFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Interrupt Enable For RF Hardware Modules</description>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH7</description>
            <name>RATCH7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH6</description>
            <name>RATCH6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH5</description>
            <name>RATCH5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH4</description>
            <name>RATCH4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH3</description>
            <name>RATCH3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH2</description>
            <name>RATCH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH1</description>
            <name>RATCH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RATCH0</description>
            <name>RATCH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFESOFT2</description>
            <name>RFESOFT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFESOFT1</description>
            <name>RFESOFT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFESOFT0</description>
            <name>RFESOFT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFEDONE</description>
            <name>RFEDONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRCTK</description>
            <name>TRCTK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMSOFT</description>
            <name>MDMSOFT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMOUT</description>
            <name>MDMOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMIN</description>
            <name>MDMIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMDONE</description>
            <name>MDMDONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSCA</description>
            <name>FSCA</name>
          </field>
        </fields>
        <name>RFHWIEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Interrupt Flags For Command and Packet Engine Generated Interrupts</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INTERNAL_ERROR</description>
            <name>INTERNAL_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DONE</description>
            <name>BOOT_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MODULES_UNLOCKED</description>
            <name>MODULES_UNLOCKED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYNTH_NO_LOCK</description>
            <name>SYNTH_NO_LOCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ27</description>
            <name>IRQ27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_ABORTED</description>
            <name>RX_ABORTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_N_DATA_WRITTEN</description>
            <name>RX_N_DATA_WRITTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_DATA_WRITTEN</description>
            <name>RX_DATA_WRITTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_ENTRY_DONE</description>
            <name>RX_ENTRY_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_BUF_FULL</description>
            <name>RX_BUF_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_CTRL_ACK</description>
            <name>RX_CTRL_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_CTRL</description>
            <name>RX_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_EMPTY</description>
            <name>RX_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_IGNORED</description>
            <name>RX_IGNORED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_NOK</description>
            <name>RX_NOK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_OK</description>
            <name>RX_OK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ15</description>
            <name>IRQ15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ14</description>
            <name>IRQ14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ13</description>
            <name>IRQ13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ12</description>
            <name>IRQ12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_BUFFER_CHANGED</description>
            <name>TX_BUFFER_CHANGED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_ENTRY_DONE</description>
            <name>TX_ENTRY_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_RETRANS</description>
            <name>TX_RETRANS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL_ACK_ACK</description>
            <name>TX_CTRL_ACK_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL_ACK</description>
            <name>TX_CTRL_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL</description>
            <name>TX_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_ACK</description>
            <name>TX_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_DONE</description>
            <name>TX_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LAST_FG_COMMAND_DONE</description>
            <name>LAST_FG_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FG_COMMAND_DONE</description>
            <name>FG_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LAST_COMMAND_DONE</description>
            <name>LAST_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COMMAND_DONE</description>
            <name>COMMAND_DONE</name>
          </field>
        </fields>
        <name>RFCPEIFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Interrupt Enable For Command and Packet Engine Generated Interrupts</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INTERNAL_ERROR</description>
            <name>INTERNAL_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DONE</description>
            <name>BOOT_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MODULES_UNLOCKED</description>
            <name>MODULES_UNLOCKED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYNTH_NO_LOCK</description>
            <name>SYNTH_NO_LOCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ27</description>
            <name>IRQ27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_ABORTED</description>
            <name>RX_ABORTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_N_DATA_WRITTEN</description>
            <name>RX_N_DATA_WRITTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_DATA_WRITTEN</description>
            <name>RX_DATA_WRITTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_ENTRY_DONE</description>
            <name>RX_ENTRY_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_BUF_FULL</description>
            <name>RX_BUF_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_CTRL_ACK</description>
            <name>RX_CTRL_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_CTRL</description>
            <name>RX_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_EMPTY</description>
            <name>RX_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_IGNORED</description>
            <name>RX_IGNORED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_NOK</description>
            <name>RX_NOK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_OK</description>
            <name>RX_OK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ15</description>
            <name>IRQ15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ14</description>
            <name>IRQ14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ13</description>
            <name>IRQ13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ12</description>
            <name>IRQ12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_BUFFER_CHANGED</description>
            <name>TX_BUFFER_CHANGED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_ENTRY_DONE</description>
            <name>TX_ENTRY_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_RETRANS</description>
            <name>TX_RETRANS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL_ACK_ACK</description>
            <name>TX_CTRL_ACK_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL_ACK</description>
            <name>TX_CTRL_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL</description>
            <name>TX_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_ACK</description>
            <name>TX_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_DONE</description>
            <name>TX_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LAST_FG_COMMAND_DONE</description>
            <name>LAST_FG_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FG_COMMAND_DONE</description>
            <name>FG_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LAST_COMMAND_DONE</description>
            <name>LAST_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COMMAND_DONE</description>
            <name>COMMAND_DONE</name>
          </field>
        </fields>
        <name>RFCPEIEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Interrupt Vector Selection For Command and Packet Engine Generated Interrupts</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INTERNAL_ERROR</description>
            <name>INTERNAL_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOOT_DONE</description>
            <name>BOOT_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MODULES_UNLOCKED</description>
            <name>MODULES_UNLOCKED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYNTH_NO_LOCK</description>
            <name>SYNTH_NO_LOCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ27</description>
            <name>IRQ27</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_ABORTED</description>
            <name>RX_ABORTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_N_DATA_WRITTEN</description>
            <name>RX_N_DATA_WRITTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_DATA_WRITTEN</description>
            <name>RX_DATA_WRITTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_ENTRY_DONE</description>
            <name>RX_ENTRY_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_BUF_FULL</description>
            <name>RX_BUF_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_CTRL_ACK</description>
            <name>RX_CTRL_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_CTRL</description>
            <name>RX_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_EMPTY</description>
            <name>RX_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_IGNORED</description>
            <name>RX_IGNORED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_NOK</description>
            <name>RX_NOK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX_OK</description>
            <name>RX_OK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ15</description>
            <name>IRQ15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ14</description>
            <name>IRQ14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ13</description>
            <name>IRQ13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRQ12</description>
            <name>IRQ12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_BUFFER_CHANGED</description>
            <name>TX_BUFFER_CHANGED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_ENTRY_DONE</description>
            <name>TX_ENTRY_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_RETRANS</description>
            <name>TX_RETRANS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL_ACK_ACK</description>
            <name>TX_CTRL_ACK_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL_ACK</description>
            <name>TX_CTRL_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_CTRL</description>
            <name>TX_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_ACK</description>
            <name>TX_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_DONE</description>
            <name>TX_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LAST_FG_COMMAND_DONE</description>
            <name>LAST_FG_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FG_COMMAND_DONE</description>
            <name>FG_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LAST_COMMAND_DONE</description>
            <name>LAST_COMMAND_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COMMAND_DONE</description>
            <name>COMMAND_DONE</name>
          </field>
        </fields>
        <name>RFCPEISL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Doorbell Command Acknowledgement Interrupt Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ACKFLAG</description>
            <name>ACKFLAG</name>
          </field>
        </fields>
        <name>RFACKIFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>RF Core General Purpose Output Control</description>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>GPOCTL3</description>
            <name>GPOCTL3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>GPOCTL2</description>
            <name>GPOCTL2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>GPOCTL1</description>
            <name>GPOCTL1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>GPOCTL0</description>
            <name>GPOCTL0</name>
          </field>
        </fields>
        <name>SYSGPOCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40040000</baseAddress>
    <description>RF Core Power Management</description>
    <interrupts></interrupts>
    <name>RFC_PWR</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>RF Core Power Management and Clock Enable</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFCTRC</description>
            <name>RFCTRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSCA</description>
            <name>FSCA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHA</description>
            <name>PHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAT</description>
            <name>RAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFERAM</description>
            <name>RFERAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFE</description>
            <name>RFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDMRAM</description>
            <name>MDMRAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDM</description>
            <name>MDM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CPERAM</description>
            <name>CPERAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CPE</description>
            <name>CPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFC</description>
            <name>RFC</name>
          </field>
        </fields>
        <name>PWMCLKEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x100</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40043000</baseAddress>
    <description>RF Core Radio Timer</description>
    <interrupts></interrupts>
    <name>RFC_RAT</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Radio Timer Counter Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CNT</description>
            <name>CNT</name>
          </field>
        </fields>
        <name>RATCNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>Timer Channel 0 Capture/Compare Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VAL</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>RATCH0VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>Timer Channel 1 Capture/Compare Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VAL</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>RATCH1VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>Timer Channel 2 Capture/Compare Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VAL</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>RATCH2VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>Timer Channel 3 Capture/Compare Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VAL</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>RATCH3VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>Timer Channel 4 Capture/Compare Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VAL</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>RATCH4VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>Timer Channel 5 Capture/Compare Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VAL</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>RATCH5VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>Timer Channel 6 Capture/Compare Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VAL</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>RATCH6VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>Timer Channel 7 Capture/Compare Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VAL</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>RATCH7VAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40084000</baseAddress>
    <description>MCU Semaphore Module
    
    This module provides 32 binary semaphores. The state of a binary semaphore is either taken or available. 
    
    A semaphore does not implement any ownership attribute. Still, a semaphore can be used to handle mutual exclusion scenarios.
    
    </description>
    <interrupts></interrupts>
    <name>SMPH</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>MCU SEMAPHORE 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>MCU SEMAPHORE 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>MCU SEMAPHORE 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>MCU SEMAPHORE 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>MCU SEMAPHORE 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>MCU SEMAPHORE 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>MCU SEMAPHORE 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>MCU SEMAPHORE 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>MCU SEMAPHORE 8</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>MCU SEMAPHORE 9</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>MCU SEMAPHORE 10</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>MCU SEMAPHORE 11</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>MCU SEMAPHORE 12</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>MCU SEMAPHORE 13</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>MCU SEMAPHORE 14</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>MCU SEMAPHORE 15</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>MCU SEMAPHORE 16</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>MCU SEMAPHORE 17</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>MCU SEMAPHORE 18</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>MCU SEMAPHORE 19</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>MCU SEMAPHORE 20</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>MCU SEMAPHORE 21</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>MCU SEMAPHORE 22</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>MCU SEMAPHORE 23</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>MCU SEMAPHORE 24</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>MCU SEMAPHORE 25</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>MCU SEMAPHORE 26</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>MCU SEMAPHORE 27</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>MCU SEMAPHORE 28</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>MCU SEMAPHORE 29</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>MCU SEMAPHORE 30</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>MCU SEMAPHORE 31</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
            <readAction>clear</readAction>
          </field>
        </fields>
        <name>SMPH31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x800</addressOffset>
        <description>MCU SEMAPHORE 0 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x804</addressOffset>
        <description>MCU SEMAPHORE 1 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x808</addressOffset>
        <description>MCU SEMAPHORE 2 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x80C</addressOffset>
        <description>MCU SEMAPHORE 3 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x810</addressOffset>
        <description>MCU SEMAPHORE 4 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x814</addressOffset>
        <description>MCU SEMAPHORE 5 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x818</addressOffset>
        <description>MCU SEMAPHORE 6 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x81C</addressOffset>
        <description>MCU SEMAPHORE 7 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x820</addressOffset>
        <description>MCU SEMAPHORE 8 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x824</addressOffset>
        <description>MCU SEMAPHORE 9 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x828</addressOffset>
        <description>MCU SEMAPHORE 10 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x82C</addressOffset>
        <description>MCU SEMAPHORE 11 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x830</addressOffset>
        <description>MCU SEMAPHORE 12 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x834</addressOffset>
        <description>MCU SEMAPHORE 13 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x838</addressOffset>
        <description>MCU SEMAPHORE 14 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x83C</addressOffset>
        <description>MCU SEMAPHORE 15 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x840</addressOffset>
        <description>MCU SEMAPHORE 16 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x844</addressOffset>
        <description>MCU SEMAPHORE 17 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x848</addressOffset>
        <description>MCU SEMAPHORE 18 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x84C</addressOffset>
        <description>MCU SEMAPHORE 19 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x850</addressOffset>
        <description>MCU SEMAPHORE 20 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x854</addressOffset>
        <description>MCU SEMAPHORE 21 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x858</addressOffset>
        <description>MCU SEMAPHORE 22 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x85C</addressOffset>
        <description>MCU SEMAPHORE 23 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x860</addressOffset>
        <description>MCU SEMAPHORE 24 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x864</addressOffset>
        <description>MCU SEMAPHORE 25 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x868</addressOffset>
        <description>MCU SEMAPHORE 26 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x86C</addressOffset>
        <description>MCU SEMAPHORE 27 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x870</addressOffset>
        <description>MCU SEMAPHORE 28 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x874</addressOffset>
        <description>MCU SEMAPHORE 29 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x878</addressOffset>
        <description>MCU SEMAPHORE 30 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x87C</addressOffset>
        <description>MCU SEMAPHORE 31 ALIAS</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>PEEK31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40000000</baseAddress>
    <description>Synchronous Serial Interface with master and slave capabilities
    
    </description>
    <interrupts></interrupts>
    <name>SSI0</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Control 0</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SCR</description>
            <name>SCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPH</description>
            <name>SPH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPO</description>
            <name>SPO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>FRF</description>
            <name>FRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DSS</description>
            <name>DSS</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Control 1</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SOD</description>
            <name>SOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MS</description>
            <name>MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSE</description>
            <name>SSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LBM</description>
            <name>LBM</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Data
        16-bits wide data register:
        When read, the entry in the receive FIFO, pointed to by the current FIFO read pointer, is accessed. As data values are removed by the  receive logic from the incoming data frame, they are placed into the entry in the receive FIFO, pointed to by the current FIFO write pointer.
        When written, the entry in the transmit FIFO, pointed to by the write pointer, is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the TXD output pin at the programmed bit rate.
        When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BSY</description>
            <name>BSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFF</description>
            <name>RFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RNE</description>
            <name>RNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TNF</description>
            <name>TNF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TFE</description>
            <name>TFE</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Clock Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CPSDVSR</description>
            <name>CPSDVSR</name>
          </field>
        </fields>
        <name>CPSR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Interrupt Mask Set and Clear</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXIM</description>
            <name>TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXIM</description>
            <name>RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTIM</description>
            <name>RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RORIM</description>
            <name>RORIM</name>
          </field>
        </fields>
        <name>IMSC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXRIS</description>
            <name>TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXRIS</description>
            <name>RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTRIS</description>
            <name>RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RORRIS</description>
            <name>RORRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXMIS</description>
            <name>TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXMIS</description>
            <name>RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTMIS</description>
            <name>RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RORMIS</description>
            <name>RORMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Interrupt Clear
        On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTIC</description>
            <name>RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RORIC</description>
            <name>RORIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXDMAE</description>
            <name>TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXDMAE</description>
            <name>RXDMAE</name>
          </field>
        </fields>
        <name>DMACR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40008000</baseAddress>
    <description>Synchronous Serial Interface with master and slave capabilities
    
    </description>
    <interrupts></interrupts>
    <name>SSI1</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Control 0</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SCR</description>
            <name>SCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPH</description>
            <name>SPH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPO</description>
            <name>SPO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>FRF</description>
            <name>FRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DSS</description>
            <name>DSS</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Control 1</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SOD</description>
            <name>SOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MS</description>
            <name>MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSE</description>
            <name>SSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LBM</description>
            <name>LBM</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Data
        16-bits wide data register:
        When read, the entry in the receive FIFO, pointed to by the current FIFO read pointer, is accessed. As data values are removed by the  receive logic from the incoming data frame, they are placed into the entry in the receive FIFO, pointed to by the current FIFO write pointer.
        When written, the entry in the transmit FIFO, pointed to by the write pointer, is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the TXD output pin at the programmed bit rate.
        When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BSY</description>
            <name>BSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RFF</description>
            <name>RFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RNE</description>
            <name>RNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TNF</description>
            <name>TNF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TFE</description>
            <name>TFE</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Clock Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CPSDVSR</description>
            <name>CPSDVSR</name>
          </field>
        </fields>
        <name>CPSR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Interrupt Mask Set and Clear</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXIM</description>
            <name>TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXIM</description>
            <name>RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTIM</description>
            <name>RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RORIM</description>
            <name>RORIM</name>
          </field>
        </fields>
        <name>IMSC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXRIS</description>
            <name>TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXRIS</description>
            <name>RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTRIS</description>
            <name>RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RORRIS</description>
            <name>RORRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXMIS</description>
            <name>TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXMIS</description>
            <name>RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTMIS</description>
            <name>RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RORMIS</description>
            <name>RORMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Interrupt Clear
        On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTIC</description>
            <name>RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RORIC</description>
            <name>RORIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXDMAE</description>
            <name>TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXDMAE</description>
            <name>RXDMAE</name>
          </field>
        </fields>
        <name>DMACR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x2000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40028000</baseAddress>
    <description>True Random Number Generator
    </description>
    <interrupts></interrupts>
    <name>TRNG</name>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>Random Number Lower Word Readout Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VALUE_31_0</description>
            <name>VALUE_31_0</name>
          </field>
        </fields>
        <name>OUT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Random Number Upper Word Readout Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>VALUE_63_32</description>
            <name>VALUE_63_32</name>
          </field>
        </fields>
        <name>OUT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Interrupt Status
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NEED_CLOCK</description>
            <name>NEED_CLOCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SHUTDOWN_OVF</description>
            <name>SHUTDOWN_OVF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RDY</description>
            <name>RDY</name>
          </field>
        </fields>
        <name>IRQFLAGSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SHUTDOWN_OVF</description>
            <name>SHUTDOWN_OVF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RDY</description>
            <name>RDY</name>
          </field>
        </fields>
        <name>IRQFLAGMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Interrupt Flag Clear</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SHUTDOWN_OVF</description>
            <name>SHUTDOWN_OVF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RDY</description>
            <name>RDY</name>
          </field>
        </fields>
        <name>IRQFLAGCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Control</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>STARTUP_CYCLES</description>
            <name>STARTUP_CYCLES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRNG_EN</description>
            <name>TRNG_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NO_LFSR_FB</description>
            <name>NO_LFSR_FB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TEST_MODE</description>
            <name>TEST_MODE</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Configuration 0</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAX_REFILL_CYCLES</description>
            <name>MAX_REFILL_CYCLES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SMPL_DIV</description>
            <name>SMPL_DIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>MIN_REFILL_CYCLES</description>
            <name>MIN_REFILL_CYCLES</name>
          </field>
        </fields>
        <name>CFG0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Alarm Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>SHUTDOWN_CNT</description>
            <name>SHUTDOWN_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>SHUTDOWN_THR</description>
            <name>SHUTDOWN_THR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ALARM_THR</description>
            <name>ALARM_THR</name>
          </field>
        </fields>
        <name>ALARMCNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>FRO Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>FRO_MASK</description>
            <name>FRO_MASK</name>
          </field>
        </fields>
        <name>FROEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>FRO De-tune Bit</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>FRO_MASK</description>
            <name>FRO_MASK</name>
          </field>
        </fields>
        <name>FRODETUNE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Alarm Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>FRO_MASK</description>
            <name>FRO_MASK</name>
          </field>
        </fields>
        <name>ALARMMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Alarm Shutdown</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>FRO_FLAGS</description>
            <name>FRO_FLAGS</name>
          </field>
        </fields>
        <name>ALARMSTOP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>LFSR Readout Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>LFSR_31_0</description>
            <name>LFSR_31_0</name>
          </field>
        </fields>
        <name>LFSR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>LFSR Readout Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>LFSR_63_32</description>
            <name>LFSR_63_32</name>
          </field>
        </fields>
        <name>LFSR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>LFSR Readout Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x11</bitWidth>
            <description>LFSR_80_64</description>
            <name>LFSR_80_64</name>
          </field>
        </fields>
        <name>LFSR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x78</addressOffset>
        <description>TRNG Engine Options Information</description>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>NR_OF_FROS</description>
            <name>NR_OF_FROS</name>
          </field>
        </fields>
        <name>HWOPT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x600</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7C</addressOffset>
        <description>HW Version 0
        EIP Number And Core Revision</description>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_MAJOR_VER</description>
            <name>HW_MAJOR_VER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_MINOR_VER</description>
            <name>HW_MINOR_VER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HW_PATCH_LVL</description>
            <name>HW_PATCH_LVL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>EIP_NUM_COMPL</description>
            <name>EIP_NUM_COMPL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>EIP_NUM</description>
            <name>EIP_NUM</name>
          </field>
        </fields>
        <name>HWVER0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200B44B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1FD8</addressOffset>
        <description>Interrupt Status After Masking</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SHUTDOWN_OVF</description>
            <name>SHUTDOWN_OVF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RDY</description>
            <name>RDY</name>
          </field>
        </fields>
        <name>IRQSTATMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1FE0</addressOffset>
        <description>HW Version 1
        TRNG Revision Number</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>REV</description>
            <name>REV</name>
          </field>
        </fields>
        <name>HWVER1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1FEC</addressOffset>
        <description>Interrupt Set</description>
        <fields></fields>
        <name>IRQSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1FF0</addressOffset>
        <description>SW Reset Control
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET</description>
            <name>RESET</name>
          </field>
        </fields>
        <name>SWRESET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1FF8</addressOffset>
        <description>Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STAT</description>
            <name>STAT</name>
          </field>
        </fields>
        <name>IRQSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40001000</baseAddress>
    <description>Universal Asynchronous Receiver/Transmitter (UART) interface
    
    </description>
    <interrupts></interrupts>
    <name>UART0</name>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x0</addressOffset>
        <description>Data
        For words to be transmitted:
          - if the FIFOs are enabled (LCRH.FEN = 1), data written to this location is pushed onto the transmit FIFO
          - if the FIFOs are not enabled (LCRH.FEN = 0), data is stored in the transmitter holding register (the bottom word of the transmit FIFO).
        The write operation initiates transmission from the UART. The data is prefixed with a start bit, appended with the appropriate parity bit (if parity is enabled), and a stop bit.
        The resultant word is then transmitted.
        For received words:
          - if the FIFOs are enabled (LCRH.FEN = 1), the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO 
          - if the FIFOs are not enabled (LCRH.FEN = 0), the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO).
        The received data byte is read by performing reads from this register along with the corresponding status information. The status information can also be read by a read of the RSR register.</description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OE</description>
            <name>OE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BE</description>
            <name>BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PE</description>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FE</description>
            <name>FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATA</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Status
        This register is mapped to the same address as ECR register.  Reads from this address are associated with RSR register and return the receive status. Writes to this address are associated with ECR register and clear the receive status flags (framing, parity, break, and overrun errors).
        If the status is read from this register, then the status information for break, framing and parity corresponds to the data character read from the Data Register, DR prior to reading the RSR. The status information for overrun is set immediately when an overrun condition occurs.</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OE</description>
            <name>OE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BE</description>
            <name>BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PE</description>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FE</description>
            <name>FE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Error Clear
        This register is mapped to the same address as RSR register.  Reads from this address are associated with RSR register and return the receive status. Writes to this address are associated with ECR register and clear the receive status flags (framing, parity, break, and overrun errors).</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OE</description>
            <name>OE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BE</description>
            <name>BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PE</description>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FE</description>
            <name>FE</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Flag
        Reads from this register return the UART flags.</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXFE</description>
            <name>TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXFF</description>
            <name>RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXFF</description>
            <name>TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXFE</description>
            <name>RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BUSY</description>
            <name>BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTS</description>
            <name>CTS</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x90</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Integer Baud-Rate Divisor
        If this register is modified while trasmission or reception is on-going, the baudrate will not be updated until transmission or reception of the current character is complete.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DIVINT</description>
            <name>DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Fractional Baud-Rate Divisor
        If this register is modified while trasmission or reception is on-going, the baudrate will not be updated until transmission or reception of the current character is complete.</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DIVFRAC</description>
            <name>DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Line Control</description>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPS</description>
            <name>SPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>WLEN</description>
            <name>WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FEN</description>
            <name>FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STP2</description>
            <name>STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPS</description>
            <name>EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PEN</description>
            <name>PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BRK</description>
            <name>BRK</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Control</description>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTSEN</description>
            <name>CTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTSEN</description>
            <name>RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTS</description>
            <name>RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXE</description>
            <name>RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXE</description>
            <name>TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LBE</description>
            <name>LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UARTEN</description>
            <name>UARTEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x300</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RXSEL</description>
            <name>RXSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TXSEL</description>
            <name>TXSEL</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x12</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Interrupt Mask Set/Clear</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OEIM</description>
            <name>OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BEIM</description>
            <name>BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PEIM</description>
            <name>PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FEIM</description>
            <name>FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTIM</description>
            <name>RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXIM</description>
            <name>TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXIM</description>
            <name>RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTSMIM</description>
            <name>CTSMIM</name>
          </field>
        </fields>
        <name>IMSC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OERIS</description>
            <name>OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BERIS</description>
            <name>BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PERIS</description>
            <name>PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FERIS</description>
            <name>FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTRIS</description>
            <name>RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXRIS</description>
            <name>TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXRIS</description>
            <name>RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTSRMIS</description>
            <name>CTSRMIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xD</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x40</addressOffset>
        <description>Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OEMIS</description>
            <name>OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BEMIS</description>
            <name>BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PEMIS</description>
            <name>PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FEMIS</description>
            <name>FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTMIS</description>
            <name>RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXMIS</description>
            <name>TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXMIS</description>
            <name>RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTSMMIS</description>
            <name>CTSMMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>Interrupt Clear
        On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OEIC</description>
            <name>OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BEIC</description>
            <name>BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PEIC</description>
            <name>PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FEIC</description>
            <name>FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTIC</description>
            <name>RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXIC</description>
            <name>TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXIC</description>
            <name>RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTSMIC</description>
            <name>CTSMIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMAONERR</description>
            <name>DMAONERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TXDMAE</description>
            <name>TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXDMAE</description>
            <name>RXDMAE</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40020000</baseAddress>
    <description>ARM Micro Direct Memory Access Controller
    
    </description>
    <interrupts></interrupts>
    <name>UDMA0</name>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>Status</description>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TEST</description>
            <name>TEST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TOTALCHANNELS</description>
            <name>TOTALCHANNELS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>STATE</description>
            <name>STATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MASTERENABLE</description>
            <name>MASTERENABLE</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1F0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PRTOCTRL</description>
            <name>PRTOCTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MASTERENABLE</description>
            <name>MASTERENABLE</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Channel Control Data Base Pointer</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x16</bitWidth>
            <description>BASEPTR</description>
            <name>BASEPTR</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Channel Alternate Control Data Base Pointer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>BASEPTR</description>
            <name>BASEPTR</name>
          </field>
        </fields>
        <name>ALTCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Channel Wait On Request Status
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLSTATUS</description>
            <name>CHNLSTATUS</name>
          </field>
        </fields>
        <name>WAITONREQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF1EFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel Software Request</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>SOFTREQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel Set UseBurst</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>SETBURST</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Channel Clear UseBurst</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>CLEARBURST</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Channel Set Request Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>SETREQMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>Clear Channel Request Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>CLEARREQMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Set Channel Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>SETCHANNELEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x2C</addressOffset>
        <description>Clear Channel Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>CLEARCHANNELEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Channel Set Primary-Alternate</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>SETCHNLPRIALT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x34</addressOffset>
        <description>Channel Clear Primary-Alternate</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>CLEARCHNLPRIALT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Set Channel Priority</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>SETCHNLPRIORITY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>Clear Channel Priority</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>CLEARCHNLPRIORITY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Error Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STATUS</description>
            <name>STATUS</name>
          </field>
        </fields>
        <name>ERROR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>Channel Request Done</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>REQDONE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>Channel Request Done Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CHNLS</description>
            <name>CHNLS</name>
          </field>
        </fields>
        <name>DONEMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40034000</baseAddress>
    <description>Versatile Instruction Memory System
    Controls memory access to the Flash and encapsulates the following instruction memories:
    - Boot ROM
    - Cache / GPRAM
    </description>
    <interrupts></interrupts>
    <name>VIMS</name>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>Status
        Displays current VIMS mode and line buffer status</description>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IDCODE_LB_DIS</description>
            <name>IDCODE_LB_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYSBUS_LB_DIS</description>
            <name>SYSBUS_LB_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MODE_CHANGING</description>
            <name>MODE_CHANGING</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INV</description>
            <name>INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MODE</description>
            <name>MODE</name>
          </field>
        </fields>
        <name>STAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Control
        Configure VIMS mode and line buffer settings</description>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STATS_CLR</description>
            <name>STATS_CLR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STATS_EN</description>
            <name>STATS_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DYN_CG_EN</description>
            <name>DYN_CG_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IDCODE_LB_DIS</description>
            <name>IDCODE_LB_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SYSBUS_LB_DIS</description>
            <name>SYSBUS_LB_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ARB_CFG</description>
            <name>ARB_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PREF_EN</description>
            <name>PREF_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MODE</description>
            <name>MODE</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40080000</baseAddress>
    <description>Watchdog Timer
    
    </description>
    <interrupts></interrupts>
    <name>WDT</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>WDTLOAD</description>
            <name>WDTLOAD</name>
          </field>
        </fields>
        <name>LOAD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Current Count Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>WDTVALUE</description>
            <name>WDTVALUE</name>
          </field>
        </fields>
        <name>VALUE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Control</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INTTYPE</description>
            <name>INTTYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESEN</description>
            <name>RESEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INTEN</description>
            <name>INTEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Interrupt Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>WDTICR</description>
            <name>WDTICR</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WDTRIS</description>
            <name>WDTRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WDTMIS</description>
            <name>WDTMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>Test Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STALL</description>
            <name>STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TEST_EN</description>
            <name>TEST_EN</name>
          </field>
        </fields>
        <name>TEST</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>Interrupt Cause Test Mode
        
        </description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAUSE_RESET</description>
            <name>CAUSE_RESET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAUSE_INTR</description>
            <name>CAUSE_INTR</name>
          </field>
        </fields>
        <name>INT_CAUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC00</addressOffset>
        <description>Lock
        
        </description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>WDTLOCK</description>
            <name>WDTLOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0xFFFFFFFF</resetMask>
    <size>0x20</size>
  </peripheral>
</peripherals>
<resetMask>0xFFFFFFFF</resetMask>
<size>0x20</size>
<version>2.0</version>
<width>0x20</width></device>