# Tool Setup Documentation

This directory contains setup guides and documentation for various EDA tools used in the AI-HDL competition.

## Available Tools

### ðŸ”§ **Open Source EDA Tools**
- **[Yosys](./Yosys_doc/)** - Open-source synthesis framework
- **[OpenROAD](./Openroad_doc/)** - Complete RTL-to-GDSII platform
- **[OpenLANE](./OpenLANE_doc/)** - Automated RTL-to-GDSII flow
- **[OpenSTA](./OpenSTA_doc/)** - Static timing analysis
- **[Verilator](./Verilator_doc/)** - Fast Verilog simulator

## Purpose

These tools provide participants with professional-grade EDA capabilities for:
- **Design synthesis** and optimization
- **Place and route** implementation
- **Timing analysis** and verification
- **Design rule checking** (DRC)
- **Layout vs schematic** (LVS) verification

## Getting Started

1. Choose the appropriate tool for your design phase
2. Follow the setup instructions in each tool's documentation
3. Refer to the examples and tutorials provided
4. Use the AI-HDL Discord for community support

## Tool Selection Guide

| Design Phase | Recommended Tools | Purpose |
|--------------|------------------|---------|
| **Phase 1** | Yosys, Verilator | Basic synthesis and simulation |
| **Phase 2** | OpenROAD, OpenSTA | Advanced implementation |
| **Phase 3** | OpenLANE, OpenSTA | PPA optimization and timing |
| **Phase 4** | Full toolchain | Tape-out preparation |

## Support

- ðŸ“š **Documentation**: Each tool folder contains specific setup guides
- ðŸ’¬ **Discord**: Community support and troubleshooting
- ðŸŽ“ **Mentors**: Weekly office hours for tool assistance
- ðŸ“§ **Email**: aihdl-tools@arizona.edu

---

*Last updated: [Date] | AI-HDL 2025-2026*
