Design Entry;SmartDesign Check||(null)||SmartDesign 'prj_2_memory_sb' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'prj_2_memory_sb' was successfully generated.  ||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/48||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/50||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/52||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/54||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/56||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/58||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal flag[0:2]; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/80||TBEC_RSC_decoder.sv(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/47
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/81||TBEC_RSC_decoder.sv(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/47
Implementation;Synthesis||CG133||@W:Object sumSP is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/87||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object sumSDi is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/88||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object red is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/89||MRSC_decoder.sv(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/4
Implementation;Synthesis||CG133||@W:Object decoder_output3 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/93||ecc_design.sv(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/22
Implementation;Synthesis||CG133||@W:Object encoder_output3 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/94||ecc_design.sv(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/23
Implementation;Synthesis||CG133||@W:Object decoder_output4 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/95||ecc_design.sv(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/25
Implementation;Synthesis||CG133||@W:Object encoder_output4 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/96||ecc_design.sv(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/26
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal data_out_right_up[0:15]; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/98||ecc_design.sv(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/40
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal data_out_right_down[0:15]; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/99||ecc_design.sv(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/40
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/100||ecc_design.sv(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/40
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/101||ecc_design.sv(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/40
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/118||OSC_C0_OSC_C0_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/119||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/120||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/121||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/122||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||prj_2_memory_sb.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/135||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||FX1171||@N: Found instance fpga_top_design_0.flag_out[0:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||prj_2_memory_sb.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/285||design.sv(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\design.sv'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/292||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/293||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/294||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/295||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/296||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist prj_2_memory_sb ||prj_2_memory_sb.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/303||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 3 sequential elements including fpga_top_design_0.flag_out[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/341||design.sv(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\design.sv'/linenumber/32
Implementation;Synthesis||MT530||@W:Found inferred clock ecc_design|un1_sel_2_inferred_clock which controls 16 sequential elements including fpga_top_design_0.modulo.data_out_right_down[0:15]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/342||ecc_design.sv(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/40
Implementation;Synthesis||MT530||@W:Found inferred clock ecc_design|data_out_right_up9_inferred_clock which controls 16 sequential elements including fpga_top_design_0.modulo.data_out_right_up[0:15]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/343||ecc_design.sv(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/40
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|quad117_inferred_clock which controls 3 sequential elements including fpga_top_design_0.modulo.decodificador1.flag[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/344||tbec_rsc_decoder.sv(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/47
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||prj_2_memory_sb.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/346||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/409||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/410||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/411||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/412||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/413||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||FP130||@N: Promoting Net fpga_top_design_0.modulo.un1_sel_2_i on CLKINT  I_155 ||prj_2_memory_sb.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/465||null;null
Implementation;Synthesis||FP130||@N: Promoting Net fpga_top_design_0.modulo.data_out_right_up9_i_0 on CLKINT  I_156 ||prj_2_memory_sb.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/466||null;null
Implementation;Synthesis||FP130||@N: Promoting Net fpga_top_design_0.modulo.decodificador1.quad117 on CLKINT  I_157 ||prj_2_memory_sb.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/467||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/495||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/496||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/497||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/498||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C0_0.OSC_C0_0.N_RCOSC_25_50MHZ_CLKOUT.||prj_2_memory_sb.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/508||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ecc_design|un1_sel_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.un1_sel_2.||prj_2_memory_sb.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/509||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ecc_design|data_out_right_up9_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.data_out_right_up9.||prj_2_memory_sb.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/510||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|quad117_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.quad117_0.||prj_2_memory_sb.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/511||null;null
Implementation;Place and Route;RootName:prj_2_memory_sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||prj_2_memory_sb_layout_log.log;liberoaction://open_report/file/prj_2_memory_sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:prj_2_memory_sb
