##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BLE_UART_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SD_FS_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. BLE_UART_IntClock:R)
		5.2::Critical Path Report for (SD_FS_Clock_1:R vs. SD_FS_Clock_1:R)
		5.3::Critical Path Report for (BLE_UART_IntClock:R vs. BLE_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Audio_Clock          | N/A                   | Target: 0.05 MHz   | 
Clock: Audio_Clock(routed)  | N/A                   | Target: 0.05 MHz   | 
Clock: BLE_UART_IntClock    | Frequency: 53.03 MHz  | Target: 0.08 MHz   | 
Clock: CyBUS_CLK            | Frequency: 61.32 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: FPS_Clock            | N/A                   | Target: 0.00 MHz   | 
Clock: FPS_Clock(routed)    | N/A                   | Target: 0.00 MHz   | 
Clock: SD_FS_Clock_1        | Frequency: 49.99 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BLE_UART_IntClock  BLE_UART_IntClock  1.30417e+007     13022811    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          BLE_UART_IntClock  41666.7          25358       N/A              N/A         N/A              N/A         N/A              N/A         
SD_FS_Clock_1      SD_FS_Clock_1      41666.7          21664       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
\SD_FS:miso0(0)_PAD\  16854         SD_FS_Clock_1:R   


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
\SD_FS:mosi0(0)_PAD\  32948         SD_FS_Clock_1:R   
\SD_FS:sclk0(0)_PAD\  22682         SD_FS_Clock_1:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BLE_UART_IntClock
***********************************************
Clock: BLE_UART_IntClock
Frequency: 53.03 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLE_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022811p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q            macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_counter_load\/main_1  macrocell2    5995   7245  13022811  RISE       1
\BLE_UART:BUART:rx_counter_load\/q       macrocell2    3350  10595  13022811  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/load   count7cell    2900  13496  13022811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.32 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25358p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  25358  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell3      5040   7173  25358  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell3      3350  10523  25358  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2316  12839  25358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SD_FS_Clock_1
*******************************************
Clock: SD_FS_Clock_1
Frequency: 49.99 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16493
-------------------------------------   ----- 
End-of-path arrival time (ps)           16493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4133   9493  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12843  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell28     3650  16493  21664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0                    macrocell28         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. BLE_UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25358p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  25358  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell3      5040   7173  25358  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell3      3350  10523  25358  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2316  12839  25358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (SD_FS_Clock_1:R vs. SD_FS_Clock_1:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16493
-------------------------------------   ----- 
End-of-path arrival time (ps)           16493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4133   9493  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12843  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell28     3650  16493  21664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0                    macrocell28         0      0  RISE       1


5.3::Critical Path Report for (BLE_UART_IntClock:R vs. BLE_UART_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLE_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022811p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q            macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_counter_load\/main_1  macrocell2    5995   7245  13022811  RISE       1
\BLE_UART:BUART:rx_counter_load\/q       macrocell2    3350  10595  13022811  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/load   count7cell    2900  13496  13022811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16493
-------------------------------------   ----- 
End-of-path arrival time (ps)           16493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4133   9493  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12843  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell28     3650  16493  21664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23894p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14263
-------------------------------------   ----- 
End-of-path arrival time (ps)           14263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q                    macrocell25   1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split_1\/main_2  macrocell20   7374   8624  23894  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell20   3350  11974  23894  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell28   2289  14263  23894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25358p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  25358  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell3      5040   7173  25358  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell3      3350  10523  25358  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2316  12839  25358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD_FS:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 26861p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14306
-------------------------------------   ----- 
End-of-path arrival time (ps)           14306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q           macrocell25    1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:tx_status_0\/main_2  macrocell8     7382   8632  26861  RISE       1
\SD_FS:SPI0:BSPIM:tx_status_0\/q       macrocell8     3350  11982  26861  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   2324  14306  26861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 27016p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11141
-------------------------------------   ----- 
End-of-path arrival time (ps)           11141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q          macrocell23   1250   1250  24563  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/main_0  macrocell32   9891  11141  27016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 27062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11095
-------------------------------------   ----- 
End-of-path arrival time (ps)           11095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q          macrocell25   1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/main_2  macrocell32   9845  11095  27062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SD_FS:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SD_FS:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 27965p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13202
-------------------------------------   ----- 
End-of-path arrival time (ps)           13202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  27965  RISE       1
\SD_FS:SPI0:BSPIM:rx_status_6\/main_5          macrocell10     2639   6219  27965  RISE       1
\SD_FS:SPI0:BSPIM:rx_status_6\/q               macrocell10     3350   9569  27965  RISE       1
\SD_FS:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    3633  13202  27965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:RxStsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28057p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -2850
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3   count7cell      1940   1940  24229  RISE       1
\SD_FS:SPI0:BSPIM:load_rx_data\/main_1  macrocell6      3149   5089  28057  RISE       1
\SD_FS:SPI0:BSPIM:load_rx_data\/q       macrocell6      3350   8439  28057  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2320  10760  28057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -6010
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7028
-------------------------------------   ---- 
End-of-path arrival time (ps)           7028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q            macrocell23     1250   1250  24563  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   5778   7028  28628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28656p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell27     4141   9501  28656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 28656p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  21664  RISE       1
\SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell30     4141   9501  28656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD_FS:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SD_FS:SPI0:BSPIM:BitCounter\/clock
Path slack     : 29113p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -4060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8494
-------------------------------------   ---- 
End-of-path arrival time (ps)           8494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:cnt_enable\/q       macrocell32   1250   1250  29113  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/enable  count7cell    7244   8494  29113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9016
-------------------------------------   ---- 
End-of-path arrival time (ps)           9016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  29140  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_8              macrocell23     5436   9016  29140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 29149p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q          macrocell24   1250   1250  23457  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/main_1  macrocell32   7757   9007  29149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29157p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q       macrocell25   1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_2  macrocell23   7749   8999  29157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:Net_1\/main_2
Capture Clock  : \SD_FS:Net_1\/clock_0
Path slack     : 29157p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q  macrocell25   1250   1250  23138  RISE       1
\SD_FS:Net_1\/main_2          macrocell26   7749   8999  29157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell26         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29157p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q        macrocell25   1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_2  macrocell31   7749   8999  29157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29497p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  29140  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_8              macrocell24     5080   8660  29497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29497p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  29140  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_8              macrocell25     5080   8660  29497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29525p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q       macrocell25   1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_2  macrocell24   7382   8632  29525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29525p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q       macrocell25   1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_2  macrocell25   7382   8632  29525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29701p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q         macrocell25   1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_2  macrocell29   7206   8456  29701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:Net_22\/main_2
Capture Clock  : \SD_FS:Net_22\/clock_0
Path slack     : 29701p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q  macrocell25   1250   1250  23138  RISE       1
\SD_FS:Net_22\/main_2         macrocell33   7206   8456  29701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell33         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_state_0\/main_9
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 29848p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                        iocell3       2133   2133  25358  RISE       1
\BLE_UART:BUART:rx_state_0\/main_9  macrocell12   6176   8309  29848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_last\/main_0
Capture Clock  : \BLE_UART:BUART:rx_last\/clock_0
Path slack     : 29848p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                     iocell3       2133   2133  25358  RISE       1
\BLE_UART:BUART:rx_last\/main_0  macrocell22   6176   8309  29848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_last\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_state_2\/main_8
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 29858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                        iocell3       2133   2133  25358  RISE       1
\BLE_UART:BUART:rx_state_2\/main_8  macrocell15   6165   8298  29858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_status_3\/main_6
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 29861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  25358  RISE       1
\BLE_UART:BUART:rx_status_3\/main_6  macrocell21   6163   8296  29861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30136p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q           macrocell25   1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell27   6771   8021  30136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30157p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -6010
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q            macrocell25     1250   1250  23138  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   4250   5500  30157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30264p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  23824  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_3    macrocell29   5952   7892  30264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SD_FS:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 30410p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10756
-------------------------------------   ----- 
End-of-path arrival time (ps)           10756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3   count7cell     1940   1940  24229  RISE       1
\SD_FS:SPI0:BSPIM:load_rx_data\/main_1  macrocell6     3149   5089  28057  RISE       1
\SD_FS:SPI0:BSPIM:load_rx_data\/q       macrocell6     3350   8439  28057  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/status_3    statusicell2   2317  10756  30410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30445p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q         macrocell24   1250   1250  23457  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_1  macrocell29   6461   7711  30445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:Net_22\/main_1
Capture Clock  : \SD_FS:Net_22\/clock_0
Path slack     : 30445p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q  macrocell24   1250   1250  23457  RISE       1
\SD_FS:Net_22\/main_1         macrocell33   6461   7711  30445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell33         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30454p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q           macrocell24   1250   1250  23457  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell27   6453   7703  30454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30543p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -6010
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q            macrocell24     1250   1250  23457  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   3864   5114  30543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q       macrocell23   1250   1250  24563  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_0  macrocell24   5989   7239  30918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q       macrocell23   1250   1250  24563  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_0  macrocell25   5989   7239  30918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:pollcount_1\/main_3
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 30983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  25358  RISE       1
\BLE_UART:BUART:pollcount_1\/main_3  macrocell18   5040   7173  30983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:pollcount_0\/main_2
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 30983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  25358  RISE       1
\BLE_UART:BUART:pollcount_0\/main_2  macrocell19   5040   7173  30983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31216p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24229  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_4      macrocell23   5001   6941  31216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31216p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24229  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_4     macrocell31   5001   6941  31216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31218p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24229  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_4    macrocell29   4999   6939  31218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31220p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  23824  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_3      macrocell23   4997   6937  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31220p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  23824  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_3     macrocell31   4997   6937  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31379p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q       macrocell24   1250   1250  23457  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_1  macrocell23   5528   6778  31379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:Net_1\/main_1
Capture Clock  : \SD_FS:Net_1\/clock_0
Path slack     : 31379p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q  macrocell24   1250   1250  23457  RISE       1
\SD_FS:Net_1\/main_1          macrocell26   5528   6778  31379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell26         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31379p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q        macrocell24   1250   1250  23457  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_1  macrocell31   5528   6778  31379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31554p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24577  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_6    macrocell29   4663   6603  31554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31555p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24577  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_6      macrocell23   4661   6601  31555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31555p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24577  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_6     macrocell31   4661   6601  31555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31557p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24580  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_5    macrocell29   4659   6599  31557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31558p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24580  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_5      macrocell23   4659   6599  31558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31558p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24580  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_5     macrocell31   4659   6599  31558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31571p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24701  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_7      macrocell23   4646   6586  31571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31571p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24701  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_7     macrocell31   4646   6586  31571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31690p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24701  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_7    macrocell29   4526   6466  31690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31826p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q       macrocell23   1250   1250  24563  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_0  macrocell23   5081   6331  31826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:Net_1\/main_0
Capture Clock  : \SD_FS:Net_1\/clock_0
Path slack     : 31826p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q  macrocell23   1250   1250  24563  RISE       1
\SD_FS:Net_1\/main_0          macrocell26   5081   6331  31826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31826p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q        macrocell23   1250   1250  24563  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_0  macrocell31   5081   6331  31826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31848p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q           macrocell23   1250   1250  24563  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell27   5059   6309  31848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32295p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:ld_ident\/q      macrocell31   1250   1250  26677  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_9  macrocell24   4611   5861  32295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32295p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:ld_ident\/q      macrocell31   1250   1250  26677  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_9  macrocell25   4611   5861  32295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32494p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q       macrocell24   1250   1250  23457  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_1  macrocell24   4412   5662  32494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32494p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q       macrocell24   1250   1250  23457  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_1  macrocell25   4412   5662  32494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32575p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q         macrocell23   1250   1250  24563  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_0  macrocell29   4332   5582  32575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:Net_22\/main_0
Capture Clock  : \SD_FS:Net_22\/clock_0
Path slack     : 32575p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q  macrocell23   1250   1250  24563  RISE       1
\SD_FS:Net_22\/main_0         macrocell33   4332   5582  32575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell33         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33103p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24229  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_4      macrocell24   3114   5054  33103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33103p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24229  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_4      macrocell25   3114   5054  33103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33256p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24701  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_7      macrocell24   2961   4901  33256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33256p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24701  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_7      macrocell25   2961   4901  33256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:Net_22\/q
Path End       : \SD_FS:Net_22\/main_3
Capture Clock  : \SD_FS:Net_22\/clock_0
Path slack     : 33432p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell33         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:Net_22\/q       macrocell33   1250   1250  33432  RISE       1
\SD_FS:Net_22\/main_3  macrocell33   3474   4724  33432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell33         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD_FS:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:cnt_enable\/q       macrocell32   1250   1250  29113  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/main_3  macrocell32   3431   4681  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33593p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24577  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_6      macrocell24   2623   4563  33593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33593p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24577  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_6      macrocell25   2623   4563  33593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33595p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  23824  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_3      macrocell24   2622   4562  33595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33595p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  23824  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_3      macrocell25   2622   4562  33595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33596p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24580  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_5      macrocell24   2621   4561  33596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33596p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24580  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_5      macrocell25   2621   4561  33596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:ld_ident\/q      macrocell31   1250   1250  26677  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_9  macrocell23   2788   4038  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:ld_ident\/q       macrocell31   1250   1250  26677  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_8  macrocell31   2788   4038  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:Net_1\/q
Path End       : \SD_FS:Net_1\/main_3
Capture Clock  : \SD_FS:Net_1\/clock_0
Path slack     : 34301p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell26         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:Net_1\/q       macrocell26   1250   1250  34301  RISE       1
\SD_FS:Net_1\/main_3  macrocell26   2606   3856  34301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell30   1250   1250  34605  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell27   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:load_cond\/q
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:load_cond\/q       macrocell29   1250   1250  34608  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_8  macrocell29   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/q       macrocell27   1250   1250  34617  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell27   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLE_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022811p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q            macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_counter_load\/main_1  macrocell2    5995   7245  13022811  RISE       1
\BLE_UART:BUART:rx_counter_load\/q       macrocell2    3350  10595  13022811  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/load   count7cell    2900  13496  13022811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \BLE_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \BLE_UART:BUART:sRX:RxSts\/clock
Path slack     : 13027770p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13397
-------------------------------------   ----- 
End-of-path arrival time (ps)           13397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027770  RISE       1
\BLE_UART:BUART:rx_status_4\/main_1                 macrocell4      2293   5873  13027770  RISE       1
\BLE_UART:BUART:rx_status_4\/q                      macrocell4      3350   9223  13027770  RISE       1
\BLE_UART:BUART:sRX:RxSts\/status_4                 statusicell1    4174  13397  13027770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027842p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q                macrocell12     1250   1250  13022811  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   6565   7815  13027842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_0
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q        macrocell11   1250   1250  13025129  RISE       1
\BLE_UART:BUART:rx_status_3\/main_0  macrocell21   6696   7946  13030211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell11   1250   1250  13025129  RISE       1
\BLE_UART:BUART:rx_state_3\/main_0  macrocell14   6692   7942  13030214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell11   1250   1250  13025129  RISE       1
\BLE_UART:BUART:rx_state_2\/main_0  macrocell15   6692   7942  13030214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030357p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q               macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_1  macrocell17   6549   7799  13030357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell17         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030718p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q                macrocell11     1250   1250  13025129  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3689   4939  13030718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030774p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell11   1250   1250  13025129  RISE       1
\BLE_UART:BUART:rx_state_0\/main_0  macrocell12   6133   7383  13030774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_5
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030862p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q       macrocell18   1250   1250  13028090  RISE       1
\BLE_UART:BUART:rx_status_3\/main_5  macrocell21   6044   7294  13030862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_8
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031419p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q      macrocell18   1250   1250  13028090  RISE       1
\BLE_UART:BUART:rx_state_0\/main_8  macrocell12   5488   6738  13031419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031556p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6600
-------------------------------------   ---- 
End-of-path arrival time (ps)           6600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q               macrocell15   1250   1250  13024019  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_3  macrocell17   5350   6600  13031556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell17         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_2
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031692p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13031692  RISE       1
\BLE_UART:BUART:rx_status_3\/main_2  macrocell21   5215   6465  13031692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031753p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q         macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_1  macrocell13   5154   6404  13031753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031793p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q          macrocell16     1250   1250  13031692  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2614   3864  13031793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032062p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_state_0\/main_1  macrocell12   4845   6095  13032062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_10
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032185p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell19   1250   1250  13028069  RISE       1
\BLE_UART:BUART:rx_state_0\/main_10  macrocell12   4722   5972  13032185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_7
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell19   1250   1250  13028069  RISE       1
\BLE_UART:BUART:rx_status_3\/main_7  macrocell21   4710   5960  13032197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13031692  RISE       1
\BLE_UART:BUART:rx_state_0\/main_2   macrocell12   4655   5905  13032252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q         macrocell15   1250   1250  13024019  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_4  macrocell13   4388   5638  13032519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032531  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_7       macrocell13   3686   5626  13032531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032545p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032545  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_6       macrocell13   3672   5612  13032545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032548p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032548  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_5       macrocell13   3669   5609  13032548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q         macrocell14   1250   1250  13024483  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_3  macrocell13   4354   5604  13032553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032556p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q               macrocell14   1250   1250  13024483  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_2  macrocell17   4351   5601  13032556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell17         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_1
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032631p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q        macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_status_3\/main_1  macrocell21   4276   5526  13032631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032701p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13031692  RISE       1
\BLE_UART:BUART:rx_state_3\/main_2   macrocell14   4206   5456  13032701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032701p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13031692  RISE       1
\BLE_UART:BUART:rx_state_2\/main_2   macrocell15   4206   5456  13032701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_state_3\/main_1  macrocell14   3862   5112  13033045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13022811  RISE       1
\BLE_UART:BUART:rx_state_2\/main_1  macrocell15   3862   5112  13033045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q               macrocell11   1250   1250  13025129  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_0  macrocell17   3683   4933  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell17         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033311  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_0   macrocell16   2905   4845  13033311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:pollcount_1\/main_0
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033311  RISE       1
\BLE_UART:BUART:pollcount_1\/main_0        macrocell18   2905   4845  13033311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:pollcount_0\/main_0
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033311  RISE       1
\BLE_UART:BUART:pollcount_0\/main_0        macrocell19   2905   4845  13033311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033323p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033323  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_2   macrocell16   2893   4833  13033323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033324p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033324  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_1   macrocell16   2893   4833  13033324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:pollcount_1\/main_1
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033324p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033324  RISE       1
\BLE_UART:BUART:pollcount_1\/main_1        macrocell18   2893   4833  13033324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:pollcount_0\/main_1
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033324p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033324  RISE       1
\BLE_UART:BUART:pollcount_0\/main_1        macrocell19   2893   4833  13033324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_0\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033390p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032531  RISE       1
\BLE_UART:BUART:rx_state_0\/main_7         macrocell12   2826   4766  13033390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_3\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033407p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032531  RISE       1
\BLE_UART:BUART:rx_state_3\/main_7         macrocell14   2809   4749  13033407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_2\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033407p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032531  RISE       1
\BLE_UART:BUART:rx_state_2\/main_7         macrocell15   2809   4749  13033407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_0\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032545  RISE       1
\BLE_UART:BUART:rx_state_0\/main_6         macrocell12   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_0\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032548  RISE       1
\BLE_UART:BUART:rx_state_0\/main_5         macrocell12   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_3\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032545  RISE       1
\BLE_UART:BUART:rx_state_3\/main_6         macrocell14   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_2\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032545  RISE       1
\BLE_UART:BUART:rx_state_2\/main_6         macrocell15   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_3\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032548  RISE       1
\BLE_UART:BUART:rx_state_3\/main_5         macrocell14   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_2\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032548  RISE       1
\BLE_UART:BUART:rx_state_2\/main_5         macrocell15   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033462p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q         macrocell11   1250   1250  13025129  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_0  macrocell13   3445   4695  13033462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033667p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell15   1250   1250  13024019  RISE       1
\BLE_UART:BUART:rx_state_3\/main_4  macrocell14   3240   4490  13033667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033667p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell15   1250   1250  13024019  RISE       1
\BLE_UART:BUART:rx_state_2\/main_4  macrocell15   3240   4490  13033667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033668p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell15   1250   1250  13024019  RISE       1
\BLE_UART:BUART:rx_state_0\/main_4  macrocell12   3238   4488  13033668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_4
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033669p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q        macrocell15   1250   1250  13024019  RISE       1
\BLE_UART:BUART:rx_status_3\/main_4  macrocell21   3238   4488  13033669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:pollcount_1\/main_4
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033694p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell19   1250   1250  13028069  RISE       1
\BLE_UART:BUART:pollcount_1\/main_4  macrocell18   3212   4462  13033694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:pollcount_0\/main_3
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033694p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell19   1250   1250  13028069  RISE       1
\BLE_UART:BUART:pollcount_0\/main_3  macrocell19   3212   4462  13033694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:pollcount_1\/main_2
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033716p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q       macrocell18   1250   1250  13028090  RISE       1
\BLE_UART:BUART:pollcount_1\/main_2  macrocell18   3191   4441  13033716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033804p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13024483  RISE       1
\BLE_UART:BUART:rx_state_0\/main_3  macrocell12   3103   4353  13033804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_3
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033805p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q        macrocell14   1250   1250  13024483  RISE       1
\BLE_UART:BUART:rx_status_3\/main_3  macrocell21   3102   4352  13033805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033962p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13024483  RISE       1
\BLE_UART:BUART:rx_state_3\/main_3  macrocell14   2945   4195  13033962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033962p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13024483  RISE       1
\BLE_UART:BUART:rx_state_2\/main_3  macrocell15   2945   4195  13033962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034299p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q   macrocell16   1250   1250  13031692  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_2  macrocell13   2608   3858  13034299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_load_fifo\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_load_fifo\/q            macrocell13     1250   1250  13029590  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2794   4044  13034492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_last\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_9
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_last\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_last\/q          macrocell22   1250   1250  13034609  RISE       1
\BLE_UART:BUART:rx_state_2\/main_9  macrocell15   2297   3547  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_status_3\/q
Path End       : \BLE_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \BLE_UART:BUART:sRX:RxSts\/clock
Path slack     : 13036971p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_status_3\/q       macrocell21    1250   1250  13036971  RISE       1
\BLE_UART:BUART:sRX:RxSts\/status_3  statusicell1   2946   4196  13036971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

