
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rflynn' on host 'olhsw-01.cern.ch' (Linux_x86_64 version 5.14.0-427.42.1.el9_4.x86_64) on Tue Mar 11 17:46:54 CET 2025
INFO: [HLS 200-10] On os "AlmaLinux release 9.3 (Shamrock Pampas Cat)"
INFO: [HLS 200-10] In directory '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset myproject_prj 
INFO: [HLS 200-10] Opening and resetting project '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
-0.43203 0.849581 0.0252245 -0.326221 -1.36338 0.286746 -1.17966 1.98634 1.51893 -0.458278 0.862453 0.103944 0.178423 1.07969 -1.53084 -1.33479 -2.72783 0.552193 0.347782 0.904865 1.25684 0.351494 -0.818884 0.340486 -1.51388 0.641048 -1.29088 2.17815 0.262461 -0.190059 -0.785538 1.07193 -0.528842 0.0579188 -2.42371 0.410385 0.306224 0.204891 1.73473 0.503812 -0.226007 0.183457 1.34666 -1.59243 1.36489 1.00644 -0.830959 -1.08534 -0.353182 -0.0747581 0.73768 0.351035 2.70895 -0.968902 -0.709929 -0.819805 1.74158 -0.357519 0.688917 -0.374523 -0.902944 -0.937527 1.6916 -0.875 -1.02237 -0.315573 1.13026 -1.27363 1.34276 -1.03654 1.66898 -0.00857096 2.13252 0.719704 1.19465 -1.23218 -0.350754 -0.773526 -0.303581 -0.828793 
Quantized predictions
-0.43702 0.857223 0.0284109 -0.331957 -1.37465 0.290094 -1.18348 2.00267 1.54654 -0.466339 0.877915 0.103455 0.180203 1.09827 -1.55966 -1.35768 -2.76763 0.559532 0.35133 0.914082 1.27562 0.356773 -0.831622 0.346107 -1.48965 0.630562 -1.27318 2.14369 0.257692 -0.188537 -0.775496 1.05267 -0.536486 0.0577583 -2.45807 0.410707 0.304621 0.204161 1.75499 0.509048 -0.223882 0.183329 1.34461 -1.59054 1.36093 1.00298 -0.829217 -1.08107 -0.355209 -0.0731392 0.741244 0.355142 2.72575 -0.971951 -0.713758 -0.821156 1.71518 -0.353199 0.678 -0.369449 -0.894794 -0.924639 1.67067 -0.864895 -1.02003 -0.315147 1.12634 -1.27149 1.34051 -1.03401 1.66358 -0.0100555 2.12065 0.716432 1.18944 -1.2222 -0.34846 -0.766746 -0.300161 -0.822958 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.44 seconds. CPU system time: 0.87 seconds. Elapsed time: 11.83 seconds; current allocated memory: 0.234 MB.
***** C SIMULATION COMPLETED IN 0h0m11s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.359 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.24 seconds. CPU system time: 1.65 seconds. Elapsed time: 27.76 seconds; current allocated memory: 262.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 59,745 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,950 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,289 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,287 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,547 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,191 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,191 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,191 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,351 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,111 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,943 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,943 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,943 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,943 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,024 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,036 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<14, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<14, 4, (ap_q_mode)4, (ap_o_mode)0, 0> >::product(ap_fixed<14, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<14, 4, (ap_q_mode)4, (ap_o_mode)0, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:91:11)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<14, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<14, 4, (ap_q_mode)4, (ap_o_mode)0, 0> >::product(ap_fixed<14, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<14, 4, (ap_q_mode)4, (ap_o_mode)0, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:83:12)
INFO: [HLS 214-291] Loop 'LAYERNORM_SEQ_LOOP' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:122:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_LOAD' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:125:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_STORE' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:131:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_RESULT' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:101:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_VAR' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:86:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_SUM' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:80:5)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:122:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_layernorm.h:109:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:122:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_layernorm.h:109:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_STORE' (firmware/nnet_utils/nnet_layernorm.h:131:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:109:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_LOAD' (firmware/nnet_utils/nnet_layernorm.h:125:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:109:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_RESULT' (firmware/nnet_utils/nnet_layernorm.h:101:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:51:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_VAR' (firmware/nnet_utils/nnet_layernorm.h:86:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:51:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_SUM' (firmware/nnet_utils/nnet_layernorm.h:80:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_layernorm.h:51:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (firmware/weights/s2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_val': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_layernorm.h:111:12)
INFO: [HLS 214-248] Applying array_partition to 'outval': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_layernorm.h:112:11)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'layer_normalization_input': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.56 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.51 seconds; current allocated memory: 263.676 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 263.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 267.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 271.504 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_layernorm.h:81:22) to (firmware/nnet_utils/nnet_layernorm.h:104:1) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 21 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 300.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 322.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 332.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 332.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 332.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 332.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 334.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 334.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_table_ROM_AUTO_1R' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' pipeline 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_22s_10ns_17ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_22s_11ns_17ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_22s_11ns_18s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_22s_11ns_19ns_33_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_22s_11ns_20ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_22s_11ns_21ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_14s_28_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_8ns_22_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 341.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' pipeline 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.63 seconds; current allocated memory: 379.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer_normalization_input' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 17290 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp11) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 390.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 393.547 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.7 seconds; current allocated memory: 403.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-789] **** Estimated Fmax: 235.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 37.09 seconds. CPU system time: 2.45 seconds. Elapsed time: 43.05 seconds; current allocated memory: 149.477 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h0m43s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
-0.43203 0.849581 0.0252245 -0.326221 -1.36338 0.286746 -1.17966 1.98634 1.51893 -0.458278 0.862453 0.103944 0.178423 1.07969 -1.53084 -1.33479 -2.72783 0.552193 0.347782 0.904865 1.25684 0.351494 -0.818884 0.340486 -1.51388 0.641048 -1.29088 2.17815 0.262461 -0.190059 -0.785538 1.07193 -0.528842 0.0579188 -2.42371 0.410385 0.306224 0.204891 1.73473 0.503812 -0.226007 0.183457 1.34666 -1.59243 1.36489 1.00644 -0.830959 -1.08534 -0.353182 -0.0747581 0.73768 0.351035 2.70895 -0.968902 -0.709929 -0.819805 1.74158 -0.357519 0.688917 -0.374523 -0.902944 -0.937527 1.6916 -0.875 -1.02237 -0.315573 1.13026 -1.27363 1.34276 -1.03654 1.66898 -0.00857096 2.13252 0.719704 1.19465 -1.23218 -0.350754 -0.773526 -0.303581 -0.828793 
Quantized predictions
-0.43702 0.857223 0.0284109 -0.331957 -1.37465 0.290094 -1.18348 2.00267 1.54654 -0.466339 0.877915 0.103455 0.180203 1.09827 -1.55966 -1.35768 -2.76763 0.559532 0.35133 0.914082 1.27562 0.356773 -0.831622 0.346107 -1.48965 0.630562 -1.27318 2.14369 0.257692 -0.188537 -0.775496 1.05267 -0.536486 0.0577583 -2.45807 0.410707 0.304621 0.204161 1.75499 0.509048 -0.223882 0.183329 1.34461 -1.59054 1.36093 1.00298 -0.829217 -1.08107 -0.355209 -0.0731392 0.741244 0.355142 2.72575 -0.971951 -0.713758 -0.821156 1.71518 -0.353199 0.678 -0.369449 -0.894794 -0.924639 1.67067 -0.864895 -1.02003 -0.315147 1.12634 -1.27149 1.34051 -1.03401 1.66358 -0.0100555 2.12065 0.716432 1.18944 -1.2222 -0.34846 -0.766746 -0.300161 -0.822958 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 25.35 seconds. CPU system time: 2.24 seconds. Elapsed time: 28.14 seconds; current allocated memory: 19.145 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
-0.43203 0.849581 0.0252245 -0.326221 -1.36338 0.286746 -1.17966 1.98634 1.51893 -0.458278 0.862453 0.103944 0.178423 1.07969 -1.53084 -1.33479 -2.72783 0.552193 0.347782 0.904865 1.25684 0.351494 -0.818884 0.340486 -1.51388 0.641048 -1.29088 2.17815 0.262461 -0.190059 -0.785538 1.07193 -0.528842 0.0579188 -2.42371 0.410385 0.306224 0.204891 1.73473 0.503812 -0.226007 0.183457 1.34666 -1.59243 1.36489 1.00644 -0.830959 -1.08534 -0.353182 -0.0747581 0.73768 0.351035 2.70895 -0.968902 -0.709929 -0.819805 1.74158 -0.357519 0.688917 -0.374523 -0.902944 -0.937527 1.6916 -0.875 -1.02237 -0.315573 1.13026 -1.27363 1.34276 -1.03654 1.66898 -0.00857096 2.13252 0.719704 1.19465 -1.23218 -0.350754 -0.773526 -0.303581 -0.828793 
Quantized predictions
-0.43702 0.857223 0.0284109 -0.331957 -1.37465 0.290094 -1.18348 2.00267 1.54654 -0.466339 0.877915 0.103455 0.180203 1.09827 -1.55966 -1.35768 -2.76763 0.559532 0.35133 0.914082 1.27562 0.356773 -0.831622 0.346107 -1.48965 0.630562 -1.27318 2.14369 0.257692 -0.188537 -0.775496 1.05267 -0.536486 0.0577583 -2.45807 0.410707 0.304621 0.204161 1.75499 0.509048 -0.223882 0.183329 1.34461 -1.59054 1.36093 1.00298 -0.829217 -1.08107 -0.355209 -0.0731392 0.741244 0.355142 2.72575 -0.971951 -0.713758 -0.821156 1.71518 -0.353199 0.678 -0.369449 -0.894794 -0.924639 1.67067 -0.864895 -1.02003 -0.315147 1.12634 -1.27149 1.34051 -1.03401 1.66358 -0.0100555 2.12065 0.716432 1.18944 -1.2222 -0.34846 -0.766746 -0.300161 -0.822958 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 70 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mul_14s_14s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_14s_14s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mul_14s_8ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_14s_8ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_11ns_18s_33_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_18s_33_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_11ns_19ns_33_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_19ns_33_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_17ns_33_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_11ns_21ns_33_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_21ns_33_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_11ns_20ns_33_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_11ns_20ns_33_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_10ns_17ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_22s_10ns_17ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_layernorm_1d_ap_fixed_...
Compiling module xil_defaultlib.myproject_mul_14s_14s_28_1_1(NUM...
Compiling module xil_defaultlib.myproject_mul_14s_8ns_22_1_1(NUM...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_18...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_18...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_19...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_19...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_17...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_17...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_21...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_21...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_20...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_11ns_20...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_10ns_17...
Compiling module xil_defaultlib.myproject_mac_muladd_22s_10ns_17...
Compiling module xil_defaultlib.myproject_layernorm_1d_ap_fixed_...
Compiling module xil_defaultlib.myproject_layernormalize_ap_fixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_348/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_348_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_362/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_362_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_376/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_376_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_404/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_404_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_418/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_418_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_460/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_460_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754_activity
Time resolution is 1 ps
open_wave_config myproject_dataflow_ana.wcfg
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_79_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_79 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_78_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_78 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_77_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_77 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_76_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_76 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_75_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_75 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_74_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_74 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_73_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_73 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_72_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_72 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_71_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_71 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_70_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_70 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_69_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_69 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_68_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_68 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_67_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_67 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_66_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_66 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_65_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_65 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_64_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_64 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_63_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_63 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_62_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_62 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_61_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_61 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_60_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_60 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_59_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_59 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_58_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_58 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_57_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_57 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_56_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_56 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_55_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_55 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_54_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_54 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_53_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_53 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_52_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_52 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_51_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_51 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_50_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_50 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_49_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_49 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_48_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_48 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_47_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_47 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_46_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_46 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_45_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_45 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_44_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_44 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_43_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_43 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_42_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_42 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_41_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_41 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_40_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_40 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_39_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_39 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_38_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_38 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_37_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_37 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_36_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_36 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_35_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_35 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_34_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_34 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_33_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_33 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_32_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_32 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_31_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_31 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_30_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_30 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_29_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_29 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_28_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_28 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_27_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_27 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_26_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_26 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_25_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_25 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_24_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_24 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_23_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_23 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_22_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_22 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_21_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_21 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_20_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_20 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_19_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_19 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_18_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_18 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_17_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_17 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_16_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_16 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_15_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_15 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_14_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_14 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_13_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_13 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_12_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_12 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_11_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_11 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_10_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_10 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_9 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_8 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_7 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_6 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_5 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_4 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input_ap_vld -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_12 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_13 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_14 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_15 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_16 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_17 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_18 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_19 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_20 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_21 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_22 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_23 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_24 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_25 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_26 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_27 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_28 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_29 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_30 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_31 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_32 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_33 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_34 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_35 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_36 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_37 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_38 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_39 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_40 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_41 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_42 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_43 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_44 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_45 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_46 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_47 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_48 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_49 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_50 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_51 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_52 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_53 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_54 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_55 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_56 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_57 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_58 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_59 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_60 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_61 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_62 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_63 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_64 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_65 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_66 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_67 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_68 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_69 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_70 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_71 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_72 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_73 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_74 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_75 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_76 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_77 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_78 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_79 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer_normalization_input -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_79_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_79 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_78_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_78 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_77_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_77 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_76_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_76 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_75_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_75 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_74_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_74 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_73_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_73 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_72_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_72 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_71_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_71 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_70_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_70 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_69_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_69 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_68_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_68 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_67_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_67 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_66_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_66 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_65_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_65 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_64_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_64 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_63_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_63 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_62_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_62 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_61_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_61 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_60_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_60 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_59_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_59 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_58_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_58 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_57_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_57 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_56_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_56 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_55_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_55 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_54_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_54 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_53_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_53 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_52_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_52 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_51_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_51 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_50_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_50 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_49_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_49 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_48_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_48 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_47_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_47 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_46_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_46 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_45_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_45 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_44_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_44 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_43_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_43 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_42_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_42 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_41_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_41 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_40_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_40 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_39_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_39 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_38_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_38 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_37_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_37 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_36_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_36 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_35_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_35 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_34_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_34 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_33_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_33 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_32_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_32 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_31_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_31 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_30_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_30 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_29_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_29 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_28_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_28 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_27_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_27 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_26_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_26 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_25_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_25 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_24_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_24 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_23_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_23 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_22_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_22 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_21_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_21 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_20_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_20 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_19_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_19 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_18_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_18 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_17_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_17 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_16_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_16 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_15_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_15 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_14_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_14 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_13_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_13 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_12_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_12 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_11_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_11 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_10_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_10 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/layer_normalization_input -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer_normalization_input_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "163000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 192500 ps : File "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 5110
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 11 17:48:36 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
-0.43203 0.849581 0.0252245 -0.326221 -1.36338 0.286746 -1.17966 1.98634 1.51893 -0.458278 0.862453 0.103944 0.178423 1.07969 -1.53084 -1.33479 -2.72783 0.552193 0.347782 0.904865 1.25684 0.351494 -0.818884 0.340486 -1.51388 0.641048 -1.29088 2.17815 0.262461 -0.190059 -0.785538 1.07193 -0.528842 0.0579188 -2.42371 0.410385 0.306224 0.204891 1.73473 0.503812 -0.226007 0.183457 1.34666 -1.59243 1.36489 1.00644 -0.830959 -1.08534 -0.353182 -0.0747581 0.73768 0.351035 2.70895 -0.968902 -0.709929 -0.819805 1.74158 -0.357519 0.688917 -0.374523 -0.902944 -0.937527 1.6916 -0.875 -1.02237 -0.315573 1.13026 -1.27363 1.34276 -1.03654 1.66898 -0.00857096 2.13252 0.719704 1.19465 -1.23218 -0.350754 -0.773526 -0.303581 -0.828793 
Quantized predictions
-0.43702 0.857223 0.0284109 -0.331957 -1.37465 0.290094 -1.18348 2.00267 1.54654 -0.466339 0.877915 0.103455 0.180203 1.09827 -1.55966 -1.35768 -2.76763 0.559532 0.35133 0.914082 1.27562 0.356773 -0.831622 0.346107 -1.48965 0.630562 -1.27318 2.14369 0.257692 -0.188537 -0.775496 1.05267 -0.536486 0.0577583 -2.45807 0.410707 0.304621 0.204161 1.75499 0.509048 -0.223882 0.183329 1.34461 -1.59054 1.36093 1.00298 -0.829217 -1.08107 -0.355209 -0.0731392 0.741244 0.355142 2.72575 -0.971951 -0.713758 -0.821156 1.71518 -0.353199 0.678 -0.369449 -0.894794 -0.924639 1.67067 -0.864895 -1.02003 -0.315147 1.12634 -1.27149 1.34051 -1.03401 1.66358 -0.0100555 2.12065 0.716432 1.18944 -1.2222 -0.34846 -0.766746 -0.300161 -0.822958 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Tue Mar 11 05:48:19 PM CET 2025.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h0m45s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu13p-flga2577-2-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.062 ; gain = 38.805 ; free physical = 19426 ; free virtual = 122553
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu13p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 72446
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.602 ; gain = 413.578 ; free physical = 18728 ; free virtual = 121869
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.dat' is read successfully [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_14s_14s_28_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mul_14s_14s_28_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_14s_14s_28_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mul_14s_14s_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_14s_8ns_22_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mul_14s_8ns_22_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_14s_8ns_22_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mul_14s_8ns_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_18s_33_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_18s_33_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_18s_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_18s_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_18s_33_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_18s_33_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_19ns_33_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_19ns_33_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_19ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_19ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_19ns_33_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_19ns_33_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_17ns_33_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_17ns_33_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_21ns_33_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_21ns_33_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_21ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_21ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_21ns_33_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_21ns_33_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_20ns_33_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_20ns_33_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_20ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_20ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_20ns_33_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_20ns_33_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_10ns_17ns_32_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_17ns_32_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_17ns_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_17ns_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_10ns_17ns_32_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_17ns_32_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject.v:9]
WARNING: [Synth 8-7129] Port reset in module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2063.539 ; gain = 507.516 ; free physical = 18617 ; free virtual = 121761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2078.383 ; gain = 522.359 ; free physical = 18607 ; free virtual = 121751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu13p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.293 ; gain = 539.270 ; free physical = 18595 ; free virtual = 121739
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln81_3_reg_5142_reg' and it is trimmed from '15' to '14' bits. [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:1355]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.293 ; gain = 539.270 ; free physical = 18583 ; free virtual = 121737
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 10    
	   2 Input   15 Bit       Adders := 140   
	   3 Input   15 Bit       Adders := 80    
	   2 Input   14 Bit       Adders := 150   
	   2 Input   12 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 1040  
	   3 Input      1 Bit         XORs := 20    
+---Registers : 
	             1280 Bit    Registers := 1     
	               22 Bit    Registers := 80    
	               14 Bit    Registers := 670   
	               12 Bit    Registers := 10    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 179   
+---ROMs : 
	                    ROMs := 10    
+---Muxes : 
	   2 Input 1280 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 190   
	   2 Input   14 Bit        Muxes := 20    
	   2 Input   12 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 322   
	   3 Input    1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_14s_14s_28_1_1_U1/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U1/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U2/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U2/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U3/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U3/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U4/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U4/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U5/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U5/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5236_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U6/tmp_product.
DSP Report: register select_ln87_11_reg_5236_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U6/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U6/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U7/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5242_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U7/tmp_product.
DSP Report: register select_ln87_13_reg_5242_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U7/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U7/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U8/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5248_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U8/tmp_product.
DSP Report: register select_ln87_15_reg_5248_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U8/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U8/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5342_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5206_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5342_reg.
DSP Report: register select_ln87_1_reg_5206_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5342_reg.
DSP Report: register mul_ln102_reg_5342_reg is absorbed into DSP mul_ln102_reg_5342_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U9/tmp_product is absorbed into DSP mul_ln102_reg_5342_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffffea000)+A*(B:0x4b4).
DSP Report: operator mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5347_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5212_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5347_reg.
DSP Report: register select_ln87_3_reg_5212_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5347_reg.
DSP Report: register mul_ln102_2_reg_5347_reg is absorbed into DSP mul_ln102_2_reg_5347_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U10/tmp_product is absorbed into DSP mul_ln102_2_reg_5347_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_19ns_33_1_1_U18/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p, operation Mode is: (C:0x54000)+A*(B:0x428).
DSP Report: operator mac_muladd_22s_11ns_19ns_33_1_1_U18/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_11ns_19ns_33_1_1_U18/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_11ns_19ns_33_1_1_U18/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_11ns_19ns_33_1_1_U18/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5352_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5218_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5352_reg.
DSP Report: register select_ln87_5_reg_5218_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5352_reg.
DSP Report: register mul_ln102_4_reg_5352_reg is absorbed into DSP mul_ln102_4_reg_5352_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U11/tmp_product is absorbed into DSP mul_ln102_4_reg_5352_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U19/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x1c000)+A*(B:0x464).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U19/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U19/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U19/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U19/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5357_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5224_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5357_reg.
DSP Report: register select_ln87_7_reg_5224_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5357_reg.
DSP Report: register mul_ln102_6_reg_5357_reg is absorbed into DSP mul_ln102_6_reg_5357_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U12/tmp_product is absorbed into DSP mul_ln102_6_reg_5357_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21ns_33_1_1_U20/myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U/p, operation Mode is: (C:0x128000)+A*(B:0x4e5).
DSP Report: operator mac_muladd_22s_11ns_21ns_33_1_1_U20/myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_11ns_21ns_33_1_1_U20/myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_11ns_21ns_33_1_1_U20/myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_11ns_21ns_33_1_1_U20/myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5362_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5230_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5362_reg.
DSP Report: register select_ln87_9_reg_5230_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5362_reg.
DSP Report: register mul_ln102_8_reg_5362_reg is absorbed into DSP mul_ln102_8_reg_5362_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U13/tmp_product is absorbed into DSP mul_ln102_8_reg_5362_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_20ns_33_1_1_U21/myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U/p, operation Mode is: (C:0x9a000)+A*(B:0x4bf).
DSP Report: operator mac_muladd_22s_11ns_20ns_33_1_1_U21/myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_11ns_20ns_33_1_1_U21/myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_11ns_20ns_33_1_1_U21/myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_11ns_20ns_33_1_1_U21/myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5367_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5236_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5367_reg.
DSP Report: register select_ln87_11_reg_5236_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5367_reg.
DSP Report: register mul_ln102_10_reg_5367_reg is absorbed into DSP mul_ln102_10_reg_5367_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U14/tmp_product is absorbed into DSP mul_ln102_10_reg_5367_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_17ns_32_1_1_U22/myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x39b).
DSP Report: operator mac_muladd_22s_10ns_17ns_32_1_1_U22/myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_10ns_17ns_32_1_1_U22/myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_10ns_17ns_32_1_1_U22/myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_10ns_17ns_32_1_1_U22/myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5372_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5242_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5372_reg.
DSP Report: register select_ln87_13_reg_5242_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5372_reg.
DSP Report: register mul_ln102_12_reg_5372_reg is absorbed into DSP mul_ln102_12_reg_5372_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U15/tmp_product is absorbed into DSP mul_ln102_12_reg_5372_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_19ns_33_1_1_U23/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p, operation Mode is: (C:0x5a000)+A*(B:0x461).
DSP Report: operator mac_muladd_22s_11ns_19ns_33_1_1_U23/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_11ns_19ns_33_1_1_U23/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_11ns_19ns_33_1_1_U23/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_11ns_19ns_33_1_1_U23/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5377_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5248_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5377_reg.
DSP Report: register select_ln87_15_reg_5248_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5377_reg.
DSP Report: register mul_ln102_14_reg_5377_reg is absorbed into DSP mul_ln102_14_reg_5377_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U16/tmp_product is absorbed into DSP mul_ln102_14_reg_5377_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3082.535 ; gain = 1526.512 ; free physical = 17479 ; free virtual = 120738
---------------------------------------------------------------------------------
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_14s_14s_28_1_1_U6/tmp_product_6 : 0 0 : 1522 1522 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_14s_14s_28_1_1_U7/tmp_product_8 : 0 0 : 1522 1522 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_14s_14s_28_1_1_U8/tmp_product_9 : 0 0 : 1522 1522 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_14s_14s_28_1_1_U1/tmp_product_0 : 0 0 : 1494 1494 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_14s_14s_28_1_1_U2/tmp_product_2 : 0 0 : 1494 1494 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_14s_14s_28_1_1_U3/tmp_product_3 : 0 0 : 1494 1494 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_14s_14s_28_1_1_U4/tmp_product_4 : 0 0 : 1494 1494 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_14s_14s_28_1_1_U5/tmp_product_5 : 0 0 : 1494 1494 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mac_muladd_22s_11ns_17ns_33_1_1_U19/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U/p_12 : 0 0 : 943 943 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_c : 0 0 : 943 943 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mac_muladd_22s_11ns_20ns_33_1_1_U21/myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U/p_17 : 0 0 : 939 939 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mac_muladd_22s_11ns_21ns_33_1_1_U20/myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U/p_14 : 0 0 : 939 939 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mac_muladd_22s_10ns_17ns_32_1_1_U22/myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U/p_1a : 0 0 : 928 928 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_ln102_10_reg_5367_reg_19 : 0 0 : 898 898 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_ln102_12_reg_5372_reg_1c : 0 0 : 898 898 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_ln102_14_reg_5377_reg_1e : 0 0 : 898 898 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_ln102_2_reg_5347_reg_e : 0 0 : 898 898 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_ln102_4_reg_5352_reg_11 : 0 0 : 898 898 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_ln102_6_reg_5357_reg_13 : 0 0 : 898 898 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_ln102_8_reg_5362_reg_16 : 0 0 : 898 898 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_ln102_reg_5342_reg_a : 0 0 : 898 898 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mac_muladd_22s_11ns_19ns_33_1_1_U18/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p_f : 0 0 : 517 517 : Used 10 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mac_muladd_22s_11ns_19ns_33_1_1_U23/myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U/p_1d : 0 0 : 517 517 : Used 10 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+
|Module Name                                                               | RTL Object                | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | (C:0xfffffffea000)+A*(B:0x4b4) | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | (C:0x54000)+A*(B:0x428)        | 22     | 12     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | (C:0x1c000)+A*(B:0x464)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | (C:0x128000)+A*(B:0x4e5)       | 22     | 12     | 22     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | (C:0x9a000)+A*(B:0x4bf)        | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x39b)        | 22     | 11     | 18     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | (C:0x5a000)+A*(B:0x461)        | 22     | 12     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3088.473 ; gain = 1532.449 ; free physical = 17474 ; free virtual = 120733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_348/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_362/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_376/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_404/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_418/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_460/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3098.465 ; gain = 1542.441 ; free physical = 17457 ; free virtual = 120716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3130.535 ; gain = 1574.512 ; free physical = 17425 ; free virtual = 120684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3130.535 ; gain = 1574.512 ; free physical = 17425 ; free virtual = 120684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3130.535 ; gain = 1574.512 ; free physical = 17398 ; free virtual = 120657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3130.535 ; gain = 1574.512 ; free physical = 17398 ; free virtual = 120657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3130.535 ; gain = 1574.512 ; free physical = 17393 ; free virtual = 120652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3130.535 ; gain = 1574.512 ; free physical = 17390 ; free virtual = 120649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                         | C+A*B       | 30     | 10     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                         | C+A*B       | 30     | 11     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                         | C+A*B       | 30     | 11     | 20     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                         | C+A*B       | 30     | 11     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   620|
|3     |DSP48E2         |     8|
|4     |DSP_ALU         |   222|
|5     |DSP_A_B_DATA    |   222|
|6     |DSP_C_DATA      |   222|
|7     |DSP_MULTIPLIER  |   222|
|8     |DSP_M_DATA      |   222|
|9     |DSP_OUTPUT      |   222|
|10    |DSP_PREADD      |   222|
|11    |DSP_PREADD_DATA |   222|
|12    |LUT1            |   310|
|13    |LUT2            |  1112|
|14    |LUT3            |  2953|
|15    |LUT4            |  3292|
|16    |LUT5            |   780|
|17    |LUT6            |  2521|
|18    |RAMB36E2        |    10|
|19    |FDRE            |  5329|
|20    |FDSE            |  3250|
|21    |IBUF            |  1284|
|22    |OBUF            |  2723|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                                       |Module                                                                                                                                                                                                                                                       |Cells |
+------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                            |                                                                                                                                                                                                                                                             | 25969|
|2     |  grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754 |myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s                                                                                                                                                                                  | 20666|
|3     |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s                                                                                                                                                                                    |  2016|
|4     |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__50                                                                |     8|
|5     |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__46                                                                |     8|
|6     |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__40                                                                |     8|
|7     |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__55                                                                |     8|
|8     |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__26                                                                |     8|
|9     |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__74                                                                |     8|
|10    |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__70                                                                |     8|
|11    |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel                                                                    |     8|
|12    |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_202                                                                                                                                                               |     1|
|13    |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_203                                                                                                                                                                                                                |     8|
|14    |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_224                                                                                                                                                                                                        |     8|
|15    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__58  |     8|
|16    |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_204                                                                                                                                                                                                                |     8|
|17    |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_223                                                                                                                                                                                                        |     8|
|18    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__5   |     8|
|19    |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_205                                                                                                                                                                                                                 |     8|
|20    |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_222                                                                                                                                                                                                         |     8|
|21    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__14  |     8|
|22    |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_206                                                                                                                                                                                                                |     8|
|23    |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_221                                                                                                                                                                                                        |     8|
|24    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__50  |     8|
|25    |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_207                                                                                                                                                                                                                |     8|
|26    |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_220                                                                                                                                                                                                        |     8|
|27    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__48  |     8|
|28    |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_208                                                                                                                                                                                                                |     8|
|29    |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_219                                                                                                                                                                                                        |     8|
|30    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__11  |     8|
|31    |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_209                                                                                                                                                                                                                |     8|
|32    |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_218                                                                                                                                                                                                        |     8|
|33    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__12  |     8|
|34    |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_210                                                                                                                                                                                                                             |    13|
|35    |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_211                                                                                                                                                                                                                             |    13|
|36    |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_212                                                                                                                                                                                                                             |    13|
|37    |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_213                                                                                                                                                                                                                             |    13|
|38    |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_214                                                                                                                                                                                                                             |    13|
|39    |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_215                                                                                                                                                                                                                             |    13|
|40    |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_216                                                                                                                                                                                                                             |    13|
|41    |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_217                                                                                                                                                                                                                             |    13|
|42    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_348 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_0                                                                                                                                                                                  |  2074|
|43    |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__19                                                                |     8|
|44    |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__57                                                                |     8|
|45    |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__21                                                                |     8|
|46    |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__2                                                                 |     8|
|47    |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__9                                                                 |     8|
|48    |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__75                                                                |     8|
|49    |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__48                                                                |     8|
|50    |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__61                                                                |     8|
|51    |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_179                                                                                                                                                               |     2|
|52    |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_180                                                                                                                                                                                                                |     8|
|53    |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_201                                                                                                                                                                                                        |     8|
|54    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__34  |     8|
|55    |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_181                                                                                                                                                                                                                |     8|
|56    |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_200                                                                                                                                                                                                        |     8|
|57    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__66  |     8|
|58    |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_182                                                                                                                                                                                                                 |     8|
|59    |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_199                                                                                                                                                                                                         |     8|
|60    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__25  |     8|
|61    |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_183                                                                                                                                                                                                                |     8|
|62    |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_198                                                                                                                                                                                                        |     8|
|63    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__8   |     8|
|64    |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_184                                                                                                                                                                                                                |     8|
|65    |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_197                                                                                                                                                                                                        |     8|
|66    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__57  |     8|
|67    |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_185                                                                                                                                                                                                                |     8|
|68    |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_196                                                                                                                                                                                                        |     8|
|69    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__44  |     8|
|70    |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_186                                                                                                                                                                                                                |     8|
|71    |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_195                                                                                                                                                                                                        |     8|
|72    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__31  |     8|
|73    |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_187                                                                                                                                                                                                                             |    20|
|74    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__39                                                        |     8|
|75    |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_188                                                                                                                                                                                                                             |    20|
|76    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__28                                                        |     8|
|77    |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_189                                                                                                                                                                                                                             |    20|
|78    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__38                                                        |     8|
|79    |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_190                                                                                                                                                                                                                             |    20|
|80    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__25                                                        |     8|
|81    |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_191                                                                                                                                                                                                                             |    20|
|82    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__44                                                        |     8|
|83    |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_192                                                                                                                                                                                                                             |    20|
|84    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__2                                                         |     8|
|85    |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_193                                                                                                                                                                                                                             |    21|
|86    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__18                                                        |     8|
|87    |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_194                                                                                                                                                                                                                             |    20|
|88    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__5                                                         |     8|
|89    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_362 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_1                                                                                                                                                                                  |  2072|
|90    |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__22                                                                |     8|
|91    |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__72                                                                |     8|
|92    |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__20                                                                |     8|
|93    |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__58                                                                |     8|
|94    |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__43                                                                |     8|
|95    |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__79                                                                |     8|
|96    |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__30                                                                |     8|
|97    |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__59                                                                |     8|
|98    |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_156                                                                                                                                                               |     1|
|99    |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_157                                                                                                                                                                                                                |     8|
|100   |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_178                                                                                                                                                                                                        |     8|
|101   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__30  |     8|
|102   |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_158                                                                                                                                                                                                                |     8|
|103   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_177                                                                                                                                                                                                        |     8|
|104   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__7   |     8|
|105   |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_159                                                                                                                                                                                                                 |     8|
|106   |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_176                                                                                                                                                                                                         |     8|
|107   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__10  |     8|
|108   |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_160                                                                                                                                                                                                                |     8|
|109   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_175                                                                                                                                                                                                        |     8|
|110   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__63  |     8|
|111   |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_161                                                                                                                                                                                                                |     8|
|112   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_174                                                                                                                                                                                                        |     8|
|113   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__54  |     8|
|114   |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_162                                                                                                                                                                                                                |     8|
|115   |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_173                                                                                                                                                                                                        |     8|
|116   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__65  |     8|
|117   |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_163                                                                                                                                                                                                                |     8|
|118   |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_172                                                                                                                                                                                                        |     8|
|119   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__51  |     8|
|120   |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_164                                                                                                                                                                                                                             |    20|
|121   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__11                                                        |     8|
|122   |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_165                                                                                                                                                                                                                             |    20|
|123   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__9                                                         |     8|
|124   |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_166                                                                                                                                                                                                                             |    20|
|125   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__37                                                        |     8|
|126   |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_167                                                                                                                                                                                                                             |    20|
|127   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__2                                                         |     8|
|128   |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_168                                                                                                                                                                                                                             |    20|
|129   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__43                                                        |     8|
|130   |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_169                                                                                                                                                                                                                             |    20|
|131   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__4                                                         |     8|
|132   |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_170                                                                                                                                                                                                                             |    20|
|133   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__9                                                         |     8|
|134   |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_171                                                                                                                                                                                                                             |    20|
|135   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__1                                                         |     8|
|136   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_376 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_2                                                                                                                                                                                  |  2072|
|137   |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__49                                                                |     8|
|138   |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__54                                                                |     8|
|139   |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__24                                                                |     8|
|140   |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__35                                                                |     8|
|141   |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__3                                                                 |     8|
|142   |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__68                                                                |     8|
|143   |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__71                                                                |     8|
|144   |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__60                                                                |     8|
|145   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_133                                                                                                                                                               |     1|
|146   |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_134                                                                                                                                                                                                                |     8|
|147   |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_155                                                                                                                                                                                                        |     8|
|148   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__69  |     8|
|149   |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_135                                                                                                                                                                                                                |     8|
|150   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_154                                                                                                                                                                                                        |     8|
|151   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__52  |     8|
|152   |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_136                                                                                                                                                                                                                 |     8|
|153   |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_153                                                                                                                                                                                                         |     8|
|154   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__47  |     8|
|155   |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_137                                                                                                                                                                                                                |     8|
|156   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_152                                                                                                                                                                                                        |     8|
|157   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__62  |     8|
|158   |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_138                                                                                                                                                                                                                |     8|
|159   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_151                                                                                                                                                                                                        |     8|
|160   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__64  |     8|
|161   |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_139                                                                                                                                                                                                                |     8|
|162   |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_150                                                                                                                                                                                                        |     8|
|163   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__60  |     8|
|164   |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_140                                                                                                                                                                                                                |     8|
|165   |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_149                                                                                                                                                                                                        |     8|
|166   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__4   |     8|
|167   |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_141                                                                                                                                                                                                                             |    20|
|168   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__18                                                        |     8|
|169   |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_142                                                                                                                                                                                                                             |    20|
|170   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__1                                                         |     8|
|171   |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_143                                                                                                                                                                                                                             |    20|
|172   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__20                                                        |     8|
|173   |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_144                                                                                                                                                                                                                             |    20|
|174   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__42                                                        |     8|
|175   |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_145                                                                                                                                                                                                                             |    20|
|176   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__34                                                        |     8|
|177   |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_146                                                                                                                                                                                                                             |    20|
|178   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__17                                                        |     8|
|179   |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_147                                                                                                                                                                                                                             |    20|
|180   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__15                                                        |     8|
|181   |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_148                                                                                                                                                                                                                             |    20|
|182   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__6                                                         |     8|
|183   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_3                                                                                                                                                                                  |  2072|
|184   |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__13                                                                |     8|
|185   |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__47                                                                |     8|
|186   |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__25                                                                |     8|
|187   |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__45                                                                |     8|
|188   |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__1                                                                 |     8|
|189   |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__34                                                                |     8|
|190   |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__15                                                                |     8|
|191   |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__38                                                                |     8|
|192   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_110                                                                                                                                                               |     1|
|193   |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_111                                                                                                                                                                                                                |     8|
|194   |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_132                                                                                                                                                                                                        |     8|
|195   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__46  |     8|
|196   |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_112                                                                                                                                                                                                                |     8|
|197   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_131                                                                                                                                                                                                        |     8|
|198   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__1   |     8|
|199   |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_113                                                                                                                                                                                                                 |     8|
|200   |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_130                                                                                                                                                                                                         |     8|
|201   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__9   |     8|
|202   |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_114                                                                                                                                                                                                                |     8|
|203   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_129                                                                                                                                                                                                        |     8|
|204   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__53  |     8|
|205   |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_115                                                                                                                                                                                                                |     8|
|206   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_128                                                                                                                                                                                                        |     8|
|207   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__32  |     8|
|208   |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_116                                                                                                                                                                                                                |     8|
|209   |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_127                                                                                                                                                                                                        |     8|
|210   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__33  |     8|
|211   |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_117                                                                                                                                                                                                                |     8|
|212   |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_126                                                                                                                                                                                                        |     8|
|213   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__29  |     8|
|214   |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_118                                                                                                                                                                                                                             |    20|
|215   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel                                                            |     8|
|216   |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_119                                                                                                                                                                                                                             |    20|
|217   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__24                                                        |     8|
|218   |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_120                                                                                                                                                                                                                             |    20|
|219   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__6                                                         |     8|
|220   |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_121                                                                                                                                                                                                                             |    20|
|221   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__17                                                        |     8|
|222   |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_122                                                                                                                                                                                                                             |    20|
|223   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__19                                                        |     8|
|224   |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_123                                                                                                                                                                                                                             |    20|
|225   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__3                                                         |     8|
|226   |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_124                                                                                                                                                                                                                             |    20|
|227   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__12                                                        |     8|
|228   |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_125                                                                                                                                                                                                                             |    20|
|229   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__8                                                         |     8|
|230   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_404 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_4                                                                                                                                                                                  |  2072|
|231   |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__39                                                                |     8|
|232   |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__64                                                                |     8|
|233   |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__29                                                                |     8|
|234   |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__51                                                                |     8|
|235   |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__33                                                                |     8|
|236   |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__14                                                                |     8|
|237   |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__7                                                                 |     8|
|238   |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__6                                                                 |     8|
|239   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_87                                                                                                                                                                |     1|
|240   |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_88                                                                                                                                                                                                                 |     8|
|241   |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_109                                                                                                                                                                                                        |     8|
|242   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__40  |     8|
|243   |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_89                                                                                                                                                                                                                 |     8|
|244   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_108                                                                                                                                                                                                        |     8|
|245   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__42  |     8|
|246   |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_90                                                                                                                                                                                                                  |     8|
|247   |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_107                                                                                                                                                                                                         |     8|
|248   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__20  |     8|
|249   |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_91                                                                                                                                                                                                                 |     8|
|250   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_106                                                                                                                                                                                                        |     8|
|251   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__61  |     8|
|252   |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_92                                                                                                                                                                                                                 |     8|
|253   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_105                                                                                                                                                                                                        |     8|
|254   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__38  |     8|
|255   |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_93                                                                                                                                                                                                                 |     8|
|256   |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_104                                                                                                                                                                                                        |     8|
|257   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__6   |     8|
|258   |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_94                                                                                                                                                                                                                 |     8|
|259   |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_103                                                                                                                                                                                                        |     8|
|260   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__35  |     8|
|261   |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_95                                                                                                                                                                                                                              |    20|
|262   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__22                                                        |     8|
|263   |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_96                                                                                                                                                                                                                              |    20|
|264   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__21                                                        |     8|
|265   |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_97                                                                                                                                                                                                                              |    20|
|266   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__30                                                        |     8|
|267   |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_98                                                                                                                                                                                                                              |    20|
|268   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__33                                                        |     8|
|269   |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_99                                                                                                                                                                                                                              |    20|
|270   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__3                                                         |     8|
|271   |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_100                                                                                                                                                                                                                             |    20|
|272   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__19                                                        |     8|
|273   |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_101                                                                                                                                                                                                                             |    20|
|274   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__7                                                         |     8|
|275   |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_102                                                                                                                                                                                                                             |    20|
|276   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__22                                                        |     8|
|277   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_418 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_5                                                                                                                                                                                  |  2072|
|278   |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__23                                                                |     8|
|279   |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__44                                                                |     8|
|280   |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__17                                                                |     8|
|281   |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__56                                                                |     8|
|282   |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__31                                                                |     8|
|283   |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__53                                                                |     8|
|284   |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__67                                                                |     8|
|285   |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__37                                                                |     8|
|286   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_64                                                                                                                                                                |     1|
|287   |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_65                                                                                                                                                                                                                 |     8|
|288   |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_86                                                                                                                                                                                                         |     8|
|289   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__39  |     8|
|290   |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_66                                                                                                                                                                                                                 |     8|
|291   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_85                                                                                                                                                                                                         |     8|
|292   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__16  |     8|
|293   |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_67                                                                                                                                                                                                                  |     8|
|294   |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_84                                                                                                                                                                                                          |     8|
|295   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__45  |     8|
|296   |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_68                                                                                                                                                                                                                 |     8|
|297   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_83                                                                                                                                                                                                         |     8|
|298   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__24  |     8|
|299   |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_69                                                                                                                                                                                                                 |     8|
|300   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_82                                                                                                                                                                                                         |     8|
|301   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__22  |     8|
|302   |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_70                                                                                                                                                                                                                 |     8|
|303   |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_81                                                                                                                                                                                                         |     8|
|304   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__27  |     8|
|305   |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_71                                                                                                                                                                                                                 |     8|
|306   |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_80                                                                                                                                                                                                         |     8|
|307   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__3   |     8|
|308   |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_72                                                                                                                                                                                                                              |    20|
|309   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__8                                                         |     8|
|310   |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_73                                                                                                                                                                                                                              |    20|
|311   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__14                                                        |     8|
|312   |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_74                                                                                                                                                                                                                              |    20|
|313   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__32                                                        |     8|
|314   |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_75                                                                                                                                                                                                                              |    20|
|315   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__12                                                        |     8|
|316   |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_76                                                                                                                                                                                                                              |    20|
|317   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__5                                                         |     8|
|318   |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_77                                                                                                                                                                                                                              |    20|
|319   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__24                                                        |     8|
|320   |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_78                                                                                                                                                                                                                              |    20|
|321   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__13                                                        |     8|
|322   |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_79                                                                                                                                                                                                                              |    20|
|323   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__25                                                        |     8|
|324   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_6                                                                                                                                                                                  |  2072|
|325   |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__77                                                                |     8|
|326   |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__62                                                                |     8|
|327   |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__63                                                                |     8|
|328   |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__78                                                                |     8|
|329   |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__32                                                                |     8|
|330   |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__18                                                                |     8|
|331   |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__10                                                                |     8|
|332   |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__52                                                                |     8|
|333   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_41                                                                                                                                                                |     1|
|334   |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_42                                                                                                                                                                                                                 |     8|
|335   |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_63                                                                                                                                                                                                         |     8|
|336   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__2   |     8|
|337   |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_43                                                                                                                                                                                                                 |     8|
|338   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_62                                                                                                                                                                                                         |     8|
|339   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__15  |     8|
|340   |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_44                                                                                                                                                                                                                  |     8|
|341   |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_61                                                                                                                                                                                                          |     8|
|342   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__18  |     8|
|343   |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_45                                                                                                                                                                                                                 |     8|
|344   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_60                                                                                                                                                                                                         |     8|
|345   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__19  |     8|
|346   |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_46                                                                                                                                                                                                                 |     8|
|347   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_59                                                                                                                                                                                                         |     8|
|348   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__13  |     8|
|349   |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_47                                                                                                                                                                                                                 |     8|
|350   |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_58                                                                                                                                                                                                         |     8|
|351   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__49  |     8|
|352   |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_48                                                                                                                                                                                                                 |     8|
|353   |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_57                                                                                                                                                                                                         |     8|
|354   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__68  |     8|
|355   |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_49                                                                                                                                                                                                                              |    20|
|356   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__7                                                         |     8|
|357   |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_50                                                                                                                                                                                                                              |    20|
|358   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__41                                                        |     8|
|359   |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_51                                                                                                                                                                                                                              |    20|
|360   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__13                                                        |     8|
|361   |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_52                                                                                                                                                                                                                              |    20|
|362   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__29                                                        |     8|
|363   |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_53                                                                                                                                                                                                                              |    20|
|364   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__31                                                        |     8|
|365   |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_54                                                                                                                                                                                                                              |    20|
|366   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__23                                                        |     8|
|367   |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_55                                                                                                                                                                                                                              |    20|
|368   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__11                                                        |     8|
|369   |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_56                                                                                                                                                                                                                              |    20|
|370   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__20                                                        |     8|
|371   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_7                                                                                                                                                                                  |  2072|
|372   |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__42                                                                |     8|
|373   |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__41                                                                |     8|
|374   |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__5                                                                 |     8|
|375   |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__28                                                                |     8|
|376   |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__76                                                                |     8|
|377   |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__4                                                                 |     8|
|378   |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__27                                                                |     8|
|379   |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__11                                                                |     8|
|380   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_18                                                                                                                                                                |     1|
|381   |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1_19                                                                                                                                                                                                                 |     8|
|382   |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_40                                                                                                                                                                                                         |     8|
|383   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__36  |     8|
|384   |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1_20                                                                                                                                                                                                                 |     8|
|385   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_39                                                                                                                                                                                                         |     8|
|386   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__37  |     8|
|387   |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1_21                                                                                                                                                                                                                  |     8|
|388   |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_38                                                                                                                                                                                                          |     8|
|389   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel      |     8|
|390   |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_22                                                                                                                                                                                                                 |     8|
|391   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_37                                                                                                                                                                                                         |     8|
|392   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__67  |     8|
|393   |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_23                                                                                                                                                                                                                 |     8|
|394   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_36                                                                                                                                                                                                         |     8|
|395   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__55  |     8|
|396   |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1_24                                                                                                                                                                                                                 |     8|
|397   |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_35                                                                                                                                                                                                         |     8|
|398   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__28  |     8|
|399   |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1_25                                                                                                                                                                                                                 |     8|
|400   |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_34                                                                                                                                                                                                         |     8|
|401   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__56  |     8|
|402   |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1_26                                                                                                                                                                                                                              |    20|
|403   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__35                                                        |     8|
|404   |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_27                                                                                                                                                                                                                              |    20|
|405   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__23                                                        |     8|
|406   |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_28                                                                                                                                                                                                                              |    20|
|407   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__26                                                        |     8|
|408   |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_29                                                                                                                                                                                                                              |    20|
|409   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__27                                                        |     8|
|410   |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_30                                                                                                                                                                                                                              |    20|
|411   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__16                                                        |     8|
|412   |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_31                                                                                                                                                                                                                              |    20|
|413   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel                                                            |     8|
|414   |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_32                                                                                                                                                                                                                              |    20|
|415   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__16                                                        |     8|
|416   |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_33                                                                                                                                                                                                                              |    20|
|417   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__26                                                        |     8|
|418   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_460 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_8                                                                                                                                                                                  |  2072|
|419   |      mul_ln102_reg_5342_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__66                                                                |     8|
|420   |      mul_ln102_2_reg_5347_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__12                                                                |     8|
|421   |      mul_ln102_4_reg_5352_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__73                                                                |     8|
|422   |      mul_ln102_6_reg_5357_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__65                                                                |     8|
|423   |      mul_ln102_8_reg_5362_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__8                                                                 |     8|
|424   |      mul_ln102_10_reg_5367_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__69                                                                |     8|
|425   |      mul_ln102_12_reg_5372_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__36                                                                |     8|
|426   |      mul_ln102_14_reg_5377_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_334/mul_ln102_14_reg_5377_reg_funnel__16                                                                |     8|
|427   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb                                                                                                                                                                   |     1|
|428   |      mac_muladd_22s_10ns_17ns_32_1_1_U22                                      |myproject_mac_muladd_22s_10ns_17ns_32_1_1                                                                                                                                                                                                                    |     8|
|429   |        myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_10ns_17ns_32_1_1_DSP48_5                                                                                                                                                                                                            |     8|
|430   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__23  |     8|
|431   |      mac_muladd_22s_11ns_17ns_33_1_1_U19                                      |myproject_mac_muladd_22s_11ns_17ns_33_1_1                                                                                                                                                                                                                    |     8|
|432   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_2                                                                                                                                                                                                            |     8|
|433   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__26  |     8|
|434   |      mac_muladd_22s_11ns_18s_33_1_1_U17                                       |myproject_mac_muladd_22s_11ns_18s_33_1_1                                                                                                                                                                                                                     |     8|
|435   |        myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0                                                                                                                                                                                                             |     8|
|436   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__21  |     8|
|437   |      mac_muladd_22s_11ns_19ns_33_1_1_U18                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1                                                                                                                                                                                                                    |     8|
|438   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_17                                                                                                                                                                                                         |     8|
|439   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__43  |     8|
|440   |      mac_muladd_22s_11ns_19ns_33_1_1_U23                                      |myproject_mac_muladd_22s_11ns_19ns_33_1_1_9                                                                                                                                                                                                                  |     8|
|441   |        myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1_U                    |myproject_mac_muladd_22s_11ns_19ns_33_1_1_DSP48_1                                                                                                                                                                                                            |     8|
|442   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__59  |     8|
|443   |      mac_muladd_22s_11ns_20ns_33_1_1_U21                                      |myproject_mac_muladd_22s_11ns_20ns_33_1_1                                                                                                                                                                                                                    |     8|
|444   |        myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_11ns_20ns_33_1_1_DSP48_4                                                                                                                                                                                                            |     8|
|445   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__41  |     8|
|446   |      mac_muladd_22s_11ns_21ns_33_1_1_U20                                      |myproject_mac_muladd_22s_11ns_21ns_33_1_1                                                                                                                                                                                                                    |     8|
|447   |        myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3_U                    |myproject_mac_muladd_22s_11ns_21ns_33_1_1_DSP48_3                                                                                                                                                                                                            |     8|
|448   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mac_muladd_22s_11ns_18s_33_1_1_U17/myproject_mac_muladd_22s_11ns_18s_33_1_1_DSP48_0_U/p_funnel__17  |     8|
|449   |      mul_14s_14s_28_1_1_U1                                                    |myproject_mul_14s_14s_28_1_1                                                                                                                                                                                                                                 |    20|
|450   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__40                                                        |     8|
|451   |      mul_14s_14s_28_1_1_U2                                                    |myproject_mul_14s_14s_28_1_1_10                                                                                                                                                                                                                              |    20|
|452   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__4                                                         |     8|
|453   |      mul_14s_14s_28_1_1_U3                                                    |myproject_mul_14s_14s_28_1_1_11                                                                                                                                                                                                                              |    20|
|454   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__10                                                        |     8|
|455   |      mul_14s_14s_28_1_1_U4                                                    |myproject_mul_14s_14s_28_1_1_12                                                                                                                                                                                                                              |    20|
|456   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__36                                                        |     8|
|457   |      mul_14s_14s_28_1_1_U5                                                    |myproject_mul_14s_14s_28_1_1_13                                                                                                                                                                                                                              |    20|
|458   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_390/mul_14s_14s_28_1_1_U1/tmp_product_funnel__15                                                        |     8|
|459   |      mul_14s_14s_28_1_1_U6                                                    |myproject_mul_14s_14s_28_1_1_14                                                                                                                                                                                                                              |    20|
|460   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__10                                                        |     8|
|461   |      mul_14s_14s_28_1_1_U7                                                    |myproject_mul_14s_14s_28_1_1_15                                                                                                                                                                                                                              |    20|
|462   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__21                                                        |     8|
|463   |      mul_14s_14s_28_1_1_U8                                                    |myproject_mul_14s_14s_28_1_1_16                                                                                                                                                                                                                              |    20|
|464   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_754/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_446/mul_14s_14s_28_1_1_U6/tmp_product_funnel__14                                                        |     8|
+------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3130.535 ; gain = 1574.512 ; free physical = 17390 ; free virtual = 120648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3130.535 ; gain = 1574.512 ; free physical = 17389 ; free virtual = 120648
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3130.543 ; gain = 1574.512 ; free physical = 17389 ; free virtual = 120648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3149.348 ; gain = 0.000 ; free physical = 17642 ; free virtual = 120901
INFO: [Netlist 29-17] Analyzing 2135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3403.352 ; gain = 0.000 ; free physical = 17403 ; free virtual = 120686
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1515 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 230 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1284 instances

Synth Design complete | Checksum: 87ca28b2
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 3403.387 ; gain = 1861.324 ; free physical = 17403 ; free virtual = 120686
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2499.588; main = 2499.588; forked = 424.286
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4682.879; main = 3403.355; forked = 1600.340
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu13p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3467.383 ; gain = 63.996 ; free physical = 17402 ; free virtual = 120686

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 172d5db14

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3584.773 ; gain = 117.391 ; free physical = 17317 ; free virtual = 120620

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 172d5db14

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 172d5db14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399
Phase 1 Initialization | Checksum: 172d5db14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 172d5db14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120398

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 172d5db14

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120398
Phase 2 Timer Update And Timing Data Collection | Checksum: 172d5db14

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120398

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 95158c95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17094 ; free virtual = 120397
Retarget | Checksum: 95158c95
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 50 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: d4d43b1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17099 ; free virtual = 120402
Constant propagation | Checksum: d4d43b1b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: bf409bfb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17099 ; free virtual = 120402
Sweep | Checksum: bf409bfb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: bf409bfb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17099 ; free virtual = 120402
Shift Register Optimization | Checksum: bf409bfb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: bf409bfb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399
Post Processing Netlist | Checksum: bf409bfb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 8 Finalization

Phase 8.1 Finalizing Design Cores and Updating Shapes
Phase 8.1 Finalizing Design Cores and Updating Shapes | Checksum: b51cd6c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399

Phase 8.2 Verifying Netlist Connectivity
Phase 8.2 Verifying Netlist Connectivity | Checksum: b51cd6c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399
Phase 8 Finalization | Checksum: b51cd6c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              50  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b51cd6c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3797.773 ; gain = 0.000 ; free physical = 17096 ; free virtual = 120399

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: b51cd6c5

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4285.305 ; gain = 0.000 ; free physical = 16680 ; free virtual = 120025
Ending Power Optimization Task | Checksum: b51cd6c5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 4285.305 ; gain = 487.531 ; free physical = 16680 ; free virtual = 120025

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b51cd6c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4285.305 ; gain = 0.000 ; free physical = 16680 ; free virtual = 120025

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4285.305 ; gain = 0.000 ; free physical = 16680 ; free virtual = 120025
Ending Netlist Obfuscation Task | Checksum: b51cd6c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4285.305 ; gain = 0.000 ; free physical = 16680 ; free virtual = 120025
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 4285.305 ; gain = 881.918 ; free physical = 16680 ; free virtual = 120025
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 17:50:05 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h1m39s *****
INFO: [HLS 200-112] Total CPU user time: 218.54 seconds. Total CPU system time: 13.49 seconds. Total elapsed time: 203.14 seconds; peak allocated memory: 422.582 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Mar 11 17:50:16 2025...
