--Main Code.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;

entity HW2 is
generic (d_w : integer := 4);
Port (A0, B0, A1, B1, A2, B2 : IN std_logic_vector(d_w - 1 downto 0);
      SEL00, SEL01, SEL02, SEL10, SEL11, SEL12, SEL20, SEL21, SEL22, SEL30, SEL31, SEL32, SEL40, SEL41, SEL42, SEL50, SEL51, SEL52, SEL60, SEL61, SEL62, SEL70, SEL71, SEL72 :IN std_logic_vector (4 DOWNTO 0);
      MS00, MS01, MS02, MS10, MS11, MS12, MS20, MS21, MS22, MS30, MS31, MS32, MS40, MS41, MS42, MS50, MS51, MS52, MS60, MS61, MS62 :IN std_logic_vector(1 DOWNTO 0);
      Y0,Y4 :INOUT std_logic_vector (d_w - 1 downto 0);
      Y1,Y2,Y3 : OUT std_logic_vector (d_w - 1 downto 0)
      );
end HW2;

architecture Behavioral of HW2 is
SIGNAL Y00,Y01,Y02,Y10,Y11,Y12,Y20,Y21,Y22,Y31,Y40,Y41,Y42,Y50,Y51,Y52,Y60,Y61,Y62 : std_logic_vector(d_w - 1 downto 0);
SIGNAL M00, M01, M02, M10, M11, M12, M20, M21, M22, M30, M31, M32, M40, M41, M42, M50, M51, M52, M60, M61, M62 : std_logic_vector(d_w - 1 downto 0);

begin

-- CU00
MOD00: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>A0, B=>B0, Sel=>SEL00, Y=>Y00);
-- CU01
MOD01: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>A1, B=>B1, Sel=>SEL01, Y=>Y01);
-- CU02
MOD02: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>A2, B=>B2, Sel=>SEL02, Y=>Y02);

--MUX00
MUX00: ENTITY WORK.mux(Behavioral)
port map (I0=>Y00, I1=>Y01, I2=>Y02, I3=>Y02, muxsel=>MS00, Y=>M00);
--MUX01
MUX01: ENTITY WORK.mux(Behavioral)
port map (I0=>Y00, I1=>Y01, I2=>Y02, I3=>Y02, muxsel=>MS01, Y=>M01);
--MUX02
MUX02: ENTITY WORK.mux(Behavioral)
port map (I0=>Y00, I1=>Y01, I2=>Y02, I3=>Y02, muxsel=>MS02, Y=>M02);


-- CU10
MOD10: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M00, B=>M01, Sel=>SEL10, Y=>Y10);
-- CU11
MOD11: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M01, B=>M02, Sel=>SEL11, Y=>Y11);
-- CU12
MOD12: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M02, B=>M01, Sel=>SEL12, Y=>Y12);

--MUX10
MUX10: ENTITY WORK.mux(Behavioral)
port map (I0=>Y10, I1=>Y11, I2=>Y12, I3=>Y12, muxsel=>MS10, Y=>M10);
--MUX11
MUX11: ENTITY WORK.mux(Behavioral)
port map (I0=>Y10, I1=>Y11, I2=>Y12, I3=>Y12, muxsel=>MS11, Y=>M11);
--MUX12
MUX12: ENTITY WORK.mux(Behavioral)
port map (I0=>Y10, I1=>Y11, I2=>Y12, I3=>Y12, muxsel=>MS12, Y=>M12);


-- CU20
MOD20: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M11, B=>M10, Sel=>SEL20, Y=>Y20);
-- CU21
MOD21: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M11, B=>M12, Sel=>SEL21, Y=>Y21);
-- CU22
MOD22: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M10, B=>M12, Sel=>SEL22, Y=>Y22);

--MUX20
MUX20: ENTITY WORK.mux(Behavioral)
port map (I0=>Y20, I1=>Y21, I2=>Y22, I3=>Y22, muxsel=>MS20, Y=>M20);
--MUX21
MUX21: ENTITY WORK.mux(Behavioral)
port map (I0=>Y20, I1=>Y21, I2=>Y22, I3=>Y22, muxsel=>MS21, Y=>M21);
--MUX22
MUX22: ENTITY WORK.mux(Behavioral)
port map (I0=>Y20, I1=>Y21, I2=>Y22, I3=>Y22, muxsel=>MS22, Y=>M22);


-- CU30
MOD30: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M22, B=>M20, Sel=>SEL30, Y=>Y0);
-- CU31
MOD31: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M20, B=>M21, Sel=>SEL31, Y=>Y31);
-- CU32
MOD32: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M21, B=>M22, Sel=>SEL32, Y=>Y4);

--MUX30
MUX30: ENTITY WORK.mux(Behavioral)
port map (I0=>Y0, I1=>Y31, I2=>Y4, I3=>Y4, muxsel=>MS30, Y=>M30);
--MUX31
MUX31: ENTITY WORK.mux(Behavioral)
port map (I0=>Y0, I1=>Y31, I2=>Y4, I3=>Y4, muxsel=>MS31, Y=>M31);
--MUX32
MUX32: ENTITY WORK.mux(Behavioral)
port map (I0=>Y0, I1=>Y31, I2=>Y4, I3=>Y4, muxsel=>MS32, Y=>M32);


-- CU40
MOD40: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M31, B=>M30, Sel=>SEL40, Y=>Y40);
-- CU41
MOD41: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M30, B=>M32, Sel=>SEL41, Y=>Y41);
-- CU42
MOD42: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M31, B=>M32, Sel=>SEL42, Y=>Y42);

--MUX40
MUX40: ENTITY WORK.mux(Behavioral)
port map (I0=>Y40, I1=>Y41, I2=>Y42, I3=>Y42, muxsel=>MS40, Y=>M40);
--MUX41
MUX41: ENTITY WORK.mux(Behavioral)
port map (I0=>Y40, I1=>Y41, I2=>Y42, I3=>Y42, muxsel=>MS41, Y=>M41);
--MUX42
MUX42: ENTITY WORK.mux(Behavioral)
port map (I0=>Y40, I1=>Y41, I2=>Y42, I3=>Y42, muxsel=>MS42, Y=>M42);


-- CU50
MOD50: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M40, B=>M41, Sel=>SEL50, Y=>Y50);
-- CU51
MOD51: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M41, B=>M40, Sel=>SEL51, Y=>Y51);
-- CU52
MOD52: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M41, B=>M42, Sel=>SEL52, Y=>Y52);

--MUX50
MUX50: ENTITY WORK.mux(Behavioral)
port map (I0=>Y50, I1=>Y51, I2=>Y52, I3=>Y52, muxsel=>MS50, Y=>M50);
--MUX51
MUX51: ENTITY WORK.mux(Behavioral)
port map (I0=>Y50, I1=>Y51, I2=>Y52, I3=>Y52, muxsel=>MS51, Y=>M51);
--MUX52
MUX52: ENTITY WORK.mux(Behavioral)
port map (I0=>Y50, I1=>Y51, I2=>Y52, I3=>Y52, muxsel=>MS52, Y=>M52);


-- CU60
MOD60: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M50, B=>M51, Sel=>SEL60, Y=>Y60);
-- CU61
MOD61: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M50, B=>M52, Sel=>SEL61, Y=>Y61);
-- CU62
MOD62: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M51, B=>M52, Sel=>SEL62, Y=>Y62);

--MUX60
MUX60: ENTITY WORK.mux(Behavioral)
port map (I0=>Y60, I1=>Y61, I2=>Y62, I3=>Y62, muxsel=>MS60, Y=>M60);
--MUX61
MUX61: ENTITY WORK.mux(Behavioral)
port map (I0=>Y60, I1=>Y61, I2=>Y62, I3=>Y62, muxsel=>MS61, Y=>M61);
--MUX62
MUX62: ENTITY WORK.mux(Behavioral)
port map (I0=>Y60, I1=>Y61, I2=>Y62, I3=>Y62, muxsel=>MS62, Y=>M62);


-- CU70
MOD70: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M60, B=>M61, Sel=>SEL70, Y=>Y1);
-- CU71
MOD71: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M60, B=>M62, Sel=>SEL71, Y=>Y2);
-- CU72
MOD72: ENTITY WORK.Comp_unit(Behavioral)
port map (A=>M61, B=>M62, Sel=>SEL72, Y=>Y3);


end Behavioral;
