-------------- Test Case 1 --------------
Test case 1: Reset the FIFO
FIFO reset, pt_rd:  0, pt_wr:  0
FIFO empty: 1, FIFO full: 0
FIFO data: 29
=> TestCase1: PASS
-------------- Test Case 2 --------------
Time =                   65, o_full = 0, ptr_wr =  0, ptr_rd =  0
Time =                   85, o_full = 0, ptr_wr =  2, ptr_rd =  0
Time =                  105, o_full = 0, ptr_wr =  4, ptr_rd =  0
Time =                  125, o_full = 0, ptr_wr =  6, ptr_rd =  0
Time =                  145, o_full = 0, ptr_wr =  8, ptr_rd =  0
Time =                  165, o_full = 0, ptr_wr = 10, ptr_rd =  0
Time =                  185, o_full = 0, ptr_wr = 12, ptr_rd =  0
Time =                  205, o_full = 0, ptr_wr = 14, ptr_rd =  0
Time =                  225, o_full = 1, ptr_wr = 16, ptr_rd =  0
Time =                  245, o_full = 1, ptr_wr = 16, ptr_rd =  0
Time =                  265, o_full = 1, ptr_wr = 16, ptr_rd =  0
Time =                  285, o_full = 1, ptr_wr = 16, ptr_rd =  0
Time =                  305, o_full = 1, ptr_wr = 16, ptr_rd =  0
Time =                  325, o_full = 1, ptr_wr = 16, ptr_rd =  0
Time =                  345, o_full = 1, ptr_wr = 16, ptr_rd =  0
Time =                  365, o_full = 1, ptr_wr = 16, ptr_rd =  0
Time =                  385, o_full = 1, ptr_wr = 16, ptr_rd =  0
Test case 2: Write data until full
=> TestCase2: PASS
-------------- Test Case 3 --------------
Time =                  415, o_empty = 0, ptr_wr = 16, ptr_rd =  1
Time =                  435, o_empty = 0, ptr_wr = 16, ptr_rd =  3
Time =                  455, o_empty = 0, ptr_wr = 16, ptr_rd =  5
Time =                  475, o_empty = 0, ptr_wr = 16, ptr_rd =  7
Time =                  495, o_empty = 0, ptr_wr = 16, ptr_rd =  9
Time =                  515, o_empty = 0, ptr_wr = 16, ptr_rd = 11
Time =                  535, o_empty = 0, ptr_wr = 16, ptr_rd = 13
Time =                  555, o_empty = 0, ptr_wr = 16, ptr_rd = 15
Time =                  575, o_empty = 1, ptr_wr = 16, ptr_rd = 16
Time =                  595, o_empty = 1, ptr_wr = 16, ptr_rd = 16
Time =                  615, o_empty = 1, ptr_wr = 16, ptr_rd = 16
Time =                  635, o_empty = 1, ptr_wr = 16, ptr_rd = 16
Time =                  655, o_empty = 1, ptr_wr = 16, ptr_rd = 16
Time =                  675, o_empty = 1, ptr_wr = 16, ptr_rd = 16
Time =                  695, o_empty = 1, ptr_wr = 16, ptr_rd = 16
Time =                  715, o_empty = 1, ptr_wr = 16, ptr_rd = 16
Test case 3: Read data until empty
=> TestCase3: PASS
-------------- Test Case 4 --------------
FIFO data: i_data =  29, o_data =  18
FIFO data: i_data =  30, o_data =  29
FIFO data: i_data =  31, o_data =  29
FIFO data: i_data =  32, o_data =  30
FIFO data: i_data =  33, o_data =  31
-------------- Test Case 5 --------------
End of simulation
- tb_fifo.v:186: Verilog $finish
