<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 01 18:51:06 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fastclk_c]
            341 items scored, 341 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.018ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             gap__i2  (from fastclk_c +)
   Destination:    FD1P3JX    SP             tx_byte_i1  (to fastclk_c +)

   Delay:                  12.097ns  (21.7% logic, 78.3% route), 22 logic levels.

 Constraint Details:

     12.097ns data_path gap__i2 to tx_byte_i1 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 7.018ns

 Path Details: gap__i2 to tx_byte_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              gap__i2 (from fastclk_c)
Route         3   e 1.339                                  gap[2]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_4080_2
Route         1   e 0.020                                  n6578
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_4
Route         1   e 0.020                                  n6579
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_6
Route         1   e 0.020                                  n6580
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_8
Route         1   e 0.020                                  n6581
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_10
Route         1   e 0.020                                  n6582
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_12
Route         1   e 0.020                                  n6583
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_14
Route         1   e 0.020                                  n6584
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_16
Route         1   e 0.020                                  n6585
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_18
Route         1   e 0.020                                  n6586
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_20
Route         1   e 0.020                                  n6587
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_22
Route         1   e 0.020                                  n6588
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_24
Route         1   e 0.020                                  n6589
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_26
Route         1   e 0.020                                  n6590
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_28
Route         1   e 0.020                                  n6591
FCI_TO_F    ---     0.322            CIN to S[2]           add_4080_30
Route        36   e 1.836                                  n1836
LUT4        ---     0.166              C to Z              i1_2_lut_rep_213_3_lut
Route         3   e 1.239                                  n9604
LUT4        ---     0.166              B to Z              i1_4_lut_adj_119
Route         2   e 1.158                                  n7308
LUT4        ---     0.166              A to Z              i847_4_lut_else_2_lut
Route         1   e 0.020                                  n9657
MUXL5       ---     0.116           BLUT to Z              i6722
Route         1   e 1.020                                  n9659
LUT4        ---     0.166              B to Z              i6528_4_lut
Route         5   e 1.341                                  fastclk_c_enable_54
LUT4        ---     0.166              A to Z              i6533_2_lut
Route         3   e 1.239                                  fastclk_c_enable_46
                  --------
                   12.097  (21.7% logic, 78.3% route), 22 logic levels.


Error:  The following path violates requirements by 7.018ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             gap__i2  (from fastclk_c +)
   Destination:    FD1P3JX    SP             tx_byte_i4  (to fastclk_c +)

   Delay:                  12.097ns  (21.7% logic, 78.3% route), 22 logic levels.

 Constraint Details:

     12.097ns data_path gap__i2 to tx_byte_i4 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 7.018ns

 Path Details: gap__i2 to tx_byte_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              gap__i2 (from fastclk_c)
Route         3   e 1.339                                  gap[2]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_4080_2
Route         1   e 0.020                                  n6578
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_4
Route         1   e 0.020                                  n6579
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_6
Route         1   e 0.020                                  n6580
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_8
Route         1   e 0.020                                  n6581
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_10
Route         1   e 0.020                                  n6582
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_12
Route         1   e 0.020                                  n6583
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_14
Route         1   e 0.020                                  n6584
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_16
Route         1   e 0.020                                  n6585
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_18
Route         1   e 0.020                                  n6586
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_20
Route         1   e 0.020                                  n6587
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_22
Route         1   e 0.020                                  n6588
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_24
Route         1   e 0.020                                  n6589
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_26
Route         1   e 0.020                                  n6590
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_28
Route         1   e 0.020                                  n6591
FCI_TO_F    ---     0.322            CIN to S[2]           add_4080_30
Route        36   e 1.836                                  n1836
LUT4        ---     0.166              C to Z              i1_2_lut_rep_213_3_lut
Route         3   e 1.239                                  n9604
LUT4        ---     0.166              B to Z              i1_4_lut_adj_119
Route         2   e 1.158                                  n7308
LUT4        ---     0.166              A to Z              i847_4_lut_else_2_lut
Route         1   e 0.020                                  n9657
MUXL5       ---     0.116           BLUT to Z              i6722
Route         1   e 1.020                                  n9659
LUT4        ---     0.166              B to Z              i6528_4_lut
Route         5   e 1.341                                  fastclk_c_enable_54
LUT4        ---     0.166              A to Z              i6533_2_lut
Route         3   e 1.239                                  fastclk_c_enable_46
                  --------
                   12.097  (21.7% logic, 78.3% route), 22 logic levels.


Error:  The following path violates requirements by 7.018ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             gap__i2  (from fastclk_c +)
   Destination:    FD1P3JX    SP             tx_byte_i6  (to fastclk_c +)

   Delay:                  12.097ns  (21.7% logic, 78.3% route), 22 logic levels.

 Constraint Details:

     12.097ns data_path gap__i2 to tx_byte_i6 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 7.018ns

 Path Details: gap__i2 to tx_byte_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              gap__i2 (from fastclk_c)
Route         3   e 1.339                                  gap[2]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_4080_2
Route         1   e 0.020                                  n6578
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_4
Route         1   e 0.020                                  n6579
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_6
Route         1   e 0.020                                  n6580
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_8
Route         1   e 0.020                                  n6581
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_10
Route         1   e 0.020                                  n6582
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_12
Route         1   e 0.020                                  n6583
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_14
Route         1   e 0.020                                  n6584
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_16
Route         1   e 0.020                                  n6585
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_18
Route         1   e 0.020                                  n6586
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_20
Route         1   e 0.020                                  n6587
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_22
Route         1   e 0.020                                  n6588
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_24
Route         1   e 0.020                                  n6589
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_26
Route         1   e 0.020                                  n6590
FCI_TO_FCO  ---     0.051            CIN to COUT           add_4080_28
Route         1   e 0.020                                  n6591
FCI_TO_F    ---     0.322            CIN to S[2]           add_4080_30
Route        36   e 1.836                                  n1836
LUT4        ---     0.166              C to Z              i1_2_lut_rep_213_3_lut
Route         3   e 1.239                                  n9604
LUT4        ---     0.166              B to Z              i1_4_lut_adj_119
Route         2   e 1.158                                  n7308
LUT4        ---     0.166              A to Z              i847_4_lut_else_2_lut
Route         1   e 0.020                                  n9657
MUXL5       ---     0.116           BLUT to Z              i6722
Route         1   e 1.020                                  n9659
LUT4        ---     0.166              B to Z              i6528_4_lut
Route         5   e 1.341                                  fastclk_c_enable_54
LUT4        ---     0.166              A to Z              i6533_2_lut
Route         3   e 1.239                                  fastclk_c_enable_46
                  --------
                   12.097  (21.7% logic, 78.3% route), 22 logic levels.

Warning: 12.018 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |     5.000 ns|    12.018 ns|    22 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n3092                                   |       8|     192|     56.30%
                                        |        |        |
n7916                                   |       2|     192|     56.30%
                                        |        |        |
n9409                                   |       1|     192|     56.30%
                                        |        |        |
n9410                                   |       1|     192|     56.30%
                                        |        |        |
n7914                                   |       1|     144|     42.23%
                                        |        |        |
fastclk_c_enable_46                     |       3|     117|     34.31%
                                        |        |        |
fastclk_c_enable_54                     |       5|     117|     34.31%
                                        |        |        |
n9610                                   |      11|     112|     32.84%
                                        |        |        |
n9659                                   |       1|     105|     30.79%
                                        |        |        |
n9657                                   |       1|      99|     29.03%
                                        |        |        |
n1836                                   |      36|      87|     25.51%
                                        |        |        |
n6591                                   |       1|      87|     25.51%
                                        |        |        |
n7308                                   |       2|      87|     25.51%
                                        |        |        |
n9604                                   |       3|      87|     25.51%
                                        |        |        |
n6590                                   |       1|      81|     23.75%
                                        |        |        |
n6589                                   |       1|      75|     21.99%
                                        |        |        |
n6588                                   |       1|      69|     20.23%
                                        |        |        |
n6587                                   |       1|      63|     18.48%
                                        |        |        |
n6586                                   |       1|      57|     16.72%
                                        |        |        |
n6585                                   |       1|      51|     14.96%
                                        |        |        |
n1857                                   |      12|      48|     14.08%
                                        |        |        |
n8238                                   |       2|      48|     14.08%
                                        |        |        |
n6584                                   |       1|      45|     13.20%
                                        |        |        |
n9609                                   |      13|      44|     12.90%
                                        |        |        |
n9616                                   |       4|      44|     12.90%
                                        |        |        |
n6583                                   |       1|      39|     11.44%
                                        |        |        |
n9629                                   |       8|      38|     11.14%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 341  Score: 2134177

Constraints cover  16202 paths, 639 nets, and 1905 connections (99.3% coverage)


Peak memory: 106954752 bytes, TRCE: 266240 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
