<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>msp430fr57xxgeneric.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e1cf65e5caa5b20be391e0669541b825.html">cygdrive</a></li><li class="navelem"><a class="el" href="dir_7a9e18c03596d8465cf006c2a17f1e00.html">c</a></li><li class="navelem"><a class="el" href="dir_fe6c554c444e3227c5f1951b4a377054.html">msp430-driverlib</a></li><li class="navelem"><a class="el" href="dir_4229c540f648bf499d1f78361c546dba.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_2dec78bacb88a8b534f0baaed680e926.html">MSP430FR57xx</a></li><li class="navelem"><a class="el" href="dir_637b9c201d60ecc153e9d143f2d14966.html">deprecated</a></li><li class="navelem"><a class="el" href="dir_44b69cb2d56e7795f721dcab9a9b1ea6.html">CCS</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">CCS/msp430fr57xxgeneric.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;in430.h&quot;</code><br/>
<code>#include &lt;intrinsics.h&gt;</code><br/>
</div>
<p><a href="_c_c_s_2msp430fr57xxgeneric_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a315dd8ba89e8428ca9c187eb5ba23e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(address)&#160;&#160;&#160;extern volatile unsigned char address</td></tr>
<tr class="separator:a315dd8ba89e8428ca9c187eb5ba23e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0167481d5c433235268ca36add63d03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(address)&#160;&#160;&#160;extern volatile unsigned int address</td></tr>
<tr class="separator:a0167481d5c433235268ca36add63d03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3e4a9a37574b45e8946150a84e4f11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a>(address)&#160;&#160;&#160;extern <a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">__SFR_FARPTR</a> address</td></tr>
<tr class="separator:afe3e4a9a37574b45e8946150a84e4f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83266d277092283a62d8384e9fd5f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab83266d277092283a62d8384e9fd5f0f">SFR_32BIT</a>(address)&#160;&#160;&#160;extern volatile unsigned long address</td></tr>
<tr class="separator:ab83266d277092283a62d8384e9fd5f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d43f8748b542bce39e18790f845ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:ad4d43f8748b542bce39e18790f845ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601923eba46784638244c1ebf2622a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a>&#160;&#160;&#160;(0x0002)</td></tr>
<tr class="separator:a601923eba46784638244c1ebf2622a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9560bccccb00174801c728f1ed1399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a>&#160;&#160;&#160;(0x0004)</td></tr>
<tr class="separator:a9c9560bccccb00174801c728f1ed1399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e44574a8a8becc885b05f3bc367ef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:a8e44574a8a8becc885b05f3bc367ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa731e0b6cf75f4e637ee88959315f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr class="separator:aa731e0b6cf75f4e637ee88959315f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae692bc3df48028ceb1ddc2534a993bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a>&#160;&#160;&#160;(0x0020)</td></tr>
<tr class="separator:ae692bc3df48028ceb1ddc2534a993bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2d074401e2b6322ee8f03476c24677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a>&#160;&#160;&#160;(0x0040)</td></tr>
<tr class="separator:acc2d074401e2b6322ee8f03476c24677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a>&#160;&#160;&#160;(0x0080)</td></tr>
<tr class="separator:aa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e80e65237843fa1ff15c68cd78066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a>&#160;&#160;&#160;(0x0100)</td></tr>
<tr class="separator:a0e80e65237843fa1ff15c68cd78066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a>&#160;&#160;&#160;(0x0200)</td></tr>
<tr class="separator:a3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb13aa9f7ebc9baba968e346029972de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afb13aa9f7ebc9baba968e346029972de">BITA</a>&#160;&#160;&#160;(0x0400)</td></tr>
<tr class="separator:afb13aa9f7ebc9baba968e346029972de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f98eadb57d7d0fc2687a55cefa0a3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">BITB</a>&#160;&#160;&#160;(0x0800)</td></tr>
<tr class="separator:a3f98eadb57d7d0fc2687a55cefa0a3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c52e5fc182b1bff3088ccfbefe20c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">BITC</a>&#160;&#160;&#160;(0x1000)</td></tr>
<tr class="separator:a8c52e5fc182b1bff3088ccfbefe20c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661469a4e8ce6126c54a3b864516842c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a661469a4e8ce6126c54a3b864516842c">BITD</a>&#160;&#160;&#160;(0x2000)</td></tr>
<tr class="separator:a661469a4e8ce6126c54a3b864516842c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c52871d737790ece753991c6fcafebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2c52871d737790ece753991c6fcafebc">BITE</a>&#160;&#160;&#160;(0x4000)</td></tr>
<tr class="separator:a2c52871d737790ece753991c6fcafebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6a537fff60ab22bd575f17d68ee3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">BITF</a>&#160;&#160;&#160;(0x8000)</td></tr>
<tr class="separator:aab6a537fff60ab22bd575f17d68ee3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cf4b2ab929bd23951a8676eeac086b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">C</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:ac4cf4b2ab929bd23951a8676eeac086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51591cf51bdd6c1f6015532422e7770e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a51591cf51bdd6c1f6015532422e7770e">Z</a>&#160;&#160;&#160;(0x0002)</td></tr>
<tr class="separator:a51591cf51bdd6c1f6015532422e7770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0240ac851181b84ac374872dc5434ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0240ac851181b84ac374872dc5434ee4">N</a>&#160;&#160;&#160;(0x0004)</td></tr>
<tr class="separator:a0240ac851181b84ac374872dc5434ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40a326b23c68a27cebe60f16634a2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af40a326b23c68a27cebe60f16634a2cb">V</a>&#160;&#160;&#160;(0x0100)</td></tr>
<tr class="separator:af40a326b23c68a27cebe60f16634a2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3cee306f51b98da4e4c97ab118f506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e3cee306f51b98da4e4c97ab118f506">GIE</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:a1e3cee306f51b98da4e4c97ab118f506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb24a5cd5fd8e152af2dae98b3883013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr class="separator:acb24a5cd5fd8e152af2dae98b3883013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402257652efd4f64cdd1cfc95f9ed210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>&#160;&#160;&#160;(0x0020)</td></tr>
<tr class="separator:a402257652efd4f64cdd1cfc95f9ed210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196a05515c9476be96443ccb3aa6004d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>&#160;&#160;&#160;(0x0040)</td></tr>
<tr class="separator:a196a05515c9476be96443ccb3aa6004d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c235c9d99c61027fc1db9624116a389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>&#160;&#160;&#160;(0x0080)</td></tr>
<tr class="separator:a4c235c9d99c61027fc1db9624116a389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fde789b84d1b15c41e577d6a080eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a44fde789b84d1b15c41e577d6a080eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de78c710e50d6f742f5676dfbffdedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a1de78c710e50d6f742f5676dfbffdedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af1e5b3633693d9439d284100183004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a8af1e5b3633693d9439d284100183004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8217664a1729103e247c6984d1744cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:ae8217664a1729103e247c6984d1744cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97eaedd508e6f77e34a49433f8e9e2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a97eaedd508e6f77e34a49433f8e9e2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3b793a044ad5aafdd58f96e0b50fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">LPM0</a>&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>)         /* Enter Low Power Mode 0 */</td></tr>
<tr class="separator:a0d3b793a044ad5aafdd58f96e0b50fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b9d72d05b876201917c04fc8919d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47b9d72d05b876201917c04fc8919d0f">LPM0_EXIT</a>&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>) /* Exit Low Power Mode 0 */</td></tr>
<tr class="separator:a47b9d72d05b876201917c04fc8919d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f98cfefe7b049599397267aa768646e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3f98cfefe7b049599397267aa768646e">LPM1</a>&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>)         /* Enter Low Power Mode 1 */</td></tr>
<tr class="separator:a3f98cfefe7b049599397267aa768646e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab6fb7e06a1126139f77a6806df8c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5ab6fb7e06a1126139f77a6806df8c45">LPM1_EXIT</a>&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>) /* Exit Low Power Mode 1 */</td></tr>
<tr class="separator:a5ab6fb7e06a1126139f77a6806df8c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e51ea7da24d55c620d25beeceafa2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">LPM2</a>&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>)         /* Enter Low Power Mode 2 */</td></tr>
<tr class="separator:a4e51ea7da24d55c620d25beeceafa2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c3c13b50c4e5316a2da9625eb45b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad7c3c13b50c4e5316a2da9625eb45b65">LPM2_EXIT</a>&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>) /* Exit Low Power Mode 2 */</td></tr>
<tr class="separator:ad7c3c13b50c4e5316a2da9625eb45b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f28c18bdecbdeeba6dbde2e3f23992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">LPM3</a>&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>)         /* Enter Low Power Mode 3 */</td></tr>
<tr class="separator:af8f28c18bdecbdeeba6dbde2e3f23992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2fe963dc632d6091974c5c96121a502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af2fe963dc632d6091974c5c96121a502">LPM3_EXIT</a>&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>) /* Exit Low Power Mode 3 */</td></tr>
<tr class="separator:af2fe963dc632d6091974c5c96121a502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470d55339b58ef63a94524ea045d187c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a470d55339b58ef63a94524ea045d187c">LPM4</a>&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>)         /* Enter Low Power Mode 4 */</td></tr>
<tr class="separator:a470d55339b58ef63a94524ea045d187c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207343940442d98bc40c43d2f428786b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a207343940442d98bc40c43d2f428786b">LPM4_EXIT</a>&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>) /* Exit Low Power Mode 4 */</td></tr>
<tr class="separator:a207343940442d98bc40c43d2f428786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c7335b7f1dae7d357a48f0fb620929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae8c7335b7f1dae7d357a48f0fb620929">__MSP430_HAS_MSP430XV2_CPU__</a>&#160;&#160;&#160;/* Definition to show that it has MSP430XV2 CPU */</td></tr>
<tr class="separator:ae8c7335b7f1dae7d357a48f0fb620929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bba1094b31e25b6e0dbf02f4b597c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a>&#160;&#160;&#160;(0x0000)       /* ADC10 Control 0 */</td></tr>
<tr class="separator:a8bba1094b31e25b6e0dbf02f4b597c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef6745c90a0e2df3c7f51f5b2a6e6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ef6745c90a0e2df3c7f51f5b2a6e6ff">OFS_ADC10CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a></td></tr>
<tr class="separator:a1ef6745c90a0e2df3c7f51f5b2a6e6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36c1321cc7bfc1775a3e0dcc05eeaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa36c1321cc7bfc1775a3e0dcc05eeaec">OFS_ADC10CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a>+1</td></tr>
<tr class="separator:aa36c1321cc7bfc1775a3e0dcc05eeaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae62548276462b93581785c9b36b353a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Control 1 */</td></tr>
<tr class="separator:aae62548276462b93581785c9b36b353a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb721f8a59df85133909df0dd8ba49a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acfb721f8a59df85133909df0dd8ba49a">OFS_ADC10CTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a></td></tr>
<tr class="separator:acfb721f8a59df85133909df0dd8ba49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0faf77ae5694f2635825b41651ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0b0faf77ae5694f2635825b41651ad12">OFS_ADC10CTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a>+1</td></tr>
<tr class="separator:a0b0faf77ae5694f2635825b41651ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6b50850d4abe09d6e4cc5e290c3e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Control 2 */</td></tr>
<tr class="separator:a0a6b50850d4abe09d6e4cc5e290c3e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcda28376defd6a5bdc3232823f00ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4dcda28376defd6a5bdc3232823f00ee">OFS_ADC10CTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a></td></tr>
<tr class="separator:a4dcda28376defd6a5bdc3232823f00ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dec63f1acb68571476ae2f2841f8deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0dec63f1acb68571476ae2f2841f8deb">OFS_ADC10CTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a>+1</td></tr>
<tr class="separator:a0dec63f1acb68571476ae2f2841f8deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1359c068e1b15f053002e802e28c2f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a>&#160;&#160;&#160;(0x0006)       /* ADC10 Window Comparator High Threshold */</td></tr>
<tr class="separator:a1359c068e1b15f053002e802e28c2f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30a73a423dbef4bc3be8892ca540eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af30a73a423dbef4bc3be8892ca540eb9">OFS_ADC10LO_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a></td></tr>
<tr class="separator:af30a73a423dbef4bc3be8892ca540eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac712ea5352911e3436629134b260192f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac712ea5352911e3436629134b260192f">OFS_ADC10LO_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a>+1</td></tr>
<tr class="separator:ac712ea5352911e3436629134b260192f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cda4fa12528e671d0c0874af07ddfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Window Comparator High Threshold */</td></tr>
<tr class="separator:a70cda4fa12528e671d0c0874af07ddfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f455caa934a1ea40ed8cd6b50bed71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a51f455caa934a1ea40ed8cd6b50bed71">OFS_ADC10HI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a></td></tr>
<tr class="separator:a51f455caa934a1ea40ed8cd6b50bed71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e47b21263ab6c3fb4e3177b42d9ce4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e47b21263ab6c3fb4e3177b42d9ce4e">OFS_ADC10HI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a>+1</td></tr>
<tr class="separator:a1e47b21263ab6c3fb4e3177b42d9ce4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f4b9a5ab15a57439eeda5d66886890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a>&#160;&#160;&#160;(0x000A)       /* ADC10 Memory Control 0 */</td></tr>
<tr class="separator:aa0f4b9a5ab15a57439eeda5d66886890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10902b88ff9157d91c3a64590a4bdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad10902b88ff9157d91c3a64590a4bdce">OFS_ADC10MCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a></td></tr>
<tr class="separator:ad10902b88ff9157d91c3a64590a4bdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c6b08b4aa97e0e5a1befdf1119de342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6c6b08b4aa97e0e5a1befdf1119de342">OFS_ADC10MCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a>+1</td></tr>
<tr class="separator:a6c6b08b4aa97e0e5a1befdf1119de342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6731833f13a164a7a48839afc735c11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a>&#160;&#160;&#160;(0x0012)       /* ADC10 Conversion Memory 0 */</td></tr>
<tr class="separator:a6731833f13a164a7a48839afc735c11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c87c6c685534a409c17b59dfa8edfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a85c87c6c685534a409c17b59dfa8edfc">OFS_ADC10MEM0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a></td></tr>
<tr class="separator:a85c87c6c685534a409c17b59dfa8edfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857fbc58c7299e89c812a1e6af8e3936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a857fbc58c7299e89c812a1e6af8e3936">OFS_ADC10MEM0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a>+1</td></tr>
<tr class="separator:a857fbc58c7299e89c812a1e6af8e3936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297cd40a2178d1ea74827ffccd709e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a>&#160;&#160;&#160;(0x001A)       /* ADC10 Interrupt Enable */</td></tr>
<tr class="separator:a297cd40a2178d1ea74827ffccd709e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c46c44fce1617d2f47635ecdae25ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab1c46c44fce1617d2f47635ecdae25ff">OFS_ADC10IE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a></td></tr>
<tr class="separator:ab1c46c44fce1617d2f47635ecdae25ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02887ab73e5abb1b32fa2ff38b78b739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02887ab73e5abb1b32fa2ff38b78b739">OFS_ADC10IE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a>+1</td></tr>
<tr class="separator:a02887ab73e5abb1b32fa2ff38b78b739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb29fb8941a295ea57b47e1db65e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a>&#160;&#160;&#160;(0x001C)       /* ADC10 Interrupt Flag */</td></tr>
<tr class="separator:a1cb29fb8941a295ea57b47e1db65e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbab47128d7f6f9e0819fecc8eb81354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afbab47128d7f6f9e0819fecc8eb81354">OFS_ADC10IFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a></td></tr>
<tr class="separator:afbab47128d7f6f9e0819fecc8eb81354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a58725b0a7994ce9f931307e9416b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44a58725b0a7994ce9f931307e9416b8">OFS_ADC10IFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a>+1</td></tr>
<tr class="separator:a44a58725b0a7994ce9f931307e9416b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22826d0c55d9938854735d9a4f800d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a>&#160;&#160;&#160;(0x001E)       /* ADC10 Interrupt Vector Word */</td></tr>
<tr class="separator:a22826d0c55d9938854735d9a4f800d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29886d15525e9072f16ad65afdafacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae29886d15525e9072f16ad65afdafacb">OFS_ADC10IV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a></td></tr>
<tr class="separator:ae29886d15525e9072f16ad65afdafacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9347901522a11113e2f1464e0f785437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9347901522a11113e2f1464e0f785437">OFS_ADC10IV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a>+1</td></tr>
<tr class="separator:a9347901522a11113e2f1464e0f785437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5a6e3eeab45dff702f17d11a35324e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afe5a6e3eeab45dff702f17d11a35324e">ADC10SC</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Start Conversion */</td></tr>
<tr class="separator:afe5a6e3eeab45dff702f17d11a35324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939189ce54756036e51157ccda8c742a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a939189ce54756036e51157ccda8c742a">ADC10ENC</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Enable Conversion */</td></tr>
<tr class="separator:a939189ce54756036e51157ccda8c742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a08f056ec95bff7f7595ad9eddab784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a08f056ec95bff7f7595ad9eddab784">ADC10ON</a>&#160;&#160;&#160;(0x0010)       /* ADC10 On/enable */</td></tr>
<tr class="separator:a7a08f056ec95bff7f7595ad9eddab784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e694dada3062d9b41768c637239dfc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e694dada3062d9b41768c637239dfc5">ADC10MSC</a>&#160;&#160;&#160;(0x0080)       /* ADC10 Multiple SampleConversion */</td></tr>
<tr class="separator:a0e694dada3062d9b41768c637239dfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04e5483dd87cea9cff502e05814fe2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad04e5483dd87cea9cff502e05814fe2e">ADC10SHT0</a>&#160;&#160;&#160;(0x0100)       /* ADC10 Sample Hold Select Bit: 0 */</td></tr>
<tr class="separator:ad04e5483dd87cea9cff502e05814fe2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1199440ce1d1d495baa2ad0bc85f85de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1199440ce1d1d495baa2ad0bc85f85de">ADC10SHT1</a>&#160;&#160;&#160;(0x0200)       /* ADC10 Sample Hold Select Bit: 1 */</td></tr>
<tr class="separator:a1199440ce1d1d495baa2ad0bc85f85de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2807a8afb50fae34d6fd176c6ca2e6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2807a8afb50fae34d6fd176c6ca2e6f5">ADC10SHT2</a>&#160;&#160;&#160;(0x0400)       /* ADC10 Sample Hold Select Bit: 2 */</td></tr>
<tr class="separator:a2807a8afb50fae34d6fd176c6ca2e6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f7eb5f622e3bbfdb7aaf1c28d2561a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a65f7eb5f622e3bbfdb7aaf1c28d2561a">ADC10SHT3</a>&#160;&#160;&#160;(0x0800)       /* ADC10 Sample Hold Select Bit: 3 */</td></tr>
<tr class="separator:a65f7eb5f622e3bbfdb7aaf1c28d2561a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20cd41f88703b95b47888dd4cf8abd39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a20cd41f88703b95b47888dd4cf8abd39">ADC10SC_L</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Start Conversion */</td></tr>
<tr class="separator:a20cd41f88703b95b47888dd4cf8abd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf34b2f4022bd61b30f702b996f2445e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adf34b2f4022bd61b30f702b996f2445e">ADC10ENC_L</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Enable Conversion */</td></tr>
<tr class="separator:adf34b2f4022bd61b30f702b996f2445e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17fde754a4d656e0279d40371231804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac17fde754a4d656e0279d40371231804">ADC10ON_L</a>&#160;&#160;&#160;(0x0010)       /* ADC10 On/enable */</td></tr>
<tr class="separator:ac17fde754a4d656e0279d40371231804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857572726f2480d9ab35c3f89cde8492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a857572726f2480d9ab35c3f89cde8492">ADC10MSC_L</a>&#160;&#160;&#160;(0x0080)       /* ADC10 Multiple SampleConversion */</td></tr>
<tr class="separator:a857572726f2480d9ab35c3f89cde8492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ca2d1588deaea67953c6d453614d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac7ca2d1588deaea67953c6d453614d1a">ADC10SHT0_H</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Sample Hold Select Bit: 0 */</td></tr>
<tr class="separator:ac7ca2d1588deaea67953c6d453614d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f31db199eac1f39ac618d7d5374c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a87f31db199eac1f39ac618d7d5374c20">ADC10SHT1_H</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Sample Hold Select Bit: 1 */</td></tr>
<tr class="separator:a87f31db199eac1f39ac618d7d5374c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413b172506741317d66835d56d78aaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a413b172506741317d66835d56d78aaaa">ADC10SHT2_H</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Sample Hold Select Bit: 2 */</td></tr>
<tr class="separator:a413b172506741317d66835d56d78aaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad77207104a87e226bcf51bc928ac68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3ad77207104a87e226bcf51bc928ac68">ADC10SHT3_H</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Sample Hold Select Bit: 3 */</td></tr>
<tr class="separator:a3ad77207104a87e226bcf51bc928ac68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4142323b1abeca2f7bf81d476247804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae4142323b1abeca2f7bf81d476247804">ADC10SHT_0</a>&#160;&#160;&#160;(0*0x100u)     /* ADC10 Sample Hold Select 0 */</td></tr>
<tr class="separator:ae4142323b1abeca2f7bf81d476247804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfcc6bb169a7b2df3324ff59717d349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabfcc6bb169a7b2df3324ff59717d349">ADC10SHT_1</a>&#160;&#160;&#160;(1*0x100u)     /* ADC10 Sample Hold Select 1 */</td></tr>
<tr class="separator:aabfcc6bb169a7b2df3324ff59717d349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ccce705e22c04b63cab79ec9b55688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a27ccce705e22c04b63cab79ec9b55688">ADC10SHT_2</a>&#160;&#160;&#160;(2*0x100u)     /* ADC10 Sample Hold Select 2 */</td></tr>
<tr class="separator:a27ccce705e22c04b63cab79ec9b55688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a3ec175f2c2d50c908d9d5342c2a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a35a3ec175f2c2d50c908d9d5342c2a0b">ADC10SHT_3</a>&#160;&#160;&#160;(3*0x100u)     /* ADC10 Sample Hold Select 3 */</td></tr>
<tr class="separator:a35a3ec175f2c2d50c908d9d5342c2a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0538c6ce245fc8bd63264207306c735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad0538c6ce245fc8bd63264207306c735">ADC10SHT_4</a>&#160;&#160;&#160;(4*0x100u)     /* ADC10 Sample Hold Select 4 */</td></tr>
<tr class="separator:ad0538c6ce245fc8bd63264207306c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a158db6ded0a9ed509f477dc75a1ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1a158db6ded0a9ed509f477dc75a1ccd">ADC10SHT_5</a>&#160;&#160;&#160;(5*0x100u)     /* ADC10 Sample Hold Select 5 */</td></tr>
<tr class="separator:a1a158db6ded0a9ed509f477dc75a1ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a401c073778a8bc38b424dc6039d08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8a401c073778a8bc38b424dc6039d08d">ADC10SHT_6</a>&#160;&#160;&#160;(6*0x100u)     /* ADC10 Sample Hold Select 6 */</td></tr>
<tr class="separator:a8a401c073778a8bc38b424dc6039d08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5615c8a463ac19a4755e5625322ed16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5615c8a463ac19a4755e5625322ed16f">ADC10SHT_7</a>&#160;&#160;&#160;(7*0x100u)     /* ADC10 Sample Hold Select 7 */</td></tr>
<tr class="separator:a5615c8a463ac19a4755e5625322ed16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac094946e6639c8adf34471f5cbc4ea71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac094946e6639c8adf34471f5cbc4ea71">ADC10SHT_8</a>&#160;&#160;&#160;(8*0x100u)     /* ADC10 Sample Hold Select 8 */</td></tr>
<tr class="separator:ac094946e6639c8adf34471f5cbc4ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f70c75cd7a8f6187458417377773ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1f70c75cd7a8f6187458417377773ca0">ADC10SHT_9</a>&#160;&#160;&#160;(9*0x100u)     /* ADC10 Sample Hold Select 9 */</td></tr>
<tr class="separator:a1f70c75cd7a8f6187458417377773ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72ff6a9288960f3a62113f02741b3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac72ff6a9288960f3a62113f02741b3d8">ADC10SHT_10</a>&#160;&#160;&#160;(10*0x100u)    /* ADC10 Sample Hold Select 10 */</td></tr>
<tr class="separator:ac72ff6a9288960f3a62113f02741b3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3a84ec9c990f77a61d83abe837387f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a3a84ec9c990f77a61d83abe837387f">ADC10SHT_11</a>&#160;&#160;&#160;(11*0x100u)    /* ADC10 Sample Hold Select 11 */</td></tr>
<tr class="separator:a7a3a84ec9c990f77a61d83abe837387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bee179040306a34089b01371059ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a69bee179040306a34089b01371059ad3">ADC10SHT_12</a>&#160;&#160;&#160;(12*0x100u)    /* ADC10 Sample Hold Select 12 */</td></tr>
<tr class="separator:a69bee179040306a34089b01371059ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83d9aff9b9dbf3420eedc7d9d031a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac83d9aff9b9dbf3420eedc7d9d031a18">ADC10SHT_13</a>&#160;&#160;&#160;(13*0x100u)    /* ADC10 Sample Hold Select 13 */</td></tr>
<tr class="separator:ac83d9aff9b9dbf3420eedc7d9d031a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab687da7d124bc8760d48f027bd050aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab687da7d124bc8760d48f027bd050aa2">ADC10SHT_14</a>&#160;&#160;&#160;(14*0x100u)    /* ADC10 Sample Hold Select 14 */</td></tr>
<tr class="separator:ab687da7d124bc8760d48f027bd050aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbae8337b3a07ce3a17db81f4096f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aedbae8337b3a07ce3a17db81f4096f2a">ADC10SHT_15</a>&#160;&#160;&#160;(15*0x100u)    /* ADC10 Sample Hold Select 15 */</td></tr>
<tr class="separator:aedbae8337b3a07ce3a17db81f4096f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3059a187b9bc67f2d9ba76e00fb6c8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3059a187b9bc67f2d9ba76e00fb6c8b9">ADC10BUSY</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Busy */</td></tr>
<tr class="separator:a3059a187b9bc67f2d9ba76e00fb6c8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cda4d97b49126f8ebb7ac2af8057c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7cda4d97b49126f8ebb7ac2af8057c43">ADC10CONSEQ0</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Conversion Sequence Select 0 */</td></tr>
<tr class="separator:a7cda4d97b49126f8ebb7ac2af8057c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afada146ea21dfd8d361f3469f5fb1985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afada146ea21dfd8d361f3469f5fb1985">ADC10CONSEQ1</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Conversion Sequence Select 1 */</td></tr>
<tr class="separator:afada146ea21dfd8d361f3469f5fb1985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee439fe9647683d3b6a221a5e0083d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee439fe9647683d3b6a221a5e0083d46">ADC10SSEL0</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Clock Source Select 0 */</td></tr>
<tr class="separator:aee439fe9647683d3b6a221a5e0083d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a657906aaa5dbca37602d571d7bf4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9a657906aaa5dbca37602d571d7bf4d8">ADC10SSEL1</a>&#160;&#160;&#160;(0x0010)       /* ADC10 Clock Source Select 1 */</td></tr>
<tr class="separator:a9a657906aaa5dbca37602d571d7bf4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19dd13143689ae5d882b14046524b947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a19dd13143689ae5d882b14046524b947">ADC10DIV0</a>&#160;&#160;&#160;(0x0020)       /* ADC10 Clock Divider Select 0 */</td></tr>
<tr class="separator:a19dd13143689ae5d882b14046524b947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664505626149c40b4d8fda352f9f4dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a664505626149c40b4d8fda352f9f4dec">ADC10DIV1</a>&#160;&#160;&#160;(0x0040)       /* ADC10 Clock Divider Select 1 */</td></tr>
<tr class="separator:a664505626149c40b4d8fda352f9f4dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75b766971ba39f19d3ca17ee37b8610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae75b766971ba39f19d3ca17ee37b8610">ADC10DIV2</a>&#160;&#160;&#160;(0x0080)       /* ADC10 Clock Divider Select 2 */</td></tr>
<tr class="separator:ae75b766971ba39f19d3ca17ee37b8610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec51f51f01ebf4c34013ccec27989e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aec51f51f01ebf4c34013ccec27989e3c">ADC10ISSH</a>&#160;&#160;&#160;(0x0100)       /* ADC10 Invert Sample Hold Signal */</td></tr>
<tr class="separator:aec51f51f01ebf4c34013ccec27989e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32f57a706842a092ced5d3733cfb1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad32f57a706842a092ced5d3733cfb1a9">ADC10SHP</a>&#160;&#160;&#160;(0x0200)       /* ADC10 Sample/Hold Pulse Mode */</td></tr>
<tr class="separator:ad32f57a706842a092ced5d3733cfb1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e45b771221b64bcbe75ad3d8c7984e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e45b771221b64bcbe75ad3d8c7984e0">ADC10SHS0</a>&#160;&#160;&#160;(0x0400)       /* ADC10 Sample/Hold Source 0 */</td></tr>
<tr class="separator:a5e45b771221b64bcbe75ad3d8c7984e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef913b925303c12fb89d882492f55b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acef913b925303c12fb89d882492f55b6">ADC10SHS1</a>&#160;&#160;&#160;(0x0800)       /* ADC10 Sample/Hold Source 1 */</td></tr>
<tr class="separator:acef913b925303c12fb89d882492f55b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24facae5578a1ba963dc14e1becda40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a24facae5578a1ba963dc14e1becda40a">ADC10BUSY_L</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Busy */</td></tr>
<tr class="separator:a24facae5578a1ba963dc14e1becda40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3794b8860646eae8600e82fc769b832d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3794b8860646eae8600e82fc769b832d">ADC10CONSEQ0_L</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Conversion Sequence Select 0 */</td></tr>
<tr class="separator:a3794b8860646eae8600e82fc769b832d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53037787c10247d053bd6c63af1b91e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a53037787c10247d053bd6c63af1b91e8">ADC10CONSEQ1_L</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Conversion Sequence Select 1 */</td></tr>
<tr class="separator:a53037787c10247d053bd6c63af1b91e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259af94e998abd220c9d0fc7e6f4f818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a259af94e998abd220c9d0fc7e6f4f818">ADC10SSEL0_L</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Clock Source Select 0 */</td></tr>
<tr class="separator:a259af94e998abd220c9d0fc7e6f4f818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c50653df62ae6c5968e3307acbc441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a20c50653df62ae6c5968e3307acbc441">ADC10SSEL1_L</a>&#160;&#160;&#160;(0x0010)       /* ADC10 Clock Source Select 1 */</td></tr>
<tr class="separator:a20c50653df62ae6c5968e3307acbc441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545961a09873d499ba15f1ea6d56e45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a545961a09873d499ba15f1ea6d56e45c">ADC10DIV0_L</a>&#160;&#160;&#160;(0x0020)       /* ADC10 Clock Divider Select 0 */</td></tr>
<tr class="separator:a545961a09873d499ba15f1ea6d56e45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6c77f8ff66b4430484dab756b960e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acb6c77f8ff66b4430484dab756b960e2">ADC10DIV1_L</a>&#160;&#160;&#160;(0x0040)       /* ADC10 Clock Divider Select 1 */</td></tr>
<tr class="separator:acb6c77f8ff66b4430484dab756b960e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a61f0faf674300a8570f518a682c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac2a61f0faf674300a8570f518a682c3c">ADC10DIV2_L</a>&#160;&#160;&#160;(0x0080)       /* ADC10 Clock Divider Select 2 */</td></tr>
<tr class="separator:ac2a61f0faf674300a8570f518a682c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c676f192ba3bfc70c36601bd1d92e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29c676f192ba3bfc70c36601bd1d92e7">ADC10ISSH_H</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Invert Sample Hold Signal */</td></tr>
<tr class="separator:a29c676f192ba3bfc70c36601bd1d92e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b2fef5e8ce21f8570b741ffc8ac75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad9b2fef5e8ce21f8570b741ffc8ac75b">ADC10SHP_H</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Sample/Hold Pulse Mode */</td></tr>
<tr class="separator:ad9b2fef5e8ce21f8570b741ffc8ac75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6060f63fb29c445fbb152b7fd4e0d75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6060f63fb29c445fbb152b7fd4e0d75f">ADC10SHS0_H</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Sample/Hold Source 0 */</td></tr>
<tr class="separator:a6060f63fb29c445fbb152b7fd4e0d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7916b70ca7e85119bdffc1340abbb4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7916b70ca7e85119bdffc1340abbb4b7">ADC10SHS1_H</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Sample/Hold Source 1 */</td></tr>
<tr class="separator:a7916b70ca7e85119bdffc1340abbb4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f993272e9dc17dab09d81c07e32a34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2f993272e9dc17dab09d81c07e32a34a">ADC10CONSEQ_0</a>&#160;&#160;&#160;(0*2u)         /* ADC10 Conversion Sequence Select: 0 */</td></tr>
<tr class="separator:a2f993272e9dc17dab09d81c07e32a34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9260f04b7590d09e824b73d53810294c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9260f04b7590d09e824b73d53810294c">ADC10CONSEQ_1</a>&#160;&#160;&#160;(1*2u)         /* ADC10 Conversion Sequence Select: 1 */</td></tr>
<tr class="separator:a9260f04b7590d09e824b73d53810294c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7424f4f850eac3e23c1735630af81e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7424f4f850eac3e23c1735630af81e28">ADC10CONSEQ_2</a>&#160;&#160;&#160;(2*2u)         /* ADC10 Conversion Sequence Select: 2 */</td></tr>
<tr class="separator:a7424f4f850eac3e23c1735630af81e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d39802986ecfd667fac61119e1e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a03d39802986ecfd667fac61119e1e0af">ADC10CONSEQ_3</a>&#160;&#160;&#160;(3*2u)         /* ADC10 Conversion Sequence Select: 3 */</td></tr>
<tr class="separator:a03d39802986ecfd667fac61119e1e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0916360b5233d8fe027424e8cdbe014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0916360b5233d8fe027424e8cdbe014c">ADC10SSEL_0</a>&#160;&#160;&#160;(0*8u)         /* ADC10 Clock Source Select: 0 */</td></tr>
<tr class="separator:a0916360b5233d8fe027424e8cdbe014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa650f0c0d6fb63ef7f5742b158bef408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa650f0c0d6fb63ef7f5742b158bef408">ADC10SSEL_1</a>&#160;&#160;&#160;(1*8u)         /* ADC10 Clock Source Select: 1 */</td></tr>
<tr class="separator:aa650f0c0d6fb63ef7f5742b158bef408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3289cdeab0004d01a1189493babcdeb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3289cdeab0004d01a1189493babcdeb0">ADC10SSEL_2</a>&#160;&#160;&#160;(2*8u)         /* ADC10 Clock Source Select: 2 */</td></tr>
<tr class="separator:a3289cdeab0004d01a1189493babcdeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e1eb683f1c01ff2c84b7f2affe0cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a31e1eb683f1c01ff2c84b7f2affe0cc3">ADC10SSEL_3</a>&#160;&#160;&#160;(3*8u)         /* ADC10 Clock Source Select: 3 */</td></tr>
<tr class="separator:a31e1eb683f1c01ff2c84b7f2affe0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304d66eedbb947b26f33f59d5f11696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a304d66eedbb947b26f33f59d5f11696a">ADC10DIV_0</a>&#160;&#160;&#160;(0*0x20u)      /* ADC10 Clock Divider Select: 0 */</td></tr>
<tr class="separator:a304d66eedbb947b26f33f59d5f11696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9258f829ec7b814dc0e8efe55a4a5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad9258f829ec7b814dc0e8efe55a4a5a0">ADC10DIV_1</a>&#160;&#160;&#160;(1*0x20u)      /* ADC10 Clock Divider Select: 1 */</td></tr>
<tr class="separator:ad9258f829ec7b814dc0e8efe55a4a5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ef5bb3ed76cfd4ccf4f62b4f5427ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a01ef5bb3ed76cfd4ccf4f62b4f5427ef">ADC10DIV_2</a>&#160;&#160;&#160;(2*0x20u)      /* ADC10 Clock Divider Select: 2 */</td></tr>
<tr class="separator:a01ef5bb3ed76cfd4ccf4f62b4f5427ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecf5c4614f0a2d9992b546c6a39df7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ecf5c4614f0a2d9992b546c6a39df7f">ADC10DIV_3</a>&#160;&#160;&#160;(3*0x20u)      /* ADC10 Clock Divider Select: 3 */</td></tr>
<tr class="separator:a9ecf5c4614f0a2d9992b546c6a39df7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dade254f8a2ed894586fb62d9e1bbc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6dade254f8a2ed894586fb62d9e1bbc2">ADC10DIV_4</a>&#160;&#160;&#160;(4*0x20u)      /* ADC10 Clock Divider Select: 4 */</td></tr>
<tr class="separator:a6dade254f8a2ed894586fb62d9e1bbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fef65f6b3a6580520d8c7ada1902f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8fef65f6b3a6580520d8c7ada1902f06">ADC10DIV_5</a>&#160;&#160;&#160;(5*0x20u)      /* ADC10 Clock Divider Select: 5 */</td></tr>
<tr class="separator:a8fef65f6b3a6580520d8c7ada1902f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9379257e9ffb2fe767c0d5cd81d5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8c9379257e9ffb2fe767c0d5cd81d5d5">ADC10DIV_6</a>&#160;&#160;&#160;(6*0x20u)      /* ADC10 Clock Divider Select: 6 */</td></tr>
<tr class="separator:a8c9379257e9ffb2fe767c0d5cd81d5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c01224925367104eaf93fce39f22dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c01224925367104eaf93fce39f22dcf">ADC10DIV_7</a>&#160;&#160;&#160;(7*0x20u)      /* ADC10 Clock Divider Select: 7 */</td></tr>
<tr class="separator:a5c01224925367104eaf93fce39f22dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32045c5ceee5a88475928803deb4364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae32045c5ceee5a88475928803deb4364">ADC10SHS_0</a>&#160;&#160;&#160;(0*0x400u)     /* ADC10 Sample/Hold Source: 0 */</td></tr>
<tr class="separator:ae32045c5ceee5a88475928803deb4364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9797610701af836de717d85bd3fd8caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9797610701af836de717d85bd3fd8caa">ADC10SHS_1</a>&#160;&#160;&#160;(1*0x400u)     /* ADC10 Sample/Hold Source: 1 */</td></tr>
<tr class="separator:a9797610701af836de717d85bd3fd8caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dbecf2dc13bd26ed97274e329cc363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af9dbecf2dc13bd26ed97274e329cc363">ADC10SHS_2</a>&#160;&#160;&#160;(2*0x400u)     /* ADC10 Sample/Hold Source: 2 */</td></tr>
<tr class="separator:af9dbecf2dc13bd26ed97274e329cc363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549ddb177f48c564253ea07dd05a8568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a549ddb177f48c564253ea07dd05a8568">ADC10SHS_3</a>&#160;&#160;&#160;(3*0x400u)     /* ADC10 Sample/Hold Source: 3 */</td></tr>
<tr class="separator:a549ddb177f48c564253ea07dd05a8568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed2767bcf43883aae3c970a7f442ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5ed2767bcf43883aae3c970a7f442ffb">ADC10REFBURST</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Reference Burst */</td></tr>
<tr class="separator:a5ed2767bcf43883aae3c970a7f442ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cac23dfa9676387ffc7b062f37ffd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6cac23dfa9676387ffc7b062f37ffd3e">ADC10SR</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Sampling Rate */</td></tr>
<tr class="separator:a6cac23dfa9676387ffc7b062f37ffd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafbf1f40053381f44bde9a1b72a827db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aafbf1f40053381f44bde9a1b72a827db">ADC10DF</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Data Format */</td></tr>
<tr class="separator:aafbf1f40053381f44bde9a1b72a827db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef1f1c1dd06bb0b514311ba6a785657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5ef1f1c1dd06bb0b514311ba6a785657">ADC10RES</a>&#160;&#160;&#160;(0x0010)       /* ADC10 Resolution Bit */</td></tr>
<tr class="separator:a5ef1f1c1dd06bb0b514311ba6a785657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed9604eb677105e6b09442db119ecf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5ed9604eb677105e6b09442db119ecf3">ADC10PDIV0</a>&#160;&#160;&#160;(0x0100)       /* ADC10 predivider Bit: 0 */</td></tr>
<tr class="separator:a5ed9604eb677105e6b09442db119ecf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48b9e56a21cca3867ca3b6ef5dba94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa48b9e56a21cca3867ca3b6ef5dba94d">ADC10PDIV1</a>&#160;&#160;&#160;(0x0200)       /* ADC10 predivider Bit: 1 */</td></tr>
<tr class="separator:aa48b9e56a21cca3867ca3b6ef5dba94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00a479009f4a1f8002ddd8e8430aa05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af00a479009f4a1f8002ddd8e8430aa05">ADC10REFBURST_L</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Reference Burst */</td></tr>
<tr class="separator:af00a479009f4a1f8002ddd8e8430aa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0522e0d838d8c76487fcaf93d94ca500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0522e0d838d8c76487fcaf93d94ca500">ADC10SR_L</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Sampling Rate */</td></tr>
<tr class="separator:a0522e0d838d8c76487fcaf93d94ca500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc5506e416ac2b87df51f8b17a40b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aacc5506e416ac2b87df51f8b17a40b2f">ADC10DF_L</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Data Format */</td></tr>
<tr class="separator:aacc5506e416ac2b87df51f8b17a40b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee55b4e91cfc7751040115ccb26414ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee55b4e91cfc7751040115ccb26414ac">ADC10RES_L</a>&#160;&#160;&#160;(0x0010)       /* ADC10 Resolution Bit */</td></tr>
<tr class="separator:aee55b4e91cfc7751040115ccb26414ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b547b674786f4d6f1c26944aa7f0516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4b547b674786f4d6f1c26944aa7f0516">ADC10PDIV0_H</a>&#160;&#160;&#160;(0x0001)       /* ADC10 predivider Bit: 0 */</td></tr>
<tr class="separator:a4b547b674786f4d6f1c26944aa7f0516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c9d4f6165601d44258132acd72d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e1c9d4f6165601d44258132acd72d27">ADC10PDIV1_H</a>&#160;&#160;&#160;(0x0002)       /* ADC10 predivider Bit: 1 */</td></tr>
<tr class="separator:a6e1c9d4f6165601d44258132acd72d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09573c5d1c08c249f650045451d68921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a09573c5d1c08c249f650045451d68921">ADC10PDIV_0</a>&#160;&#160;&#160;(0x0000)       /* ADC10 predivider /1 */</td></tr>
<tr class="separator:a09573c5d1c08c249f650045451d68921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c91a2a11d662b06bdd932557a620382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6c91a2a11d662b06bdd932557a620382">ADC10PDIV_1</a>&#160;&#160;&#160;(0x0100)       /* ADC10 predivider /2 */</td></tr>
<tr class="separator:a6c91a2a11d662b06bdd932557a620382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b67029e13fb6368f465bcc043335152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5b67029e13fb6368f465bcc043335152">ADC10PDIV_2</a>&#160;&#160;&#160;(0x0200)       /* ADC10 predivider /64 */</td></tr>
<tr class="separator:a5b67029e13fb6368f465bcc043335152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69194e491d8132cc34ff359d6a4dc5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a69194e491d8132cc34ff359d6a4dc5b4">ADC10PDIV_3</a>&#160;&#160;&#160;(0x0300)       /* ADC10 predivider reserved */</td></tr>
<tr class="separator:a69194e491d8132cc34ff359d6a4dc5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57f787ab14a617cdaff3d09b48815aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac57f787ab14a617cdaff3d09b48815aa">ADC10PDIV__1</a>&#160;&#160;&#160;(0x0000)       /* ADC10 predivider /1 */</td></tr>
<tr class="separator:ac57f787ab14a617cdaff3d09b48815aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69c663ee907096756d9357a4794329e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af69c663ee907096756d9357a4794329e">ADC10PDIV__4</a>&#160;&#160;&#160;(0x0100)       /* ADC10 predivider /2 */</td></tr>
<tr class="separator:af69c663ee907096756d9357a4794329e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c0f0179b8b6e81644d004afd81097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae5c0f0179b8b6e81644d004afd81097c">ADC10PDIV__64</a>&#160;&#160;&#160;(0x0200)       /* ADC10 predivider /64 */</td></tr>
<tr class="separator:ae5c0f0179b8b6e81644d004afd81097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9110fbd15a6f8b3eec3275289a53de0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9110fbd15a6f8b3eec3275289a53de0f">ADC10INCH0</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Input Channel Select Bit 0 */</td></tr>
<tr class="separator:a9110fbd15a6f8b3eec3275289a53de0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a9ce1d06f401c6ef897920fe42c290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a11a9ce1d06f401c6ef897920fe42c290">ADC10INCH1</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Input Channel Select Bit 1 */</td></tr>
<tr class="separator:a11a9ce1d06f401c6ef897920fe42c290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d379ca70df0f820b33b7d1d6a0f9562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6d379ca70df0f820b33b7d1d6a0f9562">ADC10INCH2</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Input Channel Select Bit 2 */</td></tr>
<tr class="separator:a6d379ca70df0f820b33b7d1d6a0f9562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f63202d8629284ec8a361411cc6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a68f63202d8629284ec8a361411cc6a68">ADC10INCH3</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Input Channel Select Bit 3 */</td></tr>
<tr class="separator:a68f63202d8629284ec8a361411cc6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb5cf7191b5ab832d8dd5614e811379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeeb5cf7191b5ab832d8dd5614e811379">ADC10SREF0</a>&#160;&#160;&#160;(0x0010)       /* ADC10 Select Reference Bit 0 */</td></tr>
<tr class="separator:aeeb5cf7191b5ab832d8dd5614e811379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d726d3509a182bbb663bc4348e71ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d726d3509a182bbb663bc4348e71ef7">ADC10SREF1</a>&#160;&#160;&#160;(0x0020)       /* ADC10 Select Reference Bit 1 */</td></tr>
<tr class="separator:a2d726d3509a182bbb663bc4348e71ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318a1ecc3cd6e41674d5ddecd50994b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a318a1ecc3cd6e41674d5ddecd50994b1">ADC10SREF2</a>&#160;&#160;&#160;(0x0040)       /* ADC10 Select Reference Bit 2 */</td></tr>
<tr class="separator:a318a1ecc3cd6e41674d5ddecd50994b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2982b6240efb88c018ee9e782ccd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8c2982b6240efb88c018ee9e782ccd72">ADC10INCH0_L</a>&#160;&#160;&#160;(0x0001)       /* ADC10 Input Channel Select Bit 0 */</td></tr>
<tr class="separator:a8c2982b6240efb88c018ee9e782ccd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace15b72f6fef0b52aa0b77b0d7945898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace15b72f6fef0b52aa0b77b0d7945898">ADC10INCH1_L</a>&#160;&#160;&#160;(0x0002)       /* ADC10 Input Channel Select Bit 1 */</td></tr>
<tr class="separator:ace15b72f6fef0b52aa0b77b0d7945898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552fd8919538c77a2acc4cba350363de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a552fd8919538c77a2acc4cba350363de">ADC10INCH2_L</a>&#160;&#160;&#160;(0x0004)       /* ADC10 Input Channel Select Bit 2 */</td></tr>
<tr class="separator:a552fd8919538c77a2acc4cba350363de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1357173e5da9778f155f04133647a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad1357173e5da9778f155f04133647a65">ADC10INCH3_L</a>&#160;&#160;&#160;(0x0008)       /* ADC10 Input Channel Select Bit 3 */</td></tr>
<tr class="separator:ad1357173e5da9778f155f04133647a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2551d9315a28a11188fa754a0b422cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2551d9315a28a11188fa754a0b422cb8">ADC10SREF0_L</a>&#160;&#160;&#160;(0x0010)       /* ADC10 Select Reference Bit 0 */</td></tr>
<tr class="separator:a2551d9315a28a11188fa754a0b422cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b8794fb10ed8a53b5d97d45e2e5f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a69b8794fb10ed8a53b5d97d45e2e5f73">ADC10SREF1_L</a>&#160;&#160;&#160;(0x0020)       /* ADC10 Select Reference Bit 1 */</td></tr>
<tr class="separator:a69b8794fb10ed8a53b5d97d45e2e5f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652f47307232bd4b405fbe338272f57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a652f47307232bd4b405fbe338272f57c">ADC10SREF2_L</a>&#160;&#160;&#160;(0x0040)       /* ADC10 Select Reference Bit 2 */</td></tr>
<tr class="separator:a652f47307232bd4b405fbe338272f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acfead4ca11461ba8c3f20d187fcebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2acfead4ca11461ba8c3f20d187fcebb">ADC10INCH_0</a>&#160;&#160;&#160;(0)            /* ADC10 Input Channel 0 */</td></tr>
<tr class="separator:a2acfead4ca11461ba8c3f20d187fcebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317466306d1f6355bcea34173ea5b51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a317466306d1f6355bcea34173ea5b51c">ADC10INCH_1</a>&#160;&#160;&#160;(1)            /* ADC10 Input Channel 1 */</td></tr>
<tr class="separator:a317466306d1f6355bcea34173ea5b51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5719260200e8f4434958ca400e45fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8a5719260200e8f4434958ca400e45fb">ADC10INCH_2</a>&#160;&#160;&#160;(2)            /* ADC10 Input Channel 2 */</td></tr>
<tr class="separator:a8a5719260200e8f4434958ca400e45fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721a3dca252cae739bb6e172f77357b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a721a3dca252cae739bb6e172f77357b9">ADC10INCH_3</a>&#160;&#160;&#160;(3)            /* ADC10 Input Channel 3 */</td></tr>
<tr class="separator:a721a3dca252cae739bb6e172f77357b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37fec345d3c40a7c3561d045f031e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab37fec345d3c40a7c3561d045f031e73">ADC10INCH_4</a>&#160;&#160;&#160;(4)            /* ADC10 Input Channel 4 */</td></tr>
<tr class="separator:ab37fec345d3c40a7c3561d045f031e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25ad7cac5d7f455a826eac5959554d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa25ad7cac5d7f455a826eac5959554d1">ADC10INCH_5</a>&#160;&#160;&#160;(5)            /* ADC10 Input Channel 5 */</td></tr>
<tr class="separator:aa25ad7cac5d7f455a826eac5959554d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982b03d4abbba858cdfe1b0bc9fba649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a982b03d4abbba858cdfe1b0bc9fba649">ADC10INCH_6</a>&#160;&#160;&#160;(6)            /* ADC10 Input Channel 6 */</td></tr>
<tr class="separator:a982b03d4abbba858cdfe1b0bc9fba649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf9b6bf071f08db42a05f3eeee15efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adcf9b6bf071f08db42a05f3eeee15efd">ADC10INCH_7</a>&#160;&#160;&#160;(7)            /* ADC10 Input Channel 7 */</td></tr>
<tr class="separator:adcf9b6bf071f08db42a05f3eeee15efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728598b8b72597c4b336960f3adbee37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a728598b8b72597c4b336960f3adbee37">ADC10INCH_8</a>&#160;&#160;&#160;(8)            /* ADC10 Input Channel 8 */</td></tr>
<tr class="separator:a728598b8b72597c4b336960f3adbee37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404b32042101a21869516fb8c396eab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a404b32042101a21869516fb8c396eab7">ADC10INCH_9</a>&#160;&#160;&#160;(9)            /* ADC10 Input Channel 9 */</td></tr>
<tr class="separator:a404b32042101a21869516fb8c396eab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bbc7695ed64d2b6f033f9feb2ba013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a37bbc7695ed64d2b6f033f9feb2ba013">ADC10INCH_10</a>&#160;&#160;&#160;(10)           /* ADC10 Input Channel 10 */</td></tr>
<tr class="separator:a37bbc7695ed64d2b6f033f9feb2ba013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4397c3b1d246aa5a2dbe0c8be1beacca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4397c3b1d246aa5a2dbe0c8be1beacca">ADC10INCH_11</a>&#160;&#160;&#160;(11)           /* ADC10 Input Channel 11 */</td></tr>
<tr class="separator:a4397c3b1d246aa5a2dbe0c8be1beacca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6fee804a642ef589a3922b9f4ae1fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6fee804a642ef589a3922b9f4ae1fd9">ADC10INCH_12</a>&#160;&#160;&#160;(12)           /* ADC10 Input Channel 12 */</td></tr>
<tr class="separator:af6fee804a642ef589a3922b9f4ae1fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4ab79ea449490a9d6ae32171b1f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6b4ab79ea449490a9d6ae32171b1f139">ADC10INCH_13</a>&#160;&#160;&#160;(13)           /* ADC10 Input Channel 13 */</td></tr>
<tr class="separator:a6b4ab79ea449490a9d6ae32171b1f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0df38f6d8b1ab1636159811d089ad45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae0df38f6d8b1ab1636159811d089ad45">ADC10INCH_14</a>&#160;&#160;&#160;(14)           /* ADC10 Input Channel 14 */</td></tr>
<tr class="separator:ae0df38f6d8b1ab1636159811d089ad45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c756d22a6d4f3eefe83f625f4a242d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a39c756d22a6d4f3eefe83f625f4a242d">ADC10INCH_15</a>&#160;&#160;&#160;(15)           /* ADC10 Input Channel 15 */</td></tr>
<tr class="separator:a39c756d22a6d4f3eefe83f625f4a242d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec70cdaca19d2db58e6079a11632909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ec70cdaca19d2db58e6079a11632909">ADC10SREF_0</a>&#160;&#160;&#160;(0*0x10u)      /* ADC10 Select Reference 0 */</td></tr>
<tr class="separator:a9ec70cdaca19d2db58e6079a11632909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0497020f959587643aa7e45edc0a86a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0497020f959587643aa7e45edc0a86a9">ADC10SREF_1</a>&#160;&#160;&#160;(1*0x10u)      /* ADC10 Select Reference 1 */</td></tr>
<tr class="separator:a0497020f959587643aa7e45edc0a86a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc96a18b0e78a7dcf174628f6404685f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acc96a18b0e78a7dcf174628f6404685f">ADC10SREF_2</a>&#160;&#160;&#160;(2*0x10u)      /* ADC10 Select Reference 2 */</td></tr>
<tr class="separator:acc96a18b0e78a7dcf174628f6404685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cb5daba379d8a2bccccc658ba41471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae2cb5daba379d8a2bccccc658ba41471">ADC10SREF_3</a>&#160;&#160;&#160;(3*0x10u)      /* ADC10 Select Reference 3 */</td></tr>
<tr class="separator:ae2cb5daba379d8a2bccccc658ba41471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad214865209e4ab02e2c07924a21204c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aad214865209e4ab02e2c07924a21204c">ADC10SREF_4</a>&#160;&#160;&#160;(4*0x10u)      /* ADC10 Select Reference 4 */</td></tr>
<tr class="separator:aad214865209e4ab02e2c07924a21204c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac341765b3eca0c419dd36c9b3d9d13e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac341765b3eca0c419dd36c9b3d9d13e2">ADC10SREF_5</a>&#160;&#160;&#160;(5*0x10u)      /* ADC10 Select Reference 5 */</td></tr>
<tr class="separator:ac341765b3eca0c419dd36c9b3d9d13e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd84b57e9b1dc58b0e3d6e69730a0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6bd84b57e9b1dc58b0e3d6e69730a0fe">ADC10SREF_6</a>&#160;&#160;&#160;(6*0x10u)      /* ADC10 Select Reference 6 */</td></tr>
<tr class="separator:a6bd84b57e9b1dc58b0e3d6e69730a0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd0408abeae2c384e33ad6d1acedd67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aafd0408abeae2c384e33ad6d1acedd67">ADC10SREF_7</a>&#160;&#160;&#160;(7*0x10u)      /* ADC10 Select Reference 7 */</td></tr>
<tr class="separator:aafd0408abeae2c384e33ad6d1acedd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb595a63324c29b96384f188d82b3b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabb595a63324c29b96384f188d82b3b7">ADC10IE0</a>&#160;&#160;&#160;(0x0001)       /* ADC10_A Interrupt enable */</td></tr>
<tr class="separator:aabb595a63324c29b96384f188d82b3b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bac3e73a9e1fef6ba5d082c920ffcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a78bac3e73a9e1fef6ba5d082c920ffcf">ADC10INIE</a>&#160;&#160;&#160;(0x0002)       /* ADC10_A Interrupt enable for the inside of window of the Window comparator */</td></tr>
<tr class="separator:a78bac3e73a9e1fef6ba5d082c920ffcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34043a999d933d0aa9f82523bfdac34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a34043a999d933d0aa9f82523bfdac34f">ADC10LOIE</a>&#160;&#160;&#160;(0x0004)       /* ADC10_A Interrupt enable for lower threshold of the Window comparator */</td></tr>
<tr class="separator:a34043a999d933d0aa9f82523bfdac34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4bd3a1151ea3610493f174acac5a889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af4bd3a1151ea3610493f174acac5a889">ADC10HIIE</a>&#160;&#160;&#160;(0x0008)       /* ADC10_A Interrupt enable for upper threshold of the Window comparator */</td></tr>
<tr class="separator:af4bd3a1151ea3610493f174acac5a889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fbf434ffcc6bf90eaf13d4cb9f16192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0fbf434ffcc6bf90eaf13d4cb9f16192">ADC10OVIE</a>&#160;&#160;&#160;(0x0010)       /* ADC10_A ADC10MEM overflow Interrupt enable */</td></tr>
<tr class="separator:a0fbf434ffcc6bf90eaf13d4cb9f16192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accff983733c0bac1a26a7560039d43d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#accff983733c0bac1a26a7560039d43d2">ADC10TOVIE</a>&#160;&#160;&#160;(0x0020)       /* ADC10_A conversion-time-overflow Interrupt enable */</td></tr>
<tr class="separator:accff983733c0bac1a26a7560039d43d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4727e4cfabd16f9eef63fdca6b09292d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4727e4cfabd16f9eef63fdca6b09292d">ADC10IE0_L</a>&#160;&#160;&#160;(0x0001)       /* ADC10_A Interrupt enable */</td></tr>
<tr class="separator:a4727e4cfabd16f9eef63fdca6b09292d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2548117532bede2e83739df5ffa99c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2548117532bede2e83739df5ffa99c32">ADC10INIE_L</a>&#160;&#160;&#160;(0x0002)       /* ADC10_A Interrupt enable for the inside of window of the Window comparator */</td></tr>
<tr class="separator:a2548117532bede2e83739df5ffa99c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e326973e52cba63fa441b3c6f81a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac8e326973e52cba63fa441b3c6f81a86">ADC10LOIE_L</a>&#160;&#160;&#160;(0x0004)       /* ADC10_A Interrupt enable for lower threshold of the Window comparator */</td></tr>
<tr class="separator:ac8e326973e52cba63fa441b3c6f81a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56578a95b3a9dfe9d69dd66b0d22985a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a56578a95b3a9dfe9d69dd66b0d22985a">ADC10HIIE_L</a>&#160;&#160;&#160;(0x0008)       /* ADC10_A Interrupt enable for upper threshold of the Window comparator */</td></tr>
<tr class="separator:a56578a95b3a9dfe9d69dd66b0d22985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2b5b2a51a666c3ccc78f0bd18c98d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e2b5b2a51a666c3ccc78f0bd18c98d1">ADC10OVIE_L</a>&#160;&#160;&#160;(0x0010)       /* ADC10_A ADC10MEM overflow Interrupt enable */</td></tr>
<tr class="separator:a6e2b5b2a51a666c3ccc78f0bd18c98d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb7c8f630e92a7935498e833dedc282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abeb7c8f630e92a7935498e833dedc282">ADC10TOVIE_L</a>&#160;&#160;&#160;(0x0020)       /* ADC10_A conversion-time-overflow Interrupt enable */</td></tr>
<tr class="separator:abeb7c8f630e92a7935498e833dedc282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d8a96086b9d3cd548d3903910b24fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22d8a96086b9d3cd548d3903910b24fc">ADC10IFG0</a>&#160;&#160;&#160;(0x0001)       /* ADC10_A Interrupt Flag */</td></tr>
<tr class="separator:a22d8a96086b9d3cd548d3903910b24fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed5b6c1391def2aeeb8bb5e0956dca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2ed5b6c1391def2aeeb8bb5e0956dca8">ADC10INIFG</a>&#160;&#160;&#160;(0x0002)       /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</td></tr>
<tr class="separator:a2ed5b6c1391def2aeeb8bb5e0956dca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e12164469f8b0b5dbd2e3c2c110c01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e12164469f8b0b5dbd2e3c2c110c01a">ADC10LOIFG</a>&#160;&#160;&#160;(0x0004)       /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</td></tr>
<tr class="separator:a8e12164469f8b0b5dbd2e3c2c110c01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26aeb4eb767116928a86e27638b729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ade26aeb4eb767116928a86e27638b729">ADC10HIIFG</a>&#160;&#160;&#160;(0x0008)       /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</td></tr>
<tr class="separator:ade26aeb4eb767116928a86e27638b729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca243d41fb693f6915ead8407ecb58cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aca243d41fb693f6915ead8407ecb58cc">ADC10OVIFG</a>&#160;&#160;&#160;(0x0010)       /* ADC10_A ADC10MEM overflow Interrupt Flag */</td></tr>
<tr class="separator:aca243d41fb693f6915ead8407ecb58cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2004ecdbde34bae10b96a95aa73da22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac2004ecdbde34bae10b96a95aa73da22">ADC10TOVIFG</a>&#160;&#160;&#160;(0x0020)       /* ADC10_A conversion-time-overflow Interrupt Flag */</td></tr>
<tr class="separator:ac2004ecdbde34bae10b96a95aa73da22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5426f0c207f6d0fda9cea30f9412920c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5426f0c207f6d0fda9cea30f9412920c">ADC10IFG0_L</a>&#160;&#160;&#160;(0x0001)       /* ADC10_A Interrupt Flag */</td></tr>
<tr class="separator:a5426f0c207f6d0fda9cea30f9412920c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f6dd143336990a0569218a440a688d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81f6dd143336990a0569218a440a688d">ADC10INIFG_L</a>&#160;&#160;&#160;(0x0002)       /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</td></tr>
<tr class="separator:a81f6dd143336990a0569218a440a688d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01db79eb3772f88e0d10f0ab34ce3f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a01db79eb3772f88e0d10f0ab34ce3f4f">ADC10LOIFG_L</a>&#160;&#160;&#160;(0x0004)       /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</td></tr>
<tr class="separator:a01db79eb3772f88e0d10f0ab34ce3f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810db92161bfceeef6d16f35136ca98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a810db92161bfceeef6d16f35136ca98e">ADC10HIIFG_L</a>&#160;&#160;&#160;(0x0008)       /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</td></tr>
<tr class="separator:a810db92161bfceeef6d16f35136ca98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2d9213fc77f01c34e9ceb2664db957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3d2d9213fc77f01c34e9ceb2664db957">ADC10OVIFG_L</a>&#160;&#160;&#160;(0x0010)       /* ADC10_A ADC10MEM overflow Interrupt Flag */</td></tr>
<tr class="separator:a3d2d9213fc77f01c34e9ceb2664db957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ab187c9d20896f9437ac39d289b8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a37ab187c9d20896f9437ac39d289b8bc">ADC10TOVIFG_L</a>&#160;&#160;&#160;(0x0020)       /* ADC10_A conversion-time-overflow Interrupt Flag */</td></tr>
<tr class="separator:a37ab187c9d20896f9437ac39d289b8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6812be274b05cecf93925e6a5fa1bf63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6812be274b05cecf93925e6a5fa1bf63">ADC10IV_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:a6812be274b05cecf93925e6a5fa1bf63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8ce05a10764aba56ad8be494f99243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aad8ce05a10764aba56ad8be494f99243">ADC10IV_ADC10OVIFG</a>&#160;&#160;&#160;(0x0002)       /* ADC10OVIFG */</td></tr>
<tr class="separator:aad8ce05a10764aba56ad8be494f99243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385a81394dc504510fb8b1111dc18909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a385a81394dc504510fb8b1111dc18909">ADC10IV_ADC10TOVIFG</a>&#160;&#160;&#160;(0x0004)       /* ADC10TOVIFG */</td></tr>
<tr class="separator:a385a81394dc504510fb8b1111dc18909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32e521497b3959e6c2b2dc78ac93ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab32e521497b3959e6c2b2dc78ac93ccd">ADC10IV_ADC10HIIFG</a>&#160;&#160;&#160;(0x0006)       /* ADC10HIIFG */</td></tr>
<tr class="separator:ab32e521497b3959e6c2b2dc78ac93ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa91e7a9c8f0e58a6ab9d4ef8d54e5d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa91e7a9c8f0e58a6ab9d4ef8d54e5d50">ADC10IV_ADC10LOIFG</a>&#160;&#160;&#160;(0x0008)       /* ADC10LOIFG */</td></tr>
<tr class="separator:aa91e7a9c8f0e58a6ab9d4ef8d54e5d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec646eab0a35ac69da5c66f5ce4ecf76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aec646eab0a35ac69da5c66f5ce4ecf76">ADC10IV_ADC10INIFG</a>&#160;&#160;&#160;(0x000A)       /* ADC10INIFG */</td></tr>
<tr class="separator:aec646eab0a35ac69da5c66f5ce4ecf76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2ddc49e6b3b257a585965a62ac6e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9e2ddc49e6b3b257a585965a62ac6e1b">ADC10IV_ADC10IFG</a>&#160;&#160;&#160;(0x000C)       /* ADC10IFG */</td></tr>
<tr class="separator:a9e2ddc49e6b3b257a585965a62ac6e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce6bb79917f86bf9619f96b91e9b307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8ce6bb79917f86bf9619f96b91e9b307">OFS_CDCTL0</a>&#160;&#160;&#160;(0x0000)       /* Comparator D Control Register 0 */</td></tr>
<tr class="separator:a8ce6bb79917f86bf9619f96b91e9b307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145d8e8adfe776e374f91b1bc0a46675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a145d8e8adfe776e374f91b1bc0a46675">OFS_CDCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ce6bb79917f86bf9619f96b91e9b307">OFS_CDCTL0</a></td></tr>
<tr class="separator:a145d8e8adfe776e374f91b1bc0a46675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682afd91df7ec9489856bdbb0f2e6be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a682afd91df7ec9489856bdbb0f2e6be4">OFS_CDCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ce6bb79917f86bf9619f96b91e9b307">OFS_CDCTL0</a>+1</td></tr>
<tr class="separator:a682afd91df7ec9489856bdbb0f2e6be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dbdc490c431cdd51e400d6a586e6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac2dbdc490c431cdd51e400d6a586e6dc">OFS_CDCTL1</a>&#160;&#160;&#160;(0x0002)       /* Comparator D Control Register 1 */</td></tr>
<tr class="separator:ac2dbdc490c431cdd51e400d6a586e6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12831877d01cbd0b803e1042ea018846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a12831877d01cbd0b803e1042ea018846">OFS_CDCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2dbdc490c431cdd51e400d6a586e6dc">OFS_CDCTL1</a></td></tr>
<tr class="separator:a12831877d01cbd0b803e1042ea018846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc62ee3e01cacabd863d7eb26db48ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adfc62ee3e01cacabd863d7eb26db48ca">OFS_CDCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2dbdc490c431cdd51e400d6a586e6dc">OFS_CDCTL1</a>+1</td></tr>
<tr class="separator:adfc62ee3e01cacabd863d7eb26db48ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6fa52e59a00fdee1e7de3f46673163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee6fa52e59a00fdee1e7de3f46673163">OFS_CDCTL2</a>&#160;&#160;&#160;(0x0004)       /* Comparator D Control Register 2 */</td></tr>
<tr class="separator:aee6fa52e59a00fdee1e7de3f46673163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8467bb15a20dea7f53e4a05ac628e710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8467bb15a20dea7f53e4a05ac628e710">OFS_CDCTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee6fa52e59a00fdee1e7de3f46673163">OFS_CDCTL2</a></td></tr>
<tr class="separator:a8467bb15a20dea7f53e4a05ac628e710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e20c104c0a1def20854a4035260b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44e20c104c0a1def20854a4035260b63">OFS_CDCTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee6fa52e59a00fdee1e7de3f46673163">OFS_CDCTL2</a>+1</td></tr>
<tr class="separator:a44e20c104c0a1def20854a4035260b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc594757d60f2b386bcee6e80228aad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afc594757d60f2b386bcee6e80228aad7">OFS_CDCTL3</a>&#160;&#160;&#160;(0x0006)       /* Comparator D Control Register 3 */</td></tr>
<tr class="separator:afc594757d60f2b386bcee6e80228aad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bde8c9546bdb1ab4b028919e4f4fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad5bde8c9546bdb1ab4b028919e4f4fc3">OFS_CDCTL3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc594757d60f2b386bcee6e80228aad7">OFS_CDCTL3</a></td></tr>
<tr class="separator:ad5bde8c9546bdb1ab4b028919e4f4fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a163b99e84387b1f896098724f1ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a65a163b99e84387b1f896098724f1ff1">OFS_CDCTL3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc594757d60f2b386bcee6e80228aad7">OFS_CDCTL3</a>+1</td></tr>
<tr class="separator:a65a163b99e84387b1f896098724f1ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a29a65816201eef608d6914d84ecf2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2a29a65816201eef608d6914d84ecf2e">OFS_CDINT</a>&#160;&#160;&#160;(0x000C)       /* Comparator D Interrupt Register */</td></tr>
<tr class="separator:a2a29a65816201eef608d6914d84ecf2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301c44cdca6fabfca2581b764096a00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a301c44cdca6fabfca2581b764096a00d">OFS_CDINT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2a29a65816201eef608d6914d84ecf2e">OFS_CDINT</a></td></tr>
<tr class="separator:a301c44cdca6fabfca2581b764096a00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61840614053c040280c378236afb63ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a61840614053c040280c378236afb63ee">OFS_CDINT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2a29a65816201eef608d6914d84ecf2e">OFS_CDINT</a>+1</td></tr>
<tr class="separator:a61840614053c040280c378236afb63ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e883b9dfd02737254de9929b072f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a03e883b9dfd02737254de9929b072f94">OFS_CDIV</a>&#160;&#160;&#160;(0x000E)       /* Comparator D Interrupt Vector Word */</td></tr>
<tr class="separator:a03e883b9dfd02737254de9929b072f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b67566543ebb42ac8a0e85bbbae9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58b67566543ebb42ac8a0e85bbbae9d7">OFS_CDIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03e883b9dfd02737254de9929b072f94">OFS_CDIV</a></td></tr>
<tr class="separator:a58b67566543ebb42ac8a0e85bbbae9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc651b1bfaa6a70dabbfedf04e99fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7bc651b1bfaa6a70dabbfedf04e99fd1">OFS_CDIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03e883b9dfd02737254de9929b072f94">OFS_CDIV</a>+1</td></tr>
<tr class="separator:a7bc651b1bfaa6a70dabbfedf04e99fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268bccfe0bb1122ee56f3a461223e9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a268bccfe0bb1122ee56f3a461223e9e2">CDIPSEL0</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Pos. Channel Input Select 0 */</td></tr>
<tr class="separator:a268bccfe0bb1122ee56f3a461223e9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc2a16af6a3cb3be348140f3df58f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aebc2a16af6a3cb3be348140f3df58f08">CDIPSEL1</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Pos. Channel Input Select 1 */</td></tr>
<tr class="separator:aebc2a16af6a3cb3be348140f3df58f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c29f2cb18520f1fc724f7590d11d1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c29f2cb18520f1fc724f7590d11d1b5">CDIPSEL2</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Pos. Channel Input Select 2 */</td></tr>
<tr class="separator:a7c29f2cb18520f1fc724f7590d11d1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556c0615687b89b6e211479354db87eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a556c0615687b89b6e211479354db87eb">CDIPSEL3</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Pos. Channel Input Select 3 */</td></tr>
<tr class="separator:a556c0615687b89b6e211479354db87eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e12ef17b2608622e82e90070ea956e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a05e12ef17b2608622e82e90070ea956e">CDIPEN</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Pos. Channel Input Enable */</td></tr>
<tr class="separator:a05e12ef17b2608622e82e90070ea956e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab979d2a6a96bd979f0609974f4d36953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab979d2a6a96bd979f0609974f4d36953">CDIMSEL0</a>&#160;&#160;&#160;(0x0100)       /* Comp. D Neg. Channel Input Select 0 */</td></tr>
<tr class="separator:ab979d2a6a96bd979f0609974f4d36953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fd980d6e6cf9cc33e94f3caa864440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac7fd980d6e6cf9cc33e94f3caa864440">CDIMSEL1</a>&#160;&#160;&#160;(0x0200)       /* Comp. D Neg. Channel Input Select 1 */</td></tr>
<tr class="separator:ac7fd980d6e6cf9cc33e94f3caa864440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7eb30961f452383bcef1d1ef7e2ff1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa7eb30961f452383bcef1d1ef7e2ff1a">CDIMSEL2</a>&#160;&#160;&#160;(0x0400)       /* Comp. D Neg. Channel Input Select 2 */</td></tr>
<tr class="separator:aa7eb30961f452383bcef1d1ef7e2ff1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b20aeb80b5a19a43052c6aa93a096c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af0b20aeb80b5a19a43052c6aa93a096c">CDIMSEL3</a>&#160;&#160;&#160;(0x0800)       /* Comp. D Neg. Channel Input Select 3 */</td></tr>
<tr class="separator:af0b20aeb80b5a19a43052c6aa93a096c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad795023d4ee46b6fef0511009109fc81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad795023d4ee46b6fef0511009109fc81">CDIMEN</a>&#160;&#160;&#160;(0x8000)       /* Comp. D Neg. Channel Input Enable */</td></tr>
<tr class="separator:ad795023d4ee46b6fef0511009109fc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb84d93b46e9bf8ef754d960cefaace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#addb84d93b46e9bf8ef754d960cefaace">CDIPSEL0_L</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Pos. Channel Input Select 0 */</td></tr>
<tr class="separator:addb84d93b46e9bf8ef754d960cefaace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5d614d6a7ed1b5445cd8b43cfaebf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1a5d614d6a7ed1b5445cd8b43cfaebf4">CDIPSEL1_L</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Pos. Channel Input Select 1 */</td></tr>
<tr class="separator:a1a5d614d6a7ed1b5445cd8b43cfaebf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676e38ea8deb63aa08f80c4c227558f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a676e38ea8deb63aa08f80c4c227558f1">CDIPSEL2_L</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Pos. Channel Input Select 2 */</td></tr>
<tr class="separator:a676e38ea8deb63aa08f80c4c227558f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1160a5140a78bd12051673a9eb177980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1160a5140a78bd12051673a9eb177980">CDIPSEL3_L</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Pos. Channel Input Select 3 */</td></tr>
<tr class="separator:a1160a5140a78bd12051673a9eb177980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf32a8839a7b6a6e9cabe8fb8459ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afaf32a8839a7b6a6e9cabe8fb8459ab6">CDIPEN_L</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Pos. Channel Input Enable */</td></tr>
<tr class="separator:afaf32a8839a7b6a6e9cabe8fb8459ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a2836d1dba157f9be934acd20a5607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a43a2836d1dba157f9be934acd20a5607">CDIMSEL0_H</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Neg. Channel Input Select 0 */</td></tr>
<tr class="separator:a43a2836d1dba157f9be934acd20a5607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96af5956a51b8fcccb356773cfc7ab7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a96af5956a51b8fcccb356773cfc7ab7b">CDIMSEL1_H</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Neg. Channel Input Select 1 */</td></tr>
<tr class="separator:a96af5956a51b8fcccb356773cfc7ab7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ee42ee5ad84be612464f9ca2c9cc4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a04ee42ee5ad84be612464f9ca2c9cc4f">CDIMSEL2_H</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Neg. Channel Input Select 2 */</td></tr>
<tr class="separator:a04ee42ee5ad84be612464f9ca2c9cc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9594a55d5dbe8dcfb5ced203648721e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9594a55d5dbe8dcfb5ced203648721e7">CDIMSEL3_H</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Neg. Channel Input Select 3 */</td></tr>
<tr class="separator:a9594a55d5dbe8dcfb5ced203648721e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfa64ea0678ff586cd5e7233e993241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adcfa64ea0678ff586cd5e7233e993241">CDIMEN_H</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Neg. Channel Input Enable */</td></tr>
<tr class="separator:adcfa64ea0678ff586cd5e7233e993241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c8d1100c77f0a820874e8edd5d8ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a67c8d1100c77f0a820874e8edd5d8ea7">CDIPSEL_0</a>&#160;&#160;&#160;(0x0000)       /* Comp. D V+ terminal Input Select: Channel 0 */</td></tr>
<tr class="separator:a67c8d1100c77f0a820874e8edd5d8ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6472bf3b9213af1d0f61f4ddb528d983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6472bf3b9213af1d0f61f4ddb528d983">CDIPSEL_1</a>&#160;&#160;&#160;(0x0001)       /* Comp. D V+ terminal Input Select: Channel 1 */</td></tr>
<tr class="separator:a6472bf3b9213af1d0f61f4ddb528d983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c304ee0f0b8783c7811db372561a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a41c304ee0f0b8783c7811db372561a32">CDIPSEL_2</a>&#160;&#160;&#160;(0x0002)       /* Comp. D V+ terminal Input Select: Channel 2 */</td></tr>
<tr class="separator:a41c304ee0f0b8783c7811db372561a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af084b98d8cc3330ad968a1e27cf3930a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af084b98d8cc3330ad968a1e27cf3930a">CDIPSEL_3</a>&#160;&#160;&#160;(0x0003)       /* Comp. D V+ terminal Input Select: Channel 3 */</td></tr>
<tr class="separator:af084b98d8cc3330ad968a1e27cf3930a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab92e754d7f88fbb5f40b419d671b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaab92e754d7f88fbb5f40b419d671b1b">CDIPSEL_4</a>&#160;&#160;&#160;(0x0004)       /* Comp. D V+ terminal Input Select: Channel 4 */</td></tr>
<tr class="separator:aaab92e754d7f88fbb5f40b419d671b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfab47766ab509a5d71e1a901014d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1dfab47766ab509a5d71e1a901014d1e">CDIPSEL_5</a>&#160;&#160;&#160;(0x0005)       /* Comp. D V+ terminal Input Select: Channel 5 */</td></tr>
<tr class="separator:a1dfab47766ab509a5d71e1a901014d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f758eeb8d260a457ed0b754233fa80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a50f758eeb8d260a457ed0b754233fa80">CDIPSEL_6</a>&#160;&#160;&#160;(0x0006)       /* Comp. D V+ terminal Input Select: Channel 6 */</td></tr>
<tr class="separator:a50f758eeb8d260a457ed0b754233fa80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bb4a0a971f902614c1dcdb31164296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a28bb4a0a971f902614c1dcdb31164296">CDIPSEL_7</a>&#160;&#160;&#160;(0x0007)       /* Comp. D V+ terminal Input Select: Channel 7 */</td></tr>
<tr class="separator:a28bb4a0a971f902614c1dcdb31164296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab869748ccad7c625ec181d9680b60fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab869748ccad7c625ec181d9680b60fdc">CDIPSEL_8</a>&#160;&#160;&#160;(0x0008)       /* Comp. D V+ terminal Input Select: Channel 8 */</td></tr>
<tr class="separator:ab869748ccad7c625ec181d9680b60fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b4164246e2f139a809be81a83fac43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6b4164246e2f139a809be81a83fac43">CDIPSEL_9</a>&#160;&#160;&#160;(0x0009)       /* Comp. D V+ terminal Input Select: Channel 9 */</td></tr>
<tr class="separator:af6b4164246e2f139a809be81a83fac43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f86fcf87e8434bac401cc829787246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a68f86fcf87e8434bac401cc829787246">CDIPSEL_10</a>&#160;&#160;&#160;(0x000A)       /* Comp. D V+ terminal Input Select: Channel 10 */</td></tr>
<tr class="separator:a68f86fcf87e8434bac401cc829787246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36b736b92aa343d048e8784a99d2891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac36b736b92aa343d048e8784a99d2891">CDIPSEL_11</a>&#160;&#160;&#160;(0x000B)       /* Comp. D V+ terminal Input Select: Channel 11 */</td></tr>
<tr class="separator:ac36b736b92aa343d048e8784a99d2891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b572a2021ee76ad423dff431ed24da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5b572a2021ee76ad423dff431ed24da6">CDIPSEL_12</a>&#160;&#160;&#160;(0x000C)       /* Comp. D V+ terminal Input Select: Channel 12 */</td></tr>
<tr class="separator:a5b572a2021ee76ad423dff431ed24da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ea9fe539c0cbc10dbb406005efda45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02ea9fe539c0cbc10dbb406005efda45">CDIPSEL_13</a>&#160;&#160;&#160;(0x000D)       /* Comp. D V+ terminal Input Select: Channel 13 */</td></tr>
<tr class="separator:a02ea9fe539c0cbc10dbb406005efda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27cd217ef3af5ff760cfd03dff9646bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a27cd217ef3af5ff760cfd03dff9646bf">CDIPSEL_14</a>&#160;&#160;&#160;(0x000E)       /* Comp. D V+ terminal Input Select: Channel 14 */</td></tr>
<tr class="separator:a27cd217ef3af5ff760cfd03dff9646bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d0fa874192a58f2b1e7cdf28fb989f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a43d0fa874192a58f2b1e7cdf28fb989f">CDIPSEL_15</a>&#160;&#160;&#160;(0x000F)       /* Comp. D V+ terminal Input Select: Channel 15 */</td></tr>
<tr class="separator:a43d0fa874192a58f2b1e7cdf28fb989f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3140e733ac474ae97367c9a4dccd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b3140e733ac474ae97367c9a4dccd3e">CDIMSEL_0</a>&#160;&#160;&#160;(0x0000)       /* Comp. D V- Terminal Input Select: Channel 0 */</td></tr>
<tr class="separator:a3b3140e733ac474ae97367c9a4dccd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e632a13639136bacd96242f30601c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a17e632a13639136bacd96242f30601c1">CDIMSEL_1</a>&#160;&#160;&#160;(0x0100)       /* Comp. D V- Terminal Input Select: Channel 1 */</td></tr>
<tr class="separator:a17e632a13639136bacd96242f30601c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a79198f1cc91e2522bb9d9eda9332de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9a79198f1cc91e2522bb9d9eda9332de">CDIMSEL_2</a>&#160;&#160;&#160;(0x0200)       /* Comp. D V- Terminal Input Select: Channel 2 */</td></tr>
<tr class="separator:a9a79198f1cc91e2522bb9d9eda9332de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0f03356734387b38d1b22b90f1037e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adb0f03356734387b38d1b22b90f1037e">CDIMSEL_3</a>&#160;&#160;&#160;(0x0300)       /* Comp. D V- Terminal Input Select: Channel 3 */</td></tr>
<tr class="separator:adb0f03356734387b38d1b22b90f1037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c323b945747e16d545f1f185de8a540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3c323b945747e16d545f1f185de8a540">CDIMSEL_4</a>&#160;&#160;&#160;(0x0400)       /* Comp. D V- Terminal Input Select: Channel 4 */</td></tr>
<tr class="separator:a3c323b945747e16d545f1f185de8a540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff40c0d7a02c9169f7dad37be9f413d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ff40c0d7a02c9169f7dad37be9f413d">CDIMSEL_5</a>&#160;&#160;&#160;(0x0500)       /* Comp. D V- Terminal Input Select: Channel 5 */</td></tr>
<tr class="separator:a1ff40c0d7a02c9169f7dad37be9f413d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19268a4b41f1e00ebdb5f7cc630b7fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a19268a4b41f1e00ebdb5f7cc630b7fae">CDIMSEL_6</a>&#160;&#160;&#160;(0x0600)       /* Comp. D V- Terminal Input Select: Channel 6 */</td></tr>
<tr class="separator:a19268a4b41f1e00ebdb5f7cc630b7fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cc7968a09a76b5f64e3d320e53a3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a83cc7968a09a76b5f64e3d320e53a3ba">CDIMSEL_7</a>&#160;&#160;&#160;(0x0700)       /* Comp. D V- Terminal Input Select: Channel 7 */</td></tr>
<tr class="separator:a83cc7968a09a76b5f64e3d320e53a3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b723242b07355b323f09fafee2bd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a31b723242b07355b323f09fafee2bd80">CDIMSEL_8</a>&#160;&#160;&#160;(0x0800)       /* Comp. D V- terminal Input Select: Channel 8 */</td></tr>
<tr class="separator:a31b723242b07355b323f09fafee2bd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f085a8638b60e62c4c3087128492a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6f085a8638b60e62c4c3087128492a86">CDIMSEL_9</a>&#160;&#160;&#160;(0x0900)       /* Comp. D V- terminal Input Select: Channel 9 */</td></tr>
<tr class="separator:a6f085a8638b60e62c4c3087128492a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf28f43b1661d906fc1bb06bc93f6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acaf28f43b1661d906fc1bb06bc93f6f2">CDIMSEL_10</a>&#160;&#160;&#160;(0x0A00)       /* Comp. D V- terminal Input Select: Channel 10 */</td></tr>
<tr class="separator:acaf28f43b1661d906fc1bb06bc93f6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91725fc15e1f5bbcef9c84c69929e44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a91725fc15e1f5bbcef9c84c69929e44f">CDIMSEL_11</a>&#160;&#160;&#160;(0x0B00)       /* Comp. D V- terminal Input Select: Channel 11 */</td></tr>
<tr class="separator:a91725fc15e1f5bbcef9c84c69929e44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e597d687c04e5740299d0c865e51cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e597d687c04e5740299d0c865e51cbd">CDIMSEL_12</a>&#160;&#160;&#160;(0x0C00)       /* Comp. D V- terminal Input Select: Channel 12 */</td></tr>
<tr class="separator:a5e597d687c04e5740299d0c865e51cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc511470346fda97fa155fe45f173bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0cc511470346fda97fa155fe45f173bd">CDIMSEL_13</a>&#160;&#160;&#160;(0x0D00)       /* Comp. D V- terminal Input Select: Channel 13 */</td></tr>
<tr class="separator:a0cc511470346fda97fa155fe45f173bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e4ad128f3fbcd9559512f16bf93ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad0e4ad128f3fbcd9559512f16bf93ad4">CDIMSEL_14</a>&#160;&#160;&#160;(0x0E00)       /* Comp. D V- terminal Input Select: Channel 14 */</td></tr>
<tr class="separator:ad0e4ad128f3fbcd9559512f16bf93ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa111bbfcd76b8e77287121bd1ff640c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afa111bbfcd76b8e77287121bd1ff640c">CDIMSEL_15</a>&#160;&#160;&#160;(0x0F00)       /* Comp. D V- terminal Input Select: Channel 15 */</td></tr>
<tr class="separator:afa111bbfcd76b8e77287121bd1ff640c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e56d659025c9b38ff6808004e5769f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab1e56d659025c9b38ff6808004e5769f">CDOUT</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Output */</td></tr>
<tr class="separator:ab1e56d659025c9b38ff6808004e5769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1bfdbd6c6d9ec10bc461410efbbfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c1bfdbd6c6d9ec10bc461410efbbfc9">CDOUTPOL</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Output Polarity */</td></tr>
<tr class="separator:a7c1bfdbd6c6d9ec10bc461410efbbfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746030e3367a94169bcce24a0ebee56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a746030e3367a94169bcce24a0ebee56e">CDF</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Enable Output Filter */</td></tr>
<tr class="separator:a746030e3367a94169bcce24a0ebee56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5112f2dd49122ff24e1720589387ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aea5112f2dd49122ff24e1720589387ec">CDIES</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Interrupt Edge Select */</td></tr>
<tr class="separator:aea5112f2dd49122ff24e1720589387ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f820d04db719c552a607792bc74f7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8f820d04db719c552a607792bc74f7d7">CDSHORT</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Input Short */</td></tr>
<tr class="separator:a8f820d04db719c552a607792bc74f7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1231435dbb6459d328271a627aa305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4c1231435dbb6459d328271a627aa305">CDEX</a>&#160;&#160;&#160;(0x0020)       /* Comp. D Exchange Inputs */</td></tr>
<tr class="separator:a4c1231435dbb6459d328271a627aa305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d3efc850670adbbb616c91734bb41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a48d3efc850670adbbb616c91734bb41e">CDFDLY0</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Filter delay Bit 0 */</td></tr>
<tr class="separator:a48d3efc850670adbbb616c91734bb41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba6b147b1b8fea32863261084bd7902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ba6b147b1b8fea32863261084bd7902">CDFDLY1</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Filter delay Bit 1 */</td></tr>
<tr class="separator:a7ba6b147b1b8fea32863261084bd7902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64236dd45a22bfe481e73b971c2cd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae64236dd45a22bfe481e73b971c2cd78">CDON</a>&#160;&#160;&#160;(0x0400)       /* Comp. D enable */</td></tr>
<tr class="separator:ae64236dd45a22bfe481e73b971c2cd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8d86ed83b30c0a2384952676981019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ada8d86ed83b30c0a2384952676981019">CDMRVL</a>&#160;&#160;&#160;(0x0800)       /* Comp. D CDMRV Level */</td></tr>
<tr class="separator:ada8d86ed83b30c0a2384952676981019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210d6e0cb5f454b4879d5cf8dc58e3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a210d6e0cb5f454b4879d5cf8dc58e3ec">CDMRVS</a>&#160;&#160;&#160;(0x1000)       /* Comp. D Output selects between VREF0 or VREF1*/</td></tr>
<tr class="separator:a210d6e0cb5f454b4879d5cf8dc58e3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3c448c526ed8cf3d75956bac58a7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab3c448c526ed8cf3d75956bac58a7e9">CDOUT_L</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Output */</td></tr>
<tr class="separator:aab3c448c526ed8cf3d75956bac58a7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39f5c55258e93be4827260647792c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab39f5c55258e93be4827260647792c56">CDOUTPOL_L</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Output Polarity */</td></tr>
<tr class="separator:ab39f5c55258e93be4827260647792c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c85d1bab0e8093390531c6a358e4853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c85d1bab0e8093390531c6a358e4853">CDF_L</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Enable Output Filter */</td></tr>
<tr class="separator:a5c85d1bab0e8093390531c6a358e4853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e9b130f75463a9147858d19b50ac91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81e9b130f75463a9147858d19b50ac91">CDIES_L</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Interrupt Edge Select */</td></tr>
<tr class="separator:a81e9b130f75463a9147858d19b50ac91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b29f5133a2fc3d9922ae54d7109bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a19b29f5133a2fc3d9922ae54d7109bf1">CDSHORT_L</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Input Short */</td></tr>
<tr class="separator:a19b29f5133a2fc3d9922ae54d7109bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6c6781d840ae13b42ac9deec5d257c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8a6c6781d840ae13b42ac9deec5d257c">CDEX_L</a>&#160;&#160;&#160;(0x0020)       /* Comp. D Exchange Inputs */</td></tr>
<tr class="separator:a8a6c6781d840ae13b42ac9deec5d257c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7fbb097a611c8e69e3a965bab1d5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2b7fbb097a611c8e69e3a965bab1d5b2">CDFDLY0_L</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Filter delay Bit 0 */</td></tr>
<tr class="separator:a2b7fbb097a611c8e69e3a965bab1d5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d322eae7c761335d909920604242d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1d322eae7c761335d909920604242d4c">CDFDLY1_L</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Filter delay Bit 1 */</td></tr>
<tr class="separator:a1d322eae7c761335d909920604242d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a6a41bf944158eb9a953b5f83bc9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a53a6a41bf944158eb9a953b5f83bc9be">CDON_H</a>&#160;&#160;&#160;(0x0004)       /* Comp. D enable */</td></tr>
<tr class="separator:a53a6a41bf944158eb9a953b5f83bc9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838741b24cbbc4a331ad10fe3104ccf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a838741b24cbbc4a331ad10fe3104ccf7">CDMRVL_H</a>&#160;&#160;&#160;(0x0008)       /* Comp. D CDMRV Level */</td></tr>
<tr class="separator:a838741b24cbbc4a331ad10fe3104ccf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92928156edd840eafe5161849d1f2ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a92928156edd840eafe5161849d1f2ee6">CDMRVS_H</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Output selects between VREF0 or VREF1*/</td></tr>
<tr class="separator:a92928156edd840eafe5161849d1f2ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552e9414ad03e5a0304f2a73b05eac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a552e9414ad03e5a0304f2a73b05eac9b">CDFDLY_0</a>&#160;&#160;&#160;(0x0000)       /* Comp. D Filter delay 0 : 450ns */</td></tr>
<tr class="separator:a552e9414ad03e5a0304f2a73b05eac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28f0bb4dc5ff755535815b2f66b2966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad28f0bb4dc5ff755535815b2f66b2966">CDFDLY_1</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Filter delay 1 : 900ns */</td></tr>
<tr class="separator:ad28f0bb4dc5ff755535815b2f66b2966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5d9340662148428525c2be2da0a29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5f5d9340662148428525c2be2da0a29a">CDFDLY_2</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Filter delay 2 : 1800ns */</td></tr>
<tr class="separator:a5f5d9340662148428525c2be2da0a29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7b96a4437a15c6d7fc93c9ed2a2221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aca7b96a4437a15c6d7fc93c9ed2a2221">CDFDLY_3</a>&#160;&#160;&#160;(0x00C0)       /* Comp. D Filter delay 3 : 3600ns */</td></tr>
<tr class="separator:aca7b96a4437a15c6d7fc93c9ed2a2221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47849b1964297d944d06782479aa637b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47849b1964297d944d06782479aa637b">CDREF00</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Reference 0 Resistor Select Bit : 0 */</td></tr>
<tr class="separator:a47849b1964297d944d06782479aa637b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b07b0f1ea271b3d61c68d7d36e0c326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b07b0f1ea271b3d61c68d7d36e0c326">CDREF01</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Reference 0 Resistor Select Bit : 1 */</td></tr>
<tr class="separator:a3b07b0f1ea271b3d61c68d7d36e0c326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa949af3028f2ff01830cc917fa8d6f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa949af3028f2ff01830cc917fa8d6f4c">CDREF02</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Reference 0 Resistor Select Bit : 2 */</td></tr>
<tr class="separator:aa949af3028f2ff01830cc917fa8d6f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03d726e6a34caf36ba7111c2d61234b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab03d726e6a34caf36ba7111c2d61234b">CDREF03</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Reference 0 Resistor Select Bit : 3 */</td></tr>
<tr class="separator:ab03d726e6a34caf36ba7111c2d61234b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaedf5931ae7975e5bb6e10c856180d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afaedf5931ae7975e5bb6e10c856180d7">CDREF04</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Reference 0 Resistor Select Bit : 4 */</td></tr>
<tr class="separator:afaedf5931ae7975e5bb6e10c856180d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53301bcd66e4fece35f6767f4f3ce850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a53301bcd66e4fece35f6767f4f3ce850">CDRSEL</a>&#160;&#160;&#160;(0x0020)       /* Comp. D Reference select */</td></tr>
<tr class="separator:a53301bcd66e4fece35f6767f4f3ce850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae432c32b58c31a70c4ebfac25da8076c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae432c32b58c31a70c4ebfac25da8076c">CDRS0</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Reference Source Bit : 0 */</td></tr>
<tr class="separator:ae432c32b58c31a70c4ebfac25da8076c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ab51f0c9fa1876e04d68ce37495f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a87ab51f0c9fa1876e04d68ce37495f52">CDRS1</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Reference Source Bit : 1 */</td></tr>
<tr class="separator:a87ab51f0c9fa1876e04d68ce37495f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4580125b635a994a593fe99e612194d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4580125b635a994a593fe99e612194d4">CDREF10</a>&#160;&#160;&#160;(0x0100)       /* Comp. D Reference 1 Resistor Select Bit : 0 */</td></tr>
<tr class="separator:a4580125b635a994a593fe99e612194d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3781b926ce222633e525fdedb55dd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad3781b926ce222633e525fdedb55dd78">CDREF11</a>&#160;&#160;&#160;(0x0200)       /* Comp. D Reference 1 Resistor Select Bit : 1 */</td></tr>
<tr class="separator:ad3781b926ce222633e525fdedb55dd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88091e8cbd80e56950b985c3e8f44674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a88091e8cbd80e56950b985c3e8f44674">CDREF12</a>&#160;&#160;&#160;(0x0400)       /* Comp. D Reference 1 Resistor Select Bit : 2 */</td></tr>
<tr class="separator:a88091e8cbd80e56950b985c3e8f44674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cac6745c95171748af8e8b5dc27b66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6cac6745c95171748af8e8b5dc27b66e">CDREF13</a>&#160;&#160;&#160;(0x0800)       /* Comp. D Reference 1 Resistor Select Bit : 3 */</td></tr>
<tr class="separator:a6cac6745c95171748af8e8b5dc27b66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1113efaf67e83c1d4dc5a02a2b4045f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1113efaf67e83c1d4dc5a02a2b4045f9">CDREF14</a>&#160;&#160;&#160;(0x1000)       /* Comp. D Reference 1 Resistor Select Bit : 4 */</td></tr>
<tr class="separator:a1113efaf67e83c1d4dc5a02a2b4045f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae01f41e7a6efdd88b5b62c7163b3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5ae01f41e7a6efdd88b5b62c7163b3b8">CDREFL0</a>&#160;&#160;&#160;(0x2000)       /* Comp. D Reference voltage level Bit : 0 */</td></tr>
<tr class="separator:a5ae01f41e7a6efdd88b5b62c7163b3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5042747251fc452a7c4852e9e49355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3a5042747251fc452a7c4852e9e49355">CDREFL1</a>&#160;&#160;&#160;(0x4000)       /* Comp. D Reference voltage level Bit : 1 */</td></tr>
<tr class="separator:a3a5042747251fc452a7c4852e9e49355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b7c0ec82da7efe8a098b7c07db82ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a63b7c0ec82da7efe8a098b7c07db82ec">CDREFACC</a>&#160;&#160;&#160;(0x8000)       /* Comp. D Reference Accuracy */</td></tr>
<tr class="separator:a63b7c0ec82da7efe8a098b7c07db82ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8363ad8b6652f81b6244a022d19439e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8363ad8b6652f81b6244a022d19439e9">CDREF00_L</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Reference 0 Resistor Select Bit : 0 */</td></tr>
<tr class="separator:a8363ad8b6652f81b6244a022d19439e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f632e69d9085b56f89419ab5beb4e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac3f632e69d9085b56f89419ab5beb4e6">CDREF01_L</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Reference 0 Resistor Select Bit : 1 */</td></tr>
<tr class="separator:ac3f632e69d9085b56f89419ab5beb4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfcf49b93b49ac6ac9eb3411f7080ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abfcf49b93b49ac6ac9eb3411f7080ddd">CDREF02_L</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Reference 0 Resistor Select Bit : 2 */</td></tr>
<tr class="separator:abfcf49b93b49ac6ac9eb3411f7080ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f68d7e608d58bfd13cdaa8b381949d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a55f68d7e608d58bfd13cdaa8b381949d">CDREF03_L</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Reference 0 Resistor Select Bit : 3 */</td></tr>
<tr class="separator:a55f68d7e608d58bfd13cdaa8b381949d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7102685ea442ce07ab82c82557a1c7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7102685ea442ce07ab82c82557a1c7b6">CDREF04_L</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Reference 0 Resistor Select Bit : 4 */</td></tr>
<tr class="separator:a7102685ea442ce07ab82c82557a1c7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ebbc3abe1a08a8c54d23c457936d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a35ebbc3abe1a08a8c54d23c457936d8c">CDRSEL_L</a>&#160;&#160;&#160;(0x0020)       /* Comp. D Reference select */</td></tr>
<tr class="separator:a35ebbc3abe1a08a8c54d23c457936d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29bcab2052de13396c7a473d4daed761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29bcab2052de13396c7a473d4daed761">CDRS0_L</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Reference Source Bit : 0 */</td></tr>
<tr class="separator:a29bcab2052de13396c7a473d4daed761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d0adeba7fd2086bb0ff02b61beebd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab8d0adeba7fd2086bb0ff02b61beebd4">CDRS1_L</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Reference Source Bit : 1 */</td></tr>
<tr class="separator:ab8d0adeba7fd2086bb0ff02b61beebd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df9883cd583b65ad8768e31d99a9a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6df9883cd583b65ad8768e31d99a9a36">CDREF10_H</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Reference 1 Resistor Select Bit : 0 */</td></tr>
<tr class="separator:a6df9883cd583b65ad8768e31d99a9a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f278c879651f45f5db469bf5be225b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1f278c879651f45f5db469bf5be225b7">CDREF11_H</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Reference 1 Resistor Select Bit : 1 */</td></tr>
<tr class="separator:a1f278c879651f45f5db469bf5be225b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84ffbecfa67e2a9366e22a72a75cdde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa84ffbecfa67e2a9366e22a72a75cdde">CDREF12_H</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Reference 1 Resistor Select Bit : 2 */</td></tr>
<tr class="separator:aa84ffbecfa67e2a9366e22a72a75cdde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73183a1a6298519b30c9fb4727290174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a73183a1a6298519b30c9fb4727290174">CDREF13_H</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Reference 1 Resistor Select Bit : 3 */</td></tr>
<tr class="separator:a73183a1a6298519b30c9fb4727290174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4792165e4b78fc0c4eea187e35e061f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac4792165e4b78fc0c4eea187e35e061f">CDREF14_H</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Reference 1 Resistor Select Bit : 4 */</td></tr>
<tr class="separator:ac4792165e4b78fc0c4eea187e35e061f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b063fdacd25bf582ad689ed7b442ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4b063fdacd25bf582ad689ed7b442ba8">CDREFL0_H</a>&#160;&#160;&#160;(0x0020)       /* Comp. D Reference voltage level Bit : 0 */</td></tr>
<tr class="separator:a4b063fdacd25bf582ad689ed7b442ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73bd04d81eab4497191421ad569ab312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a73bd04d81eab4497191421ad569ab312">CDREFL1_H</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Reference voltage level Bit : 1 */</td></tr>
<tr class="separator:a73bd04d81eab4497191421ad569ab312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15516d47fbed246ae2305e475607208e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a15516d47fbed246ae2305e475607208e">CDREFACC_H</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Reference Accuracy */</td></tr>
<tr class="separator:a15516d47fbed246ae2305e475607208e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446c02f49ee13bdeeb148ddb2655453b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a446c02f49ee13bdeeb148ddb2655453b">CDREF0_0</a>&#160;&#160;&#160;(0x0000)       /* Comp. D Int. Ref.0 Select 0 : 1/32 */</td></tr>
<tr class="separator:a446c02f49ee13bdeeb148ddb2655453b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d461aa8fd20ebc3b5bbc4688a69adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44d461aa8fd20ebc3b5bbc4688a69adc">CDREF0_1</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Int. Ref.0 Select 1 : 2/32 */</td></tr>
<tr class="separator:a44d461aa8fd20ebc3b5bbc4688a69adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9920622c14e2f5abaa575a135b5a2178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9920622c14e2f5abaa575a135b5a2178">CDREF0_2</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Int. Ref.0 Select 2 : 3/32 */</td></tr>
<tr class="separator:a9920622c14e2f5abaa575a135b5a2178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c7e5da36672cd94e64e84f0fe72db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a57c7e5da36672cd94e64e84f0fe72db2">CDREF0_3</a>&#160;&#160;&#160;(0x0003)       /* Comp. D Int. Ref.0 Select 3 : 4/32 */</td></tr>
<tr class="separator:a57c7e5da36672cd94e64e84f0fe72db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a49b3bcbae7ed0daeca3fe5d5e8601b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5a49b3bcbae7ed0daeca3fe5d5e8601b">CDREF0_4</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Int. Ref.0 Select 4 : 5/32 */</td></tr>
<tr class="separator:a5a49b3bcbae7ed0daeca3fe5d5e8601b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa99987e1b0a46de3ad0ec08c33f7c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5fa99987e1b0a46de3ad0ec08c33f7c4">CDREF0_5</a>&#160;&#160;&#160;(0x0005)       /* Comp. D Int. Ref.0 Select 5 : 6/32 */</td></tr>
<tr class="separator:a5fa99987e1b0a46de3ad0ec08c33f7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889e5cb5481eaa4fe270923ff2b33e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a889e5cb5481eaa4fe270923ff2b33e97">CDREF0_6</a>&#160;&#160;&#160;(0x0006)       /* Comp. D Int. Ref.0 Select 6 : 7/32 */</td></tr>
<tr class="separator:a889e5cb5481eaa4fe270923ff2b33e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a6ec1f5e16a4289d86d7bcb00318b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54a6ec1f5e16a4289d86d7bcb00318b5">CDREF0_7</a>&#160;&#160;&#160;(0x0007)       /* Comp. D Int. Ref.0 Select 7 : 8/32 */</td></tr>
<tr class="separator:a54a6ec1f5e16a4289d86d7bcb00318b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c751e9288e3d9a66faa8f16e7d2555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a95c751e9288e3d9a66faa8f16e7d2555">CDREF0_8</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Int. Ref.0 Select 0 : 9/32 */</td></tr>
<tr class="separator:a95c751e9288e3d9a66faa8f16e7d2555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c231fd57d46855ed64bdbb05f346de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a03c231fd57d46855ed64bdbb05f346de">CDREF0_9</a>&#160;&#160;&#160;(0x0009)       /* Comp. D Int. Ref.0 Select 1 : 10/32 */</td></tr>
<tr class="separator:a03c231fd57d46855ed64bdbb05f346de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3033cadc11cbd245b0093a2a9d76f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0d3033cadc11cbd245b0093a2a9d76f1">CDREF0_10</a>&#160;&#160;&#160;(0x000A)       /* Comp. D Int. Ref.0 Select 2 : 11/32 */</td></tr>
<tr class="separator:a0d3033cadc11cbd245b0093a2a9d76f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2820ccc7d1f18bbb768d5f12c7288ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad2820ccc7d1f18bbb768d5f12c7288ca">CDREF0_11</a>&#160;&#160;&#160;(0x000B)       /* Comp. D Int. Ref.0 Select 3 : 12/32 */</td></tr>
<tr class="separator:ad2820ccc7d1f18bbb768d5f12c7288ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272138bcbd0a37b76f4bf590ae4de385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a272138bcbd0a37b76f4bf590ae4de385">CDREF0_12</a>&#160;&#160;&#160;(0x000C)       /* Comp. D Int. Ref.0 Select 4 : 13/32 */</td></tr>
<tr class="separator:a272138bcbd0a37b76f4bf590ae4de385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7a9ec113cdfe0afc456e2da3cd8617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d7a9ec113cdfe0afc456e2da3cd8617">CDREF0_13</a>&#160;&#160;&#160;(0x000D)       /* Comp. D Int. Ref.0 Select 5 : 14/32 */</td></tr>
<tr class="separator:a2d7a9ec113cdfe0afc456e2da3cd8617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfc1f87f90fbce4f48c1860edcc30bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4dfc1f87f90fbce4f48c1860edcc30bb">CDREF0_14</a>&#160;&#160;&#160;(0x000E)       /* Comp. D Int. Ref.0 Select 6 : 15/32 */</td></tr>
<tr class="separator:a4dfc1f87f90fbce4f48c1860edcc30bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe9b512d25063a1b0aa8f4134859b854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afe9b512d25063a1b0aa8f4134859b854">CDREF0_15</a>&#160;&#160;&#160;(0x000F)       /* Comp. D Int. Ref.0 Select 7 : 16/32 */</td></tr>
<tr class="separator:afe9b512d25063a1b0aa8f4134859b854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad2a4238e9592f17e73ee5fb6c92753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4ad2a4238e9592f17e73ee5fb6c92753">CDREF0_16</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Int. Ref.0 Select 0 : 17/32 */</td></tr>
<tr class="separator:a4ad2a4238e9592f17e73ee5fb6c92753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986f4ce0eea2e5cc461b8e016bae99f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a986f4ce0eea2e5cc461b8e016bae99f8">CDREF0_17</a>&#160;&#160;&#160;(0x0011)       /* Comp. D Int. Ref.0 Select 1 : 18/32 */</td></tr>
<tr class="separator:a986f4ce0eea2e5cc461b8e016bae99f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d10bcfadc448491186fa3d148c9698e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0d10bcfadc448491186fa3d148c9698e">CDREF0_18</a>&#160;&#160;&#160;(0x0012)       /* Comp. D Int. Ref.0 Select 2 : 19/32 */</td></tr>
<tr class="separator:a0d10bcfadc448491186fa3d148c9698e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07c030c73eed0eff379a9cc120f6db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa07c030c73eed0eff379a9cc120f6db2">CDREF0_19</a>&#160;&#160;&#160;(0x0013)       /* Comp. D Int. Ref.0 Select 3 : 20/32 */</td></tr>
<tr class="separator:aa07c030c73eed0eff379a9cc120f6db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915c5cbffb729511e4ce5c04084c908f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a915c5cbffb729511e4ce5c04084c908f">CDREF0_20</a>&#160;&#160;&#160;(0x0014)       /* Comp. D Int. Ref.0 Select 4 : 21/32 */</td></tr>
<tr class="separator:a915c5cbffb729511e4ce5c04084c908f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5801440910039268833ddbd73a7ef5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa5801440910039268833ddbd73a7ef5d">CDREF0_21</a>&#160;&#160;&#160;(0x0015)       /* Comp. D Int. Ref.0 Select 5 : 22/32 */</td></tr>
<tr class="separator:aa5801440910039268833ddbd73a7ef5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d7688bb478f8cfe7e404d33cad3965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a94d7688bb478f8cfe7e404d33cad3965">CDREF0_22</a>&#160;&#160;&#160;(0x0016)       /* Comp. D Int. Ref.0 Select 6 : 23/32 */</td></tr>
<tr class="separator:a94d7688bb478f8cfe7e404d33cad3965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989c6083ed5a1fccb516c23629c3ba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a989c6083ed5a1fccb516c23629c3ba7f">CDREF0_23</a>&#160;&#160;&#160;(0x0017)       /* Comp. D Int. Ref.0 Select 7 : 24/32 */</td></tr>
<tr class="separator:a989c6083ed5a1fccb516c23629c3ba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ddcdb10eab300ea5bf1073dbd878180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ddcdb10eab300ea5bf1073dbd878180">CDREF0_24</a>&#160;&#160;&#160;(0x0018)       /* Comp. D Int. Ref.0 Select 0 : 25/32 */</td></tr>
<tr class="separator:a9ddcdb10eab300ea5bf1073dbd878180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8649d2ff6b58cdfee80c0406544291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c8649d2ff6b58cdfee80c0406544291">CDREF0_25</a>&#160;&#160;&#160;(0x0019)       /* Comp. D Int. Ref.0 Select 1 : 26/32 */</td></tr>
<tr class="separator:a7c8649d2ff6b58cdfee80c0406544291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f70b90061088a04d3f3d0ebb550a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4f70b90061088a04d3f3d0ebb550a12">CDREF0_26</a>&#160;&#160;&#160;(0x001A)       /* Comp. D Int. Ref.0 Select 2 : 27/32 */</td></tr>
<tr class="separator:ab4f70b90061088a04d3f3d0ebb550a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90c0838c19c6ae7ba2710d3c8f4261b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af90c0838c19c6ae7ba2710d3c8f4261b">CDREF0_27</a>&#160;&#160;&#160;(0x001B)       /* Comp. D Int. Ref.0 Select 3 : 28/32 */</td></tr>
<tr class="separator:af90c0838c19c6ae7ba2710d3c8f4261b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42ce9c3408b238289f9e8ca0cca9bc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a42ce9c3408b238289f9e8ca0cca9bc5a">CDREF0_28</a>&#160;&#160;&#160;(0x001C)       /* Comp. D Int. Ref.0 Select 4 : 29/32 */</td></tr>
<tr class="separator:a42ce9c3408b238289f9e8ca0cca9bc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7e37216fb4473f7cb3481aed6cab8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2c7e37216fb4473f7cb3481aed6cab8e">CDREF0_29</a>&#160;&#160;&#160;(0x001D)       /* Comp. D Int. Ref.0 Select 5 : 30/32 */</td></tr>
<tr class="separator:a2c7e37216fb4473f7cb3481aed6cab8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d6c57d0209e4f42c88f15cbb69dad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a11d6c57d0209e4f42c88f15cbb69dad8">CDREF0_30</a>&#160;&#160;&#160;(0x001E)       /* Comp. D Int. Ref.0 Select 6 : 31/32 */</td></tr>
<tr class="separator:a11d6c57d0209e4f42c88f15cbb69dad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18067f2d2b93722469362269ad2f595b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a18067f2d2b93722469362269ad2f595b">CDREF0_31</a>&#160;&#160;&#160;(0x001F)       /* Comp. D Int. Ref.0 Select 7 : 32/32 */</td></tr>
<tr class="separator:a18067f2d2b93722469362269ad2f595b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed68c63a6b50bc6c226780f0bfca2c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aed68c63a6b50bc6c226780f0bfca2c2a">CDRS_0</a>&#160;&#160;&#160;(0x0000)       /* Comp. D Reference Source 0 : Off */</td></tr>
<tr class="separator:aed68c63a6b50bc6c226780f0bfca2c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a6ef4f33ae39d681a3534f4d1c2855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae7a6ef4f33ae39d681a3534f4d1c2855">CDRS_1</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Reference Source 1 : Vcc */</td></tr>
<tr class="separator:ae7a6ef4f33ae39d681a3534f4d1c2855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a3d51fe6a58175d7bcbc3de0384048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a78a3d51fe6a58175d7bcbc3de0384048">CDRS_2</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Reference Source 2 : Shared Ref. */</td></tr>
<tr class="separator:a78a3d51fe6a58175d7bcbc3de0384048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd4beefc45f8201bd2ad22d8c8189cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acdd4beefc45f8201bd2ad22d8c8189cf">CDRS_3</a>&#160;&#160;&#160;(0x00C0)       /* Comp. D Reference Source 3 : Shared Ref. / Off */</td></tr>
<tr class="separator:acdd4beefc45f8201bd2ad22d8c8189cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01b3ac24eabb6ea0057306d0539581e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac01b3ac24eabb6ea0057306d0539581e">CDREF1_0</a>&#160;&#160;&#160;(0x0000)       /* Comp. D Int. Ref.1 Select 0 : 1/32 */</td></tr>
<tr class="separator:ac01b3ac24eabb6ea0057306d0539581e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e63bb1a29968ada9febebf8ef91b3f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7e63bb1a29968ada9febebf8ef91b3f0">CDREF1_1</a>&#160;&#160;&#160;(0x0100)       /* Comp. D Int. Ref.1 Select 1 : 2/32 */</td></tr>
<tr class="separator:a7e63bb1a29968ada9febebf8ef91b3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec47d4bbc626ac0a4ccc4f8306de3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adec47d4bbc626ac0a4ccc4f8306de3b4">CDREF1_2</a>&#160;&#160;&#160;(0x0200)       /* Comp. D Int. Ref.1 Select 2 : 3/32 */</td></tr>
<tr class="separator:adec47d4bbc626ac0a4ccc4f8306de3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02c9e36eb654ef2e779e9102d380811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad02c9e36eb654ef2e779e9102d380811">CDREF1_3</a>&#160;&#160;&#160;(0x0300)       /* Comp. D Int. Ref.1 Select 3 : 4/32 */</td></tr>
<tr class="separator:ad02c9e36eb654ef2e779e9102d380811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d33f16c6b3f5db617aef240b0c3208f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d33f16c6b3f5db617aef240b0c3208f">CDREF1_4</a>&#160;&#160;&#160;(0x0400)       /* Comp. D Int. Ref.1 Select 4 : 5/32 */</td></tr>
<tr class="separator:a9d33f16c6b3f5db617aef240b0c3208f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cf7905f73cf43b1ec29ff1924ab1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a74cf7905f73cf43b1ec29ff1924ab1cd">CDREF1_5</a>&#160;&#160;&#160;(0x0500)       /* Comp. D Int. Ref.1 Select 5 : 6/32 */</td></tr>
<tr class="separator:a74cf7905f73cf43b1ec29ff1924ab1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db5e8b970361a90caa3f093870009e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2db5e8b970361a90caa3f093870009e2">CDREF1_6</a>&#160;&#160;&#160;(0x0600)       /* Comp. D Int. Ref.1 Select 6 : 7/32 */</td></tr>
<tr class="separator:a2db5e8b970361a90caa3f093870009e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04ba413609a103ecfba666ae3c77bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab04ba413609a103ecfba666ae3c77bdd">CDREF1_7</a>&#160;&#160;&#160;(0x0700)       /* Comp. D Int. Ref.1 Select 7 : 8/32 */</td></tr>
<tr class="separator:ab04ba413609a103ecfba666ae3c77bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37bd8639526a88921e6617bc9c8a1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab37bd8639526a88921e6617bc9c8a1bb">CDREF1_8</a>&#160;&#160;&#160;(0x0800)       /* Comp. D Int. Ref.1 Select 0 : 9/32 */</td></tr>
<tr class="separator:ab37bd8639526a88921e6617bc9c8a1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfc63a1c767ed5ef469503f4be2dc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6cfc63a1c767ed5ef469503f4be2dc1e">CDREF1_9</a>&#160;&#160;&#160;(0x0900)       /* Comp. D Int. Ref.1 Select 1 : 10/32 */</td></tr>
<tr class="separator:a6cfc63a1c767ed5ef469503f4be2dc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeef7d1f00c17522ade390a96a5750d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afeef7d1f00c17522ade390a96a5750d8">CDREF1_10</a>&#160;&#160;&#160;(0x0A00)       /* Comp. D Int. Ref.1 Select 2 : 11/32 */</td></tr>
<tr class="separator:afeef7d1f00c17522ade390a96a5750d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2252ea161b8b57e6631708718a0d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acf2252ea161b8b57e6631708718a0d6d">CDREF1_11</a>&#160;&#160;&#160;(0x0B00)       /* Comp. D Int. Ref.1 Select 3 : 12/32 */</td></tr>
<tr class="separator:acf2252ea161b8b57e6631708718a0d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e36179a924c3ae46cb81459e07f8b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e36179a924c3ae46cb81459e07f8b6f">CDREF1_12</a>&#160;&#160;&#160;(0x0C00)       /* Comp. D Int. Ref.1 Select 4 : 13/32 */</td></tr>
<tr class="separator:a1e36179a924c3ae46cb81459e07f8b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c8653154af15d51a6935951dcff971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a76c8653154af15d51a6935951dcff971">CDREF1_13</a>&#160;&#160;&#160;(0x0D00)       /* Comp. D Int. Ref.1 Select 5 : 14/32 */</td></tr>
<tr class="separator:a76c8653154af15d51a6935951dcff971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb88bc4fb7c7a0cfd6d095fc360e7bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acb88bc4fb7c7a0cfd6d095fc360e7bee">CDREF1_14</a>&#160;&#160;&#160;(0x0E00)       /* Comp. D Int. Ref.1 Select 6 : 15/32 */</td></tr>
<tr class="separator:acb88bc4fb7c7a0cfd6d095fc360e7bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f402718d3e09b4aad5f6d7c6839f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a64f402718d3e09b4aad5f6d7c6839f06">CDREF1_15</a>&#160;&#160;&#160;(0x0F00)       /* Comp. D Int. Ref.1 Select 7 : 16/32 */</td></tr>
<tr class="separator:a64f402718d3e09b4aad5f6d7c6839f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4220f5e40d02e4b21559d6d922fc9b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4220f5e40d02e4b21559d6d922fc9b93">CDREF1_16</a>&#160;&#160;&#160;(0x1000)       /* Comp. D Int. Ref.1 Select 0 : 17/32 */</td></tr>
<tr class="separator:a4220f5e40d02e4b21559d6d922fc9b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a5f9ccd5d3fc95ae303315841d056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58a5f9ccd5d3fc95ae303315841d056f">CDREF1_17</a>&#160;&#160;&#160;(0x1100)       /* Comp. D Int. Ref.1 Select 1 : 18/32 */</td></tr>
<tr class="separator:a58a5f9ccd5d3fc95ae303315841d056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad959d63ed86715a6eea084d07e0a4337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad959d63ed86715a6eea084d07e0a4337">CDREF1_18</a>&#160;&#160;&#160;(0x1200)       /* Comp. D Int. Ref.1 Select 2 : 19/32 */</td></tr>
<tr class="separator:ad959d63ed86715a6eea084d07e0a4337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f874781a6085b80689412341b203106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0f874781a6085b80689412341b203106">CDREF1_19</a>&#160;&#160;&#160;(0x1300)       /* Comp. D Int. Ref.1 Select 3 : 20/32 */</td></tr>
<tr class="separator:a0f874781a6085b80689412341b203106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d2714a16e5888c1c9801e510b73f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab8d2714a16e5888c1c9801e510b73f49">CDREF1_20</a>&#160;&#160;&#160;(0x1400)       /* Comp. D Int. Ref.1 Select 4 : 21/32 */</td></tr>
<tr class="separator:ab8d2714a16e5888c1c9801e510b73f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebf2ea3ad9bd1a39e509d07bfb7ac75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6ebf2ea3ad9bd1a39e509d07bfb7ac75">CDREF1_21</a>&#160;&#160;&#160;(0x1500)       /* Comp. D Int. Ref.1 Select 5 : 22/32 */</td></tr>
<tr class="separator:a6ebf2ea3ad9bd1a39e509d07bfb7ac75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7953b32f59949a137485262b706a1e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7953b32f59949a137485262b706a1e34">CDREF1_22</a>&#160;&#160;&#160;(0x1600)       /* Comp. D Int. Ref.1 Select 6 : 23/32 */</td></tr>
<tr class="separator:a7953b32f59949a137485262b706a1e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec90e17be244afb303695cc40b2ad42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abec90e17be244afb303695cc40b2ad42">CDREF1_23</a>&#160;&#160;&#160;(0x1700)       /* Comp. D Int. Ref.1 Select 7 : 24/32 */</td></tr>
<tr class="separator:abec90e17be244afb303695cc40b2ad42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4e4f8fcf9ef05f6a43c43c0ca56d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adb4e4f8fcf9ef05f6a43c43c0ca56d96">CDREF1_24</a>&#160;&#160;&#160;(0x1800)       /* Comp. D Int. Ref.1 Select 0 : 25/32 */</td></tr>
<tr class="separator:adb4e4f8fcf9ef05f6a43c43c0ca56d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fa3d5f5fd0ad76b14e0d5dc591fdbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a64fa3d5f5fd0ad76b14e0d5dc591fdbd">CDREF1_25</a>&#160;&#160;&#160;(0x1900)       /* Comp. D Int. Ref.1 Select 1 : 26/32 */</td></tr>
<tr class="separator:a64fa3d5f5fd0ad76b14e0d5dc591fdbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62eee5d2848086ad4a7c65a7e68532db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a62eee5d2848086ad4a7c65a7e68532db">CDREF1_26</a>&#160;&#160;&#160;(0x1A00)       /* Comp. D Int. Ref.1 Select 2 : 27/32 */</td></tr>
<tr class="separator:a62eee5d2848086ad4a7c65a7e68532db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44981e273bffe82f9c70a3841d325ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44981e273bffe82f9c70a3841d325ee8">CDREF1_27</a>&#160;&#160;&#160;(0x1B00)       /* Comp. D Int. Ref.1 Select 3 : 28/32 */</td></tr>
<tr class="separator:a44981e273bffe82f9c70a3841d325ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036f9850f7b377606bc7aac252b1546f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a036f9850f7b377606bc7aac252b1546f">CDREF1_28</a>&#160;&#160;&#160;(0x1C00)       /* Comp. D Int. Ref.1 Select 4 : 29/32 */</td></tr>
<tr class="separator:a036f9850f7b377606bc7aac252b1546f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434a5351d25fd5cd319040a0bae4ef97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a434a5351d25fd5cd319040a0bae4ef97">CDREF1_29</a>&#160;&#160;&#160;(0x1D00)       /* Comp. D Int. Ref.1 Select 5 : 30/32 */</td></tr>
<tr class="separator:a434a5351d25fd5cd319040a0bae4ef97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24001f45628d920290abe1a970e27a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa24001f45628d920290abe1a970e27a2">CDREF1_30</a>&#160;&#160;&#160;(0x1E00)       /* Comp. D Int. Ref.1 Select 6 : 31/32 */</td></tr>
<tr class="separator:aa24001f45628d920290abe1a970e27a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1e9a12d223f6fe5d92e242bbeced88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c1e9a12d223f6fe5d92e242bbeced88">CDREF1_31</a>&#160;&#160;&#160;(0x1F00)       /* Comp. D Int. Ref.1 Select 7 : 32/32 */</td></tr>
<tr class="separator:a7c1e9a12d223f6fe5d92e242bbeced88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae43f55f6f28bd8df04de52159d32f07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae43f55f6f28bd8df04de52159d32f07f">CDREFL_0</a>&#160;&#160;&#160;(0x0000)       /* Comp. D Reference voltage level 0 : None */</td></tr>
<tr class="separator:ae43f55f6f28bd8df04de52159d32f07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7315a9c96ac927d4ca79bc1c596138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa7315a9c96ac927d4ca79bc1c596138d">CDREFL_1</a>&#160;&#160;&#160;(0x2000)       /* Comp. D Reference voltage level 1 : 1.5V */</td></tr>
<tr class="separator:aa7315a9c96ac927d4ca79bc1c596138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e8cd609bc52cc2d1e993cc70b749af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae1e8cd609bc52cc2d1e993cc70b749af">CDREFL_2</a>&#160;&#160;&#160;(0x4000)       /* Comp. D Reference voltage level 2 : 2.0V  */</td></tr>
<tr class="separator:ae1e8cd609bc52cc2d1e993cc70b749af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78fad984dd66ebfa0f1aff6c90d8134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae78fad984dd66ebfa0f1aff6c90d8134">CDREFL_3</a>&#160;&#160;&#160;(0x6000)       /* Comp. D Reference voltage level 3 : 2.5V  */</td></tr>
<tr class="separator:ae78fad984dd66ebfa0f1aff6c90d8134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4462dbd720cc43659259b18945d9cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa4462dbd720cc43659259b18945d9cc7">CDPD0</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Disable Input Buffer of Port Register .0 */</td></tr>
<tr class="separator:aa4462dbd720cc43659259b18945d9cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8f6b2ab3b49ee38063524009649c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8c8f6b2ab3b49ee38063524009649c58">CDPD1</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Disable Input Buffer of Port Register .1 */</td></tr>
<tr class="separator:a8c8f6b2ab3b49ee38063524009649c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e3a0c6ed447154f1f887113b742c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a84e3a0c6ed447154f1f887113b742c7a">CDPD2</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Disable Input Buffer of Port Register .2 */</td></tr>
<tr class="separator:a84e3a0c6ed447154f1f887113b742c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6db5c48a224d5f96725bdaa51d3fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7f6db5c48a224d5f96725bdaa51d3fbb">CDPD3</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Disable Input Buffer of Port Register .3 */</td></tr>
<tr class="separator:a7f6db5c48a224d5f96725bdaa51d3fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdaf6f0ccdc0e346898fae727682edb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afdaf6f0ccdc0e346898fae727682edb2">CDPD4</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Disable Input Buffer of Port Register .4 */</td></tr>
<tr class="separator:afdaf6f0ccdc0e346898fae727682edb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3aeb3e25f37fc88b6b573f9e7b8a9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad3aeb3e25f37fc88b6b573f9e7b8a9b7">CDPD5</a>&#160;&#160;&#160;(0x0020)       /* Comp. D Disable Input Buffer of Port Register .5 */</td></tr>
<tr class="separator:ad3aeb3e25f37fc88b6b573f9e7b8a9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a700fd6206fbcebaebcac925ca8b7b967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a700fd6206fbcebaebcac925ca8b7b967">CDPD6</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Disable Input Buffer of Port Register .6 */</td></tr>
<tr class="separator:a700fd6206fbcebaebcac925ca8b7b967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ad7b7d91772b7a776f482395c9bbb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa9ad7b7d91772b7a776f482395c9bbb3">CDPD7</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Disable Input Buffer of Port Register .7 */</td></tr>
<tr class="separator:aa9ad7b7d91772b7a776f482395c9bbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb4c2fd20e9dc86d01416e6d5b5bc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3fb4c2fd20e9dc86d01416e6d5b5bc31">CDPD8</a>&#160;&#160;&#160;(0x0100)       /* Comp. D Disable Input Buffer of Port Register .8 */</td></tr>
<tr class="separator:a3fb4c2fd20e9dc86d01416e6d5b5bc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e0e4c5b3b5533a7ad931a8310a4f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a59e0e4c5b3b5533a7ad931a8310a4f65">CDPD9</a>&#160;&#160;&#160;(0x0200)       /* Comp. D Disable Input Buffer of Port Register .9 */</td></tr>
<tr class="separator:a59e0e4c5b3b5533a7ad931a8310a4f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d41bc6ea5299d5766a9c1f0d0776ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1d41bc6ea5299d5766a9c1f0d0776ef7">CDPD10</a>&#160;&#160;&#160;(0x0400)       /* Comp. D Disable Input Buffer of Port Register .10 */</td></tr>
<tr class="separator:a1d41bc6ea5299d5766a9c1f0d0776ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d77e721bddda29142fd4782b3f2ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae1d77e721bddda29142fd4782b3f2ef7">CDPD11</a>&#160;&#160;&#160;(0x0800)       /* Comp. D Disable Input Buffer of Port Register .11 */</td></tr>
<tr class="separator:ae1d77e721bddda29142fd4782b3f2ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de317d08c7b6985b3436efc00fb9815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0de317d08c7b6985b3436efc00fb9815">CDPD12</a>&#160;&#160;&#160;(0x1000)       /* Comp. D Disable Input Buffer of Port Register .12 */</td></tr>
<tr class="separator:a0de317d08c7b6985b3436efc00fb9815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c76cca955fda4e8e516538eaa4d3f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac4c76cca955fda4e8e516538eaa4d3f3">CDPD13</a>&#160;&#160;&#160;(0x2000)       /* Comp. D Disable Input Buffer of Port Register .13 */</td></tr>
<tr class="separator:ac4c76cca955fda4e8e516538eaa4d3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0de73eab69ac58dbe507d419c843c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab0de73eab69ac58dbe507d419c843c48">CDPD14</a>&#160;&#160;&#160;(0x4000)       /* Comp. D Disable Input Buffer of Port Register .14 */</td></tr>
<tr class="separator:ab0de73eab69ac58dbe507d419c843c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b7263a2ea930c59110ab37adf3d824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a51b7263a2ea930c59110ab37adf3d824">CDPD15</a>&#160;&#160;&#160;(0x8000)       /* Comp. D Disable Input Buffer of Port Register .15 */</td></tr>
<tr class="separator:a51b7263a2ea930c59110ab37adf3d824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3466df2e95e89147e283cd0b73808fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac3466df2e95e89147e283cd0b73808fc">CDPD0_L</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Disable Input Buffer of Port Register .0 */</td></tr>
<tr class="separator:ac3466df2e95e89147e283cd0b73808fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094679d54647f971a29097cdda1e3e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a094679d54647f971a29097cdda1e3e65">CDPD1_L</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Disable Input Buffer of Port Register .1 */</td></tr>
<tr class="separator:a094679d54647f971a29097cdda1e3e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababe1660ad9faec9a1f05ec80cc6429a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ababe1660ad9faec9a1f05ec80cc6429a">CDPD2_L</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Disable Input Buffer of Port Register .2 */</td></tr>
<tr class="separator:ababe1660ad9faec9a1f05ec80cc6429a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037e5c1fec106c94d248817d19ae4d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a037e5c1fec106c94d248817d19ae4d54">CDPD3_L</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Disable Input Buffer of Port Register .3 */</td></tr>
<tr class="separator:a037e5c1fec106c94d248817d19ae4d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7310baf59acd4646484ec439840651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3c7310baf59acd4646484ec439840651">CDPD4_L</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Disable Input Buffer of Port Register .4 */</td></tr>
<tr class="separator:a3c7310baf59acd4646484ec439840651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1cdf90c6ded73888bb06921ca1eb684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab1cdf90c6ded73888bb06921ca1eb684">CDPD5_L</a>&#160;&#160;&#160;(0x0020)       /* Comp. D Disable Input Buffer of Port Register .5 */</td></tr>
<tr class="separator:ab1cdf90c6ded73888bb06921ca1eb684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf896e0fd64435726408508248a1305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4cf896e0fd64435726408508248a1305">CDPD6_L</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Disable Input Buffer of Port Register .6 */</td></tr>
<tr class="separator:a4cf896e0fd64435726408508248a1305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59b4fd2e933a42441a8248463cc8e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af59b4fd2e933a42441a8248463cc8e3c">CDPD7_L</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Disable Input Buffer of Port Register .7 */</td></tr>
<tr class="separator:af59b4fd2e933a42441a8248463cc8e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4030c4edb6d82d6e6b77916336f79c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4030c4edb6d82d6e6b77916336f79c75">CDPD8_H</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Disable Input Buffer of Port Register .8 */</td></tr>
<tr class="separator:a4030c4edb6d82d6e6b77916336f79c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139c80ad056451dfaca6faa3fe0857e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a139c80ad056451dfaca6faa3fe0857e7">CDPD9_H</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Disable Input Buffer of Port Register .9 */</td></tr>
<tr class="separator:a139c80ad056451dfaca6faa3fe0857e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0053ed9d00e2e1054f436e2b5e3d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3c0053ed9d00e2e1054f436e2b5e3d7a">CDPD10_H</a>&#160;&#160;&#160;(0x0004)       /* Comp. D Disable Input Buffer of Port Register .10 */</td></tr>
<tr class="separator:a3c0053ed9d00e2e1054f436e2b5e3d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22eaeef3638a725e2e57ea9d6e747ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa22eaeef3638a725e2e57ea9d6e747ed">CDPD11_H</a>&#160;&#160;&#160;(0x0008)       /* Comp. D Disable Input Buffer of Port Register .11 */</td></tr>
<tr class="separator:aa22eaeef3638a725e2e57ea9d6e747ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3023928e7c05a4efa35cb920f3b35e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3023928e7c05a4efa35cb920f3b35e8e">CDPD12_H</a>&#160;&#160;&#160;(0x0010)       /* Comp. D Disable Input Buffer of Port Register .12 */</td></tr>
<tr class="separator:a3023928e7c05a4efa35cb920f3b35e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f393a651259ff6e4348725c4996c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a30f393a651259ff6e4348725c4996c99">CDPD13_H</a>&#160;&#160;&#160;(0x0020)       /* Comp. D Disable Input Buffer of Port Register .13 */</td></tr>
<tr class="separator:a30f393a651259ff6e4348725c4996c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d23c4aca2cf1e7f03cc671a5905912e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d23c4aca2cf1e7f03cc671a5905912e">CDPD14_H</a>&#160;&#160;&#160;(0x0040)       /* Comp. D Disable Input Buffer of Port Register .14 */</td></tr>
<tr class="separator:a9d23c4aca2cf1e7f03cc671a5905912e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158247e81c232b23ff9ec24c923660a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a158247e81c232b23ff9ec24c923660a7">CDPD15_H</a>&#160;&#160;&#160;(0x0080)       /* Comp. D Disable Input Buffer of Port Register .15 */</td></tr>
<tr class="separator:a158247e81c232b23ff9ec24c923660a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efb2bbc8a679c9c1665e5fdf3d72108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3efb2bbc8a679c9c1665e5fdf3d72108">CDIFG</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Interrupt Flag */</td></tr>
<tr class="separator:a3efb2bbc8a679c9c1665e5fdf3d72108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c120eb380f47ddcfe0fd259c190590e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9c120eb380f47ddcfe0fd259c190590e">CDIIFG</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Interrupt Flag Inverted Polarity */</td></tr>
<tr class="separator:a9c120eb380f47ddcfe0fd259c190590e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425762a06dd16c61cb122241d32f1260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a425762a06dd16c61cb122241d32f1260">CDIE</a>&#160;&#160;&#160;(0x0100)       /* Comp. D Interrupt Enable */</td></tr>
<tr class="separator:a425762a06dd16c61cb122241d32f1260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac097a7511cbc2bbbcfa8d1b28dc3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ac097a7511cbc2bbbcfa8d1b28dc3dd">CDIIE</a>&#160;&#160;&#160;(0x0200)       /* Comp. D Interrupt Enable Inverted Polarity */</td></tr>
<tr class="separator:a9ac097a7511cbc2bbbcfa8d1b28dc3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6676020f9d28d22493bf2a8724aab282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6676020f9d28d22493bf2a8724aab282">CDIFG_L</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Interrupt Flag */</td></tr>
<tr class="separator:a6676020f9d28d22493bf2a8724aab282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ae07022fb6c5ebdebda57127484710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a35ae07022fb6c5ebdebda57127484710">CDIIFG_L</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Interrupt Flag Inverted Polarity */</td></tr>
<tr class="separator:a35ae07022fb6c5ebdebda57127484710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41cf66935724f4ec6a6fa5b5921cfd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a41cf66935724f4ec6a6fa5b5921cfd09">CDIE_H</a>&#160;&#160;&#160;(0x0001)       /* Comp. D Interrupt Enable */</td></tr>
<tr class="separator:a41cf66935724f4ec6a6fa5b5921cfd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94eebda41d8df2d72f45ab323f48f36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a94eebda41d8df2d72f45ab323f48f36c">CDIIE_H</a>&#160;&#160;&#160;(0x0002)       /* Comp. D Interrupt Enable Inverted Polarity */</td></tr>
<tr class="separator:a94eebda41d8df2d72f45ab323f48f36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74bf060d7d52139599223e9d9d175ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af74bf060d7d52139599223e9d9d175ba">CDIV_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:af74bf060d7d52139599223e9d9d175ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7107174665847d6ff096b80e8513d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f7107174665847d6ff096b80e8513d0">CDIV_CDIFG</a>&#160;&#160;&#160;(0x0002)       /* CDIFG */</td></tr>
<tr class="separator:a4f7107174665847d6ff096b80e8513d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52117ed192b784276b631e0f8d849ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a52117ed192b784276b631e0f8d849ad2">CDIV_CDIIFG</a>&#160;&#160;&#160;(0x0004)       /* CDIIFG */</td></tr>
<tr class="separator:a52117ed192b784276b631e0f8d849ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a55792559f4045edfac17ed3c562266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a>&#160;&#160;&#160;(0x0000)       /* CRC Data In Register */</td></tr>
<tr class="separator:a3a55792559f4045edfac17ed3c562266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b0b3b22e6beb2a36a470dfa1ee3b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02b0b3b22e6beb2a36a470dfa1ee3b5c">OFS_CRCDI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a></td></tr>
<tr class="separator:a02b0b3b22e6beb2a36a470dfa1ee3b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecb3398b92fc9b34f6cf67db91d1bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abecb3398b92fc9b34f6cf67db91d1bc0">OFS_CRCDI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a>+1</td></tr>
<tr class="separator:abecb3398b92fc9b34f6cf67db91d1bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e2173700b819bffc590deb0965cf6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a>&#160;&#160;&#160;(0x0002)       /* CRC data in reverse byte Register */</td></tr>
<tr class="separator:ad8e2173700b819bffc590deb0965cf6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22634800323a51a6936783ed5a511b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22634800323a51a6936783ed5a511b0d">OFS_CRCDIRB_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a></td></tr>
<tr class="separator:a22634800323a51a6936783ed5a511b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fca7142024ae1aa788a9928813743fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0fca7142024ae1aa788a9928813743fb">OFS_CRCDIRB_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a>+1</td></tr>
<tr class="separator:a0fca7142024ae1aa788a9928813743fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe0b96580b2b45be71f492e10e7475a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a>&#160;&#160;&#160;(0x0004)       /* CRC Initialisation Register and Result Register */</td></tr>
<tr class="separator:a9fe0b96580b2b45be71f492e10e7475a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131c883ec227635e0c04ee4b08721bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a131c883ec227635e0c04ee4b08721bd4">OFS_CRCINIRES_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a></td></tr>
<tr class="separator:a131c883ec227635e0c04ee4b08721bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6ff787c3a3af22852c4139753a3746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace6ff787c3a3af22852c4139753a3746">OFS_CRCINIRES_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a>+1</td></tr>
<tr class="separator:ace6ff787c3a3af22852c4139753a3746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f022c54b66b327d29b22d8278ae3cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a>&#160;&#160;&#160;(0x0006)       /* CRC reverse result Register */</td></tr>
<tr class="separator:a2f022c54b66b327d29b22d8278ae3cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3b82e86b57dbaecf42e1949e9d6634d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad3b82e86b57dbaecf42e1949e9d6634d">OFS_CRCRESR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a></td></tr>
<tr class="separator:ad3b82e86b57dbaecf42e1949e9d6634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2849a7a21e658941862b68306558487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad2849a7a21e658941862b68306558487">OFS_CRCRESR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a>+1</td></tr>
<tr class="separator:ad2849a7a21e658941862b68306558487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273992423c0f3f98fa5c684b5a4c4175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a273992423c0f3f98fa5c684b5a4c4175">OFS_CSCTL0</a>&#160;&#160;&#160;(0x0000)       /* CS Control Register 0 */</td></tr>
<tr class="separator:a273992423c0f3f98fa5c684b5a4c4175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab89c6f5f977a76666ab5c68786d1fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab89c6f5f977a76666ab5c68786d1fa3">OFS_CSCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a273992423c0f3f98fa5c684b5a4c4175">OFS_CSCTL0</a></td></tr>
<tr class="separator:aab89c6f5f977a76666ab5c68786d1fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe09352ce563981c517f7b5cb5a1a759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abe09352ce563981c517f7b5cb5a1a759">OFS_CSCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a273992423c0f3f98fa5c684b5a4c4175">OFS_CSCTL0</a>+1</td></tr>
<tr class="separator:abe09352ce563981c517f7b5cb5a1a759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c2b6a42ceda5dcaa5332a6a0929a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad5c2b6a42ceda5dcaa5332a6a0929a93">OFS_CSCTL1</a>&#160;&#160;&#160;(0x0002)       /* CS Control Register 1 */</td></tr>
<tr class="separator:ad5c2b6a42ceda5dcaa5332a6a0929a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7f6649c03ec27c6d42188c40fc6630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1c7f6649c03ec27c6d42188c40fc6630">OFS_CSCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5c2b6a42ceda5dcaa5332a6a0929a93">OFS_CSCTL1</a></td></tr>
<tr class="separator:a1c7f6649c03ec27c6d42188c40fc6630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216ef69ba9f209cc00d9178d7de9acb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a216ef69ba9f209cc00d9178d7de9acb9">OFS_CSCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5c2b6a42ceda5dcaa5332a6a0929a93">OFS_CSCTL1</a>+1</td></tr>
<tr class="separator:a216ef69ba9f209cc00d9178d7de9acb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639e1c6f5f3c53c518f9e128ac99583a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a639e1c6f5f3c53c518f9e128ac99583a">OFS_CSCTL2</a>&#160;&#160;&#160;(0x0004)       /* CS Control Register 2 */</td></tr>
<tr class="separator:a639e1c6f5f3c53c518f9e128ac99583a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d858c3061d2fc8a2223c0780f2930c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a78d858c3061d2fc8a2223c0780f2930c">OFS_CSCTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a639e1c6f5f3c53c518f9e128ac99583a">OFS_CSCTL2</a></td></tr>
<tr class="separator:a78d858c3061d2fc8a2223c0780f2930c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f003808c4d20a095750eddeb22ed80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8f003808c4d20a095750eddeb22ed80f">OFS_CSCTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a639e1c6f5f3c53c518f9e128ac99583a">OFS_CSCTL2</a>+1</td></tr>
<tr class="separator:a8f003808c4d20a095750eddeb22ed80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c475ce7d4227166b2ea43562d80d123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6c475ce7d4227166b2ea43562d80d123">OFS_CSCTL3</a>&#160;&#160;&#160;(0x0006)       /* CS Control Register 3 */</td></tr>
<tr class="separator:a6c475ce7d4227166b2ea43562d80d123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110fc77e125fb13e106143fd0b45e07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a110fc77e125fb13e106143fd0b45e07a">OFS_CSCTL3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6c475ce7d4227166b2ea43562d80d123">OFS_CSCTL3</a></td></tr>
<tr class="separator:a110fc77e125fb13e106143fd0b45e07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1850aa677f815de4fa8b11f544fd474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab1850aa677f815de4fa8b11f544fd474">OFS_CSCTL3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6c475ce7d4227166b2ea43562d80d123">OFS_CSCTL3</a>+1</td></tr>
<tr class="separator:ab1850aa677f815de4fa8b11f544fd474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba83ec4eaa04672abd2d1d441ccfe01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3ba83ec4eaa04672abd2d1d441ccfe01">OFS_CSCTL4</a>&#160;&#160;&#160;(0x0008)       /* CS Control Register 4 */</td></tr>
<tr class="separator:a3ba83ec4eaa04672abd2d1d441ccfe01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cb795ffd147061b7ac23babd6772cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a56cb795ffd147061b7ac23babd6772cc">OFS_CSCTL4_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ba83ec4eaa04672abd2d1d441ccfe01">OFS_CSCTL4</a></td></tr>
<tr class="separator:a56cb795ffd147061b7ac23babd6772cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bff7d5ca4e6aca34a5c7ef2235f4bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3bff7d5ca4e6aca34a5c7ef2235f4bdb">OFS_CSCTL4_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ba83ec4eaa04672abd2d1d441ccfe01">OFS_CSCTL4</a>+1</td></tr>
<tr class="separator:a3bff7d5ca4e6aca34a5c7ef2235f4bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8107c35f6aaa2d7bdb37edf7c196d563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8107c35f6aaa2d7bdb37edf7c196d563">OFS_CSCTL5</a>&#160;&#160;&#160;(0x000A)       /* CS Control Register 5 */</td></tr>
<tr class="separator:a8107c35f6aaa2d7bdb37edf7c196d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d8c382874ee19f5d0357cd2852f501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab8d8c382874ee19f5d0357cd2852f501">OFS_CSCTL5_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8107c35f6aaa2d7bdb37edf7c196d563">OFS_CSCTL5</a></td></tr>
<tr class="separator:ab8d8c382874ee19f5d0357cd2852f501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520199949d6cc71bf39c31f0e9d01628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a520199949d6cc71bf39c31f0e9d01628">OFS_CSCTL5_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8107c35f6aaa2d7bdb37edf7c196d563">OFS_CSCTL5</a>+1</td></tr>
<tr class="separator:a520199949d6cc71bf39c31f0e9d01628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df93d53c948318ab4b6587fd8f17be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4df93d53c948318ab4b6587fd8f17be5">OFS_CSCTL6</a>&#160;&#160;&#160;(0x000C)       /* CS Control Register 6 */</td></tr>
<tr class="separator:a4df93d53c948318ab4b6587fd8f17be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6131583acc3b1c189dda81c2f62eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0c6131583acc3b1c189dda81c2f62eed">OFS_CSCTL6_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4df93d53c948318ab4b6587fd8f17be5">OFS_CSCTL6</a></td></tr>
<tr class="separator:a0c6131583acc3b1c189dda81c2f62eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81035d0fffaf3b63425f1315f261048d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81035d0fffaf3b63425f1315f261048d">OFS_CSCTL6_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4df93d53c948318ab4b6587fd8f17be5">OFS_CSCTL6</a>+1</td></tr>
<tr class="separator:a81035d0fffaf3b63425f1315f261048d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037284bebe5680ea1b1348ce5801b652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a037284bebe5680ea1b1348ce5801b652">CSKEY</a>&#160;&#160;&#160;(0xA500)       /* CS Password */</td></tr>
<tr class="separator:a037284bebe5680ea1b1348ce5801b652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78555631ef136ded717c53372c902f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae78555631ef136ded717c53372c902f6">CSKEY_H</a>&#160;&#160;&#160;(0xA5)         /* CS Password for high byte access */</td></tr>
<tr class="separator:ae78555631ef136ded717c53372c902f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa792ff1641dedcccae34f7776ab48fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa792ff1641dedcccae34f7776ab48fe4">DCOFSEL0</a>&#160;&#160;&#160;(0x0002)       /* DCO frequency select Bit: 0 */</td></tr>
<tr class="separator:aa792ff1641dedcccae34f7776ab48fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc21b7e8d114d5972c26af7c6e6cb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aecc21b7e8d114d5972c26af7c6e6cb0b">DCOFSEL1</a>&#160;&#160;&#160;(0x0004)       /* DCO frequency select Bit: 1 */</td></tr>
<tr class="separator:aecc21b7e8d114d5972c26af7c6e6cb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58769012ccb03d6114bb30016ea20df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58769012ccb03d6114bb30016ea20df4">DCORSEL</a>&#160;&#160;&#160;(0x0080)       /* DCO range select. */</td></tr>
<tr class="separator:a58769012ccb03d6114bb30016ea20df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb963b923a458a1b29c3f2bd76c44977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adb963b923a458a1b29c3f2bd76c44977">DCOFSEL0_L</a>&#160;&#160;&#160;(0x0002)       /* DCO frequency select Bit: 0 */</td></tr>
<tr class="separator:adb963b923a458a1b29c3f2bd76c44977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004bff3d5da6bfcc10774262d92835a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a004bff3d5da6bfcc10774262d92835a6">DCOFSEL1_L</a>&#160;&#160;&#160;(0x0004)       /* DCO frequency select Bit: 1 */</td></tr>
<tr class="separator:a004bff3d5da6bfcc10774262d92835a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15920f1a57078f955b36c1997f9faab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab15920f1a57078f955b36c1997f9faab">DCORSEL_L</a>&#160;&#160;&#160;(0x0080)       /* DCO range select. */</td></tr>
<tr class="separator:ab15920f1a57078f955b36c1997f9faab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d69b80ea4500966776dd00305af850a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d69b80ea4500966776dd00305af850a">DCOFSEL_0</a>&#160;&#160;&#160;(0x0000)       /* DCO frequency select: 0 */</td></tr>
<tr class="separator:a2d69b80ea4500966776dd00305af850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cea3555fb3cccd375532528ad58df90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8cea3555fb3cccd375532528ad58df90">DCOFSEL_1</a>&#160;&#160;&#160;(0x0002)       /* DCO frequency select: 1 */</td></tr>
<tr class="separator:a8cea3555fb3cccd375532528ad58df90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a97b12e7c4c4293eb02a3240a83316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a99a97b12e7c4c4293eb02a3240a83316">DCOFSEL_2</a>&#160;&#160;&#160;(0x0004)       /* DCO frequency select: 2 */</td></tr>
<tr class="separator:a99a97b12e7c4c4293eb02a3240a83316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761817210825346288430cd3cb0d2c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a761817210825346288430cd3cb0d2c9e">DCOFSEL_3</a>&#160;&#160;&#160;(0x0006)       /* DCO frequency select: 3 */</td></tr>
<tr class="separator:a761817210825346288430cd3cb0d2c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35cb08212563812ca8386ee526f9a2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a35cb08212563812ca8386ee526f9a2a2">SELM0</a>&#160;&#160;&#160;(0x0001)       /* MCLK Source Select Bit: 0 */</td></tr>
<tr class="separator:a35cb08212563812ca8386ee526f9a2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91d3ee86da4604d663ae790f3333e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac91d3ee86da4604d663ae790f3333e41">SELM1</a>&#160;&#160;&#160;(0x0002)       /* MCLK Source Select Bit: 1 */</td></tr>
<tr class="separator:ac91d3ee86da4604d663ae790f3333e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a7ace2e4f14d1a9b164f21d77e52e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a13a7ace2e4f14d1a9b164f21d77e52e5">SELM2</a>&#160;&#160;&#160;(0x0004)       /* MCLK Source Select Bit: 2 */</td></tr>
<tr class="separator:a13a7ace2e4f14d1a9b164f21d77e52e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeacb2eadaad86ed2fee753a620bd8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaeacb2eadaad86ed2fee753a620bd8bb">SELS0</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Source Select Bit: 0 */</td></tr>
<tr class="separator:aaeacb2eadaad86ed2fee753a620bd8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e656bca52912002576313f518a6c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a84e656bca52912002576313f518a6c1f">SELS1</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Source Select Bit: 1 */</td></tr>
<tr class="separator:a84e656bca52912002576313f518a6c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b73fb14580542bcb8e1b694d1e0925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad4b73fb14580542bcb8e1b694d1e0925">SELS2</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Source Select Bit: 2 */</td></tr>
<tr class="separator:ad4b73fb14580542bcb8e1b694d1e0925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd284a95d7ce994136923ad4db5317ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acd284a95d7ce994136923ad4db5317ea">SELA0</a>&#160;&#160;&#160;(0x0100)       /* ACLK Source Select Bit: 0 */</td></tr>
<tr class="separator:acd284a95d7ce994136923ad4db5317ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3f71c29b191c717d8bbabb68b8de6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8d3f71c29b191c717d8bbabb68b8de6c">SELA1</a>&#160;&#160;&#160;(0x0200)       /* ACLK Source Select Bit: 1 */</td></tr>
<tr class="separator:a8d3f71c29b191c717d8bbabb68b8de6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa280edabb59584941f1d0f96926ab90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaa280edabb59584941f1d0f96926ab90">SELA2</a>&#160;&#160;&#160;(0x0400)       /* ACLK Source Select Bit: 2 */</td></tr>
<tr class="separator:aaa280edabb59584941f1d0f96926ab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2abdc197c8ab2750ad968c96133b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c2abdc197c8ab2750ad968c96133b41">SELM0_L</a>&#160;&#160;&#160;(0x0001)       /* MCLK Source Select Bit: 0 */</td></tr>
<tr class="separator:a7c2abdc197c8ab2750ad968c96133b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ed85629be6a12c0119836b9ce13ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa0ed85629be6a12c0119836b9ce13ac4">SELM1_L</a>&#160;&#160;&#160;(0x0002)       /* MCLK Source Select Bit: 1 */</td></tr>
<tr class="separator:aa0ed85629be6a12c0119836b9ce13ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa779ae7ab1da1873e3d559602c5bbaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa779ae7ab1da1873e3d559602c5bbaaf">SELM2_L</a>&#160;&#160;&#160;(0x0004)       /* MCLK Source Select Bit: 2 */</td></tr>
<tr class="separator:aa779ae7ab1da1873e3d559602c5bbaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4e05f5cd8d2c6c60adfae10d5420de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3e4e05f5cd8d2c6c60adfae10d5420de">SELS0_L</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Source Select Bit: 0 */</td></tr>
<tr class="separator:a3e4e05f5cd8d2c6c60adfae10d5420de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e80d7f43822aa425075302e39b8465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a86e80d7f43822aa425075302e39b8465">SELS1_L</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Source Select Bit: 1 */</td></tr>
<tr class="separator:a86e80d7f43822aa425075302e39b8465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63cd0c47644d7a6a7f298c6f20b61f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a63cd0c47644d7a6a7f298c6f20b61f60">SELS2_L</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Source Select Bit: 2 */</td></tr>
<tr class="separator:a63cd0c47644d7a6a7f298c6f20b61f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096165f8f06bf6aacf37591ffe895c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a096165f8f06bf6aacf37591ffe895c96">SELA0_H</a>&#160;&#160;&#160;(0x0001)       /* ACLK Source Select Bit: 0 */</td></tr>
<tr class="separator:a096165f8f06bf6aacf37591ffe895c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853470f403ddf294d2209d826bf0c21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a853470f403ddf294d2209d826bf0c21e">SELA1_H</a>&#160;&#160;&#160;(0x0002)       /* ACLK Source Select Bit: 1 */</td></tr>
<tr class="separator:a853470f403ddf294d2209d826bf0c21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff68cb964e6eebb2a70359bd24eab31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aff68cb964e6eebb2a70359bd24eab31d">SELA2_H</a>&#160;&#160;&#160;(0x0004)       /* ACLK Source Select Bit: 2 */</td></tr>
<tr class="separator:aff68cb964e6eebb2a70359bd24eab31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273560f48c252b85ca3ac7f2dc44c282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a273560f48c252b85ca3ac7f2dc44c282">SELM_0</a>&#160;&#160;&#160;(0x0000)       /* MCLK Source Select 0 */</td></tr>
<tr class="separator:a273560f48c252b85ca3ac7f2dc44c282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d237ebd4520f578f7701e48e74cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa1d237ebd4520f578f7701e48e74cb7b">SELM_1</a>&#160;&#160;&#160;(0x0001)       /* MCLK Source Select 1 */</td></tr>
<tr class="separator:aa1d237ebd4520f578f7701e48e74cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b6bf513f160004da4f2d8101a4d586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47b6bf513f160004da4f2d8101a4d586">SELM_2</a>&#160;&#160;&#160;(0x0002)       /* MCLK Source Select 2 */</td></tr>
<tr class="separator:a47b6bf513f160004da4f2d8101a4d586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecf3c183a0a6870b1b20bd190b1409f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaecf3c183a0a6870b1b20bd190b1409f">SELM_3</a>&#160;&#160;&#160;(0x0003)       /* MCLK Source Select 3 */</td></tr>
<tr class="separator:aaecf3c183a0a6870b1b20bd190b1409f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7c6062431026d8173d91e77cd56ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d7c6062431026d8173d91e77cd56ae8">SELM_4</a>&#160;&#160;&#160;(0x0004)       /* MCLK Source Select 4 */</td></tr>
<tr class="separator:a2d7c6062431026d8173d91e77cd56ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193dab06131dc030b623564edd6fc105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a193dab06131dc030b623564edd6fc105">SELM_5</a>&#160;&#160;&#160;(0x0005)       /* MCLK Source Select 5 */</td></tr>
<tr class="separator:a193dab06131dc030b623564edd6fc105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7f467c367a914fd77670d083aff0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5f7f467c367a914fd77670d083aff0ad">SELM_6</a>&#160;&#160;&#160;(0x0006)       /* MCLK Source Select 6 */</td></tr>
<tr class="separator:a5f7f467c367a914fd77670d083aff0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc9c8c5f830f123c6e048093ff010c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adc9c8c5f830f123c6e048093ff010c48">SELM_7</a>&#160;&#160;&#160;(0x0007)       /* MCLK Source Select 7 */</td></tr>
<tr class="separator:adc9c8c5f830f123c6e048093ff010c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e41360deff5be220dbf77b425b539ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4e41360deff5be220dbf77b425b539ca">SELM__XT1CLK</a>&#160;&#160;&#160;(0x0000)       /* MCLK Source Select XT1CLK */</td></tr>
<tr class="separator:a4e41360deff5be220dbf77b425b539ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f665910d53f3ba6a84889ca7d548f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab3f665910d53f3ba6a84889ca7d548f5">SELM__VLOCLK</a>&#160;&#160;&#160;(0x0001)       /* MCLK Source Select VLOCLK */</td></tr>
<tr class="separator:ab3f665910d53f3ba6a84889ca7d548f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdd72eb50f90ff4c4798b6d2669035e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acbdd72eb50f90ff4c4798b6d2669035e">SELM__DCOCLK</a>&#160;&#160;&#160;(0x0003)       /* MCLK Source Select DCOCLK */</td></tr>
<tr class="separator:acbdd72eb50f90ff4c4798b6d2669035e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9a106e03ceb2135e331add0155919a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd9a106e03ceb2135e331add0155919a">SELM__XT2CLK</a>&#160;&#160;&#160;(0x0005)       /* MCLK Source Select XT2CLK */</td></tr>
<tr class="separator:abd9a106e03ceb2135e331add0155919a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684b927b1cc048e294c42f903d1a19fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a684b927b1cc048e294c42f903d1a19fd">SELS_0</a>&#160;&#160;&#160;(0x0000)       /* SMCLK Source Select 0 */</td></tr>
<tr class="separator:a684b927b1cc048e294c42f903d1a19fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87265bb596fcbf13344bb1d3b183d807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a87265bb596fcbf13344bb1d3b183d807">SELS_1</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Source Select 1 */</td></tr>
<tr class="separator:a87265bb596fcbf13344bb1d3b183d807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac77a704ec1920ce6c86b3bec8fa9d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aac77a704ec1920ce6c86b3bec8fa9d5b">SELS_2</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Source Select 2 */</td></tr>
<tr class="separator:aac77a704ec1920ce6c86b3bec8fa9d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528bc54c62417e258df24cdb94c02296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a528bc54c62417e258df24cdb94c02296">SELS_3</a>&#160;&#160;&#160;(0x0030)       /* SMCLK Source Select 3 */</td></tr>
<tr class="separator:a528bc54c62417e258df24cdb94c02296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702f29b2147beab052fe9bee895aa189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a702f29b2147beab052fe9bee895aa189">SELS_4</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Source Select 4 */</td></tr>
<tr class="separator:a702f29b2147beab052fe9bee895aa189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d2a6a0499d5c8a1af92d5e2c7975e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a88d2a6a0499d5c8a1af92d5e2c7975e7">SELS_5</a>&#160;&#160;&#160;(0x0050)       /* SMCLK Source Select 5 */</td></tr>
<tr class="separator:a88d2a6a0499d5c8a1af92d5e2c7975e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d0ddd600e1df06924a19e1d8d1b3e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a26d0ddd600e1df06924a19e1d8d1b3e6">SELS_6</a>&#160;&#160;&#160;(0x0060)       /* SMCLK Source Select 6 */</td></tr>
<tr class="separator:a26d0ddd600e1df06924a19e1d8d1b3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf51365529e7db01dd5f89b96036485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaaf51365529e7db01dd5f89b96036485">SELS_7</a>&#160;&#160;&#160;(0x0070)       /* SMCLK Source Select 7 */</td></tr>
<tr class="separator:aaaf51365529e7db01dd5f89b96036485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da30523b57fb5d1bbccdba7a6543831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4da30523b57fb5d1bbccdba7a6543831">SELS__XT1CLK</a>&#160;&#160;&#160;(0x0000)       /* SMCLK Source Select XT1CLK */</td></tr>
<tr class="separator:a4da30523b57fb5d1bbccdba7a6543831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8a1224f928ccd3ce08c177ce2b07f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abf8a1224f928ccd3ce08c177ce2b07f3">SELS__VLOCLK</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Source Select VLOCLK */</td></tr>
<tr class="separator:abf8a1224f928ccd3ce08c177ce2b07f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76b7d05471ad9ef3e89eeeda95372cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af76b7d05471ad9ef3e89eeeda95372cb">SELS__DCOCLK</a>&#160;&#160;&#160;(0x0030)       /* SMCLK Source Select DCOCLK */</td></tr>
<tr class="separator:af76b7d05471ad9ef3e89eeeda95372cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85625581fb113d23ef179231fbb19c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab85625581fb113d23ef179231fbb19c3">SELS__XT2CLK</a>&#160;&#160;&#160;(0x0050)       /* SMCLK Source Select XT2CLK */</td></tr>
<tr class="separator:ab85625581fb113d23ef179231fbb19c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9838c1feb082e04b6910253ef1943b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9838c1feb082e04b6910253ef1943b1c">SELA_0</a>&#160;&#160;&#160;(0x0000)       /* ACLK Source Select 0 */</td></tr>
<tr class="separator:a9838c1feb082e04b6910253ef1943b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09677a3ba15a179483b1e4126c6ebcf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a09677a3ba15a179483b1e4126c6ebcf3">SELA_1</a>&#160;&#160;&#160;(0x0100)       /* ACLK Source Select 1 */</td></tr>
<tr class="separator:a09677a3ba15a179483b1e4126c6ebcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b18e71fe709f84f419cb3d6d3789a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7b18e71fe709f84f419cb3d6d3789a99">SELA_2</a>&#160;&#160;&#160;(0x0200)       /* ACLK Source Select 2 */</td></tr>
<tr class="separator:a7b18e71fe709f84f419cb3d6d3789a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bccd5b7b539a45af1a58635f8a3496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a63bccd5b7b539a45af1a58635f8a3496">SELA_3</a>&#160;&#160;&#160;(0x0300)       /* ACLK Source Select 3 */</td></tr>
<tr class="separator:a63bccd5b7b539a45af1a58635f8a3496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39150cc75e20dcde4928e8f564a66014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a39150cc75e20dcde4928e8f564a66014">SELA_4</a>&#160;&#160;&#160;(0x0400)       /* ACLK Source Select 4 */</td></tr>
<tr class="separator:a39150cc75e20dcde4928e8f564a66014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc89a0879d7eff93b8493a7877f343ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acc89a0879d7eff93b8493a7877f343ed">SELA_5</a>&#160;&#160;&#160;(0x0500)       /* ACLK Source Select 5 */</td></tr>
<tr class="separator:acc89a0879d7eff93b8493a7877f343ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c131c3b358bc68f59da9e01345fd476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c131c3b358bc68f59da9e01345fd476">SELA_6</a>&#160;&#160;&#160;(0x0600)       /* ACLK Source Select 6 */</td></tr>
<tr class="separator:a5c131c3b358bc68f59da9e01345fd476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3aaec7434dbb2eb0294d2e7e1cea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8c3aaec7434dbb2eb0294d2e7e1cea80">SELA_7</a>&#160;&#160;&#160;(0x0700)       /* ACLK Source Select 7 */</td></tr>
<tr class="separator:a8c3aaec7434dbb2eb0294d2e7e1cea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc0d429580d7fef9b941fb91eca83ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9cc0d429580d7fef9b941fb91eca83ec">SELA__XT1CLK</a>&#160;&#160;&#160;(0x0000)       /* ACLK Source Select XT1CLK */</td></tr>
<tr class="separator:a9cc0d429580d7fef9b941fb91eca83ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6044cd91ab94afeaf9396a10a3a9a5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6044cd91ab94afeaf9396a10a3a9a5b8">SELA__VLOCLK</a>&#160;&#160;&#160;(0x0100)       /* ACLK Source Select VLOCLK */</td></tr>
<tr class="separator:a6044cd91ab94afeaf9396a10a3a9a5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f1d435bded085d50f857b57117cd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a66f1d435bded085d50f857b57117cd77">SELA__DCOCLK</a>&#160;&#160;&#160;(0x0300)       /* ACLK Source Select DCOCLK */</td></tr>
<tr class="separator:a66f1d435bded085d50f857b57117cd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d3604d7adb209b64fbdca8b1a58c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa5d3604d7adb209b64fbdca8b1a58c71">SELA__XT2CLK</a>&#160;&#160;&#160;(0x0500)       /* ACLK Source Select XT2CLK */</td></tr>
<tr class="separator:aa5d3604d7adb209b64fbdca8b1a58c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afecb194ad6d3cc36efcf71a9e83c9314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afecb194ad6d3cc36efcf71a9e83c9314">DIVM0</a>&#160;&#160;&#160;(0x0001)       /* MCLK Divider Bit: 0 */</td></tr>
<tr class="separator:afecb194ad6d3cc36efcf71a9e83c9314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9865a617da6c8923f48857689c630fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9865a617da6c8923f48857689c630fb3">DIVM1</a>&#160;&#160;&#160;(0x0002)       /* MCLK Divider Bit: 1 */</td></tr>
<tr class="separator:a9865a617da6c8923f48857689c630fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5fd6971f511ea9d2eda373ab4e7a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab5fd6971f511ea9d2eda373ab4e7a513">DIVM2</a>&#160;&#160;&#160;(0x0004)       /* MCLK Divider Bit: 2 */</td></tr>
<tr class="separator:ab5fd6971f511ea9d2eda373ab4e7a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350876fdb12fcdd2cee9508b7c50c7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a350876fdb12fcdd2cee9508b7c50c7d7">DIVS0</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Divider Bit: 0 */</td></tr>
<tr class="separator:a350876fdb12fcdd2cee9508b7c50c7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1311376e4b7fa7406230d48ad9887e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f1311376e4b7fa7406230d48ad9887e">DIVS1</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Divider Bit: 1 */</td></tr>
<tr class="separator:a4f1311376e4b7fa7406230d48ad9887e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017a891d197c11061ac00e880f8f9941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a017a891d197c11061ac00e880f8f9941">DIVS2</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Divider Bit: 2 */</td></tr>
<tr class="separator:a017a891d197c11061ac00e880f8f9941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b20d07a0481a701a5c5773d90b4970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a10b20d07a0481a701a5c5773d90b4970">DIVA0</a>&#160;&#160;&#160;(0x0100)       /* ACLK Divider Bit: 0 */</td></tr>
<tr class="separator:a10b20d07a0481a701a5c5773d90b4970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe0d4b1574a12089441ed75876d6ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afbe0d4b1574a12089441ed75876d6ac2">DIVA1</a>&#160;&#160;&#160;(0x0200)       /* ACLK Divider Bit: 1 */</td></tr>
<tr class="separator:afbe0d4b1574a12089441ed75876d6ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ced1cabe84e83ddaba3c35bbde86d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0ced1cabe84e83ddaba3c35bbde86d12">DIVA2</a>&#160;&#160;&#160;(0x0400)       /* ACLK Divider Bit: 2 */</td></tr>
<tr class="separator:a0ced1cabe84e83ddaba3c35bbde86d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd9c3dc64e3f1880b80d5499bc58f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0dd9c3dc64e3f1880b80d5499bc58f41">DIVM0_L</a>&#160;&#160;&#160;(0x0001)       /* MCLK Divider Bit: 0 */</td></tr>
<tr class="separator:a0dd9c3dc64e3f1880b80d5499bc58f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388ec74ea87ff898862d9a4228108c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a388ec74ea87ff898862d9a4228108c05">DIVM1_L</a>&#160;&#160;&#160;(0x0002)       /* MCLK Divider Bit: 1 */</td></tr>
<tr class="separator:a388ec74ea87ff898862d9a4228108c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd3931424a060f95c21da5126ade70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0fd3931424a060f95c21da5126ade70e">DIVM2_L</a>&#160;&#160;&#160;(0x0004)       /* MCLK Divider Bit: 2 */</td></tr>
<tr class="separator:a0fd3931424a060f95c21da5126ade70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebe01cea9125e85222b0cb007744474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ebe01cea9125e85222b0cb007744474">DIVS0_L</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Divider Bit: 0 */</td></tr>
<tr class="separator:a1ebe01cea9125e85222b0cb007744474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7ad30a1372f270639954ad5871e10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aea7ad30a1372f270639954ad5871e10d">DIVS1_L</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Divider Bit: 1 */</td></tr>
<tr class="separator:aea7ad30a1372f270639954ad5871e10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992bcbb00fda119e1e4b0c89920c25cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a992bcbb00fda119e1e4b0c89920c25cf">DIVS2_L</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Divider Bit: 2 */</td></tr>
<tr class="separator:a992bcbb00fda119e1e4b0c89920c25cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80aef7d71410b7dd68fa35afcfb83ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a80aef7d71410b7dd68fa35afcfb83ba9">DIVA0_H</a>&#160;&#160;&#160;(0x0001)       /* ACLK Divider Bit: 0 */</td></tr>
<tr class="separator:a80aef7d71410b7dd68fa35afcfb83ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8754689f6b91302166b11ec2b5984ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac8754689f6b91302166b11ec2b5984ba">DIVA1_H</a>&#160;&#160;&#160;(0x0002)       /* ACLK Divider Bit: 1 */</td></tr>
<tr class="separator:ac8754689f6b91302166b11ec2b5984ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fecc327d09c9b291d8d73abd61739d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a51fecc327d09c9b291d8d73abd61739d">DIVA2_H</a>&#160;&#160;&#160;(0x0004)       /* ACLK Divider Bit: 2 */</td></tr>
<tr class="separator:a51fecc327d09c9b291d8d73abd61739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a493cf0e2906a5d96d8472be780db4554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a493cf0e2906a5d96d8472be780db4554">DIVM_0</a>&#160;&#160;&#160;(0x0000)       /* MCLK Source Divider 0 */</td></tr>
<tr class="separator:a493cf0e2906a5d96d8472be780db4554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ef77fc30258f320665c894475da389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a93ef77fc30258f320665c894475da389">DIVM_1</a>&#160;&#160;&#160;(0x0001)       /* MCLK Source Divider 1 */</td></tr>
<tr class="separator:a93ef77fc30258f320665c894475da389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a893c141dec43db5088c4472ab8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6a5a893c141dec43db5088c4472ab8c4">DIVM_2</a>&#160;&#160;&#160;(0x0002)       /* MCLK Source Divider 2 */</td></tr>
<tr class="separator:a6a5a893c141dec43db5088c4472ab8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650bb6b309d4597a57fac6240eb197e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a650bb6b309d4597a57fac6240eb197e8">DIVM_3</a>&#160;&#160;&#160;(0x0003)       /* MCLK Source Divider 3 */</td></tr>
<tr class="separator:a650bb6b309d4597a57fac6240eb197e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045625153ccda5ac59a7763c4abf05dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a045625153ccda5ac59a7763c4abf05dc">DIVM_4</a>&#160;&#160;&#160;(0x0004)       /* MCLK Source Divider 4 */</td></tr>
<tr class="separator:a045625153ccda5ac59a7763c4abf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4388d2490bc43f7f5e21b019da0b5390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4388d2490bc43f7f5e21b019da0b5390">DIVM_5</a>&#160;&#160;&#160;(0x0005)       /* MCLK Source Divider 5 */</td></tr>
<tr class="separator:a4388d2490bc43f7f5e21b019da0b5390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22aef947d8ad2de6a046550da4fe1e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22aef947d8ad2de6a046550da4fe1e60">DIVM__1</a>&#160;&#160;&#160;(0x0000)       /* MCLK Source Divider f(MCLK)/1 */</td></tr>
<tr class="separator:a22aef947d8ad2de6a046550da4fe1e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cc7777c096b72d1e247c0a01c6127e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6cc7777c096b72d1e247c0a01c6127e">DIVM__2</a>&#160;&#160;&#160;(0x0001)       /* MCLK Source Divider f(MCLK)/2 */</td></tr>
<tr class="separator:af6cc7777c096b72d1e247c0a01c6127e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70bbab33c3a76d82274f09bbf48dc8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa70bbab33c3a76d82274f09bbf48dc8c">DIVM__4</a>&#160;&#160;&#160;(0x0002)       /* MCLK Source Divider f(MCLK)/4 */</td></tr>
<tr class="separator:aa70bbab33c3a76d82274f09bbf48dc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e20620264b0962b2bd17c91bc28047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81e20620264b0962b2bd17c91bc28047">DIVM__8</a>&#160;&#160;&#160;(0x0003)       /* MCLK Source Divider f(MCLK)/8 */</td></tr>
<tr class="separator:a81e20620264b0962b2bd17c91bc28047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd224fb15d2ba3f1d0efd990fd379d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afd224fb15d2ba3f1d0efd990fd379d46">DIVM__16</a>&#160;&#160;&#160;(0x0004)       /* MCLK Source Divider f(MCLK)/16 */</td></tr>
<tr class="separator:afd224fb15d2ba3f1d0efd990fd379d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06702f082d3a19a92afc03c7cfc02cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa06702f082d3a19a92afc03c7cfc02cd">DIVM__32</a>&#160;&#160;&#160;(0x0005)       /* MCLK Source Divider f(MCLK)/32 */</td></tr>
<tr class="separator:aa06702f082d3a19a92afc03c7cfc02cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ee871cb6611578014d4d8630ec1e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a27ee871cb6611578014d4d8630ec1e84">DIVS_0</a>&#160;&#160;&#160;(0x0000)       /* SMCLK Source Divider 0 */</td></tr>
<tr class="separator:a27ee871cb6611578014d4d8630ec1e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b5aeb7918fcd60dbd876560f50827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae27b5aeb7918fcd60dbd876560f50827">DIVS_1</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Source Divider 1 */</td></tr>
<tr class="separator:ae27b5aeb7918fcd60dbd876560f50827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80622b3d880944ec119252938b03f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a80622b3d880944ec119252938b03f6a8">DIVS_2</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Source Divider 2 */</td></tr>
<tr class="separator:a80622b3d880944ec119252938b03f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d4e200e4678c65037f15b4179ff2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af0d4e200e4678c65037f15b4179ff2f5">DIVS_3</a>&#160;&#160;&#160;(0x0030)       /* SMCLK Source Divider 3 */</td></tr>
<tr class="separator:af0d4e200e4678c65037f15b4179ff2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af886ecb240932a240798f6c734f6b4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af886ecb240932a240798f6c734f6b4dc">DIVS_4</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Source Divider 4 */</td></tr>
<tr class="separator:af886ecb240932a240798f6c734f6b4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79676fc61530c1dc8f907e1c35f97337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a79676fc61530c1dc8f907e1c35f97337">DIVS_5</a>&#160;&#160;&#160;(0x0050)       /* SMCLK Source Divider 5 */</td></tr>
<tr class="separator:a79676fc61530c1dc8f907e1c35f97337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045fc358f5c9223afe48681113460b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a045fc358f5c9223afe48681113460b94">DIVS__1</a>&#160;&#160;&#160;(0x0000)       /* SMCLK Source Divider f(SMCLK)/1 */</td></tr>
<tr class="separator:a045fc358f5c9223afe48681113460b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeaef6a7aee4c91577816759ca78c6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaeaef6a7aee4c91577816759ca78c6b2">DIVS__2</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Source Divider f(SMCLK)/2 */</td></tr>
<tr class="separator:aaeaef6a7aee4c91577816759ca78c6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c7bb4ddfe343d4b1aeef94d3f7b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29c7bb4ddfe343d4b1aeef94d3f7b9df">DIVS__4</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Source Divider f(SMCLK)/4 */</td></tr>
<tr class="separator:a29c7bb4ddfe343d4b1aeef94d3f7b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9ea8e3d103825d9176da45aa30bd6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adf9ea8e3d103825d9176da45aa30bd6d">DIVS__8</a>&#160;&#160;&#160;(0x0030)       /* SMCLK Source Divider f(SMCLK)/8 */</td></tr>
<tr class="separator:adf9ea8e3d103825d9176da45aa30bd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc9056a7c1e603c839156605b7f5572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#accc9056a7c1e603c839156605b7f5572">DIVS__16</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Source Divider f(SMCLK)/16 */</td></tr>
<tr class="separator:accc9056a7c1e603c839156605b7f5572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1973dc28967666728421be7ac09eb0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1973dc28967666728421be7ac09eb0a9">DIVS__32</a>&#160;&#160;&#160;(0x0050)       /* SMCLK Source Divider f(SMCLK)/32 */</td></tr>
<tr class="separator:a1973dc28967666728421be7ac09eb0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec9c8ac9067beef3ae76e33efd64c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2ec9c8ac9067beef3ae76e33efd64c7d">DIVA_0</a>&#160;&#160;&#160;(0x0000)       /* ACLK Source Divider 0 */</td></tr>
<tr class="separator:a2ec9c8ac9067beef3ae76e33efd64c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab873013fc2a9cef3487d2eb49fc48e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab873013fc2a9cef3487d2eb49fc48e14">DIVA_1</a>&#160;&#160;&#160;(0x0100)       /* ACLK Source Divider 1 */</td></tr>
<tr class="separator:ab873013fc2a9cef3487d2eb49fc48e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd5687d63c284e9e147c40b09f00961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adcd5687d63c284e9e147c40b09f00961">DIVA_2</a>&#160;&#160;&#160;(0x0200)       /* ACLK Source Divider 2 */</td></tr>
<tr class="separator:adcd5687d63c284e9e147c40b09f00961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad745323e830b6cc76f49123d305a8117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad745323e830b6cc76f49123d305a8117">DIVA_3</a>&#160;&#160;&#160;(0x0300)       /* ACLK Source Divider 3 */</td></tr>
<tr class="separator:ad745323e830b6cc76f49123d305a8117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709c0852560b6eb4024097c98e051493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a709c0852560b6eb4024097c98e051493">DIVA_4</a>&#160;&#160;&#160;(0x0400)       /* ACLK Source Divider 4 */</td></tr>
<tr class="separator:a709c0852560b6eb4024097c98e051493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f272989547429dd284f892751a79451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9f272989547429dd284f892751a79451">DIVA_5</a>&#160;&#160;&#160;(0x0500)       /* ACLK Source Divider 5 */</td></tr>
<tr class="separator:a9f272989547429dd284f892751a79451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca535fb8ffb0262a7cec8b96a14e177b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aca535fb8ffb0262a7cec8b96a14e177b">DIVA__1</a>&#160;&#160;&#160;(0x0000)       /* ACLK Source Divider f(ACLK)/1 */</td></tr>
<tr class="separator:aca535fb8ffb0262a7cec8b96a14e177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1e9e927da65fb3ce0df2bfa0404f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6f1e9e927da65fb3ce0df2bfa0404f21">DIVA__2</a>&#160;&#160;&#160;(0x0100)       /* ACLK Source Divider f(ACLK)/2 */</td></tr>
<tr class="separator:a6f1e9e927da65fb3ce0df2bfa0404f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad88b16c2b9dbe85c1e2dfdae1acc992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aad88b16c2b9dbe85c1e2dfdae1acc992">DIVA__4</a>&#160;&#160;&#160;(0x0200)       /* ACLK Source Divider f(ACLK)/4 */</td></tr>
<tr class="separator:aad88b16c2b9dbe85c1e2dfdae1acc992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636c6870572b18dbfb94fba68e1938c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a636c6870572b18dbfb94fba68e1938c8">DIVA__8</a>&#160;&#160;&#160;(0x0300)       /* ACLK Source Divider f(ACLK)/8 */</td></tr>
<tr class="separator:a636c6870572b18dbfb94fba68e1938c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7181364fec6250e79535be80a38c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7d7181364fec6250e79535be80a38c05">DIVA__16</a>&#160;&#160;&#160;(0x0400)       /* ACLK Source Divider f(ACLK)/16 */</td></tr>
<tr class="separator:a7d7181364fec6250e79535be80a38c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4010f24306ace195dfecdd422569d533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4010f24306ace195dfecdd422569d533">DIVA__32</a>&#160;&#160;&#160;(0x0500)       /* ACLK Source Divider f(ACLK)/32 */</td></tr>
<tr class="separator:a4010f24306ace195dfecdd422569d533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa335c7bb1d6559033be57c84b6b5c020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa335c7bb1d6559033be57c84b6b5c020">XT1OFF</a>&#160;&#160;&#160;(0x0001)       /* High Frequency Oscillator 1 (XT1) disable */</td></tr>
<tr class="separator:aa335c7bb1d6559033be57c84b6b5c020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabec0a0c3b4b38654b80baaf321475f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabec0a0c3b4b38654b80baaf321475f6">SMCLKOFF</a>&#160;&#160;&#160;(0x0002)       /* SMCLK Off */</td></tr>
<tr class="separator:aabec0a0c3b4b38654b80baaf321475f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59239ba4dc54670cbd115a8ad1592003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a59239ba4dc54670cbd115a8ad1592003">XT1BYPASS</a>&#160;&#160;&#160;(0x0010)       /* XT1 bypass mode : 0: internal 1:sourced from external pin */</td></tr>
<tr class="separator:a59239ba4dc54670cbd115a8ad1592003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ff81b5f5230ddce2bd32a979d5ed3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac0ff81b5f5230ddce2bd32a979d5ed3c">XTS</a>&#160;&#160;&#160;(0x0020)       /* 1: Selects high-freq. oscillator */</td></tr>
<tr class="separator:ac0ff81b5f5230ddce2bd32a979d5ed3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f84f837002240e227fc2979048e5a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8f84f837002240e227fc2979048e5a92">XT1DRIVE0</a>&#160;&#160;&#160;(0x0040)       /* XT1 Drive Level mode Bit 0 */</td></tr>
<tr class="separator:a8f84f837002240e227fc2979048e5a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a4c57f7a16bd1c3823a19918409f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a91a4c57f7a16bd1c3823a19918409f54">XT1DRIVE1</a>&#160;&#160;&#160;(0x0080)       /* XT1 Drive Level mode Bit 1 */</td></tr>
<tr class="separator:a91a4c57f7a16bd1c3823a19918409f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052f8b7f8b9dca30943b9523ddee3981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a052f8b7f8b9dca30943b9523ddee3981">XT2OFF</a>&#160;&#160;&#160;(0x0100)       /* High Frequency Oscillator 2 (XT2) disable */</td></tr>
<tr class="separator:a052f8b7f8b9dca30943b9523ddee3981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27088dda733b5c4fbb469a3a9398da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab27088dda733b5c4fbb469a3a9398da9">XT2BYPASS</a>&#160;&#160;&#160;(0x1000)       /* XT2 bypass mode : 0: internal 1:sourced from external pin */</td></tr>
<tr class="separator:ab27088dda733b5c4fbb469a3a9398da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac80958960a899f64e8f4ad988ed2147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aac80958960a899f64e8f4ad988ed2147">XT2DRIVE0</a>&#160;&#160;&#160;(0x4000)       /* XT2 Drive Level mode Bit 0 */</td></tr>
<tr class="separator:aac80958960a899f64e8f4ad988ed2147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0506fa93d26035d1fa7341c1e05d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acd0506fa93d26035d1fa7341c1e05d81">XT2DRIVE1</a>&#160;&#160;&#160;(0x8000)       /* XT2 Drive Level mode Bit 1 */</td></tr>
<tr class="separator:acd0506fa93d26035d1fa7341c1e05d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266e0f564121b5c3a184253c771e5ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a266e0f564121b5c3a184253c771e5ca5">XT1OFF_L</a>&#160;&#160;&#160;(0x0001)       /* High Frequency Oscillator 1 (XT1) disable */</td></tr>
<tr class="separator:a266e0f564121b5c3a184253c771e5ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa79db79aa5b8b209de4eabe10ee2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7fa79db79aa5b8b209de4eabe10ee2c5">SMCLKOFF_L</a>&#160;&#160;&#160;(0x0002)       /* SMCLK Off */</td></tr>
<tr class="separator:a7fa79db79aa5b8b209de4eabe10ee2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6052d620f31261cdddaaf16f9e8734d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6052d620f31261cdddaaf16f9e8734d7">XT1BYPASS_L</a>&#160;&#160;&#160;(0x0010)       /* XT1 bypass mode : 0: internal 1:sourced from external pin */</td></tr>
<tr class="separator:a6052d620f31261cdddaaf16f9e8734d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a42fcc76c654b04e5e0eff51d368c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a42fcc76c654b04e5e0eff51d368c1f">XTS_L</a>&#160;&#160;&#160;(0x0020)       /* 1: Selects high-freq. oscillator */</td></tr>
<tr class="separator:a7a42fcc76c654b04e5e0eff51d368c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43beb999df22250be921c8e89caf4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab43beb999df22250be921c8e89caf4ba">XT1DRIVE0_L</a>&#160;&#160;&#160;(0x0040)       /* XT1 Drive Level mode Bit 0 */</td></tr>
<tr class="separator:ab43beb999df22250be921c8e89caf4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b0849ee859d589ad9d87610b17e8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab7b0849ee859d589ad9d87610b17e8cf">XT1DRIVE1_L</a>&#160;&#160;&#160;(0x0080)       /* XT1 Drive Level mode Bit 1 */</td></tr>
<tr class="separator:ab7b0849ee859d589ad9d87610b17e8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a798bd21dc8d41ad56f79488aebbb54b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a798bd21dc8d41ad56f79488aebbb54b2">XT2OFF_H</a>&#160;&#160;&#160;(0x0001)       /* High Frequency Oscillator 2 (XT2) disable */</td></tr>
<tr class="separator:a798bd21dc8d41ad56f79488aebbb54b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0442a2e664bb8bc176023654b883104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0442a2e664bb8bc176023654b883104b">XT2BYPASS_H</a>&#160;&#160;&#160;(0x0010)       /* XT2 bypass mode : 0: internal 1:sourced from external pin */</td></tr>
<tr class="separator:a0442a2e664bb8bc176023654b883104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6311c0433e0d4eeb5ce0689759115633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6311c0433e0d4eeb5ce0689759115633">XT2DRIVE0_H</a>&#160;&#160;&#160;(0x0040)       /* XT2 Drive Level mode Bit 0 */</td></tr>
<tr class="separator:a6311c0433e0d4eeb5ce0689759115633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fba49e8e72d21a638e04d25e2d991c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac7fba49e8e72d21a638e04d25e2d991c">XT2DRIVE1_H</a>&#160;&#160;&#160;(0x0080)       /* XT2 Drive Level mode Bit 1 */</td></tr>
<tr class="separator:ac7fba49e8e72d21a638e04d25e2d991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab0e8b7a54689d412262465614e716b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ab0e8b7a54689d412262465614e716b">XT1DRIVE_0</a>&#160;&#160;&#160;(0x0000)       /* XT1 Drive Level mode: 0 */</td></tr>
<tr class="separator:a1ab0e8b7a54689d412262465614e716b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec43e66327a4474e0347213aa9e44c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ec43e66327a4474e0347213aa9e44c8">XT1DRIVE_1</a>&#160;&#160;&#160;(0x0040)       /* XT1 Drive Level mode: 1 */</td></tr>
<tr class="separator:a9ec43e66327a4474e0347213aa9e44c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5a033cf2823cbbec61f82a2ed22621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aed5a033cf2823cbbec61f82a2ed22621">XT1DRIVE_2</a>&#160;&#160;&#160;(0x0080)       /* XT1 Drive Level mode: 2 */</td></tr>
<tr class="separator:aed5a033cf2823cbbec61f82a2ed22621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4896183b159c1975a44f13e8d43c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e4896183b159c1975a44f13e8d43c47">XT1DRIVE_3</a>&#160;&#160;&#160;(0x00C0)       /* XT1 Drive Level mode: 3 */</td></tr>
<tr class="separator:a5e4896183b159c1975a44f13e8d43c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5d1da5cace8eed8ed6176a6e54bf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8a5d1da5cace8eed8ed6176a6e54bf79">XT2DRIVE_0</a>&#160;&#160;&#160;(0x0000)       /* XT2 Drive Level mode: 0 */</td></tr>
<tr class="separator:a8a5d1da5cace8eed8ed6176a6e54bf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab230934769bd4d78a016e5a5d3c4dc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab230934769bd4d78a016e5a5d3c4dc11">XT2DRIVE_1</a>&#160;&#160;&#160;(0x4000)       /* XT2 Drive Level mode: 1 */</td></tr>
<tr class="separator:ab230934769bd4d78a016e5a5d3c4dc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0431062a8884bba3510ad96807a16c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab0431062a8884bba3510ad96807a16c2">XT2DRIVE_2</a>&#160;&#160;&#160;(0x8000)       /* XT2 Drive Level mode: 2 */</td></tr>
<tr class="separator:ab0431062a8884bba3510ad96807a16c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5c6fea12b574bc23b0c21ac002f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1f5c6fea12b574bc23b0c21ac002f5a0">XT2DRIVE_3</a>&#160;&#160;&#160;(0xC000)       /* XT2 Drive Level mode: 3 */</td></tr>
<tr class="separator:a1f5c6fea12b574bc23b0c21ac002f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e67d8147e99b96c4416aa2e1670d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac0e67d8147e99b96c4416aa2e1670d03">XT1OFFG</a>&#160;&#160;&#160;(0x0001)       /* XT1 Low Frequency Oscillator Fault Flag */</td></tr>
<tr class="separator:ac0e67d8147e99b96c4416aa2e1670d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341a38a370737208b3048c45e588ca72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a341a38a370737208b3048c45e588ca72">XT2OFFG</a>&#160;&#160;&#160;(0x0002)       /* High Frequency Oscillator 2 Fault Flag */</td></tr>
<tr class="separator:a341a38a370737208b3048c45e588ca72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d1ca9310e010bb2d9a2c92b67df586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a35d1ca9310e010bb2d9a2c92b67df586">ENSTFCNT1</a>&#160;&#160;&#160;(0x0040)       /* Enable start counter for XT1 */</td></tr>
<tr class="separator:a35d1ca9310e010bb2d9a2c92b67df586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26f776602bcdc265005377bd661cfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa26f776602bcdc265005377bd661cfc3">ENSTFCNT2</a>&#160;&#160;&#160;(0x0080)       /* Enable start counter for XT2 */</td></tr>
<tr class="separator:aa26f776602bcdc265005377bd661cfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61344ae2190b0e0b9827026d3119d9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a61344ae2190b0e0b9827026d3119d9d5">XT1OFFG_L</a>&#160;&#160;&#160;(0x0001)       /* XT1 Low Frequency Oscillator Fault Flag */</td></tr>
<tr class="separator:a61344ae2190b0e0b9827026d3119d9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83dd048ffa91cd3000cd52ced9b7f5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a83dd048ffa91cd3000cd52ced9b7f5a3">XT2OFFG_L</a>&#160;&#160;&#160;(0x0002)       /* High Frequency Oscillator 2 Fault Flag */</td></tr>
<tr class="separator:a83dd048ffa91cd3000cd52ced9b7f5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9c2dc7e0f1264c61383c302170f432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9e9c2dc7e0f1264c61383c302170f432">ENSTFCNT1_L</a>&#160;&#160;&#160;(0x0040)       /* Enable start counter for XT1 */</td></tr>
<tr class="separator:a9e9c2dc7e0f1264c61383c302170f432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39aee901b8fd985184d4f3c3fa07c55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a39aee901b8fd985184d4f3c3fa07c55a">ENSTFCNT2_L</a>&#160;&#160;&#160;(0x0080)       /* Enable start counter for XT2 */</td></tr>
<tr class="separator:a39aee901b8fd985184d4f3c3fa07c55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022012321f1f5b0f3315d398c1d54b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a022012321f1f5b0f3315d398c1d54b66">ACLKREQEN</a>&#160;&#160;&#160;(0x0001)       /* ACLK Clock Request Enable */</td></tr>
<tr class="separator:a022012321f1f5b0f3315d398c1d54b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9611b1a541e083a480d589829c714d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6d9611b1a541e083a480d589829c714d">MCLKREQEN</a>&#160;&#160;&#160;(0x0002)       /* MCLK Clock Request Enable */</td></tr>
<tr class="separator:a6d9611b1a541e083a480d589829c714d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5ddc929dd8a38d5ef2d2597ba90f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace5ddc929dd8a38d5ef2d2597ba90f2d">SMCLKREQEN</a>&#160;&#160;&#160;(0x0004)       /* SMCLK Clock Request Enable */</td></tr>
<tr class="separator:ace5ddc929dd8a38d5ef2d2597ba90f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c258290efcd85bbc772c4de772a0244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4c258290efcd85bbc772c4de772a0244">MODCLKREQEN</a>&#160;&#160;&#160;(0x0008)       /* MODOSC Clock Request Enable */</td></tr>
<tr class="separator:a4c258290efcd85bbc772c4de772a0244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22485a246b41f2fc6752bcd5791d9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae22485a246b41f2fc6752bcd5791d9e2">ACLKREQEN_L</a>&#160;&#160;&#160;(0x0001)       /* ACLK Clock Request Enable */</td></tr>
<tr class="separator:ae22485a246b41f2fc6752bcd5791d9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a02e2f924a69feec195c3d284556c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5a02e2f924a69feec195c3d284556c95">MCLKREQEN_L</a>&#160;&#160;&#160;(0x0002)       /* MCLK Clock Request Enable */</td></tr>
<tr class="separator:a5a02e2f924a69feec195c3d284556c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f8cddabd6540d26c998d040178695f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a90f8cddabd6540d26c998d040178695f">SMCLKREQEN_L</a>&#160;&#160;&#160;(0x0004)       /* SMCLK Clock Request Enable */</td></tr>
<tr class="separator:a90f8cddabd6540d26c998d040178695f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3755091250f5715c03daa3301bd66280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3755091250f5715c03daa3301bd66280">MODCLKREQEN_L</a>&#160;&#160;&#160;(0x0008)       /* MODOSC Clock Request Enable */</td></tr>
<tr class="separator:a3755091250f5715c03daa3301bd66280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413bda3c2e6ba2c8cc1545158cf8e14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a>&#160;&#160;&#160;(0x0000)       /* DMA Module Control 0 */</td></tr>
<tr class="separator:a413bda3c2e6ba2c8cc1545158cf8e14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c68b53036c9c1f5ebe5dfa58ecc1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a60c68b53036c9c1f5ebe5dfa58ecc1dc">OFS_DMACTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a></td></tr>
<tr class="separator:a60c68b53036c9c1f5ebe5dfa58ecc1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6d4767dee3d90d16c3c8dfbccc8e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2a6d4767dee3d90d16c3c8dfbccc8e7a">OFS_DMACTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a>+1</td></tr>
<tr class="separator:a2a6d4767dee3d90d16c3c8dfbccc8e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac144d2cd05d9ad988394551fb5c0b347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a>&#160;&#160;&#160;(0x0002)       /* DMA Module Control 1 */</td></tr>
<tr class="separator:ac144d2cd05d9ad988394551fb5c0b347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06f290438c41c42d7c34d1c7d81b620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab06f290438c41c42d7c34d1c7d81b620">OFS_DMACTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a></td></tr>
<tr class="separator:ab06f290438c41c42d7c34d1c7d81b620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36fd129f3d6d3b937372342449098020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a36fd129f3d6d3b937372342449098020">OFS_DMACTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a>+1</td></tr>
<tr class="separator:a36fd129f3d6d3b937372342449098020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcc5bb18fd3694e43a62483e2e0dcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a>&#160;&#160;&#160;(0x0004)       /* DMA Module Control 2 */</td></tr>
<tr class="separator:a9bcc5bb18fd3694e43a62483e2e0dcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9f6cbc03b656a6aea439ff0e6c1ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d9f6cbc03b656a6aea439ff0e6c1ec6">OFS_DMACTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a></td></tr>
<tr class="separator:a9d9f6cbc03b656a6aea439ff0e6c1ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a553671208743061f9967065bb54c648e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a553671208743061f9967065bb54c648e">OFS_DMACTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a>+1</td></tr>
<tr class="separator:a553671208743061f9967065bb54c648e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bdf12f39344a7b02617d097fed8eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a>&#160;&#160;&#160;(0x0006)       /* DMA Module Control 3 */</td></tr>
<tr class="separator:ad5bdf12f39344a7b02617d097fed8eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74fdc91acbdb740e02290c0db8cfe64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac74fdc91acbdb740e02290c0db8cfe64">OFS_DMACTL3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a></td></tr>
<tr class="separator:ac74fdc91acbdb740e02290c0db8cfe64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b17bf2fe07d71f2b41479e90d9c1c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b17bf2fe07d71f2b41479e90d9c1c5f">OFS_DMACTL3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a>+1</td></tr>
<tr class="separator:a3b17bf2fe07d71f2b41479e90d9c1c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4819c16c929cad00258e07af28402b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a>&#160;&#160;&#160;(0x0008)       /* DMA Module Control 4 */</td></tr>
<tr class="separator:a3b4819c16c929cad00258e07af28402b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80778e6336824224d7353df225575a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a80778e6336824224d7353df225575a75">OFS_DMACTL4_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a></td></tr>
<tr class="separator:a80778e6336824224d7353df225575a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54559d739f23b50b347f3fa272a88093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54559d739f23b50b347f3fa272a88093">OFS_DMACTL4_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a>+1</td></tr>
<tr class="separator:a54559d739f23b50b347f3fa272a88093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6481f2fe9fb89c611bff9e3313ba6807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a>&#160;&#160;&#160;(0x000E)       /* DMA Interrupt Vector Word */</td></tr>
<tr class="separator:a6481f2fe9fb89c611bff9e3313ba6807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a529e9f1c2c33b343ab9489dfaebb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54a529e9f1c2c33b343ab9489dfaebb8">OFS_DMAIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a></td></tr>
<tr class="separator:a54a529e9f1c2c33b343ab9489dfaebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529fa081890bf3796aa062d59b216706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a529fa081890bf3796aa062d59b216706">OFS_DMAIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a>+1</td></tr>
<tr class="separator:a529fa081890bf3796aa062d59b216706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa52bf63037dcbe9ae8d60e98ef41163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a>&#160;&#160;&#160;(0x0010)       /* DMA Channel 0 Control */</td></tr>
<tr class="separator:afa52bf63037dcbe9ae8d60e98ef41163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae950582e85b82b1e6f3e193301d4b29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae950582e85b82b1e6f3e193301d4b29c">OFS_DMA0CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a></td></tr>
<tr class="separator:ae950582e85b82b1e6f3e193301d4b29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2be638ed2e30398556b984282fad5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad2be638ed2e30398556b984282fad5e8">OFS_DMA0CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a>+1</td></tr>
<tr class="separator:ad2be638ed2e30398556b984282fad5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81da65c3bc30612de24113d9ea1e149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81da65c3bc30612de24113d9ea1e149e">OFS_DMA0SA</a>&#160;&#160;&#160;(0x0012)       /* DMA Channel 0 Source Address */</td></tr>
<tr class="separator:a81da65c3bc30612de24113d9ea1e149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e75ddc88371250f224f1708fb1a3392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e75ddc88371250f224f1708fb1a3392">OFS_DMA0DA</a>&#160;&#160;&#160;(0x0016)       /* DMA Channel 0 Destination Address */</td></tr>
<tr class="separator:a0e75ddc88371250f224f1708fb1a3392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477cc92f78d396968eed6f44d7c2f624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a477cc92f78d396968eed6f44d7c2f624">OFS_DMA0SZ</a>&#160;&#160;&#160;(0x001A)       /* DMA Channel 0 Transfer Size */</td></tr>
<tr class="separator:a477cc92f78d396968eed6f44d7c2f624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3346d8924bd4261d9b27bafbb1b83276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a>&#160;&#160;&#160;(0x0020)       /* DMA Channel 1 Control */</td></tr>
<tr class="separator:a3346d8924bd4261d9b27bafbb1b83276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a7484e8296492376d3df6a18b6f19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a46a7484e8296492376d3df6a18b6f19b">OFS_DMA1CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a></td></tr>
<tr class="separator:a46a7484e8296492376d3df6a18b6f19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae97692f7e975c20237c209bd24349f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8ae97692f7e975c20237c209bd24349f">OFS_DMA1CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a>+1</td></tr>
<tr class="separator:a8ae97692f7e975c20237c209bd24349f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830762e334b9857842f8ecd84453bd28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a830762e334b9857842f8ecd84453bd28">OFS_DMA1SA</a>&#160;&#160;&#160;(0x0022)       /* DMA Channel 1 Source Address */</td></tr>
<tr class="separator:a830762e334b9857842f8ecd84453bd28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfc4e99335a5ed95ac14ab6df4bdaed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabfc4e99335a5ed95ac14ab6df4bdaed">OFS_DMA1DA</a>&#160;&#160;&#160;(0x0026)       /* DMA Channel 1 Destination Address */</td></tr>
<tr class="separator:aabfc4e99335a5ed95ac14ab6df4bdaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c065b0025ebc59c7acd76ee07321060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9c065b0025ebc59c7acd76ee07321060">OFS_DMA1SZ</a>&#160;&#160;&#160;(0x002A)       /* DMA Channel 1 Transfer Size */</td></tr>
<tr class="separator:a9c065b0025ebc59c7acd76ee07321060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae259e5aec1c165596f982fafa57f44a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a>&#160;&#160;&#160;(0x0030)       /* DMA Channel 2 Control */</td></tr>
<tr class="separator:ae259e5aec1c165596f982fafa57f44a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d337c423c5dbc1f923fd3eb272cdd9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d337c423c5dbc1f923fd3eb272cdd9d">OFS_DMA2CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a></td></tr>
<tr class="separator:a2d337c423c5dbc1f923fd3eb272cdd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87f2ecefa95b3e749c9b311c639e4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab87f2ecefa95b3e749c9b311c639e4c7">OFS_DMA2CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a>+1</td></tr>
<tr class="separator:ab87f2ecefa95b3e749c9b311c639e4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31f1da7b568654b6c27d150153cf681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab31f1da7b568654b6c27d150153cf681">OFS_DMA2SA</a>&#160;&#160;&#160;(0x0032)       /* DMA Channel 2 Source Address */</td></tr>
<tr class="separator:ab31f1da7b568654b6c27d150153cf681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d7357054d4e0eabf2169fc2fb311ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47d7357054d4e0eabf2169fc2fb311ef">OFS_DMA2DA</a>&#160;&#160;&#160;(0x0036)       /* DMA Channel 2 Destination Address */</td></tr>
<tr class="separator:a47d7357054d4e0eabf2169fc2fb311ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe50948b4759b57e8811faa4306b9d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afe50948b4759b57e8811faa4306b9d9b">OFS_DMA2SZ</a>&#160;&#160;&#160;(0x003A)       /* DMA Channel 2 Transfer Size */</td></tr>
<tr class="separator:afe50948b4759b57e8811faa4306b9d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a53574274272f5d85fd964c57dd3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a11a53574274272f5d85fd964c57dd3e4">DMA0TSEL0</a>&#160;&#160;&#160;(0x0001)       /* DMA channel 0 transfer select bit 0 */</td></tr>
<tr class="separator:a11a53574274272f5d85fd964c57dd3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb004e38060a4292dc846e8376aabb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8eb004e38060a4292dc846e8376aabb5">DMA0TSEL1</a>&#160;&#160;&#160;(0x0002)       /* DMA channel 0 transfer select bit 1 */</td></tr>
<tr class="separator:a8eb004e38060a4292dc846e8376aabb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeedc84a2c9f625ca9cf321138a080f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adeedc84a2c9f625ca9cf321138a080f0">DMA0TSEL2</a>&#160;&#160;&#160;(0x0004)       /* DMA channel 0 transfer select bit 2 */</td></tr>
<tr class="separator:adeedc84a2c9f625ca9cf321138a080f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59624e59ee2dc0017112f33482b7a18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a59624e59ee2dc0017112f33482b7a18a">DMA0TSEL3</a>&#160;&#160;&#160;(0x0008)       /* DMA channel 0 transfer select bit 3 */</td></tr>
<tr class="separator:a59624e59ee2dc0017112f33482b7a18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6bd7a4de9c079ed417d2e47d62a8aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e6bd7a4de9c079ed417d2e47d62a8aa">DMA0TSEL4</a>&#160;&#160;&#160;(0x0010)       /* DMA channel 0 transfer select bit 4 */</td></tr>
<tr class="separator:a0e6bd7a4de9c079ed417d2e47d62a8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244a44bcb6b780ecacbef9d6ce0159e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a244a44bcb6b780ecacbef9d6ce0159e2">DMA1TSEL0</a>&#160;&#160;&#160;(0x0100)       /* DMA channel 1 transfer select bit 0 */</td></tr>
<tr class="separator:a244a44bcb6b780ecacbef9d6ce0159e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d882b4e435f492eb3452d3280517cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d882b4e435f492eb3452d3280517cab">DMA1TSEL1</a>&#160;&#160;&#160;(0x0200)       /* DMA channel 1 transfer select bit 1 */</td></tr>
<tr class="separator:a9d882b4e435f492eb3452d3280517cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6626c80e5e333f9d09c1d1e9af71d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac6626c80e5e333f9d09c1d1e9af71d3f">DMA1TSEL2</a>&#160;&#160;&#160;(0x0400)       /* DMA channel 1 transfer select bit 2 */</td></tr>
<tr class="separator:ac6626c80e5e333f9d09c1d1e9af71d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe5b6e8c309497826998c9360a836d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabe5b6e8c309497826998c9360a836d0">DMA1TSEL3</a>&#160;&#160;&#160;(0x0800)       /* DMA channel 1 transfer select bit 3 */</td></tr>
<tr class="separator:aabe5b6e8c309497826998c9360a836d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa540040d35576af9554bc5cf8adebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa540040d35576af9554bc5cf8adebbf1">DMA1TSEL4</a>&#160;&#160;&#160;(0x1000)       /* DMA channel 1 transfer select bit 4 */</td></tr>
<tr class="separator:aa540040d35576af9554bc5cf8adebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab552d5f50c10d291557a608e3e1af503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab552d5f50c10d291557a608e3e1af503">DMA0TSEL0_L</a>&#160;&#160;&#160;(0x0001)       /* DMA channel 0 transfer select bit 0 */</td></tr>
<tr class="separator:ab552d5f50c10d291557a608e3e1af503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7fbdb50d9f408daacb22729f50f64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c7fbdb50d9f408daacb22729f50f64d">DMA0TSEL1_L</a>&#160;&#160;&#160;(0x0002)       /* DMA channel 0 transfer select bit 1 */</td></tr>
<tr class="separator:a5c7fbdb50d9f408daacb22729f50f64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61221a29542bfdf2114c68d28ab8e7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a61221a29542bfdf2114c68d28ab8e7dd">DMA0TSEL2_L</a>&#160;&#160;&#160;(0x0004)       /* DMA channel 0 transfer select bit 2 */</td></tr>
<tr class="separator:a61221a29542bfdf2114c68d28ab8e7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34033eb23bea55165c906e760b3fb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af34033eb23bea55165c906e760b3fb96">DMA0TSEL3_L</a>&#160;&#160;&#160;(0x0008)       /* DMA channel 0 transfer select bit 3 */</td></tr>
<tr class="separator:af34033eb23bea55165c906e760b3fb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd6cb8cf22cbfb26e52cc41141c805b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6dd6cb8cf22cbfb26e52cc41141c805b">DMA0TSEL4_L</a>&#160;&#160;&#160;(0x0010)       /* DMA channel 0 transfer select bit 4 */</td></tr>
<tr class="separator:a6dd6cb8cf22cbfb26e52cc41141c805b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5325e5219ce199fcb99380901358d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aac5325e5219ce199fcb99380901358d3">DMA1TSEL0_H</a>&#160;&#160;&#160;(0x0001)       /* DMA channel 1 transfer select bit 0 */</td></tr>
<tr class="separator:aac5325e5219ce199fcb99380901358d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2392e914cba01600d1a1812aa34d064d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2392e914cba01600d1a1812aa34d064d">DMA1TSEL1_H</a>&#160;&#160;&#160;(0x0002)       /* DMA channel 1 transfer select bit 1 */</td></tr>
<tr class="separator:a2392e914cba01600d1a1812aa34d064d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a36d9d62d5ea53021751986cac89158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a36d9d62d5ea53021751986cac89158">DMA1TSEL2_H</a>&#160;&#160;&#160;(0x0004)       /* DMA channel 1 transfer select bit 2 */</td></tr>
<tr class="separator:a7a36d9d62d5ea53021751986cac89158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f588b8311a7bb20efc89fcc02add6d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f588b8311a7bb20efc89fcc02add6d5">DMA1TSEL3_H</a>&#160;&#160;&#160;(0x0008)       /* DMA channel 1 transfer select bit 3 */</td></tr>
<tr class="separator:a4f588b8311a7bb20efc89fcc02add6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae386932adcaa1c338e78fd072f7bbfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae386932adcaa1c338e78fd072f7bbfe3">DMA1TSEL4_H</a>&#160;&#160;&#160;(0x0010)       /* DMA channel 1 transfer select bit 4 */</td></tr>
<tr class="separator:ae386932adcaa1c338e78fd072f7bbfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadcfd83dda08a991aed772f3643024a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aadcfd83dda08a991aed772f3643024a5">DMA2TSEL0</a>&#160;&#160;&#160;(0x0001)       /* DMA channel 2 transfer select bit 0 */</td></tr>
<tr class="separator:aadcfd83dda08a991aed772f3643024a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8586ac7d752caff2c0983c6dbc1704cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8586ac7d752caff2c0983c6dbc1704cb">DMA2TSEL1</a>&#160;&#160;&#160;(0x0002)       /* DMA channel 2 transfer select bit 1 */</td></tr>
<tr class="separator:a8586ac7d752caff2c0983c6dbc1704cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041e71f735b7a89b889bb47a6c6600da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a041e71f735b7a89b889bb47a6c6600da">DMA2TSEL2</a>&#160;&#160;&#160;(0x0004)       /* DMA channel 2 transfer select bit 2 */</td></tr>
<tr class="separator:a041e71f735b7a89b889bb47a6c6600da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2420c2a665f441a76f34b158c1eeba19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2420c2a665f441a76f34b158c1eeba19">DMA2TSEL3</a>&#160;&#160;&#160;(0x0008)       /* DMA channel 2 transfer select bit 3 */</td></tr>
<tr class="separator:a2420c2a665f441a76f34b158c1eeba19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e8d21c836e0455659938acadcc0ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a77e8d21c836e0455659938acadcc0ed8">DMA2TSEL4</a>&#160;&#160;&#160;(0x0010)       /* DMA channel 2 transfer select bit 4 */</td></tr>
<tr class="separator:a77e8d21c836e0455659938acadcc0ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cf7ffdceb41e31e69a17b4d6940432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad9cf7ffdceb41e31e69a17b4d6940432">DMA2TSEL0_L</a>&#160;&#160;&#160;(0x0001)       /* DMA channel 2 transfer select bit 0 */</td></tr>
<tr class="separator:ad9cf7ffdceb41e31e69a17b4d6940432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae175c19da5cc03babc7b43ca1249e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aae175c19da5cc03babc7b43ca1249e3b">DMA2TSEL1_L</a>&#160;&#160;&#160;(0x0002)       /* DMA channel 2 transfer select bit 1 */</td></tr>
<tr class="separator:aae175c19da5cc03babc7b43ca1249e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f328886ee91426628414bf29e3d03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa0f328886ee91426628414bf29e3d03b">DMA2TSEL2_L</a>&#160;&#160;&#160;(0x0004)       /* DMA channel 2 transfer select bit 2 */</td></tr>
<tr class="separator:aa0f328886ee91426628414bf29e3d03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dda2e25ed5d29b8dbd5801dd918668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29dda2e25ed5d29b8dbd5801dd918668">DMA2TSEL3_L</a>&#160;&#160;&#160;(0x0008)       /* DMA channel 2 transfer select bit 3 */</td></tr>
<tr class="separator:a29dda2e25ed5d29b8dbd5801dd918668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d440fb5c66d6c1311a80b64a5441e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a10d440fb5c66d6c1311a80b64a5441e4">DMA2TSEL4_L</a>&#160;&#160;&#160;(0x0010)       /* DMA channel 2 transfer select bit 4 */</td></tr>
<tr class="separator:a10d440fb5c66d6c1311a80b64a5441e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bcb3f230648344ddef03d2ccea19eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02bcb3f230648344ddef03d2ccea19eb">ENNMI</a>&#160;&#160;&#160;(0x0001)       /* Enable NMI interruption of DMA */</td></tr>
<tr class="separator:a02bcb3f230648344ddef03d2ccea19eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d48ecc012cc80477ac9fe804e3775c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af1d48ecc012cc80477ac9fe804e3775c">ROUNDROBIN</a>&#160;&#160;&#160;(0x0002)       /* Round-Robin DMA channel priorities */</td></tr>
<tr class="separator:af1d48ecc012cc80477ac9fe804e3775c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504d3ba8de42fb739343b5a2230adcb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a504d3ba8de42fb739343b5a2230adcb9">DMARMWDIS</a>&#160;&#160;&#160;(0x0004)       /* Inhibited DMA transfers during read-modify-write CPU operations */</td></tr>
<tr class="separator:a504d3ba8de42fb739343b5a2230adcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ffbf51a7d80bf56d2f730ebd589806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29ffbf51a7d80bf56d2f730ebd589806">ENNMI_L</a>&#160;&#160;&#160;(0x0001)       /* Enable NMI interruption of DMA */</td></tr>
<tr class="separator:a29ffbf51a7d80bf56d2f730ebd589806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae9f75a7d05ddf6bc76e8ed982027c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abae9f75a7d05ddf6bc76e8ed982027c0">ROUNDROBIN_L</a>&#160;&#160;&#160;(0x0002)       /* Round-Robin DMA channel priorities */</td></tr>
<tr class="separator:abae9f75a7d05ddf6bc76e8ed982027c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b65913a3f6470fe8297b222c7ebcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af7b65913a3f6470fe8297b222c7ebcb2">DMARMWDIS_L</a>&#160;&#160;&#160;(0x0004)       /* Inhibited DMA transfers during read-modify-write CPU operations */</td></tr>
<tr class="separator:af7b65913a3f6470fe8297b222c7ebcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e90d17e1521f4f83da649b3bc79b3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e90d17e1521f4f83da649b3bc79b3ef">DMAREQ</a>&#160;&#160;&#160;(0x0001)       /* Initiate DMA transfer with DMATSEL */</td></tr>
<tr class="separator:a5e90d17e1521f4f83da649b3bc79b3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d7c9f02bb7e738557accb071509e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a20d7c9f02bb7e738557accb071509e1c">DMAABORT</a>&#160;&#160;&#160;(0x0002)       /* DMA transfer aborted by NMI */</td></tr>
<tr class="separator:a20d7c9f02bb7e738557accb071509e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8293f220c6dcf823b6d8220562b81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6b8293f220c6dcf823b6d8220562b81e">DMAIE</a>&#160;&#160;&#160;(0x0004)       /* DMA interrupt enable */</td></tr>
<tr class="separator:a6b8293f220c6dcf823b6d8220562b81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d2154df69c8c9daee7da94496b9325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a39d2154df69c8c9daee7da94496b9325">DMAIFG</a>&#160;&#160;&#160;(0x0008)       /* DMA interrupt flag */</td></tr>
<tr class="separator:a39d2154df69c8c9daee7da94496b9325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c55cb8ff888a37e6a2811ef35e1dc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1c55cb8ff888a37e6a2811ef35e1dc8a">DMAEN</a>&#160;&#160;&#160;(0x0010)       /* DMA enable */</td></tr>
<tr class="separator:a1c55cb8ff888a37e6a2811ef35e1dc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e45390385e7407c81e332b50484dd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e45390385e7407c81e332b50484dd8c">DMALEVEL</a>&#160;&#160;&#160;(0x0020)       /* DMA level sensitive trigger select */</td></tr>
<tr class="separator:a5e45390385e7407c81e332b50484dd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d3fa5c1c9e2369f56580a663815d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a86d3fa5c1c9e2369f56580a663815d1b">DMASRCBYTE</a>&#160;&#160;&#160;(0x0040)       /* DMA source byte */</td></tr>
<tr class="separator:a86d3fa5c1c9e2369f56580a663815d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8ca78dcd79dfb743c5db01787a1161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e8ca78dcd79dfb743c5db01787a1161">DMADSTBYTE</a>&#160;&#160;&#160;(0x0080)       /* DMA destination byte */</td></tr>
<tr class="separator:a5e8ca78dcd79dfb743c5db01787a1161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc971c59cde15e31ff2aaa132639c5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abc971c59cde15e31ff2aaa132639c5ee">DMASRCINCR0</a>&#160;&#160;&#160;(0x0100)       /* DMA source increment bit 0 */</td></tr>
<tr class="separator:abc971c59cde15e31ff2aaa132639c5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e46c245e4e27f382294cbc283036ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a11e46c245e4e27f382294cbc283036ca">DMASRCINCR1</a>&#160;&#160;&#160;(0x0200)       /* DMA source increment bit 1 */</td></tr>
<tr class="separator:a11e46c245e4e27f382294cbc283036ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff9870252b55e2c594cfa8cd6bfaf15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ff9870252b55e2c594cfa8cd6bfaf15">DMADSTINCR0</a>&#160;&#160;&#160;(0x0400)       /* DMA destination increment bit 0 */</td></tr>
<tr class="separator:a1ff9870252b55e2c594cfa8cd6bfaf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be5b1994e7affbefa6eb9f6a7a13abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7be5b1994e7affbefa6eb9f6a7a13abc">DMADSTINCR1</a>&#160;&#160;&#160;(0x0800)       /* DMA destination increment bit 1 */</td></tr>
<tr class="separator:a7be5b1994e7affbefa6eb9f6a7a13abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000241ed8b078422d87ba5aed5166c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a000241ed8b078422d87ba5aed5166c2a">DMADT0</a>&#160;&#160;&#160;(0x1000)       /* DMA transfer mode bit 0 */</td></tr>
<tr class="separator:a000241ed8b078422d87ba5aed5166c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e841538e65196c12d326395425472b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e841538e65196c12d326395425472b2">DMADT1</a>&#160;&#160;&#160;(0x2000)       /* DMA transfer mode bit 1 */</td></tr>
<tr class="separator:a8e841538e65196c12d326395425472b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1945111adb1cf4dc33a079580fe6cef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1945111adb1cf4dc33a079580fe6cef9">DMADT2</a>&#160;&#160;&#160;(0x4000)       /* DMA transfer mode bit 2 */</td></tr>
<tr class="separator:a1945111adb1cf4dc33a079580fe6cef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe46c7a6f5ccfbd8c421bf4f7003495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adbe46c7a6f5ccfbd8c421bf4f7003495">DMAREQ_L</a>&#160;&#160;&#160;(0x0001)       /* Initiate DMA transfer with DMATSEL */</td></tr>
<tr class="separator:adbe46c7a6f5ccfbd8c421bf4f7003495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6241e2286b73f536ac61b417c77a753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad6241e2286b73f536ac61b417c77a753">DMAABORT_L</a>&#160;&#160;&#160;(0x0002)       /* DMA transfer aborted by NMI */</td></tr>
<tr class="separator:ad6241e2286b73f536ac61b417c77a753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03cdd2e4921b4ac80f2875b2053ea71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae03cdd2e4921b4ac80f2875b2053ea71">DMAIE_L</a>&#160;&#160;&#160;(0x0004)       /* DMA interrupt enable */</td></tr>
<tr class="separator:ae03cdd2e4921b4ac80f2875b2053ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35ff0ce6b47f8d71db18f278af43b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af35ff0ce6b47f8d71db18f278af43b38">DMAIFG_L</a>&#160;&#160;&#160;(0x0008)       /* DMA interrupt flag */</td></tr>
<tr class="separator:af35ff0ce6b47f8d71db18f278af43b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2607a06512c3db1df1f17958e2e5a2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2607a06512c3db1df1f17958e2e5a2dd">DMAEN_L</a>&#160;&#160;&#160;(0x0010)       /* DMA enable */</td></tr>
<tr class="separator:a2607a06512c3db1df1f17958e2e5a2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb697be63c7513dcb96ddc2e7d75e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6eb697be63c7513dcb96ddc2e7d75e6a">DMALEVEL_L</a>&#160;&#160;&#160;(0x0020)       /* DMA level sensitive trigger select */</td></tr>
<tr class="separator:a6eb697be63c7513dcb96ddc2e7d75e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe386e7773b9dd71790a72d793481c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abe386e7773b9dd71790a72d793481c69">DMASRCBYTE_L</a>&#160;&#160;&#160;(0x0040)       /* DMA source byte */</td></tr>
<tr class="separator:abe386e7773b9dd71790a72d793481c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edda73d37a2216d098727f992a27384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9edda73d37a2216d098727f992a27384">DMADSTBYTE_L</a>&#160;&#160;&#160;(0x0080)       /* DMA destination byte */</td></tr>
<tr class="separator:a9edda73d37a2216d098727f992a27384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75834c893b7d65d1038e70fa7e28aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a75834c893b7d65d1038e70fa7e28aaa8">DMASRCINCR0_H</a>&#160;&#160;&#160;(0x0001)       /* DMA source increment bit 0 */</td></tr>
<tr class="separator:a75834c893b7d65d1038e70fa7e28aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d4ca27c0f6a526f1b9622c150c7137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a77d4ca27c0f6a526f1b9622c150c7137">DMASRCINCR1_H</a>&#160;&#160;&#160;(0x0002)       /* DMA source increment bit 1 */</td></tr>
<tr class="separator:a77d4ca27c0f6a526f1b9622c150c7137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f377cd79cdf2467f168c1d32cb7a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac3f377cd79cdf2467f168c1d32cb7a1a">DMADSTINCR0_H</a>&#160;&#160;&#160;(0x0004)       /* DMA destination increment bit 0 */</td></tr>
<tr class="separator:ac3f377cd79cdf2467f168c1d32cb7a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197364ebabf15f9165cb04e07187ef3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a197364ebabf15f9165cb04e07187ef3d">DMADSTINCR1_H</a>&#160;&#160;&#160;(0x0008)       /* DMA destination increment bit 1 */</td></tr>
<tr class="separator:a197364ebabf15f9165cb04e07187ef3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4a4cacaa7896da9f54946c268bff62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5b4a4cacaa7896da9f54946c268bff62">DMADT0_H</a>&#160;&#160;&#160;(0x0010)       /* DMA transfer mode bit 0 */</td></tr>
<tr class="separator:a5b4a4cacaa7896da9f54946c268bff62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abcd3388068fd5d84acc7d22400ce25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9abcd3388068fd5d84acc7d22400ce25">DMADT1_H</a>&#160;&#160;&#160;(0x0020)       /* DMA transfer mode bit 1 */</td></tr>
<tr class="separator:a9abcd3388068fd5d84acc7d22400ce25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5063451bae4f5d134ce7295949308c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5063451bae4f5d134ce7295949308c64">DMADT2_H</a>&#160;&#160;&#160;(0x0040)       /* DMA transfer mode bit 2 */</td></tr>
<tr class="separator:a5063451bae4f5d134ce7295949308c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c123d946f198a3e8c1fa002f165b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44c123d946f198a3e8c1fa002f165b06">DMASWDW</a>&#160;&#160;&#160;(0*0x0040u)    /* DMA transfer: source word to destination word */</td></tr>
<tr class="separator:a44c123d946f198a3e8c1fa002f165b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace456b70b0ba64865983fd1ac3825fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace456b70b0ba64865983fd1ac3825fc6">DMASBDW</a>&#160;&#160;&#160;(1*0x0040u)    /* DMA transfer: source byte to destination word */</td></tr>
<tr class="separator:ace456b70b0ba64865983fd1ac3825fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaff8f448ef539e7ca001b301fd41ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeaff8f448ef539e7ca001b301fd41ddd">DMASWDB</a>&#160;&#160;&#160;(2*0x0040u)    /* DMA transfer: source word to destination byte */</td></tr>
<tr class="separator:aeaff8f448ef539e7ca001b301fd41ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf13bbafd38741617f3a28c33b33c22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaf13bbafd38741617f3a28c33b33c22a">DMASBDB</a>&#160;&#160;&#160;(3*0x0040u)    /* DMA transfer: source byte to destination byte */</td></tr>
<tr class="separator:aaf13bbafd38741617f3a28c33b33c22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3615b03d97e13408d88e3dc08eb713a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af3615b03d97e13408d88e3dc08eb713a">DMASRCINCR_0</a>&#160;&#160;&#160;(0*0x0100u)    /* DMA source increment 0: source address unchanged */</td></tr>
<tr class="separator:af3615b03d97e13408d88e3dc08eb713a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29d85bbbad141b96d0fa6c7a82bd3f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af29d85bbbad141b96d0fa6c7a82bd3f4">DMASRCINCR_1</a>&#160;&#160;&#160;(1*0x0100u)    /* DMA source increment 1: source address unchanged */</td></tr>
<tr class="separator:af29d85bbbad141b96d0fa6c7a82bd3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4d43af6e8c95d79c90c42f5c0286df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abf4d43af6e8c95d79c90c42f5c0286df">DMASRCINCR_2</a>&#160;&#160;&#160;(2*0x0100u)    /* DMA source increment 2: source address decremented */</td></tr>
<tr class="separator:abf4d43af6e8c95d79c90c42f5c0286df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476f284c870177714d57c3346af18bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a476f284c870177714d57c3346af18bac">DMASRCINCR_3</a>&#160;&#160;&#160;(3*0x0100u)    /* DMA source increment 3: source address incremented */</td></tr>
<tr class="separator:a476f284c870177714d57c3346af18bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9a3b6986422feebe24a354ec801845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d9a3b6986422feebe24a354ec801845">DMADSTINCR_0</a>&#160;&#160;&#160;(0*0x0400u)    /* DMA destination increment 0: destination address unchanged */</td></tr>
<tr class="separator:a2d9a3b6986422feebe24a354ec801845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4184302beb53c9269bd3c57cb4be8fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4184302beb53c9269bd3c57cb4be8fdb">DMADSTINCR_1</a>&#160;&#160;&#160;(1*0x0400u)    /* DMA destination increment 1: destination address unchanged */</td></tr>
<tr class="separator:a4184302beb53c9269bd3c57cb4be8fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09e844d001a06c6c1a5338d4fea9c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab09e844d001a06c6c1a5338d4fea9c48">DMADSTINCR_2</a>&#160;&#160;&#160;(2*0x0400u)    /* DMA destination increment 2: destination address decremented */</td></tr>
<tr class="separator:ab09e844d001a06c6c1a5338d4fea9c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e552c300474e317ab173257e53ec9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58e552c300474e317ab173257e53ec9f">DMADSTINCR_3</a>&#160;&#160;&#160;(3*0x0400u)    /* DMA destination increment 3: destination address incremented */</td></tr>
<tr class="separator:a58e552c300474e317ab173257e53ec9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22edf5e5c811f780f7c0d53e62ca2a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22edf5e5c811f780f7c0d53e62ca2a6b">DMADT_0</a>&#160;&#160;&#160;(0*0x1000u)    /* DMA transfer mode 0: Single transfer */</td></tr>
<tr class="separator:a22edf5e5c811f780f7c0d53e62ca2a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9859eed4e74637063084d8ade54efe6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9859eed4e74637063084d8ade54efe6a">DMADT_1</a>&#160;&#160;&#160;(1*0x1000u)    /* DMA transfer mode 1: Block transfer */</td></tr>
<tr class="separator:a9859eed4e74637063084d8ade54efe6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c928cf9f8536af2e9939aa52ce1879c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c928cf9f8536af2e9939aa52ce1879c">DMADT_2</a>&#160;&#160;&#160;(2*0x1000u)    /* DMA transfer mode 2: Burst-Block transfer */</td></tr>
<tr class="separator:a5c928cf9f8536af2e9939aa52ce1879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb2cf0764b84da1b7bd75b6cdfcfcf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7fb2cf0764b84da1b7bd75b6cdfcfcf4">DMADT_3</a>&#160;&#160;&#160;(3*0x1000u)    /* DMA transfer mode 3: Burst-Block transfer */</td></tr>
<tr class="separator:a7fb2cf0764b84da1b7bd75b6cdfcfcf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b03abbfdb6d46263aacf64fbdb9d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae1b03abbfdb6d46263aacf64fbdb9d1e">DMADT_4</a>&#160;&#160;&#160;(4*0x1000u)    /* DMA transfer mode 4: Repeated Single transfer */</td></tr>
<tr class="separator:ae1b03abbfdb6d46263aacf64fbdb9d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688e7bbae5f9758f0089b10bc600e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a688e7bbae5f9758f0089b10bc600e825">DMADT_5</a>&#160;&#160;&#160;(5*0x1000u)    /* DMA transfer mode 5: Repeated Block transfer */</td></tr>
<tr class="separator:a688e7bbae5f9758f0089b10bc600e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5224cb938a85a09b46ca2aafe113f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac5224cb938a85a09b46ca2aafe113f07">DMADT_6</a>&#160;&#160;&#160;(6*0x1000u)    /* DMA transfer mode 6: Repeated Burst-Block transfer */</td></tr>
<tr class="separator:ac5224cb938a85a09b46ca2aafe113f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446e703940355b829e111540fe740a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a446e703940355b829e111540fe740a89">DMADT_7</a>&#160;&#160;&#160;(7*0x1000u)    /* DMA transfer mode 7: Repeated Burst-Block transfer */</td></tr>
<tr class="separator:a446e703940355b829e111540fe740a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a87a40076e4709a2fc39dc6c5d4761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa9a87a40076e4709a2fc39dc6c5d4761">DMAIV_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:aa9a87a40076e4709a2fc39dc6c5d4761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98095068d988fda7c7470bdd6d97903f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a98095068d988fda7c7470bdd6d97903f">DMAIV_DMA0IFG</a>&#160;&#160;&#160;(0x0002)       /* DMA0IFG*/</td></tr>
<tr class="separator:a98095068d988fda7c7470bdd6d97903f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92412944ab558f33b87ed1b4ce207502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a92412944ab558f33b87ed1b4ce207502">DMAIV_DMA1IFG</a>&#160;&#160;&#160;(0x0004)       /* DMA1IFG*/</td></tr>
<tr class="separator:a92412944ab558f33b87ed1b4ce207502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5571863dea999b098698e60f8e3eedb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5571863dea999b098698e60f8e3eedb7">DMAIV_DMA2IFG</a>&#160;&#160;&#160;(0x0006)       /* DMA2IFG*/</td></tr>
<tr class="separator:a5571863dea999b098698e60f8e3eedb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af893c91b1920db6a1b124b934be5d5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af893c91b1920db6a1b124b934be5d5e4">OFS_FRCTL0</a>&#160;&#160;&#160;(0x0000)       /* FRAM Controller Control 0 */</td></tr>
<tr class="separator:af893c91b1920db6a1b124b934be5d5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963f069cef55eea847cfae8789000010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a963f069cef55eea847cfae8789000010">OFS_FRCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af893c91b1920db6a1b124b934be5d5e4">OFS_FRCTL0</a></td></tr>
<tr class="separator:a963f069cef55eea847cfae8789000010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5472bd46703303834684caad6eaff11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac5472bd46703303834684caad6eaff11">OFS_FRCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af893c91b1920db6a1b124b934be5d5e4">OFS_FRCTL0</a>+1</td></tr>
<tr class="separator:ac5472bd46703303834684caad6eaff11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a04a88e85c40e2aaf8b2347a5f65e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5a04a88e85c40e2aaf8b2347a5f65e8">OFS_GCCTL0</a>&#160;&#160;&#160;(0x0004)       /* General Control 0 */</td></tr>
<tr class="separator:af5a04a88e85c40e2aaf8b2347a5f65e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535a12713135314cd5ba9a17058f5f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a535a12713135314cd5ba9a17058f5f62">OFS_GCCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5a04a88e85c40e2aaf8b2347a5f65e8">OFS_GCCTL0</a></td></tr>
<tr class="separator:a535a12713135314cd5ba9a17058f5f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7feaf36211c1f51c9ae56bdf3a65ce46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7feaf36211c1f51c9ae56bdf3a65ce46">OFS_GCCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5a04a88e85c40e2aaf8b2347a5f65e8">OFS_GCCTL0</a>+1</td></tr>
<tr class="separator:a7feaf36211c1f51c9ae56bdf3a65ce46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2e6c6253eaf37714ab704b749db1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adb2e6c6253eaf37714ab704b749db1b6">OFS_GCCTL1</a>&#160;&#160;&#160;(0x0006)       /* General Control 1 */</td></tr>
<tr class="separator:adb2e6c6253eaf37714ab704b749db1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c1faf0c517b0a39fa6aa45a0e0016b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a60c1faf0c517b0a39fa6aa45a0e0016b">OFS_GCCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb2e6c6253eaf37714ab704b749db1b6">OFS_GCCTL1</a></td></tr>
<tr class="separator:a60c1faf0c517b0a39fa6aa45a0e0016b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6c76ddd7dde0b0bf6b5171b869952c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c6c76ddd7dde0b0bf6b5171b869952c">OFS_GCCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb2e6c6253eaf37714ab704b749db1b6">OFS_GCCTL1</a>+1</td></tr>
<tr class="separator:a7c6c76ddd7dde0b0bf6b5171b869952c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406466f4e1407b96f79d2237a550357c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a406466f4e1407b96f79d2237a550357c">FRPW</a>&#160;&#160;&#160;(0x9600)       /* FRAM password returned by read */</td></tr>
<tr class="separator:a406466f4e1407b96f79d2237a550357c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7738fa59caceee2fc5b93ca2b2edeb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7738fa59caceee2fc5b93ca2b2edeb6c">FWPW</a>&#160;&#160;&#160;(0xA500)       /* FRAM password for write */</td></tr>
<tr class="separator:a7738fa59caceee2fc5b93ca2b2edeb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd86fedd463d9e1f724fcc772cbae56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3cd86fedd463d9e1f724fcc772cbae56">FXPW</a>&#160;&#160;&#160;(0x3300)       /* for use with XOR instruction */</td></tr>
<tr class="separator:a3cd86fedd463d9e1f724fcc772cbae56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1f1702172805cd9793465884461807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aed1f1702172805cd9793465884461807">NPRECHG0</a>&#160;&#160;&#160;(0x0001)       /* FRAM Wait state Generator Precharge Time control Bit: 0 */</td></tr>
<tr class="separator:aed1f1702172805cd9793465884461807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a7a52ae290c561e773a1feb7340b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab5a7a52ae290c561e773a1feb7340b57">NPRECHG1</a>&#160;&#160;&#160;(0x0002)       /* FRAM Wait state Generator Precharge Time control Bit: 1 */</td></tr>
<tr class="separator:ab5a7a52ae290c561e773a1feb7340b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea497239dc90393d5b8d0b01a3a102f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ea497239dc90393d5b8d0b01a3a102f">NPRECHG2</a>&#160;&#160;&#160;(0x0004)       /* FRAM Wait state Generator Precharge Time control Bit: 2 */</td></tr>
<tr class="separator:a9ea497239dc90393d5b8d0b01a3a102f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6535f6502743dcb6102ce75f122a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa6535f6502743dcb6102ce75f122a610">NAUTO</a>&#160;&#160;&#160;(0x0008)       /* FRAM Disables the wait state generator */</td></tr>
<tr class="separator:aa6535f6502743dcb6102ce75f122a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f60f354d81a14982fa633b2ac3d613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad3f60f354d81a14982fa633b2ac3d613">NACCESS0</a>&#160;&#160;&#160;(0x0010)       /* FRAM Wait state Generator Access Time control Bit: 0 */</td></tr>
<tr class="separator:ad3f60f354d81a14982fa633b2ac3d613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7ec40421212ff7784184a3e488a222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e7ec40421212ff7784184a3e488a222">NACCESS1</a>&#160;&#160;&#160;(0x0020)       /* FRAM Wait state Generator Access Time control Bit: 1 */</td></tr>
<tr class="separator:a1e7ec40421212ff7784184a3e488a222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1543ce64abc49378d45f3ab0d96004e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac1543ce64abc49378d45f3ab0d96004e">NACCESS2</a>&#160;&#160;&#160;(0x0040)       /* FRAM Wait state Generator Access Time control Bit: 2 */</td></tr>
<tr class="separator:ac1543ce64abc49378d45f3ab0d96004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c5eccf5a82c04c12b09d9d8331ee77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a98c5eccf5a82c04c12b09d9d8331ee77">NPRECHG0_L</a>&#160;&#160;&#160;(0x0001)       /* FRAM Wait state Generator Precharge Time control Bit: 0 */</td></tr>
<tr class="separator:a98c5eccf5a82c04c12b09d9d8331ee77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8845664fee464cd00308edce0c4fd294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8845664fee464cd00308edce0c4fd294">NPRECHG1_L</a>&#160;&#160;&#160;(0x0002)       /* FRAM Wait state Generator Precharge Time control Bit: 1 */</td></tr>
<tr class="separator:a8845664fee464cd00308edce0c4fd294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac114f8e97443a9dcfadbccc5c76822e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac114f8e97443a9dcfadbccc5c76822e8">NPRECHG2_L</a>&#160;&#160;&#160;(0x0004)       /* FRAM Wait state Generator Precharge Time control Bit: 2 */</td></tr>
<tr class="separator:ac114f8e97443a9dcfadbccc5c76822e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e9b1037e87bfef91d75eeb7b915ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a60e9b1037e87bfef91d75eeb7b915ad6">NAUTO_L</a>&#160;&#160;&#160;(0x0008)       /* FRAM Disables the wait state generator */</td></tr>
<tr class="separator:a60e9b1037e87bfef91d75eeb7b915ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ccc2daf76616f465c92019a59dbe9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a03ccc2daf76616f465c92019a59dbe9e">NACCESS0_L</a>&#160;&#160;&#160;(0x0010)       /* FRAM Wait state Generator Access Time control Bit: 0 */</td></tr>
<tr class="separator:a03ccc2daf76616f465c92019a59dbe9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0f535d7858382eee85df6e6814adc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5b0f535d7858382eee85df6e6814adc7">NACCESS1_L</a>&#160;&#160;&#160;(0x0020)       /* FRAM Wait state Generator Access Time control Bit: 1 */</td></tr>
<tr class="separator:a5b0f535d7858382eee85df6e6814adc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8111748058d42a169c3f685f2a82371e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8111748058d42a169c3f685f2a82371e">NACCESS2_L</a>&#160;&#160;&#160;(0x0040)       /* FRAM Wait state Generator Access Time control Bit: 2 */</td></tr>
<tr class="separator:a8111748058d42a169c3f685f2a82371e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343cfba0fb2f1609d291c113bda8b87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a343cfba0fb2f1609d291c113bda8b87d">NPRECHG_0</a>&#160;&#160;&#160;(0x0000)       /* FRAM Wait state Generator Precharge Time control: 0 */</td></tr>
<tr class="separator:a343cfba0fb2f1609d291c113bda8b87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96434e67778d04d95fd4a3c5e0358659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a96434e67778d04d95fd4a3c5e0358659">NPRECHG_1</a>&#160;&#160;&#160;(0x0001)       /* FRAM Wait state Generator Precharge Time control: 1 */</td></tr>
<tr class="separator:a96434e67778d04d95fd4a3c5e0358659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90940e7a01ecf02c5ba6429c192d4d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a90940e7a01ecf02c5ba6429c192d4d96">NPRECHG_2</a>&#160;&#160;&#160;(0x0002)       /* FRAM Wait state Generator Precharge Time control: 2 */</td></tr>
<tr class="separator:a90940e7a01ecf02c5ba6429c192d4d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3f15cead42b024f14d12c60e9529e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae3f15cead42b024f14d12c60e9529e5b">NPRECHG_3</a>&#160;&#160;&#160;(0x0003)       /* FRAM Wait state Generator Precharge Time control: 3 */</td></tr>
<tr class="separator:ae3f15cead42b024f14d12c60e9529e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1794c753b99f309c662fbdf0cf2d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8c1794c753b99f309c662fbdf0cf2d4d">NPRECHG_4</a>&#160;&#160;&#160;(0x0004)       /* FRAM Wait state Generator Precharge Time control: 4 */</td></tr>
<tr class="separator:a8c1794c753b99f309c662fbdf0cf2d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1f2c87e13bc2e824316dd9d25ce200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a1f2c87e13bc2e824316dd9d25ce200">NPRECHG_5</a>&#160;&#160;&#160;(0x0005)       /* FRAM Wait state Generator Precharge Time control: 5 */</td></tr>
<tr class="separator:a7a1f2c87e13bc2e824316dd9d25ce200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8884b89e36722f0e28e5005cd2682411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8884b89e36722f0e28e5005cd2682411">NPRECHG_6</a>&#160;&#160;&#160;(0x0006)       /* FRAM Wait state Generator Precharge Time control: 6 */</td></tr>
<tr class="separator:a8884b89e36722f0e28e5005cd2682411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac446af6437c1cb6c1ea78102bdd671f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac446af6437c1cb6c1ea78102bdd671f3">NPRECHG_7</a>&#160;&#160;&#160;(0x0007)       /* FRAM Wait state Generator Precharge Time control: 7 */</td></tr>
<tr class="separator:ac446af6437c1cb6c1ea78102bdd671f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656d368f0ff1db314f50205be3c18c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a656d368f0ff1db314f50205be3c18c26">NACCESS_0</a>&#160;&#160;&#160;(0x0000)       /* FRAM Wait state Generator Access Time control: 0 */</td></tr>
<tr class="separator:a656d368f0ff1db314f50205be3c18c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5187cde62207ba6a9f39d6f0e7731dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5187cde62207ba6a9f39d6f0e7731dd7">NACCESS_1</a>&#160;&#160;&#160;(0x0010)       /* FRAM Wait state Generator Access Time control: 1 */</td></tr>
<tr class="separator:a5187cde62207ba6a9f39d6f0e7731dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7250671398576e2788c5ff2a485dfbd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7250671398576e2788c5ff2a485dfbd0">NACCESS_2</a>&#160;&#160;&#160;(0x0020)       /* FRAM Wait state Generator Access Time control: 2 */</td></tr>
<tr class="separator:a7250671398576e2788c5ff2a485dfbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b1e6f32674e3f386bcbef39f033a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54b1e6f32674e3f386bcbef39f033a68">NACCESS_3</a>&#160;&#160;&#160;(0x0030)       /* FRAM Wait state Generator Access Time control: 3 */</td></tr>
<tr class="separator:a54b1e6f32674e3f386bcbef39f033a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e54fe21588bc0deb9d46355e5656dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e54fe21588bc0deb9d46355e5656dcb">NACCESS_4</a>&#160;&#160;&#160;(0x0040)       /* FRAM Wait state Generator Access Time control: 4 */</td></tr>
<tr class="separator:a8e54fe21588bc0deb9d46355e5656dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266a2fed97e54773c1230a392d064dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a266a2fed97e54773c1230a392d064dca">NACCESS_5</a>&#160;&#160;&#160;(0x0050)       /* FRAM Wait state Generator Access Time control: 5 */</td></tr>
<tr class="separator:a266a2fed97e54773c1230a392d064dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a593c41300a4ef0e9fa9d6309edca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac2a593c41300a4ef0e9fa9d6309edca1">NACCESS_6</a>&#160;&#160;&#160;(0x0060)       /* FRAM Wait state Generator Access Time control: 6 */</td></tr>
<tr class="separator:ac2a593c41300a4ef0e9fa9d6309edca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf8bccc72904140ac9a6623650c1b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abcf8bccc72904140ac9a6623650c1b95">NACCESS_7</a>&#160;&#160;&#160;(0x0070)       /* FRAM Wait state Generator Access Time control: 7 */</td></tr>
<tr class="separator:abcf8bccc72904140ac9a6623650c1b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5be0aaddb58ffb9cb20c12530d66316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab5be0aaddb58ffb9cb20c12530d66316">BUSY</a>&#160;&#160;&#160;(0x0001)       /* FRAM is currently busy programming */</td></tr>
<tr class="separator:ab5be0aaddb58ffb9cb20c12530d66316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63fac325cbe9617e590a8e571e0b031c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a63fac325cbe9617e590a8e571e0b031c">ACCTEIE</a>&#160;&#160;&#160;(0x0008)       /* Enable NMI event if Access time error occurs */</td></tr>
<tr class="separator:a63fac325cbe9617e590a8e571e0b031c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364f7874e198c9a39e23c5ed8167a859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a364f7874e198c9a39e23c5ed8167a859">ACCVIE</a>&#160;&#160;&#160;(0x0010)       /* Enable NMI event if Access Violation occurs */</td></tr>
<tr class="separator:a364f7874e198c9a39e23c5ed8167a859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674c6c1ca4cec4f2ce24312cd6cf0729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a674c6c1ca4cec4f2ce24312cd6cf0729">CBDIE</a>&#160;&#160;&#160;(0x0020)       /* Enable NMI event if correctable bit error detected */</td></tr>
<tr class="separator:a674c6c1ca4cec4f2ce24312cd6cf0729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd74ea32e1eef797c492260a2e9549c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acd74ea32e1eef797c492260a2e9549c4">UBDIE</a>&#160;&#160;&#160;(0x0040)       /* Enable NMI event if uncorrectable bit error detected */</td></tr>
<tr class="separator:acd74ea32e1eef797c492260a2e9549c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385a6d603d6ac0c8fadd26da8fb2642d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a385a6d603d6ac0c8fadd26da8fb2642d">UBDRSTEN</a>&#160;&#160;&#160;(0x0080)       /* Enable Power Up Clear on uncorrectable bit error */</td></tr>
<tr class="separator:a385a6d603d6ac0c8fadd26da8fb2642d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6e4f4f49068f137500c28f37de87a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1d6e4f4f49068f137500c28f37de87a7">BUSY_L</a>&#160;&#160;&#160;(0x0001)       /* FRAM is currently busy programming */</td></tr>
<tr class="separator:a1d6e4f4f49068f137500c28f37de87a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f69d26fb3ca00a069acdbd6a1736333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8f69d26fb3ca00a069acdbd6a1736333">ACCTEIE_L</a>&#160;&#160;&#160;(0x0008)       /* Enable NMI event if Access time error occurs */</td></tr>
<tr class="separator:a8f69d26fb3ca00a069acdbd6a1736333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5df48f5937a4c2f2c38b45c2295c29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa5df48f5937a4c2f2c38b45c2295c29b">ACCVIE_L</a>&#160;&#160;&#160;(0x0010)       /* Enable NMI event if Access Violation occurs */</td></tr>
<tr class="separator:aa5df48f5937a4c2f2c38b45c2295c29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1026fc5273609ff7fb26adf517405df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad1026fc5273609ff7fb26adf517405df">CBDIE_L</a>&#160;&#160;&#160;(0x0020)       /* Enable NMI event if correctable bit error detected */</td></tr>
<tr class="separator:ad1026fc5273609ff7fb26adf517405df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad568d6de82de526b1600f5b2cf187b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad568d6de82de526b1600f5b2cf187b13">UBDIE_L</a>&#160;&#160;&#160;(0x0040)       /* Enable NMI event if uncorrectable bit error detected */</td></tr>
<tr class="separator:ad568d6de82de526b1600f5b2cf187b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a498b9a5c7d7f26a6952e5a91132b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab1a498b9a5c7d7f26a6952e5a91132b4">UBDRSTEN_L</a>&#160;&#160;&#160;(0x0080)       /* Enable Power Up Clear on uncorrectable bit error */</td></tr>
<tr class="separator:ab1a498b9a5c7d7f26a6952e5a91132b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5bb57b173dd669993784a17417671f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5bb57b173dd669993784a17417671f1">ACCVIFG</a>&#160;&#160;&#160;(0x0001)       /* Access Violation Interrupt Flag */</td></tr>
<tr class="separator:af5bb57b173dd669993784a17417671f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff85794940ffcaea49f9539edde99fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aff85794940ffcaea49f9539edde99fa1">CBDIFG</a>&#160;&#160;&#160;(0x0002)       /* FRAM correctable bit error flag */</td></tr>
<tr class="separator:aff85794940ffcaea49f9539edde99fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f87a4056e47ce77a3ffd33432802e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1f87a4056e47ce77a3ffd33432802e84">UBDIFG</a>&#160;&#160;&#160;(0x0004)       /* FRAM uncorrectable bit error flag */</td></tr>
<tr class="separator:a1f87a4056e47ce77a3ffd33432802e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9bbf0f8d281b1927d5af1148e35312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b9bbf0f8d281b1927d5af1148e35312">ACCTEIFG</a>&#160;&#160;&#160;(0x0008)       /* Access time error flag */</td></tr>
<tr class="separator:a3b9bbf0f8d281b1927d5af1148e35312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d8548da25ece9b496447a3961279e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad8d8548da25ece9b496447a3961279e5">ACCVIFG_L</a>&#160;&#160;&#160;(0x0001)       /* Access Violation Interrupt Flag */</td></tr>
<tr class="separator:ad8d8548da25ece9b496447a3961279e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871c93cf2d807c0701e49f4888e13bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a871c93cf2d807c0701e49f4888e13bd9">CBDIFG_L</a>&#160;&#160;&#160;(0x0002)       /* FRAM correctable bit error flag */</td></tr>
<tr class="separator:a871c93cf2d807c0701e49f4888e13bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb6db47e3e11b314428c73071fb532a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2fb6db47e3e11b314428c73071fb532a">UBDIFG_L</a>&#160;&#160;&#160;(0x0004)       /* FRAM uncorrectable bit error flag */</td></tr>
<tr class="separator:a2fb6db47e3e11b314428c73071fb532a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8137a38712ff2df61ae112f971e0e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae8137a38712ff2df61ae112f971e0e6c">ACCTEIFG_L</a>&#160;&#160;&#160;(0x0008)       /* Access time error flag */</td></tr>
<tr class="separator:ae8137a38712ff2df61ae112f971e0e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6275781647000d9922fce39984e2ffb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6275781647000d9922fce39984e2ffb9">SBDIEN</a>&#160;&#160;&#160;(0x0020)       /* Enable NMI event if single bit error detected */</td></tr>
<tr class="separator:a6275781647000d9922fce39984e2ffb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e790f1c6a83cc5a366e55c39aa6d670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7e790f1c6a83cc5a366e55c39aa6d670">DBDIEN</a>&#160;&#160;&#160;(0x0040)       /* Enable NMI event if double bit error detected */</td></tr>
<tr class="separator:a7e790f1c6a83cc5a366e55c39aa6d670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912b03ef619865c6e3f569623053c2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a912b03ef619865c6e3f569623053c2e3">DBDRSTEN</a>&#160;&#160;&#160;(0x0080)       /* Enable Power Up Clear on double bit error */</td></tr>
<tr class="separator:a912b03ef619865c6e3f569623053c2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c0577dc8412d6849c859b430078eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab6c0577dc8412d6849c859b430078eed">SBDIFG</a>&#160;&#160;&#160;(0x0002)       /* FRAM single bit error flag */</td></tr>
<tr class="separator:ab6c0577dc8412d6849c859b430078eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfea854ece0d34ad0861f0433cd7cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aadfea854ece0d34ad0861f0433cd7cc8">DBDIFG</a>&#160;&#160;&#160;(0x0004)       /* FRAM double bit error flag */</td></tr>
<tr class="separator:aadfea854ece0d34ad0861f0433cd7cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae288bd922b60bb1b6e5a63b8c5ee3eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae288bd922b60bb1b6e5a63b8c5ee3eea">OFS_MPUCTL0</a>&#160;&#160;&#160;(0x0000)       /* MPU Control Register 0 */</td></tr>
<tr class="separator:ae288bd922b60bb1b6e5a63b8c5ee3eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa65617dc0aeb0d510704c10d6595a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afa65617dc0aeb0d510704c10d6595a37">OFS_MPUCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae288bd922b60bb1b6e5a63b8c5ee3eea">OFS_MPUCTL0</a></td></tr>
<tr class="separator:afa65617dc0aeb0d510704c10d6595a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a923c58251c0d19f2c955194ebe3b5fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a923c58251c0d19f2c955194ebe3b5fec">OFS_MPUCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae288bd922b60bb1b6e5a63b8c5ee3eea">OFS_MPUCTL0</a>+1</td></tr>
<tr class="separator:a923c58251c0d19f2c955194ebe3b5fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ef8b5e0cbe16e080b23a60d4107364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad7ef8b5e0cbe16e080b23a60d4107364">OFS_MPUCTL1</a>&#160;&#160;&#160;(0x0002)       /* MPU Control Register 1 */</td></tr>
<tr class="separator:ad7ef8b5e0cbe16e080b23a60d4107364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9a2c30dd78d2e8db2d0e5b57ce2a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afa9a2c30dd78d2e8db2d0e5b57ce2a88">OFS_MPUCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7ef8b5e0cbe16e080b23a60d4107364">OFS_MPUCTL1</a></td></tr>
<tr class="separator:afa9a2c30dd78d2e8db2d0e5b57ce2a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96fb030d110b299a46b3789b637161de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a96fb030d110b299a46b3789b637161de">OFS_MPUCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7ef8b5e0cbe16e080b23a60d4107364">OFS_MPUCTL1</a>+1</td></tr>
<tr class="separator:a96fb030d110b299a46b3789b637161de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f9e7544549cbab2cd7af4c26a6dae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a39f9e7544549cbab2cd7af4c26a6dae8">OFS_MPUSEG</a>&#160;&#160;&#160;(0x0004)       /* MPU Segmentation Register */</td></tr>
<tr class="separator:a39f9e7544549cbab2cd7af4c26a6dae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6ba6bb2c0b3937e6027520478d6604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9e6ba6bb2c0b3937e6027520478d6604">OFS_MPUSEG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39f9e7544549cbab2cd7af4c26a6dae8">OFS_MPUSEG</a></td></tr>
<tr class="separator:a9e6ba6bb2c0b3937e6027520478d6604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae359d98c97c09cd3cdd3b94aab80433e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae359d98c97c09cd3cdd3b94aab80433e">OFS_MPUSEG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39f9e7544549cbab2cd7af4c26a6dae8">OFS_MPUSEG</a>+1</td></tr>
<tr class="separator:ae359d98c97c09cd3cdd3b94aab80433e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe36dc91bcc20c29599dcc955a820723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afe36dc91bcc20c29599dcc955a820723">OFS_MPUSAM</a>&#160;&#160;&#160;(0x0006)       /* MPU Access Management Register */</td></tr>
<tr class="separator:afe36dc91bcc20c29599dcc955a820723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7af8bd5ae591fbdceea925a5e8981f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae7af8bd5ae591fbdceea925a5e8981f2">OFS_MPUSAM_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe36dc91bcc20c29599dcc955a820723">OFS_MPUSAM</a></td></tr>
<tr class="separator:ae7af8bd5ae591fbdceea925a5e8981f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8601d427c653ae8401ef6a076d722d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8601d427c653ae8401ef6a076d722d6f">OFS_MPUSAM_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe36dc91bcc20c29599dcc955a820723">OFS_MPUSAM</a>+1</td></tr>
<tr class="separator:a8601d427c653ae8401ef6a076d722d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22a9254a6c787bc0effe5b3580d0c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab22a9254a6c787bc0effe5b3580d0c01">MPUENA</a>&#160;&#160;&#160;(0x0001)       /* MPU Enable */</td></tr>
<tr class="separator:ab22a9254a6c787bc0effe5b3580d0c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ec872e3e5814341bf9f371e3f51dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a79ec872e3e5814341bf9f371e3f51dbe">MPUENA_L</a>&#160;&#160;&#160;(0x0001)       /* MPU Enable */</td></tr>
<tr class="separator:a79ec872e3e5814341bf9f371e3f51dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16e78d7799562be07b039411cef86fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa16e78d7799562be07b039411cef86fd">MPUPW</a>&#160;&#160;&#160;(0xA500)       /* MPU Access Password */</td></tr>
<tr class="separator:aa16e78d7799562be07b039411cef86fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f55203a6af20e76dd9989900ff6b6c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6f55203a6af20e76dd9989900ff6b6c2">MPUPW_H</a>&#160;&#160;&#160;(0xA5)         /* MPU Access Password */</td></tr>
<tr class="separator:a6f55203a6af20e76dd9989900ff6b6c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4214e1d9432e15249f7f778719aaabbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4214e1d9432e15249f7f778719aaabbf">MPUSEG1IFG</a>&#160;&#160;&#160;(0x0001)       /* MPU Main Memory Segment 1 violation interupt flag */</td></tr>
<tr class="separator:a4214e1d9432e15249f7f778719aaabbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167c650f228ffd3295827a733e101fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a167c650f228ffd3295827a733e101fa5">MPUSEG2IFG</a>&#160;&#160;&#160;(0x0002)       /* MPU Main Memory Segment 2 violation interupt flag */</td></tr>
<tr class="separator:a167c650f228ffd3295827a733e101fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab936a8a86392296f12537d28002c9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab936a8a86392296f12537d28002c9e1">MPUSEG3IFG</a>&#160;&#160;&#160;(0x0004)       /* MPU Main Memory Segment 3 violation interupt flag */</td></tr>
<tr class="separator:aab936a8a86392296f12537d28002c9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3077a0f8bda84e60530eb89599a0f665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3077a0f8bda84e60530eb89599a0f665">MPUSEGIIFG</a>&#160;&#160;&#160;(0x0008)       /* MPU Info Memory Segment violation interupt flag */</td></tr>
<tr class="separator:a3077a0f8bda84e60530eb89599a0f665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59bb4aa41787331fd755ba3f778d648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af59bb4aa41787331fd755ba3f778d648">MPUSEG1IFG_L</a>&#160;&#160;&#160;(0x0001)       /* MPU Main Memory Segment 1 violation interupt flag */</td></tr>
<tr class="separator:af59bb4aa41787331fd755ba3f778d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf24befa60b207aa9e5cc7520c6b0d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adf24befa60b207aa9e5cc7520c6b0d2b">MPUSEG2IFG_L</a>&#160;&#160;&#160;(0x0002)       /* MPU Main Memory Segment 2 violation interupt flag */</td></tr>
<tr class="separator:adf24befa60b207aa9e5cc7520c6b0d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c6a26a5676e702e815cfe5708c5b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a89c6a26a5676e702e815cfe5708c5b9d">MPUSEG3IFG_L</a>&#160;&#160;&#160;(0x0004)       /* MPU Main Memory Segment 3 violation interupt flag */</td></tr>
<tr class="separator:a89c6a26a5676e702e815cfe5708c5b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f0ee52a0370b5b69b04825d1ff7377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a74f0ee52a0370b5b69b04825d1ff7377">MPUSEGIIFG_L</a>&#160;&#160;&#160;(0x0008)       /* MPU Info Memory Segment violation interupt flag */</td></tr>
<tr class="separator:a74f0ee52a0370b5b69b04825d1ff7377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca9e9571941012cfb8002ae5a8febd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeca9e9571941012cfb8002ae5a8febd7">MPUSB10</a>&#160;&#160;&#160;(0x0001)       /* MPU Segment Border 1 Bit: 0 */</td></tr>
<tr class="separator:aeca9e9571941012cfb8002ae5a8febd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b257fd4b4d5fdabc1767cc4802c7e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2b257fd4b4d5fdabc1767cc4802c7e49">MPUSB11</a>&#160;&#160;&#160;(0x0002)       /* MPU Segment Border 1 Bit: 1 */</td></tr>
<tr class="separator:a2b257fd4b4d5fdabc1767cc4802c7e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa326095ce193f7658b1300076b293208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa326095ce193f7658b1300076b293208">MPUSB12</a>&#160;&#160;&#160;(0x0004)       /* MPU Segment Border 1 Bit: 2 */</td></tr>
<tr class="separator:aa326095ce193f7658b1300076b293208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8f626fb9a2c5133cb1c97ab5655e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c8f626fb9a2c5133cb1c97ab5655e3c">MPUSB13</a>&#160;&#160;&#160;(0x0008)       /* MPU Segment Border 1 Bit: 3 */</td></tr>
<tr class="separator:a5c8f626fb9a2c5133cb1c97ab5655e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeaf3fede598d9e5e955ec83ee75c8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaeaf3fede598d9e5e955ec83ee75c8a7">MPUSB14</a>&#160;&#160;&#160;(0x0010)       /* MPU Segment Border 1 Bit: 4 */</td></tr>
<tr class="separator:aaeaf3fede598d9e5e955ec83ee75c8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763bcde601128cb3414cc8adbd819992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a763bcde601128cb3414cc8adbd819992">MPUSB20</a>&#160;&#160;&#160;(0x0100)       /* MPU Segment Border 2 Bit: 0 */</td></tr>
<tr class="separator:a763bcde601128cb3414cc8adbd819992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d4c959a16d558f47722b634cf0072a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47d4c959a16d558f47722b634cf0072a">MPUSB21</a>&#160;&#160;&#160;(0x0200)       /* MPU Segment Border 2 Bit: 1 */</td></tr>
<tr class="separator:a47d4c959a16d558f47722b634cf0072a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c4d5b708db3c087a9a2452b4227b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a50c4d5b708db3c087a9a2452b4227b48">MPUSB22</a>&#160;&#160;&#160;(0x0400)       /* MPU Segment Border 2 Bit: 2 */</td></tr>
<tr class="separator:a50c4d5b708db3c087a9a2452b4227b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06720dd7d03a33a335a11e17ebab7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa06720dd7d03a33a335a11e17ebab7fc">MPUSB23</a>&#160;&#160;&#160;(0x0800)       /* MPU Segment Border 2 Bit: 3 */</td></tr>
<tr class="separator:aa06720dd7d03a33a335a11e17ebab7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf321c9b8450bb9a77e4f763509028d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afcf321c9b8450bb9a77e4f763509028d">MPUSB24</a>&#160;&#160;&#160;(0x1000)       /* MPU Segment Border 2 Bit: 4 */</td></tr>
<tr class="separator:afcf321c9b8450bb9a77e4f763509028d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1412194975525949827601bcbc12c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c1412194975525949827601bcbc12c1">MPUSB10_L</a>&#160;&#160;&#160;(0x0001)       /* MPU Segment Border 1 Bit: 0 */</td></tr>
<tr class="separator:a7c1412194975525949827601bcbc12c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b9e3e40d6e452d9773e40527e2f1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a64b9e3e40d6e452d9773e40527e2f1b9">MPUSB11_L</a>&#160;&#160;&#160;(0x0002)       /* MPU Segment Border 1 Bit: 1 */</td></tr>
<tr class="separator:a64b9e3e40d6e452d9773e40527e2f1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409c7ae470de6416f313be6ae4938103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a409c7ae470de6416f313be6ae4938103">MPUSB12_L</a>&#160;&#160;&#160;(0x0004)       /* MPU Segment Border 1 Bit: 2 */</td></tr>
<tr class="separator:a409c7ae470de6416f313be6ae4938103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58bef58435102ed6001d2892d90040f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58bef58435102ed6001d2892d90040f7">MPUSB13_L</a>&#160;&#160;&#160;(0x0008)       /* MPU Segment Border 1 Bit: 3 */</td></tr>
<tr class="separator:a58bef58435102ed6001d2892d90040f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62acf65574089c725eb6619ed5f0fa7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a62acf65574089c725eb6619ed5f0fa7b">MPUSB14_L</a>&#160;&#160;&#160;(0x0010)       /* MPU Segment Border 1 Bit: 4 */</td></tr>
<tr class="separator:a62acf65574089c725eb6619ed5f0fa7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102d3c05b9a8187c8c843c9a98928832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a102d3c05b9a8187c8c843c9a98928832">MPUSB20_H</a>&#160;&#160;&#160;(0x0001)       /* MPU Segment Border 2 Bit: 0 */</td></tr>
<tr class="separator:a102d3c05b9a8187c8c843c9a98928832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101e7aae5dbf092b40f4671599124f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a101e7aae5dbf092b40f4671599124f30">MPUSB21_H</a>&#160;&#160;&#160;(0x0002)       /* MPU Segment Border 2 Bit: 1 */</td></tr>
<tr class="separator:a101e7aae5dbf092b40f4671599124f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac0fb30f145926b6a6845a022f803b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2ac0fb30f145926b6a6845a022f803b1">MPUSB22_H</a>&#160;&#160;&#160;(0x0004)       /* MPU Segment Border 2 Bit: 2 */</td></tr>
<tr class="separator:a2ac0fb30f145926b6a6845a022f803b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98776acc90758f7807ec10d707807aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a98776acc90758f7807ec10d707807aea">MPUSB23_H</a>&#160;&#160;&#160;(0x0008)       /* MPU Segment Border 2 Bit: 3 */</td></tr>
<tr class="separator:a98776acc90758f7807ec10d707807aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfce14536bab08b425f72288a2cf1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2bfce14536bab08b425f72288a2cf1f4">MPUSB24_H</a>&#160;&#160;&#160;(0x0010)       /* MPU Segment Border 2 Bit: 4 */</td></tr>
<tr class="separator:a2bfce14536bab08b425f72288a2cf1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615335568f564dd0604d7969d450e3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a615335568f564dd0604d7969d450e3aa">MPUSEG1RE</a>&#160;&#160;&#160;(0x0001)       /* MPU Main memory Segment 1 Read enable */</td></tr>
<tr class="separator:a615335568f564dd0604d7969d450e3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef229a2164c297aafdc3a494303a0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afef229a2164c297aafdc3a494303a0a8">MPUSEG1WE</a>&#160;&#160;&#160;(0x0002)       /* MPU Main memory Segment 1 Write enable */</td></tr>
<tr class="separator:afef229a2164c297aafdc3a494303a0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0881af1f0c712db9d96e4add29a8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afc0881af1f0c712db9d96e4add29a8c8">MPUSEG1XE</a>&#160;&#160;&#160;(0x0004)       /* MPU Main memory Segment 1 Execute enable */</td></tr>
<tr class="separator:afc0881af1f0c712db9d96e4add29a8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab861ac0be4b0189c64848d874674ba56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab861ac0be4b0189c64848d874674ba56">MPUSEG1VS</a>&#160;&#160;&#160;(0x0008)       /* MPU Main memory Segment 1 Violation select */</td></tr>
<tr class="separator:ab861ac0be4b0189c64848d874674ba56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7516ba930e7e57686114466629beb48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7516ba930e7e57686114466629beb48c">MPUSEG2RE</a>&#160;&#160;&#160;(0x0010)       /* MPU Main memory Segment 2 Read enable */</td></tr>
<tr class="separator:a7516ba930e7e57686114466629beb48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9903fd44accc21a9b736989bcfd3c163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9903fd44accc21a9b736989bcfd3c163">MPUSEG2WE</a>&#160;&#160;&#160;(0x0020)       /* MPU Main memory Segment 2 Write enable */</td></tr>
<tr class="separator:a9903fd44accc21a9b736989bcfd3c163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429cefbe2f8d9d749c1662649ea6f1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a429cefbe2f8d9d749c1662649ea6f1e0">MPUSEG2XE</a>&#160;&#160;&#160;(0x0040)       /* MPU Main memory Segment 2 Execute enable */</td></tr>
<tr class="separator:a429cefbe2f8d9d749c1662649ea6f1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fb790468a997f5eba812d839b749c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac0fb790468a997f5eba812d839b749c4">MPUSEG2VS</a>&#160;&#160;&#160;(0x0080)       /* MPU Main memory Segment 2 Violation select */</td></tr>
<tr class="separator:ac0fb790468a997f5eba812d839b749c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1f40fabaea5f824e6120e28d4ee0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1b1f40fabaea5f824e6120e28d4ee0e1">MPUSEG3RE</a>&#160;&#160;&#160;(0x0100)       /* MPU Main memory Segment 3 Read enable */</td></tr>
<tr class="separator:a1b1f40fabaea5f824e6120e28d4ee0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af246bd910e8fc80eed8e9e4be131ddf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af246bd910e8fc80eed8e9e4be131ddf6">MPUSEG3WE</a>&#160;&#160;&#160;(0x0200)       /* MPU Main memory Segment 3 Write enable */</td></tr>
<tr class="separator:af246bd910e8fc80eed8e9e4be131ddf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327b81f384b2e6cc7c743b25f2eaaf5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a327b81f384b2e6cc7c743b25f2eaaf5e">MPUSEG3XE</a>&#160;&#160;&#160;(0x0400)       /* MPU Main memory Segment 3 Execute enable */</td></tr>
<tr class="separator:a327b81f384b2e6cc7c743b25f2eaaf5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7838c68e4f526e43424c33112a266da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7838c68e4f526e43424c33112a266da7">MPUSEG3VS</a>&#160;&#160;&#160;(0x0800)       /* MPU Main memory Segment 3 Violation select */</td></tr>
<tr class="separator:a7838c68e4f526e43424c33112a266da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa239dc6ce7bd91fe9e96617add0ca61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afa239dc6ce7bd91fe9e96617add0ca61">MPUSEGIRE</a>&#160;&#160;&#160;(0x1000)       /* MPU Info memory Segment Read enable */</td></tr>
<tr class="separator:afa239dc6ce7bd91fe9e96617add0ca61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a529882e51c64762d74de48fb757fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3a529882e51c64762d74de48fb757fa2">MPUSEGIWE</a>&#160;&#160;&#160;(0x2000)       /* MPU Info memory Segment Write enable */</td></tr>
<tr class="separator:a3a529882e51c64762d74de48fb757fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a74e16cfddecd561a483fbbcd71c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a50a74e16cfddecd561a483fbbcd71c57">MPUSEGIXE</a>&#160;&#160;&#160;(0x4000)       /* MPU Info memory Segment Execute enable */</td></tr>
<tr class="separator:a50a74e16cfddecd561a483fbbcd71c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3c767107d166952f0cad10e802dd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8a3c767107d166952f0cad10e802dd05">MPUSEGIVS</a>&#160;&#160;&#160;(0x8000)       /* MPU Info memory Segment Violation select */</td></tr>
<tr class="separator:a8a3c767107d166952f0cad10e802dd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af931c7ee0f56e00bf27cf63bbc39a026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af931c7ee0f56e00bf27cf63bbc39a026">MPUSEG1RE_L</a>&#160;&#160;&#160;(0x0001)       /* MPU Main memory Segment 1 Read enable */</td></tr>
<tr class="separator:af931c7ee0f56e00bf27cf63bbc39a026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d1b964d38b0c57da84a09cee5fb916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac4d1b964d38b0c57da84a09cee5fb916">MPUSEG1WE_L</a>&#160;&#160;&#160;(0x0002)       /* MPU Main memory Segment 1 Write enable */</td></tr>
<tr class="separator:ac4d1b964d38b0c57da84a09cee5fb916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887a1e8ac1cdc5a378ad59048d23ae04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a887a1e8ac1cdc5a378ad59048d23ae04">MPUSEG1XE_L</a>&#160;&#160;&#160;(0x0004)       /* MPU Main memory Segment 1 Execute enable */</td></tr>
<tr class="separator:a887a1e8ac1cdc5a378ad59048d23ae04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c953c2dca6e1591c19c1050ea65b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae7c953c2dca6e1591c19c1050ea65b7b">MPUSEG1VS_L</a>&#160;&#160;&#160;(0x0008)       /* MPU Main memory Segment 1 Violation select */</td></tr>
<tr class="separator:ae7c953c2dca6e1591c19c1050ea65b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57cf9b1d373d80cbd0de39f89d067fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a57cf9b1d373d80cbd0de39f89d067fa2">MPUSEG2RE_L</a>&#160;&#160;&#160;(0x0010)       /* MPU Main memory Segment 2 Read enable */</td></tr>
<tr class="separator:a57cf9b1d373d80cbd0de39f89d067fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e1677d6f507f8f9060625df25958be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47e1677d6f507f8f9060625df25958be">MPUSEG2WE_L</a>&#160;&#160;&#160;(0x0020)       /* MPU Main memory Segment 2 Write enable */</td></tr>
<tr class="separator:a47e1677d6f507f8f9060625df25958be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee7b419389c0fff4c2ac70db69c2793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afee7b419389c0fff4c2ac70db69c2793">MPUSEG2XE_L</a>&#160;&#160;&#160;(0x0040)       /* MPU Main memory Segment 2 Execute enable */</td></tr>
<tr class="separator:afee7b419389c0fff4c2ac70db69c2793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd982d5655e927a85581ac2d1425a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aacd982d5655e927a85581ac2d1425a2f">MPUSEG2VS_L</a>&#160;&#160;&#160;(0x0080)       /* MPU Main memory Segment 2 Violation select */</td></tr>
<tr class="separator:aacd982d5655e927a85581ac2d1425a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24ad0cf888d6bf3aaf263533364ba17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab24ad0cf888d6bf3aaf263533364ba17">MPUSEG3RE_H</a>&#160;&#160;&#160;(0x0001)       /* MPU Main memory Segment 3 Read enable */</td></tr>
<tr class="separator:ab24ad0cf888d6bf3aaf263533364ba17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe298c627ab7dc478fecc85dcb857afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abe298c627ab7dc478fecc85dcb857afe">MPUSEG3WE_H</a>&#160;&#160;&#160;(0x0002)       /* MPU Main memory Segment 3 Write enable */</td></tr>
<tr class="separator:abe298c627ab7dc478fecc85dcb857afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661cf4f012cba2192159100290d77c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a661cf4f012cba2192159100290d77c03">MPUSEG3XE_H</a>&#160;&#160;&#160;(0x0004)       /* MPU Main memory Segment 3 Execute enable */</td></tr>
<tr class="separator:a661cf4f012cba2192159100290d77c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2e44951131aa7af01d8ea781efcf8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ade2e44951131aa7af01d8ea781efcf8e">MPUSEG3VS_H</a>&#160;&#160;&#160;(0x0008)       /* MPU Main memory Segment 3 Violation select */</td></tr>
<tr class="separator:ade2e44951131aa7af01d8ea781efcf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff0260cc11b7cffb92f3e69571222e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ff0260cc11b7cffb92f3e69571222e4">MPUSEGIRE_H</a>&#160;&#160;&#160;(0x0010)       /* MPU Info memory Segment Read enable */</td></tr>
<tr class="separator:a7ff0260cc11b7cffb92f3e69571222e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82fff5dd18dfa05e5df5898fd5f14953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a82fff5dd18dfa05e5df5898fd5f14953">MPUSEGIWE_H</a>&#160;&#160;&#160;(0x0020)       /* MPU Info memory Segment Write enable */</td></tr>
<tr class="separator:a82fff5dd18dfa05e5df5898fd5f14953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b262adb26e44fa322ca001f9bff99aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5b262adb26e44fa322ca001f9bff99aa">MPUSEGIXE_H</a>&#160;&#160;&#160;(0x0040)       /* MPU Info memory Segment Execute enable */</td></tr>
<tr class="separator:a5b262adb26e44fa322ca001f9bff99aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a097535647aa1e55cbec7a28425e2931a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a097535647aa1e55cbec7a28425e2931a">MPUSEGIVS_H</a>&#160;&#160;&#160;(0x0080)       /* MPU Info memory Segment Violation select */</td></tr>
<tr class="separator:a097535647aa1e55cbec7a28425e2931a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fe78ae12bd4174154f17ea148f9bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a>&#160;&#160;&#160;(0x0000)       /* Multiply Unsigned/Operand 1 */</td></tr>
<tr class="separator:a43fe78ae12bd4174154f17ea148f9bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2dac5a450b38d44ecb30137c4180fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaf2dac5a450b38d44ecb30137c4180fc">OFS_MPY_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a></td></tr>
<tr class="separator:aaf2dac5a450b38d44ecb30137c4180fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21403e07a183a524dab9b674ade3da2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a21403e07a183a524dab9b674ade3da2c">OFS_MPY_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a>+1</td></tr>
<tr class="separator:a21403e07a183a524dab9b674ade3da2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20639e10ef4172407b5d3fd482f370cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a>&#160;&#160;&#160;(0x0002)       /* Multiply Signed/Operand 1 */</td></tr>
<tr class="separator:a20639e10ef4172407b5d3fd482f370cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae953d3ec7a94d09bad5f24221f8d78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aae953d3ec7a94d09bad5f24221f8d78c">OFS_MPYS_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a></td></tr>
<tr class="separator:aae953d3ec7a94d09bad5f24221f8d78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928157fbbb1babc533d88dc5ef6e6204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a928157fbbb1babc533d88dc5ef6e6204">OFS_MPYS_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a>+1</td></tr>
<tr class="separator:a928157fbbb1babc533d88dc5ef6e6204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b6016d98086f963f0cdba3449d30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a>&#160;&#160;&#160;(0x0004)       /* Multiply Unsigned and Accumulate/Operand 1 */</td></tr>
<tr class="separator:aa5b6016d98086f963f0cdba3449d30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac141aba89c16ed4dd2ba16a155ac43af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac141aba89c16ed4dd2ba16a155ac43af">OFS_MAC_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a></td></tr>
<tr class="separator:ac141aba89c16ed4dd2ba16a155ac43af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1862b6222ae14b933d0ba9a58c8bca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad1862b6222ae14b933d0ba9a58c8bca5">OFS_MAC_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a>+1</td></tr>
<tr class="separator:ad1862b6222ae14b933d0ba9a58c8bca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc73bfedb3df3a62a64ea086b2556d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a>&#160;&#160;&#160;(0x0006)       /* Multiply Signed and Accumulate/Operand 1 */</td></tr>
<tr class="separator:afc73bfedb3df3a62a64ea086b2556d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e5006c7d4d804265932a9bd722dcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71e5006c7d4d804265932a9bd722dcbf">OFS_MACS_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a></td></tr>
<tr class="separator:a71e5006c7d4d804265932a9bd722dcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9589dd9be0d5c890c51df002860d2fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9589dd9be0d5c890c51df002860d2fbf">OFS_MACS_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a>+1</td></tr>
<tr class="separator:a9589dd9be0d5c890c51df002860d2fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509d66403a096ddf0fefb995a96da985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a>&#160;&#160;&#160;(0x0008)       /* Operand 2 */</td></tr>
<tr class="separator:a509d66403a096ddf0fefb995a96da985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcce4980bb60b8e88201099e31f5e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aebcce4980bb60b8e88201099e31f5e83">OFS_OP2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a></td></tr>
<tr class="separator:aebcce4980bb60b8e88201099e31f5e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468834b32396c5c651a31191a3bff31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a468834b32396c5c651a31191a3bff31c">OFS_OP2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a>+1</td></tr>
<tr class="separator:a468834b32396c5c651a31191a3bff31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe77f28b188c29f9b6a72007a1d284f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a>&#160;&#160;&#160;(0x000A)       /* Result Low Word */</td></tr>
<tr class="separator:acfe77f28b188c29f9b6a72007a1d284f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78bf7f5764c88c4fde13139bdb35ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab78bf7f5764c88c4fde13139bdb35ced">OFS_RESLO_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a></td></tr>
<tr class="separator:ab78bf7f5764c88c4fde13139bdb35ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a3acb7f21add864ad44d8a4cdb9820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab9a3acb7f21add864ad44d8a4cdb9820">OFS_RESLO_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a>+1</td></tr>
<tr class="separator:ab9a3acb7f21add864ad44d8a4cdb9820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86de4fe0592ee679a3b873ab6bef53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a>&#160;&#160;&#160;(0x000C)       /* Result High Word */</td></tr>
<tr class="separator:af86de4fe0592ee679a3b873ab6bef53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c2c0e197c1faf1ebabc751f04018d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a36c2c0e197c1faf1ebabc751f04018d9">OFS_RESHI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a></td></tr>
<tr class="separator:a36c2c0e197c1faf1ebabc751f04018d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819505312216e409dab0509a66b8d15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a819505312216e409dab0509a66b8d15a">OFS_RESHI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a>+1</td></tr>
<tr class="separator:a819505312216e409dab0509a66b8d15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c58a1706bc517f31759c32458e6d1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>&#160;&#160;&#160;(0x000E)       /* Sum Extend */</td></tr>
<tr class="separator:a0c58a1706bc517f31759c32458e6d1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6016ea374749ce82a648d76f3f6fe56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6016ea374749ce82a648d76f3f6fe56d">OFS_SUMEXT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a></td></tr>
<tr class="separator:a6016ea374749ce82a648d76f3f6fe56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bcba707af8fda5db0e79678e2a4945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54bcba707af8fda5db0e79678e2a4945">OFS_SUMEXT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>+1</td></tr>
<tr class="separator:a54bcba707af8fda5db0e79678e2a4945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6273db4bc5bd1150badeb0669d78ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>&#160;&#160;&#160;(0x002C)</td></tr>
<tr class="separator:af6273db4bc5bd1150badeb0669d78ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8274aad09c9d869a38382f850b322526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8274aad09c9d869a38382f850b322526">OFS_MPY32CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a></td></tr>
<tr class="separator:a8274aad09c9d869a38382f850b322526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2cc7f0087423874b2168cd0c63752f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7d2cc7f0087423874b2168cd0c63752f">OFS_MPY32CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>+1</td></tr>
<tr class="separator:a7d2cc7f0087423874b2168cd0c63752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23293e7b79758a5385abf0e65532956c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a>&#160;&#160;&#160;(0x0010)       /* 32-bit operand 1 - multiply - low word */</td></tr>
<tr class="separator:a23293e7b79758a5385abf0e65532956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d23a68243ee36bb54afaaa2841cbd13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4d23a68243ee36bb54afaaa2841cbd13">OFS_MPY32L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a></td></tr>
<tr class="separator:a4d23a68243ee36bb54afaaa2841cbd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30db8a4cf2f2251e3b2be7fc91f0627d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a30db8a4cf2f2251e3b2be7fc91f0627d">OFS_MPY32L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a>+1</td></tr>
<tr class="separator:a30db8a4cf2f2251e3b2be7fc91f0627d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991c15c03bb03a644ba68a82a1785581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a>&#160;&#160;&#160;(0x0012)       /* 32-bit operand 1 - multiply - high word */</td></tr>
<tr class="separator:a991c15c03bb03a644ba68a82a1785581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fc1d1b2a8f0d8ea3833ba3bb983995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae0fc1d1b2a8f0d8ea3833ba3bb983995">OFS_MPY32H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a></td></tr>
<tr class="separator:ae0fc1d1b2a8f0d8ea3833ba3bb983995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84e7ed9a2b0eb5969d06dee7b5ecf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa84e7ed9a2b0eb5969d06dee7b5ecf01">OFS_MPY32H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a>+1</td></tr>
<tr class="separator:aa84e7ed9a2b0eb5969d06dee7b5ecf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced3bcc79641c5e0737e4ee4de359c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a>&#160;&#160;&#160;(0x0014)       /* 32-bit operand 1 - signed multiply - low word */</td></tr>
<tr class="separator:aced3bcc79641c5e0737e4ee4de359c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278a3620b1d0ee1fb1196105aaeac359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a278a3620b1d0ee1fb1196105aaeac359">OFS_MPYS32L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a></td></tr>
<tr class="separator:a278a3620b1d0ee1fb1196105aaeac359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be9fef708a61d8fdc11258d307f5f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8be9fef708a61d8fdc11258d307f5f50">OFS_MPYS32L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a>+1</td></tr>
<tr class="separator:a8be9fef708a61d8fdc11258d307f5f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc6f45060d8c4918ea4f3a9985d0249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a>&#160;&#160;&#160;(0x0016)       /* 32-bit operand 1 - signed multiply - high word */</td></tr>
<tr class="separator:afcc6f45060d8c4918ea4f3a9985d0249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7203ff3faaee88cb60d7f2fa56b3ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac7203ff3faaee88cb60d7f2fa56b3ff6">OFS_MPYS32H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a></td></tr>
<tr class="separator:ac7203ff3faaee88cb60d7f2fa56b3ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022e64254bb822f01154deb7e767bbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a022e64254bb822f01154deb7e767bbd2">OFS_MPYS32H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a>+1</td></tr>
<tr class="separator:a022e64254bb822f01154deb7e767bbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f28ce11dc0053df220cadb60953b80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a>&#160;&#160;&#160;(0x0018)       /* 32-bit operand 1 - multiply accumulate - low word */</td></tr>
<tr class="separator:a3f28ce11dc0053df220cadb60953b80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8170ee1dff8262dd1d59dee7763225bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8170ee1dff8262dd1d59dee7763225bd">OFS_MAC32L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a></td></tr>
<tr class="separator:a8170ee1dff8262dd1d59dee7763225bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467319cad1655604e5cb7b35eca31fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a467319cad1655604e5cb7b35eca31fab">OFS_MAC32L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a>+1</td></tr>
<tr class="separator:a467319cad1655604e5cb7b35eca31fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d4654b593c136c17024a233e16c856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a>&#160;&#160;&#160;(0x001A)       /* 32-bit operand 1 - multiply accumulate - high word */</td></tr>
<tr class="separator:a51d4654b593c136c17024a233e16c856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6084890e10cdb20855866e4a509226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2c6084890e10cdb20855866e4a509226">OFS_MAC32H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a></td></tr>
<tr class="separator:a2c6084890e10cdb20855866e4a509226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e78ddb0432c9963f2bcc7bfd2f8d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad4e78ddb0432c9963f2bcc7bfd2f8d64">OFS_MAC32H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a>+1</td></tr>
<tr class="separator:ad4e78ddb0432c9963f2bcc7bfd2f8d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad697d71c657c2fe1a922202f04fe3dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a>&#160;&#160;&#160;(0x001C)       /* 32-bit operand 1 - signed multiply accumulate - low word */</td></tr>
<tr class="separator:ad697d71c657c2fe1a922202f04fe3dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca91a04dbad94efa8e11d39783e2146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaca91a04dbad94efa8e11d39783e2146">OFS_MACS32L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a></td></tr>
<tr class="separator:aaca91a04dbad94efa8e11d39783e2146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca26a24923663524b50a0446caa6a1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aca26a24923663524b50a0446caa6a1c9">OFS_MACS32L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a>+1</td></tr>
<tr class="separator:aca26a24923663524b50a0446caa6a1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb1361dbfa47d377b334be4465a8125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a>&#160;&#160;&#160;(0x001E)       /* 32-bit operand 1 - signed multiply accumulate - high word */</td></tr>
<tr class="separator:abeb1361dbfa47d377b334be4465a8125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c25306cb3008282edac8735b644635a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4c25306cb3008282edac8735b644635a">OFS_MACS32H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a></td></tr>
<tr class="separator:a4c25306cb3008282edac8735b644635a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2c777953ad8837af1f757514bebc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d2c777953ad8837af1f757514bebc4e">OFS_MACS32H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a>+1</td></tr>
<tr class="separator:a9d2c777953ad8837af1f757514bebc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1165a23f0179cf0ccaefa3dac6bc356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a>&#160;&#160;&#160;(0x0020)       /* 32-bit operand 2 - low word */</td></tr>
<tr class="separator:ae1165a23f0179cf0ccaefa3dac6bc356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adada7289b43ebe468bf8f7b3968ce611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adada7289b43ebe468bf8f7b3968ce611">OFS_OP2L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a></td></tr>
<tr class="separator:adada7289b43ebe468bf8f7b3968ce611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b598ef6078bfec7895ec0473feaa317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7b598ef6078bfec7895ec0473feaa317">OFS_OP2L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a>+1</td></tr>
<tr class="separator:a7b598ef6078bfec7895ec0473feaa317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a8ac2fb003eceec3299062857f2090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a>&#160;&#160;&#160;(0x0022)       /* 32-bit operand 2 - high word */</td></tr>
<tr class="separator:a35a8ac2fb003eceec3299062857f2090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bc8c2b701eb5d7718226524a16a677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a69bc8c2b701eb5d7718226524a16a677">OFS_OP2H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a></td></tr>
<tr class="separator:a69bc8c2b701eb5d7718226524a16a677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a3f4e1b4ee6bc0115efc082c414352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a30a3f4e1b4ee6bc0115efc082c414352">OFS_OP2H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a>+1</td></tr>
<tr class="separator:a30a3f4e1b4ee6bc0115efc082c414352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bd7392d13b9023f7adac21988fb09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a>&#160;&#160;&#160;(0x0024)       /* 32x32-bit result 0 - least significant word */</td></tr>
<tr class="separator:ab3bd7392d13b9023f7adac21988fb09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1427eebc9ef75959ec900c9229900e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1427eebc9ef75959ec900c9229900e6b">OFS_RES0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a></td></tr>
<tr class="separator:a1427eebc9ef75959ec900c9229900e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0ccf348409a1205ed45774f0940281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4b0ccf348409a1205ed45774f0940281">OFS_RES0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a>+1</td></tr>
<tr class="separator:a4b0ccf348409a1205ed45774f0940281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4fc07cb46b3dbe9ed621891655b510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a>&#160;&#160;&#160;(0x0026)       /* 32x32-bit result 1 */</td></tr>
<tr class="separator:a1b4fc07cb46b3dbe9ed621891655b510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90fe9f9030188b9e2fd811b0311077e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a90fe9f9030188b9e2fd811b0311077e1">OFS_RES1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a></td></tr>
<tr class="separator:a90fe9f9030188b9e2fd811b0311077e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54975b1ce9aa1195bd14db70d7310d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54975b1ce9aa1195bd14db70d7310d8f">OFS_RES1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a>+1</td></tr>
<tr class="separator:a54975b1ce9aa1195bd14db70d7310d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2f54e20accfefdc9cdb6b3ad63d56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a>&#160;&#160;&#160;(0x0028)       /* 32x32-bit result 2 */</td></tr>
<tr class="separator:a0a2f54e20accfefdc9cdb6b3ad63d56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032ab223ba00edeba031ac70f811ff19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a032ab223ba00edeba031ac70f811ff19">OFS_RES2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a></td></tr>
<tr class="separator:a032ab223ba00edeba031ac70f811ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa8565069ea214b0009a274289d67ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5fa8565069ea214b0009a274289d67ae">OFS_RES2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a>+1</td></tr>
<tr class="separator:a5fa8565069ea214b0009a274289d67ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4da581b0109330ebedcab58c5ab897a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a>&#160;&#160;&#160;(0x002A)       /* 32x32-bit result 3 - most significant word */</td></tr>
<tr class="separator:ad4da581b0109330ebedcab58c5ab897a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a0127c0c6307f35de92841ebf4c3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a72a0127c0c6307f35de92841ebf4c3d7">OFS_RES3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a></td></tr>
<tr class="separator:a72a0127c0c6307f35de92841ebf4c3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333438ff9a3e013c1f66fb60b57f96ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a333438ff9a3e013c1f66fb60b57f96ff">OFS_RES3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a>+1</td></tr>
<tr class="separator:a333438ff9a3e013c1f66fb60b57f96ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c58a1706bc517f31759c32458e6d1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>&#160;&#160;&#160;(0x000E)</td></tr>
<tr class="separator:a0c58a1706bc517f31759c32458e6d1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6016ea374749ce82a648d76f3f6fe56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6016ea374749ce82a648d76f3f6fe56d">OFS_SUMEXT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a></td></tr>
<tr class="separator:a6016ea374749ce82a648d76f3f6fe56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bcba707af8fda5db0e79678e2a4945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54bcba707af8fda5db0e79678e2a4945">OFS_SUMEXT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>+1</td></tr>
<tr class="separator:a54bcba707af8fda5db0e79678e2a4945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6273db4bc5bd1150badeb0669d78ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>&#160;&#160;&#160;(0x002C)       /* MPY32 Control Register 0 */</td></tr>
<tr class="separator:af6273db4bc5bd1150badeb0669d78ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8274aad09c9d869a38382f850b322526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8274aad09c9d869a38382f850b322526">OFS_MPY32CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a></td></tr>
<tr class="separator:a8274aad09c9d869a38382f850b322526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2cc7f0087423874b2168cd0c63752f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7d2cc7f0087423874b2168cd0c63752f">OFS_MPY32CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>+1</td></tr>
<tr class="separator:a7d2cc7f0087423874b2168cd0c63752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f8762715ab839833e45715cdd877eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad3f8762715ab839833e45715cdd877eb">MPY_B</a>&#160;&#160;&#160;MPY_L          /* Multiply Unsigned/Operand 1 (Byte Access) */</td></tr>
<tr class="separator:ad3f8762715ab839833e45715cdd877eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcaf7caeb67e8ca4cf610c57fc5ba400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afcaf7caeb67e8ca4cf610c57fc5ba400">MPYS_B</a>&#160;&#160;&#160;MPYS_L         /* Multiply Signed/Operand 1 (Byte Access) */</td></tr>
<tr class="separator:afcaf7caeb67e8ca4cf610c57fc5ba400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb4e74d9186009d4c57ff3de5c967e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabb4e74d9186009d4c57ff3de5c967e9">MAC_B</a>&#160;&#160;&#160;MAC_L          /* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</td></tr>
<tr class="separator:aabb4e74d9186009d4c57ff3de5c967e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be4c8028e309ddb26fa4998006a68df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6be4c8028e309ddb26fa4998006a68df">MACS_B</a>&#160;&#160;&#160;MACS_L         /* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</td></tr>
<tr class="separator:a6be4c8028e309ddb26fa4998006a68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf3f557520146d81b61f5c16f3aab27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1cf3f557520146d81b61f5c16f3aab27">OP2_B</a>&#160;&#160;&#160;OP2_L          /* Operand 2 (Byte Access) */</td></tr>
<tr class="separator:a1cf3f557520146d81b61f5c16f3aab27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d3e80e92da4a0c609e6eea0b5fabd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02d3e80e92da4a0c609e6eea0b5fabd4">MPY32L_B</a>&#160;&#160;&#160;MPY32L_L       /* 32-bit operand 1 - multiply - low word (Byte Access) */</td></tr>
<tr class="separator:a02d3e80e92da4a0c609e6eea0b5fabd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36802ba9dfbf6bd68c1e4153a103effb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a36802ba9dfbf6bd68c1e4153a103effb">MPY32H_B</a>&#160;&#160;&#160;MPY32H_L       /* 32-bit operand 1 - multiply - high word (Byte Access) */</td></tr>
<tr class="separator:a36802ba9dfbf6bd68c1e4153a103effb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fb78d92774b74f3ba4e3e288c45f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad0fb78d92774b74f3ba4e3e288c45f4e">MPYS32L_B</a>&#160;&#160;&#160;MPYS32L_L      /* 32-bit operand 1 - signed multiply - low word (Byte Access) */</td></tr>
<tr class="separator:ad0fb78d92774b74f3ba4e3e288c45f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23082fd580733d39c859bd2973f250a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a23082fd580733d39c859bd2973f250a1">MPYS32H_B</a>&#160;&#160;&#160;MPYS32H_L      /* 32-bit operand 1 - signed multiply - high word (Byte Access) */</td></tr>
<tr class="separator:a23082fd580733d39c859bd2973f250a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29604cf1162b1ea76486d503ed92bb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29604cf1162b1ea76486d503ed92bb82">MAC32L_B</a>&#160;&#160;&#160;MAC32L_L       /* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</td></tr>
<tr class="separator:a29604cf1162b1ea76486d503ed92bb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8410a25abd99d78251403b3478b8734e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8410a25abd99d78251403b3478b8734e">MAC32H_B</a>&#160;&#160;&#160;MAC32H_L       /* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</td></tr>
<tr class="separator:a8410a25abd99d78251403b3478b8734e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08c0969a6456b29f30c0a9a98f1f376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad08c0969a6456b29f30c0a9a98f1f376">MACS32L_B</a>&#160;&#160;&#160;MACS32L_L      /* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</td></tr>
<tr class="separator:ad08c0969a6456b29f30c0a9a98f1f376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718871821cb3841d85001809133fdc2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a718871821cb3841d85001809133fdc2a">MACS32H_B</a>&#160;&#160;&#160;MACS32H_L      /* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</td></tr>
<tr class="separator:a718871821cb3841d85001809133fdc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d1b885729df6c52972e3199b72b43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af2d1b885729df6c52972e3199b72b43c">OP2L_B</a>&#160;&#160;&#160;OP2L_L         /* 32-bit operand 2 - low word (Byte Access) */</td></tr>
<tr class="separator:af2d1b885729df6c52972e3199b72b43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02730e5c67ec959081ef597d21eccc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02730e5c67ec959081ef597d21eccc02">OP2H_B</a>&#160;&#160;&#160;OP2H_L         /* 32-bit operand 2 - high word (Byte Access) */</td></tr>
<tr class="separator:a02730e5c67ec959081ef597d21eccc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f809a04b35cc070e23387e9f13e2da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f809a04b35cc070e23387e9f13e2da7">MPYC</a>&#160;&#160;&#160;(0x0001)       /* Carry of the multiplier */</td></tr>
<tr class="separator:a4f809a04b35cc070e23387e9f13e2da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c767b9435083f1e7d4d84e2b8db78d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2c767b9435083f1e7d4d84e2b8db78d4">MPYFRAC</a>&#160;&#160;&#160;(0x0004)       /* Fractional mode */</td></tr>
<tr class="separator:a2c767b9435083f1e7d4d84e2b8db78d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24894360345ef1ad8f534cb144f5eceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a24894360345ef1ad8f534cb144f5eceb">MPYSAT</a>&#160;&#160;&#160;(0x0008)       /* Saturation mode */</td></tr>
<tr class="separator:a24894360345ef1ad8f534cb144f5eceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a78a0d7c6b600a94b28354c57984408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6a78a0d7c6b600a94b28354c57984408">MPYM0</a>&#160;&#160;&#160;(0x0010)       /* Multiplier mode Bit:0 */</td></tr>
<tr class="separator:a6a78a0d7c6b600a94b28354c57984408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3da12e08149500229bd2ff69d108f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab3da12e08149500229bd2ff69d108f5e">MPYM1</a>&#160;&#160;&#160;(0x0020)       /* Multiplier mode Bit:1 */</td></tr>
<tr class="separator:ab3da12e08149500229bd2ff69d108f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317baf25b83723ce0784e615bf2d82c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a317baf25b83723ce0784e615bf2d82c2">OP1_32</a>&#160;&#160;&#160;(0x0040)       /* Bit-width of operand 1 0:16Bit / 1:32Bit */</td></tr>
<tr class="separator:a317baf25b83723ce0784e615bf2d82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675588748a931c45eb9f05067f93160e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a675588748a931c45eb9f05067f93160e">OP2_32</a>&#160;&#160;&#160;(0x0080)       /* Bit-width of operand 2 0:16Bit / 1:32Bit */</td></tr>
<tr class="separator:a675588748a931c45eb9f05067f93160e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ad0a15e60b79e3fc62fcf81b9e859f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac5ad0a15e60b79e3fc62fcf81b9e859f">MPYDLYWRTEN</a>&#160;&#160;&#160;(0x0100)       /* Delayed write enable */</td></tr>
<tr class="separator:ac5ad0a15e60b79e3fc62fcf81b9e859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1065e6be583835c75c3546daa406b270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1065e6be583835c75c3546daa406b270">MPYDLY32</a>&#160;&#160;&#160;(0x0200)       /* Delayed write mode */</td></tr>
<tr class="separator:a1065e6be583835c75c3546daa406b270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7837e56418ee2dc0a61b51a702094d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ada7837e56418ee2dc0a61b51a702094d">MPYC_L</a>&#160;&#160;&#160;(0x0001)       /* Carry of the multiplier */</td></tr>
<tr class="separator:ada7837e56418ee2dc0a61b51a702094d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8d6024ffd0b1e3f5cbc61b7ea6e26b8f">MPYFRAC_L</a>&#160;&#160;&#160;(0x0004)       /* Fractional mode */</td></tr>
<tr class="separator:a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0667f089eb8091a0cf228a6f7861af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aac0667f089eb8091a0cf228a6f7861af">MPYSAT_L</a>&#160;&#160;&#160;(0x0008)       /* Saturation mode */</td></tr>
<tr class="separator:aac0667f089eb8091a0cf228a6f7861af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6e00d82be94b71faa7b27b6591ed02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd6e00d82be94b71faa7b27b6591ed02">MPYM0_L</a>&#160;&#160;&#160;(0x0010)       /* Multiplier mode Bit:0 */</td></tr>
<tr class="separator:abd6e00d82be94b71faa7b27b6591ed02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c364e73d70f1b047ff97cf5dd1d6c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3c364e73d70f1b047ff97cf5dd1d6c9f">MPYM1_L</a>&#160;&#160;&#160;(0x0020)       /* Multiplier mode Bit:1 */</td></tr>
<tr class="separator:a3c364e73d70f1b047ff97cf5dd1d6c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08606b563fb3c93dd6d991be84160f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a08606b563fb3c93dd6d991be84160f41">OP1_32_L</a>&#160;&#160;&#160;(0x0040)       /* Bit-width of operand 1 0:16Bit / 1:32Bit */</td></tr>
<tr class="separator:a08606b563fb3c93dd6d991be84160f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5874a979f310c898310bdb8f2a943cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab5874a979f310c898310bdb8f2a943cd">OP2_32_L</a>&#160;&#160;&#160;(0x0080)       /* Bit-width of operand 2 0:16Bit / 1:32Bit */</td></tr>
<tr class="separator:ab5874a979f310c898310bdb8f2a943cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3b33e4251f62b6e23cde980126d4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3a3b33e4251f62b6e23cde980126d4b7">MPYDLYWRTEN_H</a>&#160;&#160;&#160;(0x0001)       /* Delayed write enable */</td></tr>
<tr class="separator:a3a3b33e4251f62b6e23cde980126d4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e79910c316464a44eddf08e7a06373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab6e79910c316464a44eddf08e7a06373">MPYDLY32_H</a>&#160;&#160;&#160;(0x0002)       /* Delayed write mode */</td></tr>
<tr class="separator:ab6e79910c316464a44eddf08e7a06373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0fcf19a97d3c20c34d5f7f32221786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1b0fcf19a97d3c20c34d5f7f32221786">MPYM_0</a>&#160;&#160;&#160;(0x0000)       /* Multiplier mode: MPY */</td></tr>
<tr class="separator:a1b0fcf19a97d3c20c34d5f7f32221786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9bc5dae03b0f222386f3995527a54d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab9bc5dae03b0f222386f3995527a54d3">MPYM_1</a>&#160;&#160;&#160;(0x0010)       /* Multiplier mode: MPYS */</td></tr>
<tr class="separator:ab9bc5dae03b0f222386f3995527a54d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82c1eb4f6e152bc4a336bb1ee944da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af82c1eb4f6e152bc4a336bb1ee944da6">MPYM_2</a>&#160;&#160;&#160;(0x0020)       /* Multiplier mode: MAC */</td></tr>
<tr class="separator:af82c1eb4f6e152bc4a336bb1ee944da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b1ebf7b8a94ea37f2345f839a95388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a59b1ebf7b8a94ea37f2345f839a95388">MPYM_3</a>&#160;&#160;&#160;(0x0030)       /* Multiplier mode: MACS */</td></tr>
<tr class="separator:a59b1ebf7b8a94ea37f2345f839a95388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98839ecd26856ff99477792e4ab660df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a98839ecd26856ff99477792e4ab660df">MPYM__MPY</a>&#160;&#160;&#160;(0x0000)       /* Multiplier mode: MPY */</td></tr>
<tr class="separator:a98839ecd26856ff99477792e4ab660df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c9f521f0785ebcc60fdaeb1f627338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a60c9f521f0785ebcc60fdaeb1f627338">MPYM__MPYS</a>&#160;&#160;&#160;(0x0010)       /* Multiplier mode: MPYS */</td></tr>
<tr class="separator:a60c9f521f0785ebcc60fdaeb1f627338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d89be5b989a16ad21e2c5f5c1e4d46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8d89be5b989a16ad21e2c5f5c1e4d46d">MPYM__MAC</a>&#160;&#160;&#160;(0x0020)       /* Multiplier mode: MAC */</td></tr>
<tr class="separator:a8d89be5b989a16ad21e2c5f5c1e4d46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964dae3bc24c08f6b2402485a81c9cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a964dae3bc24c08f6b2402485a81c9cf6">MPYM__MACS</a>&#160;&#160;&#160;(0x0030)       /* Multiplier mode: MACS */</td></tr>
<tr class="separator:a964dae3bc24c08f6b2402485a81c9cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918a328e128fcafd45859d04f39ff2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>&#160;&#160;&#160;(0x0000)       /* PMM Control 0 */</td></tr>
<tr class="separator:a918a328e128fcafd45859d04f39ff2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5001fb6217e362ca03c82bcbc374bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad5001fb6217e362ca03c82bcbc374bb3">OFS_PMMCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a></td></tr>
<tr class="separator:ad5001fb6217e362ca03c82bcbc374bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76255f4ccf1ea0069b6d7affa855199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa76255f4ccf1ea0069b6d7affa855199">OFS_PMMCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>+1</td></tr>
<tr class="separator:aa76255f4ccf1ea0069b6d7affa855199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bf5f26319b532d2a37739118c1f8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>&#160;&#160;&#160;(0x000A)       /* PMM Interrupt Flag */</td></tr>
<tr class="separator:ad7bf5f26319b532d2a37739118c1f8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393d2e46fcb6019acc18701b4218abbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a393d2e46fcb6019acc18701b4218abbd">OFS_PMMIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a></td></tr>
<tr class="separator:a393d2e46fcb6019acc18701b4218abbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4c1c145da86e66711ead4bcfc60da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2ac4c1c145da86e66711ead4bcfc60da">OFS_PMMIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>+1</td></tr>
<tr class="separator:a2ac4c1c145da86e66711ead4bcfc60da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565a1c82cdc5578ad1db1881ad752cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a>&#160;&#160;&#160;(0x0010)       /* PMM Power Mode 5 Control Register 0 */</td></tr>
<tr class="separator:a565a1c82cdc5578ad1db1881ad752cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f3eaa49de29afb7f8ca957c7f962663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f3eaa49de29afb7f8ca957c7f962663">OFS_PM5CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a></td></tr>
<tr class="separator:a4f3eaa49de29afb7f8ca957c7f962663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a3423d59623fd9d1c23fc1bdea2f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40a3423d59623fd9d1c23fc1bdea2f74">OFS_PM5CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a>+1</td></tr>
<tr class="separator:a40a3423d59623fd9d1c23fc1bdea2f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2192f26122894bc395b49dfccbb0eeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2192f26122894bc395b49dfccbb0eeb4">PMMPW</a>&#160;&#160;&#160;(0xA500)       /* PMM Register Write Password */</td></tr>
<tr class="separator:a2192f26122894bc395b49dfccbb0eeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e3c0233887d13ad743b4fe9c0c8b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a49e3c0233887d13ad743b4fe9c0c8b6e">PMMPW_H</a>&#160;&#160;&#160;(0xA5)         /* PMM Register Write Password for high word access */</td></tr>
<tr class="separator:a49e3c0233887d13ad743b4fe9c0c8b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9510e7e43812d174f09da846a2a6c0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9510e7e43812d174f09da846a2a6c0c5">PMMSWBOR</a>&#160;&#160;&#160;(0x0004)       /* PMM Software BOR */</td></tr>
<tr class="separator:a9510e7e43812d174f09da846a2a6c0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca726de821b83c3a85b10d06770cd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4ca726de821b83c3a85b10d06770cd1c">PMMSWPOR</a>&#160;&#160;&#160;(0x0008)       /* PMM Software POR */</td></tr>
<tr class="separator:a4ca726de821b83c3a85b10d06770cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4f8f522dd962a55aade291cc6f5318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e4f8f522dd962a55aade291cc6f5318">PMMREGOFF</a>&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td></tr>
<tr class="separator:a1e4f8f522dd962a55aade291cc6f5318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775b67a8c2df6ecf7225c8de70631ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a775b67a8c2df6ecf7225c8de70631ead">SVSLE</a>&#160;&#160;&#160;(0x0020)       /* SVS low side enable */</td></tr>
<tr class="separator:a775b67a8c2df6ecf7225c8de70631ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303492df56594c301a5d90a85dfcfce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa303492df56594c301a5d90a85dfcfce">SVSHE</a>&#160;&#160;&#160;(0x0040)       /* SVS high side enable */</td></tr>
<tr class="separator:aa303492df56594c301a5d90a85dfcfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eec5806996058502840ce19a8dc808d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3eec5806996058502840ce19a8dc808d">PMMSWBOR_L</a>&#160;&#160;&#160;(0x0004)       /* PMM Software BOR */</td></tr>
<tr class="separator:a3eec5806996058502840ce19a8dc808d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fac143314ee136a8c0a19d166845b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa3fac143314ee136a8c0a19d166845b1">PMMSWPOR_L</a>&#160;&#160;&#160;(0x0008)       /* PMM Software POR */</td></tr>
<tr class="separator:aa3fac143314ee136a8c0a19d166845b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2167ed0abe167dea36d883600390bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab2167ed0abe167dea36d883600390bc">PMMREGOFF_L</a>&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td></tr>
<tr class="separator:aab2167ed0abe167dea36d883600390bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cc583f6d118228bb26073b53726781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a94cc583f6d118228bb26073b53726781">SVSLE_L</a>&#160;&#160;&#160;(0x0020)       /* SVS low side enable */</td></tr>
<tr class="separator:a94cc583f6d118228bb26073b53726781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ab7db2d8c5c85512c75dc2e79287c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a92ab7db2d8c5c85512c75dc2e79287c6">SVSHE_L</a>&#160;&#160;&#160;(0x0040)       /* SVS high side enable */</td></tr>
<tr class="separator:a92ab7db2d8c5c85512c75dc2e79287c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922687c524dc555a97196bfe15d87480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a922687c524dc555a97196bfe15d87480">PMMBORIFG</a>&#160;&#160;&#160;(0x0100)       /* PMM Software BOR interrupt flag */</td></tr>
<tr class="separator:a922687c524dc555a97196bfe15d87480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0">PMMRSTIFG</a>&#160;&#160;&#160;(0x0200)       /* PMM RESET pin interrupt flag */</td></tr>
<tr class="separator:a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30419e5f57aab47772be0961ce2d7ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a30419e5f57aab47772be0961ce2d7ef8">PMMPORIFG</a>&#160;&#160;&#160;(0x0400)       /* PMM Software POR interrupt flag */</td></tr>
<tr class="separator:a30419e5f57aab47772be0961ce2d7ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f96fae6add6c73834cf9474e21d462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47f96fae6add6c73834cf9474e21d462">SVSLIFG</a>&#160;&#160;&#160;(0x1000)       /* SVS high side interrupt flag */</td></tr>
<tr class="separator:a47f96fae6add6c73834cf9474e21d462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a325e715ac13f501c494ceafbe7f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a04a325e715ac13f501c494ceafbe7f87">SVSHIFG</a>&#160;&#160;&#160;(0x2000)       /* SVS low side interrupt flag */</td></tr>
<tr class="separator:a04a325e715ac13f501c494ceafbe7f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621a9e4ea9556495805e22c0cd216ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a621a9e4ea9556495805e22c0cd216ab2">PMMLPM5IFG</a>&#160;&#160;&#160;(0x8000)       /* LPM5 indication Flag */</td></tr>
<tr class="separator:a621a9e4ea9556495805e22c0cd216ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9885927e3bcad2479d03c4d2f7d1372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa9885927e3bcad2479d03c4d2f7d1372">PMMBORIFG_H</a>&#160;&#160;&#160;(0x0001)       /* PMM Software BOR interrupt flag */</td></tr>
<tr class="separator:aa9885927e3bcad2479d03c4d2f7d1372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff51d0a4584279ae080d630bd2987b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaff51d0a4584279ae080d630bd2987b2">PMMRSTIFG_H</a>&#160;&#160;&#160;(0x0002)       /* PMM RESET pin interrupt flag */</td></tr>
<tr class="separator:aaff51d0a4584279ae080d630bd2987b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e827223c0ab842cdd5e27655663d71d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e827223c0ab842cdd5e27655663d71d">PMMPORIFG_H</a>&#160;&#160;&#160;(0x0004)       /* PMM Software POR interrupt flag */</td></tr>
<tr class="separator:a8e827223c0ab842cdd5e27655663d71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900a746ddf92a6783a89faa3efa06fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a900a746ddf92a6783a89faa3efa06fcb">SVSLIFG_H</a>&#160;&#160;&#160;(0x0010)       /* SVS high side interrupt flag */</td></tr>
<tr class="separator:a900a746ddf92a6783a89faa3efa06fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcbb2b8791e5e899b5a446c0bfc29c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adcbb2b8791e5e899b5a446c0bfc29c36">SVSHIFG_H</a>&#160;&#160;&#160;(0x0020)       /* SVS low side interrupt flag */</td></tr>
<tr class="separator:adcbb2b8791e5e899b5a446c0bfc29c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedfae44d9fb08ba87f07ef373f11241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adedfae44d9fb08ba87f07ef373f11241">PMMLPM5IFG_H</a>&#160;&#160;&#160;(0x0080)       /* LPM5 indication Flag */</td></tr>
<tr class="separator:adedfae44d9fb08ba87f07ef373f11241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ced65b3157bff07c84be399063da5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae5ced65b3157bff07c84be399063da5c">LOCKLPM5</a>&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM5 */</td></tr>
<tr class="separator:ae5ced65b3157bff07c84be399063da5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a194a6447299b8f5ea178b7b096a2013b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a194a6447299b8f5ea178b7b096a2013b">LOCKLPM5_L</a>&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM5 */</td></tr>
<tr class="separator:a194a6447299b8f5ea178b7b096a2013b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918a328e128fcafd45859d04f39ff2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>&#160;&#160;&#160;(0x0000)       /* PMM Control 0 */</td></tr>
<tr class="separator:a918a328e128fcafd45859d04f39ff2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5001fb6217e362ca03c82bcbc374bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad5001fb6217e362ca03c82bcbc374bb3">OFS_PMMCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a></td></tr>
<tr class="separator:ad5001fb6217e362ca03c82bcbc374bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76255f4ccf1ea0069b6d7affa855199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa76255f4ccf1ea0069b6d7affa855199">OFS_PMMCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>+1</td></tr>
<tr class="separator:aa76255f4ccf1ea0069b6d7affa855199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bf5f26319b532d2a37739118c1f8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>&#160;&#160;&#160;(0x000A)       /* PMM Interrupt Flag */</td></tr>
<tr class="separator:ad7bf5f26319b532d2a37739118c1f8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393d2e46fcb6019acc18701b4218abbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a393d2e46fcb6019acc18701b4218abbd">OFS_PMMIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a></td></tr>
<tr class="separator:a393d2e46fcb6019acc18701b4218abbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4c1c145da86e66711ead4bcfc60da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2ac4c1c145da86e66711ead4bcfc60da">OFS_PMMIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>+1</td></tr>
<tr class="separator:a2ac4c1c145da86e66711ead4bcfc60da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565a1c82cdc5578ad1db1881ad752cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a>&#160;&#160;&#160;(0x0010)       /* PMM Power Mode 5 Control Register 0 */</td></tr>
<tr class="separator:a565a1c82cdc5578ad1db1881ad752cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f3eaa49de29afb7f8ca957c7f962663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f3eaa49de29afb7f8ca957c7f962663">OFS_PM5CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a></td></tr>
<tr class="separator:a4f3eaa49de29afb7f8ca957c7f962663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a3423d59623fd9d1c23fc1bdea2f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40a3423d59623fd9d1c23fc1bdea2f74">OFS_PM5CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a>+1</td></tr>
<tr class="separator:a40a3423d59623fd9d1c23fc1bdea2f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2192f26122894bc395b49dfccbb0eeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2192f26122894bc395b49dfccbb0eeb4">PMMPW</a>&#160;&#160;&#160;(0xA500)       /* PMM Register Write Password */</td></tr>
<tr class="separator:a2192f26122894bc395b49dfccbb0eeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e3c0233887d13ad743b4fe9c0c8b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a49e3c0233887d13ad743b4fe9c0c8b6e">PMMPW_H</a>&#160;&#160;&#160;(0xA5)         /* PMM Register Write Password for high word access */</td></tr>
<tr class="separator:a49e3c0233887d13ad743b4fe9c0c8b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9510e7e43812d174f09da846a2a6c0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9510e7e43812d174f09da846a2a6c0c5">PMMSWBOR</a>&#160;&#160;&#160;(0x0004)       /* PMM Software BOR */</td></tr>
<tr class="separator:a9510e7e43812d174f09da846a2a6c0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca726de821b83c3a85b10d06770cd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4ca726de821b83c3a85b10d06770cd1c">PMMSWPOR</a>&#160;&#160;&#160;(0x0008)       /* PMM Software POR */</td></tr>
<tr class="separator:a4ca726de821b83c3a85b10d06770cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4f8f522dd962a55aade291cc6f5318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e4f8f522dd962a55aade291cc6f5318">PMMREGOFF</a>&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td></tr>
<tr class="separator:a1e4f8f522dd962a55aade291cc6f5318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775b67a8c2df6ecf7225c8de70631ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a775b67a8c2df6ecf7225c8de70631ead">SVSLE</a>&#160;&#160;&#160;(0x0020)       /* SVS low side enable */</td></tr>
<tr class="separator:a775b67a8c2df6ecf7225c8de70631ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303492df56594c301a5d90a85dfcfce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa303492df56594c301a5d90a85dfcfce">SVSHE</a>&#160;&#160;&#160;(0x0040)       /* SVS high side enable */</td></tr>
<tr class="separator:aa303492df56594c301a5d90a85dfcfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eec5806996058502840ce19a8dc808d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3eec5806996058502840ce19a8dc808d">PMMSWBOR_L</a>&#160;&#160;&#160;(0x0004)       /* PMM Software BOR */</td></tr>
<tr class="separator:a3eec5806996058502840ce19a8dc808d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fac143314ee136a8c0a19d166845b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa3fac143314ee136a8c0a19d166845b1">PMMSWPOR_L</a>&#160;&#160;&#160;(0x0008)       /* PMM Software POR */</td></tr>
<tr class="separator:aa3fac143314ee136a8c0a19d166845b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2167ed0abe167dea36d883600390bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab2167ed0abe167dea36d883600390bc">PMMREGOFF_L</a>&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td></tr>
<tr class="separator:aab2167ed0abe167dea36d883600390bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cc583f6d118228bb26073b53726781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a94cc583f6d118228bb26073b53726781">SVSLE_L</a>&#160;&#160;&#160;(0x0020)       /* SVS low side enable */</td></tr>
<tr class="separator:a94cc583f6d118228bb26073b53726781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ab7db2d8c5c85512c75dc2e79287c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a92ab7db2d8c5c85512c75dc2e79287c6">SVSHE_L</a>&#160;&#160;&#160;(0x0040)       /* SVS high side enable */</td></tr>
<tr class="separator:a92ab7db2d8c5c85512c75dc2e79287c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922687c524dc555a97196bfe15d87480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a922687c524dc555a97196bfe15d87480">PMMBORIFG</a>&#160;&#160;&#160;(0x0100)       /* PMM Software BOR interrupt flag */</td></tr>
<tr class="separator:a922687c524dc555a97196bfe15d87480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0">PMMRSTIFG</a>&#160;&#160;&#160;(0x0200)       /* PMM RESET pin interrupt flag */</td></tr>
<tr class="separator:a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30419e5f57aab47772be0961ce2d7ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a30419e5f57aab47772be0961ce2d7ef8">PMMPORIFG</a>&#160;&#160;&#160;(0x0400)       /* PMM Software POR interrupt flag */</td></tr>
<tr class="separator:a30419e5f57aab47772be0961ce2d7ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f96fae6add6c73834cf9474e21d462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47f96fae6add6c73834cf9474e21d462">SVSLIFG</a>&#160;&#160;&#160;(0x1000)       /* SVS high side interrupt flag */</td></tr>
<tr class="separator:a47f96fae6add6c73834cf9474e21d462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a325e715ac13f501c494ceafbe7f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a04a325e715ac13f501c494ceafbe7f87">SVSHIFG</a>&#160;&#160;&#160;(0x2000)       /* SVS low side interrupt flag */</td></tr>
<tr class="separator:a04a325e715ac13f501c494ceafbe7f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621a9e4ea9556495805e22c0cd216ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a621a9e4ea9556495805e22c0cd216ab2">PMMLPM5IFG</a>&#160;&#160;&#160;(0x8000)       /* LPM5 indication Flag */</td></tr>
<tr class="separator:a621a9e4ea9556495805e22c0cd216ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9885927e3bcad2479d03c4d2f7d1372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa9885927e3bcad2479d03c4d2f7d1372">PMMBORIFG_H</a>&#160;&#160;&#160;(0x0001)       /* PMM Software BOR interrupt flag */</td></tr>
<tr class="separator:aa9885927e3bcad2479d03c4d2f7d1372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff51d0a4584279ae080d630bd2987b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaff51d0a4584279ae080d630bd2987b2">PMMRSTIFG_H</a>&#160;&#160;&#160;(0x0002)       /* PMM RESET pin interrupt flag */</td></tr>
<tr class="separator:aaff51d0a4584279ae080d630bd2987b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e827223c0ab842cdd5e27655663d71d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e827223c0ab842cdd5e27655663d71d">PMMPORIFG_H</a>&#160;&#160;&#160;(0x0004)       /* PMM Software POR interrupt flag */</td></tr>
<tr class="separator:a8e827223c0ab842cdd5e27655663d71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900a746ddf92a6783a89faa3efa06fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a900a746ddf92a6783a89faa3efa06fcb">SVSLIFG_H</a>&#160;&#160;&#160;(0x0010)       /* SVS high side interrupt flag */</td></tr>
<tr class="separator:a900a746ddf92a6783a89faa3efa06fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcbb2b8791e5e899b5a446c0bfc29c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adcbb2b8791e5e899b5a446c0bfc29c36">SVSHIFG_H</a>&#160;&#160;&#160;(0x0020)       /* SVS low side interrupt flag */</td></tr>
<tr class="separator:adcbb2b8791e5e899b5a446c0bfc29c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedfae44d9fb08ba87f07ef373f11241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adedfae44d9fb08ba87f07ef373f11241">PMMLPM5IFG_H</a>&#160;&#160;&#160;(0x0080)       /* LPM5 indication Flag */</td></tr>
<tr class="separator:adedfae44d9fb08ba87f07ef373f11241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ced65b3157bff07c84be399063da5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae5ced65b3157bff07c84be399063da5c">LOCKLPM5</a>&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM5 */</td></tr>
<tr class="separator:ae5ced65b3157bff07c84be399063da5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a194a6447299b8f5ea178b7b096a2013b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a194a6447299b8f5ea178b7b096a2013b">LOCKLPM5_L</a>&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM5 */</td></tr>
<tr class="separator:a194a6447299b8f5ea178b7b096a2013b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac765e9aaba9178d4d62c20f5667e327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>&#160;&#160;&#160;(0x0000)       /* REF Shared Reference control register 0 */</td></tr>
<tr class="separator:aac765e9aaba9178d4d62c20f5667e327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a6c96807a31d11adb15bf763e81372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac8a6c96807a31d11adb15bf763e81372">OFS_REFCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a></td></tr>
<tr class="separator:ac8a6c96807a31d11adb15bf763e81372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53d28b16aac750af91eeffcb72c2f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af53d28b16aac750af91eeffcb72c2f03">OFS_REFCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>+1</td></tr>
<tr class="separator:af53d28b16aac750af91eeffcb72c2f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34aaea1d5a06d754c951bac82bb57f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a34aaea1d5a06d754c951bac82bb57f5c">REFON</a>&#160;&#160;&#160;(0x0001)       /* REF Reference On */</td></tr>
<tr class="separator:a34aaea1d5a06d754c951bac82bb57f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ca0da5a3b1bf36fb9f35139a60b052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71ca0da5a3b1bf36fb9f35139a60b052">REFTCOFF</a>&#160;&#160;&#160;(0x0008)       /* REF Temp.Sensor off */</td></tr>
<tr class="separator:a71ca0da5a3b1bf36fb9f35139a60b052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecd624280ab1d05fa09b631af4fe0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adecd624280ab1d05fa09b631af4fe0ae">REFVSEL0</a>&#160;&#160;&#160;(0x0010)       /* REF Reference Voltage Level Select Bit:0 */</td></tr>
<tr class="separator:adecd624280ab1d05fa09b631af4fe0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95b8fa0a77d0e31bf3c89024c299b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad95b8fa0a77d0e31bf3c89024c299b2b">REFVSEL1</a>&#160;&#160;&#160;(0x0020)       /* REF Reference Voltage Level Select Bit:1 */</td></tr>
<tr class="separator:ad95b8fa0a77d0e31bf3c89024c299b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad963394541e13dd4fc0bf80a45d4b5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad963394541e13dd4fc0bf80a45d4b5b9">REFGENACT</a>&#160;&#160;&#160;(0x0100)       /* REF Reference generator active */</td></tr>
<tr class="separator:ad963394541e13dd4fc0bf80a45d4b5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a930896d7b7d9dedd58a6362c840d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab8a930896d7b7d9dedd58a6362c840d2">REFBGACT</a>&#160;&#160;&#160;(0x0200)       /* REF Reference bandgap active */</td></tr>
<tr class="separator:ab8a930896d7b7d9dedd58a6362c840d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c4bc332b1066052e84743fe96f431c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af4c4bc332b1066052e84743fe96f431c">REFGENBUSY</a>&#160;&#160;&#160;(0x0400)       /* REF Reference generator busy */</td></tr>
<tr class="separator:af4c4bc332b1066052e84743fe96f431c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7dbedd35c982b53fb3776e8dfac020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5f7dbedd35c982b53fb3776e8dfac020">BGMODE</a>&#160;&#160;&#160;(0x0800)       /* REF Bandgap mode */</td></tr>
<tr class="separator:a5f7dbedd35c982b53fb3776e8dfac020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eac0c8a61d71804f3453207ab9cf2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1eac0c8a61d71804f3453207ab9cf2bb">REFON_L</a>&#160;&#160;&#160;(0x0001)       /* REF Reference On */</td></tr>
<tr class="separator:a1eac0c8a61d71804f3453207ab9cf2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921788b882da0f827a839e285ef76016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a921788b882da0f827a839e285ef76016">REFTCOFF_L</a>&#160;&#160;&#160;(0x0008)       /* REF Temp.Sensor off */</td></tr>
<tr class="separator:a921788b882da0f827a839e285ef76016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b59b613ec0fa98dfc564f136eb8aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a67b59b613ec0fa98dfc564f136eb8aec">REFVSEL0_L</a>&#160;&#160;&#160;(0x0010)       /* REF Reference Voltage Level Select Bit:0 */</td></tr>
<tr class="separator:a67b59b613ec0fa98dfc564f136eb8aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3ed4742085b77d89e210ba67637ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7b3ed4742085b77d89e210ba67637ad0">REFVSEL1_L</a>&#160;&#160;&#160;(0x0020)       /* REF Reference Voltage Level Select Bit:1 */</td></tr>
<tr class="separator:a7b3ed4742085b77d89e210ba67637ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1454baf8f0365a96c3495193101943e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1454baf8f0365a96c3495193101943e3">REFGENACT_H</a>&#160;&#160;&#160;(0x0001)       /* REF Reference generator active */</td></tr>
<tr class="separator:a1454baf8f0365a96c3495193101943e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc48fcc68d28fdd678b7ec353f8a73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aedc48fcc68d28fdd678b7ec353f8a73c">REFBGACT_H</a>&#160;&#160;&#160;(0x0002)       /* REF Reference bandgap active */</td></tr>
<tr class="separator:aedc48fcc68d28fdd678b7ec353f8a73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745c5f4212d5ef1a5f6241ca3a57be2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a745c5f4212d5ef1a5f6241ca3a57be2c">REFGENBUSY_H</a>&#160;&#160;&#160;(0x0004)       /* REF Reference generator busy */</td></tr>
<tr class="separator:a745c5f4212d5ef1a5f6241ca3a57be2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab97508389b85513e9062f16a827eb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab97508389b85513e9062f16a827eb59">BGMODE_H</a>&#160;&#160;&#160;(0x0008)       /* REF Bandgap mode */</td></tr>
<tr class="separator:aab97508389b85513e9062f16a827eb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40730b1610fceefe214715737d4e79f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40730b1610fceefe214715737d4e79f7">REFVSEL_0</a>&#160;&#160;&#160;(0x0000)       /* REF Reference Voltage Level Select 1.5V */</td></tr>
<tr class="separator:a40730b1610fceefe214715737d4e79f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bcd29b829e2b68bbf201d1e910380f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a63bcd29b829e2b68bbf201d1e910380f">REFVSEL_1</a>&#160;&#160;&#160;(0x0010)       /* REF Reference Voltage Level Select 2.0V */</td></tr>
<tr class="separator:a63bcd29b829e2b68bbf201d1e910380f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afacafde54c368ab048c7618191ebb27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afacafde54c368ab048c7618191ebb27e">REFVSEL_2</a>&#160;&#160;&#160;(0x0020)       /* REF Reference Voltage Level Select 2.5V */</td></tr>
<tr class="separator:afacafde54c368ab048c7618191ebb27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d145f1286120ff179881cf594cb042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a42d145f1286120ff179881cf594cb042">REFVSEL_3</a>&#160;&#160;&#160;(0x0030)       /* REF Reference Voltage Level Select 2.5V */</td></tr>
<tr class="separator:a42d145f1286120ff179881cf594cb042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ddce15bf65329a143d6d6e46fa08f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>&#160;&#160;&#160;(0x0000)       /* Real Timer Control 0/1 */</td></tr>
<tr class="separator:a3ddce15bf65329a143d6d6e46fa08f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4786d033077a692344a2b10f3dd9624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa4786d033077a692344a2b10f3dd9624">OFS_RTCCTL01_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a></td></tr>
<tr class="separator:aa4786d033077a692344a2b10f3dd9624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce6522ab27003178e474ac28a0ac856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ce6522ab27003178e474ac28a0ac856">OFS_RTCCTL01_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>+1</td></tr>
<tr class="separator:a7ce6522ab27003178e474ac28a0ac856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851478fbc80bbfc51eb044544a05c7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>&#160;&#160;&#160;(0x0002)       /* Real Timer Control 2/3 */</td></tr>
<tr class="separator:a851478fbc80bbfc51eb044544a05c7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4237cfd9e849b25da24a670736f78b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa4237cfd9e849b25da24a670736f78b0">OFS_RTCCTL23_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a></td></tr>
<tr class="separator:aa4237cfd9e849b25da24a670736f78b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69f773842fb2824af94f6d14a56af62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad69f773842fb2824af94f6d14a56af62">OFS_RTCCTL23_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>+1</td></tr>
<tr class="separator:ad69f773842fb2824af94f6d14a56af62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d6345a60a513cfecf151d96f045351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>&#160;&#160;&#160;(0x0008)       /* Real Timer Prescale Timer 0 Control */</td></tr>
<tr class="separator:a18d6345a60a513cfecf151d96f045351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4765ee2f28111917d327caaddc36202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa4765ee2f28111917d327caaddc36202">OFS_RTCPS0CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a></td></tr>
<tr class="separator:aa4765ee2f28111917d327caaddc36202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6035928cf3509f8cb3364fab59513b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e6035928cf3509f8cb3364fab59513b">OFS_RTCPS0CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>+1</td></tr>
<tr class="separator:a1e6035928cf3509f8cb3364fab59513b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd682b2251a50b1115d72493d16c4f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>&#160;&#160;&#160;(0x000A)       /* Real Timer Prescale Timer 1 Control */</td></tr>
<tr class="separator:afd682b2251a50b1115d72493d16c4f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee37b40816c3fed48e004a88599f11fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee37b40816c3fed48e004a88599f11fc">OFS_RTCPS1CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a></td></tr>
<tr class="separator:aee37b40816c3fed48e004a88599f11fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0a0f3de8435dc62974f318a8f5a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7b0a0f3de8435dc62974f318a8f5a8bb">OFS_RTCPS1CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>+1</td></tr>
<tr class="separator:a7b0a0f3de8435dc62974f318a8f5a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa74cd53b1cf46cc1ce6a64e5de0892e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>&#160;&#160;&#160;(0x000C)       /* Real Timer Prescale Timer Control */</td></tr>
<tr class="separator:aaa74cd53b1cf46cc1ce6a64e5de0892e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383e8970eb543c22271883e1fdc062a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a383e8970eb543c22271883e1fdc062a1">OFS_RTCPS_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a></td></tr>
<tr class="separator:a383e8970eb543c22271883e1fdc062a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76ecee745619ea2aab69c3986feefaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae76ecee745619ea2aab69c3986feefaa">OFS_RTCPS_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>+1</td></tr>
<tr class="separator:ae76ecee745619ea2aab69c3986feefaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03f2d0e839b1f9d382a65a07aed49f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac03f2d0e839b1f9d382a65a07aed49f8">OFS_RTCIV</a>&#160;&#160;&#160;(0x000E)       /* Real Time Clock Interrupt Vector */</td></tr>
<tr class="separator:ac03f2d0e839b1f9d382a65a07aed49f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8aed962f0912d4485db3ff7c4265a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>&#160;&#160;&#160;(0x0010)       /* Real Time Clock Time 0 */</td></tr>
<tr class="separator:a5b8aed962f0912d4485db3ff7c4265a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f47fdd57208ede177faeca72279077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4f47fdd57208ede177faeca72279077">OFS_RTCTIM0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a></td></tr>
<tr class="separator:ab4f47fdd57208ede177faeca72279077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477ee46c2074515e0eb3d251f47d0627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a477ee46c2074515e0eb3d251f47d0627">OFS_RTCTIM0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>+1</td></tr>
<tr class="separator:a477ee46c2074515e0eb3d251f47d0627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6aaf699d62c041b7a7faa9fafe8c6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>&#160;&#160;&#160;(0x0012)       /* Real Time Clock Time 1 */</td></tr>
<tr class="separator:ac6aaf699d62c041b7a7faa9fafe8c6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece3cbb57773ce79fa9f8c10de4d9803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aece3cbb57773ce79fa9f8c10de4d9803">OFS_RTCTIM1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a></td></tr>
<tr class="separator:aece3cbb57773ce79fa9f8c10de4d9803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd09d2be0f2b68a14ec9bf39112f173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8bd09d2be0f2b68a14ec9bf39112f173">OFS_RTCTIM1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>+1</td></tr>
<tr class="separator:a8bd09d2be0f2b68a14ec9bf39112f173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5961d9110dde2bfec1210fe0a3052bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>&#160;&#160;&#160;(0x0014)       /* Real Time Clock Date */</td></tr>
<tr class="separator:a5961d9110dde2bfec1210fe0a3052bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec7563a910a78ad7161ffc5da958976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adec7563a910a78ad7161ffc5da958976">OFS_RTCDATE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a></td></tr>
<tr class="separator:adec7563a910a78ad7161ffc5da958976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f804f3c487092c219285a9339326d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5f804f3c487092c219285a9339326d94">OFS_RTCDATE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>+1</td></tr>
<tr class="separator:a5f804f3c487092c219285a9339326d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6040c837cc41cce374323c32c70f7c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>&#160;&#160;&#160;(0x0016)       /* Real Time Clock Year */</td></tr>
<tr class="separator:a6040c837cc41cce374323c32c70f7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4438707d387df085358fbbb161bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2ac4438707d387df085358fbbb161bb8">OFS_RTCYEAR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a></td></tr>
<tr class="separator:a2ac4438707d387df085358fbbb161bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a8f9e45a26997d8f1d4c034ced3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af9a8f9e45a26997d8f1d4c034ced3dc0">OFS_RTCYEAR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>+1</td></tr>
<tr class="separator:af9a8f9e45a26997d8f1d4c034ced3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eeb6a19048760528cb4fe46f887c658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>&#160;&#160;&#160;(0x0018)       /* Real Time Clock Alarm Min/Hour */</td></tr>
<tr class="separator:a4eeb6a19048760528cb4fe46f887c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64136618e951f68e2dfe2b2e03761dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a64136618e951f68e2dfe2b2e03761dfd">OFS_RTCAMINHR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a></td></tr>
<tr class="separator:a64136618e951f68e2dfe2b2e03761dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68db334c95627593f1140933aaa85c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac68db334c95627593f1140933aaa85c7">OFS_RTCAMINHR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>+1</td></tr>
<tr class="separator:ac68db334c95627593f1140933aaa85c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53f74cdde62c7f30167a688b55d3428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>&#160;&#160;&#160;(0x001A)       /* Real Time Clock Alarm day of week/day */</td></tr>
<tr class="separator:ae53f74cdde62c7f30167a688b55d3428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ba2c91544533110f58db6c8d5f9414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a84ba2c91544533110f58db6c8d5f9414">OFS_RTCADOWDAY_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a></td></tr>
<tr class="separator:a84ba2c91544533110f58db6c8d5f9414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891517dd85f61e448ee3566f1b7a4b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a891517dd85f61e448ee3566f1b7a4b92">OFS_RTCADOWDAY_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>+1</td></tr>
<tr class="separator:a891517dd85f61e448ee3566f1b7a4b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4f5f3aec622a6fe251ebe9dc88ba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9e4f5f3aec622a6fe251ebe9dc88ba81">OFS_BIN2BCD</a>&#160;&#160;&#160;(0x001C)       /* Real Time Binary-to-BCD conversion register */</td></tr>
<tr class="separator:a9e4f5f3aec622a6fe251ebe9dc88ba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f8edfd711cb194fa958b245b63079d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a51f8edfd711cb194fa958b245b63079d">OFS_BCD2BIN</a>&#160;&#160;&#160;(0x001E)       /* Real Time BCD-to-binary conversion register */</td></tr>
<tr class="separator:a51f8edfd711cb194fa958b245b63079d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c550de2fee3ffa349ea3deaafe01ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab3c550de2fee3ffa349ea3deaafe01ca">OFS_RTCSEC</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr class="separator:ab3c550de2fee3ffa349ea3deaafe01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052fcd57d54f09775a9086412a2ccb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a052fcd57d54f09775a9086412a2ccb8b">OFS_RTCMIN</a>&#160;&#160;&#160;(0x0011)</td></tr>
<tr class="separator:a052fcd57d54f09775a9086412a2ccb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac527536fc22248c8bb87a60ad3d2c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac527536fc22248c8bb87a60ad3d2c671">OFS_RTCHOUR</a>&#160;&#160;&#160;(0x0012)</td></tr>
<tr class="separator:ac527536fc22248c8bb87a60ad3d2c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aff83db53b86c8ac90e430ffa79d417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9aff83db53b86c8ac90e430ffa79d417">OFS_RTCDOW</a>&#160;&#160;&#160;(0x0013)</td></tr>
<tr class="separator:a9aff83db53b86c8ac90e430ffa79d417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051ad170c9e1b994292872799022ee4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a051ad170c9e1b994292872799022ee4f">OFS_RTCDAY</a>&#160;&#160;&#160;(0x0014)</td></tr>
<tr class="separator:a051ad170c9e1b994292872799022ee4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c17a79fbfe19d093c5b57c65f2cf584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3c17a79fbfe19d093c5b57c65f2cf584">OFS_RTCMON</a>&#160;&#160;&#160;(0x0015)</td></tr>
<tr class="separator:a3c17a79fbfe19d093c5b57c65f2cf584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9114d35587582f468d384ef0fe79ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4b9114d35587582f468d384ef0fe79ff">OFS_RTCAMIN</a>&#160;&#160;&#160;(0x0018)</td></tr>
<tr class="separator:a4b9114d35587582f468d384ef0fe79ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37d3c32dc537db121dbcab15260bcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad37d3c32dc537db121dbcab15260bcf6">OFS_RTCAHOUR</a>&#160;&#160;&#160;(0x0019)</td></tr>
<tr class="separator:ad37d3c32dc537db121dbcab15260bcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471fe81287745db0065b8d37fb2a16a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a471fe81287745db0065b8d37fb2a16a2">OFS_RTCADOW</a>&#160;&#160;&#160;(0x001A)</td></tr>
<tr class="separator:a471fe81287745db0065b8d37fb2a16a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae606951f63e5db095fb49c5d2b1803ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae606951f63e5db095fb49c5d2b1803ed">OFS_RTCADAY</a>&#160;&#160;&#160;(0x001B)</td></tr>
<tr class="separator:ae606951f63e5db095fb49c5d2b1803ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b161c75a30b4cea5241b85be0e53ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b161c75a30b4cea5241b85be0e53ae9">RTCCTL0</a>&#160;&#160;&#160;RTCCTL01_L     /* Real Time Clock Control 0 */</td></tr>
<tr class="separator:a3b161c75a30b4cea5241b85be0e53ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb57ef4ce1664374ac01b0ade542b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7fb57ef4ce1664374ac01b0ade542b19">RTCCTL1</a>&#160;&#160;&#160;RTCCTL01_H     /* Real Time Clock Control 1 */</td></tr>
<tr class="separator:a7fb57ef4ce1664374ac01b0ade542b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40b6154c845f212a7bd8de83c548c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af40b6154c845f212a7bd8de83c548c30">RTCCTL2</a>&#160;&#160;&#160;RTCCTL23_L     /* Real Time Clock Control 2 */</td></tr>
<tr class="separator:af40b6154c845f212a7bd8de83c548c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cca142f4871899036057173fafcf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a82cca142f4871899036057173fafcf79">RTCCTL3</a>&#160;&#160;&#160;RTCCTL23_H     /* Real Time Clock Control 3 */</td></tr>
<tr class="separator:a82cca142f4871899036057173fafcf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904f601e78ef49e1dd7cd94ca377d992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a904f601e78ef49e1dd7cd94ca377d992">RTCNT12</a>&#160;&#160;&#160;RTCTIM0</td></tr>
<tr class="separator:a904f601e78ef49e1dd7cd94ca377d992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a07b2c6928b0ebfabd9005833ca95d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1a07b2c6928b0ebfabd9005833ca95d9">RTCNT34</a>&#160;&#160;&#160;RTCTIM1</td></tr>
<tr class="separator:a1a07b2c6928b0ebfabd9005833ca95d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050d2d08acb5d5b4c0a6c3f11c8b5f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a050d2d08acb5d5b4c0a6c3f11c8b5f86">RTCNT1</a>&#160;&#160;&#160;RTCTIM0_L</td></tr>
<tr class="separator:a050d2d08acb5d5b4c0a6c3f11c8b5f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49466c2c7288053c30c9c12ddb754114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a49466c2c7288053c30c9c12ddb754114">RTCNT2</a>&#160;&#160;&#160;RTCTIM0_H</td></tr>
<tr class="separator:a49466c2c7288053c30c9c12ddb754114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f06dd20d54303ed68c48585cdde8adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6f06dd20d54303ed68c48585cdde8adb">RTCNT3</a>&#160;&#160;&#160;RTCTIM1_L</td></tr>
<tr class="separator:a6f06dd20d54303ed68c48585cdde8adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4073b990c512b9b2c2c59c9a57cbe39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4073b990c512b9b2c2c59c9a57cbe39a">RTCNT4</a>&#160;&#160;&#160;RTCTIM1_H</td></tr>
<tr class="separator:a4073b990c512b9b2c2c59c9a57cbe39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bf21b5a694fa6902ff474b15092254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6bf21b5a694fa6902ff474b15092254">RTCSEC</a>&#160;&#160;&#160;RTCTIM0_L</td></tr>
<tr class="separator:af6bf21b5a694fa6902ff474b15092254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0150d9e65ef842a5636b60239fbc936c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0150d9e65ef842a5636b60239fbc936c">RTCMIN</a>&#160;&#160;&#160;RTCTIM0_H</td></tr>
<tr class="separator:a0150d9e65ef842a5636b60239fbc936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bada5c628434fc86acaf3e6bee945aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9bada5c628434fc86acaf3e6bee945aa">RTCHOUR</a>&#160;&#160;&#160;RTCTIM1_L</td></tr>
<tr class="separator:a9bada5c628434fc86acaf3e6bee945aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bb9d5598b88ec9306fddbf48b72692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a88bb9d5598b88ec9306fddbf48b72692">RTCDOW</a>&#160;&#160;&#160;RTCTIM1_H</td></tr>
<tr class="separator:a88bb9d5598b88ec9306fddbf48b72692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcd74e19a0dbc557fea266e623e2a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0fcd74e19a0dbc557fea266e623e2a6a">RTCDAY</a>&#160;&#160;&#160;RTCDATE_L</td></tr>
<tr class="separator:a0fcd74e19a0dbc557fea266e623e2a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a9e3e0e70e8b7fe5d6f2b27c445ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a30a9e3e0e70e8b7fe5d6f2b27c445ec8">RTCMON</a>&#160;&#160;&#160;RTCDATE_H</td></tr>
<tr class="separator:a30a9e3e0e70e8b7fe5d6f2b27c445ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3232ec86753b738fc0da37ea870b486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad3232ec86753b738fc0da37ea870b486">RTCYEARL</a>&#160;&#160;&#160;RTCYEAR_L</td></tr>
<tr class="separator:ad3232ec86753b738fc0da37ea870b486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeafc9319915ce334bdb03f182944cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeeafc9319915ce334bdb03f182944cc2">RTCYEARH</a>&#160;&#160;&#160;RTCYEAR_H</td></tr>
<tr class="separator:aeeafc9319915ce334bdb03f182944cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e887956f69029530681b194cee8c263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e887956f69029530681b194cee8c263">RT0PS</a>&#160;&#160;&#160;RTCPS_L</td></tr>
<tr class="separator:a6e887956f69029530681b194cee8c263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0142c5639a800931fcc7b326a494ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af0142c5639a800931fcc7b326a494ccf">RT1PS</a>&#160;&#160;&#160;RTCPS_H</td></tr>
<tr class="separator:af0142c5639a800931fcc7b326a494ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2179d9442fc323b80f580156a261f51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2179d9442fc323b80f580156a261f51a">RTCAMIN</a>&#160;&#160;&#160;RTCAMINHR_L    /* Real Time Clock Alarm Min */</td></tr>
<tr class="separator:a2179d9442fc323b80f580156a261f51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f994670fa3f5a4798ce9e901ed5fd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3f994670fa3f5a4798ce9e901ed5fd72">RTCAHOUR</a>&#160;&#160;&#160;RTCAMINHR_H    /* Real Time Clock Alarm Hour */</td></tr>
<tr class="separator:a3f994670fa3f5a4798ce9e901ed5fd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964dbe6596422ae78777e7e769c494fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a964dbe6596422ae78777e7e769c494fb">RTCADOW</a>&#160;&#160;&#160;RTCADOWDAY_L   /* Real Time Clock Alarm day of week */</td></tr>
<tr class="separator:a964dbe6596422ae78777e7e769c494fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46047a7c32a80557bcd9146157dc8817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a46047a7c32a80557bcd9146157dc8817">RTCADAY</a>&#160;&#160;&#160;RTCADOWDAY_H   /* Real Time Clock Alarm day */</td></tr>
<tr class="separator:a46047a7c32a80557bcd9146157dc8817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2030a9fe75e4765abcbb0dbdd804b556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2030a9fe75e4765abcbb0dbdd804b556">RTCBCD</a>&#160;&#160;&#160;(0x8000)       /* RTC BCD  0:Binary / 1:BCD */</td></tr>
<tr class="separator:a2030a9fe75e4765abcbb0dbdd804b556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb02d92660cdbd16e0808f8d14faefeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abb02d92660cdbd16e0808f8d14faefeb">RTCHOLD</a>&#160;&#160;&#160;(0x4000)       /* RTC Hold */</td></tr>
<tr class="separator:abb02d92660cdbd16e0808f8d14faefeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe04b27e6c34e304cb01369fc23b60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4fe04b27e6c34e304cb01369fc23b60a">RTCRDY</a>&#160;&#160;&#160;(0x1000)       /* RTC Ready */</td></tr>
<tr class="separator:a4fe04b27e6c34e304cb01369fc23b60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8bfc578c7f1beedc1888791c7f3482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afe8bfc578c7f1beedc1888791c7f3482">RTCTEV1</a>&#160;&#160;&#160;(0x0200)       /* RTC Time Event 1 */</td></tr>
<tr class="separator:afe8bfc578c7f1beedc1888791c7f3482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aebd96ae27dd3e8310dc79eac4fcec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3aebd96ae27dd3e8310dc79eac4fcec8">RTCTEV0</a>&#160;&#160;&#160;(0x0100)       /* RTC Time Event 0 */</td></tr>
<tr class="separator:a3aebd96ae27dd3e8310dc79eac4fcec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa7920abcb56e58b0bc25aacf82b451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3aa7920abcb56e58b0bc25aacf82b451">RTCOFIE</a>&#160;&#160;&#160;(0x0080)       /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td></tr>
<tr class="separator:a3aa7920abcb56e58b0bc25aacf82b451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f6f251c8b4a00ce4f758791b85600b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac3f6f251c8b4a00ce4f758791b85600b">RTCTEVIE</a>&#160;&#160;&#160;(0x0040)       /* RTC Time Event Interrupt Enable Flag */</td></tr>
<tr class="separator:ac3f6f251c8b4a00ce4f758791b85600b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f00f14a4103fd3910fa8cc6527766df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3f00f14a4103fd3910fa8cc6527766df">RTCAIE</a>&#160;&#160;&#160;(0x0020)       /* RTC Alarm Interrupt Enable Flag */</td></tr>
<tr class="separator:a3f00f14a4103fd3910fa8cc6527766df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4a560a78ad909cbea5598cb6126313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2b4a560a78ad909cbea5598cb6126313">RTCRDYIE</a>&#160;&#160;&#160;(0x0010)       /* RTC Ready Interrupt Enable Flag */</td></tr>
<tr class="separator:a2b4a560a78ad909cbea5598cb6126313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cce00d1de0803de8c314f6cd6bed01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5cce00d1de0803de8c314f6cd6bed01b">RTCOFIFG</a>&#160;&#160;&#160;(0x0008)       /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td></tr>
<tr class="separator:a5cce00d1de0803de8c314f6cd6bed01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbd04cd883cab2804ce24fb9fc41ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0cbd04cd883cab2804ce24fb9fc41ab5">RTCTEVIFG</a>&#160;&#160;&#160;(0x0004)       /* RTC Time Event Interrupt Flag */</td></tr>
<tr class="separator:a0cbd04cd883cab2804ce24fb9fc41ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad186139939be7841a27151671f9bf4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad186139939be7841a27151671f9bf4e5">RTCAIFG</a>&#160;&#160;&#160;(0x0002)       /* RTC Alarm Interrupt Flag */</td></tr>
<tr class="separator:ad186139939be7841a27151671f9bf4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7620975046d940e2b1b581dd68c19f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7620975046d940e2b1b581dd68c19f4b">RTCRDYIFG</a>&#160;&#160;&#160;(0x0001)       /* RTC Ready Interrupt Flag */</td></tr>
<tr class="separator:a7620975046d940e2b1b581dd68c19f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8dff3abe2bce19b8fbac7ea029ed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3d8dff3abe2bce19b8fbac7ea029ed2a">RTCOFIE_L</a>&#160;&#160;&#160;(0x0080)       /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td></tr>
<tr class="separator:a3d8dff3abe2bce19b8fbac7ea029ed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b460482c4fdb4d3ad4b574cb5514bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a95b460482c4fdb4d3ad4b574cb5514bc">RTCTEVIE_L</a>&#160;&#160;&#160;(0x0040)       /* RTC Time Event Interrupt Enable Flag */</td></tr>
<tr class="separator:a95b460482c4fdb4d3ad4b574cb5514bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a01d385b118428379b8463c4d2fa34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4a01d385b118428379b8463c4d2fa34a">RTCAIE_L</a>&#160;&#160;&#160;(0x0020)       /* RTC Alarm Interrupt Enable Flag */</td></tr>
<tr class="separator:a4a01d385b118428379b8463c4d2fa34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7585ee841a8a6c20da80a1bea93f362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa7585ee841a8a6c20da80a1bea93f362">RTCRDYIE_L</a>&#160;&#160;&#160;(0x0010)       /* RTC Ready Interrupt Enable Flag */</td></tr>
<tr class="separator:aa7585ee841a8a6c20da80a1bea93f362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f5dfea7af04ef730636886108b460c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae1f5dfea7af04ef730636886108b460c">RTCOFIFG_L</a>&#160;&#160;&#160;(0x0008)       /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td></tr>
<tr class="separator:ae1f5dfea7af04ef730636886108b460c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312784c65afa6eb5e9908c7202c3ab37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a312784c65afa6eb5e9908c7202c3ab37">RTCTEVIFG_L</a>&#160;&#160;&#160;(0x0004)       /* RTC Time Event Interrupt Flag */</td></tr>
<tr class="separator:a312784c65afa6eb5e9908c7202c3ab37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716755159216bafbde6b1b1f68a2582a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a716755159216bafbde6b1b1f68a2582a">RTCAIFG_L</a>&#160;&#160;&#160;(0x0002)       /* RTC Alarm Interrupt Flag */</td></tr>
<tr class="separator:a716755159216bafbde6b1b1f68a2582a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03c9f11aa6b2330272494f7dbf25b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae03c9f11aa6b2330272494f7dbf25b9c">RTCRDYIFG_L</a>&#160;&#160;&#160;(0x0001)       /* RTC Ready Interrupt Flag */</td></tr>
<tr class="separator:ae03c9f11aa6b2330272494f7dbf25b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5eed82533988992af2bb9a18fa46a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aad5eed82533988992af2bb9a18fa46a4">RTCBCD_H</a>&#160;&#160;&#160;(0x0080)       /* RTC BCD  0:Binary / 1:BCD */</td></tr>
<tr class="separator:aad5eed82533988992af2bb9a18fa46a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c99106a9cf94c825c6ecd480942d980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3c99106a9cf94c825c6ecd480942d980">RTCHOLD_H</a>&#160;&#160;&#160;(0x0040)       /* RTC Hold */</td></tr>
<tr class="separator:a3c99106a9cf94c825c6ecd480942d980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42427c40d69b940b9e31d63a12697c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a42427c40d69b940b9e31d63a12697c71">RTCRDY_H</a>&#160;&#160;&#160;(0x0010)       /* RTC Ready */</td></tr>
<tr class="separator:a42427c40d69b940b9e31d63a12697c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ad04f17774da0c47ce92fa566d84f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a01ad04f17774da0c47ce92fa566d84f7">RTCTEV1_H</a>&#160;&#160;&#160;(0x0002)       /* RTC Time Event 1 */</td></tr>
<tr class="separator:a01ad04f17774da0c47ce92fa566d84f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697d112ed2ef859ccc300bc8ea3a09d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a697d112ed2ef859ccc300bc8ea3a09d6">RTCTEV0_H</a>&#160;&#160;&#160;(0x0001)       /* RTC Time Event 0 */</td></tr>
<tr class="separator:a697d112ed2ef859ccc300bc8ea3a09d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155c3f7aca7fde221f766475cd26d4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a155c3f7aca7fde221f766475cd26d4e4">RTCTEV_0</a>&#160;&#160;&#160;(0x0000)       /* RTC Time Event: 0 (Min. changed) */</td></tr>
<tr class="separator:a155c3f7aca7fde221f766475cd26d4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1b9c88348f09cdd59890d359f0f115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a1b9c88348f09cdd59890d359f0f115">RTCTEV_1</a>&#160;&#160;&#160;(0x0100)       /* RTC Time Event: 1 (Hour changed) */</td></tr>
<tr class="separator:a7a1b9c88348f09cdd59890d359f0f115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaaabdf54bc6b21789def8bbfe5fef95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeaaabdf54bc6b21789def8bbfe5fef95">RTCTEV_2</a>&#160;&#160;&#160;(0x0200)       /* RTC Time Event: 2 (12:00 changed) */</td></tr>
<tr class="separator:aeaaabdf54bc6b21789def8bbfe5fef95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153d8d015cc2396d7b081d2e0ba3bee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a153d8d015cc2396d7b081d2e0ba3bee4">RTCTEV_3</a>&#160;&#160;&#160;(0x0300)       /* RTC Time Event: 3 (00:00 changed) */</td></tr>
<tr class="separator:a153d8d015cc2396d7b081d2e0ba3bee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee424c44ba80d854572beb7677966244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee424c44ba80d854572beb7677966244">RTCTEV__MIN</a>&#160;&#160;&#160;(0x0000)       /* RTC Time Event: 0 (Min. changed) */</td></tr>
<tr class="separator:aee424c44ba80d854572beb7677966244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b1260136198f8e3a529eb40e1c7a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44b1260136198f8e3a529eb40e1c7a91">RTCTEV__HOUR</a>&#160;&#160;&#160;(0x0100)       /* RTC Time Event: 1 (Hour changed) */</td></tr>
<tr class="separator:a44b1260136198f8e3a529eb40e1c7a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c34965599ace8aa0608d2ce49ea6086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c34965599ace8aa0608d2ce49ea6086">RTCTEV__0000</a>&#160;&#160;&#160;(0x0200)       /* RTC Time Event: 2 (00:00 changed) */</td></tr>
<tr class="separator:a5c34965599ace8aa0608d2ce49ea6086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2a8fee0c47789c6237b24f7740a71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acd2a8fee0c47789c6237b24f7740a71e">RTCTEV__1200</a>&#160;&#160;&#160;(0x0300)       /* RTC Time Event: 3 (12:00 changed) */</td></tr>
<tr class="separator:acd2a8fee0c47789c6237b24f7740a71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bf0dc99a1d8a5d77311fafc13f2b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a31bf0dc99a1d8a5d77311fafc13f2b56">RTCCALF1</a>&#160;&#160;&#160;(0x0200)       /* RTC Calibration Frequency Bit 1 */</td></tr>
<tr class="separator:a31bf0dc99a1d8a5d77311fafc13f2b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ed6b05efe5b92abd77af1f02dcd8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5ed6b05efe5b92abd77af1f02dcd8c4">RTCCALF0</a>&#160;&#160;&#160;(0x0100)       /* RTC Calibration Frequency Bit 0 */</td></tr>
<tr class="separator:af5ed6b05efe5b92abd77af1f02dcd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997217f19beea1021bd14e220880e775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a997217f19beea1021bd14e220880e775">RTCCALS</a>&#160;&#160;&#160;(0x0080)       /* RTC Calibration Sign */</td></tr>
<tr class="separator:a997217f19beea1021bd14e220880e775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea956a13427c2e5a10983d2aa54752d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aea956a13427c2e5a10983d2aa54752d5">RTCCAL5</a>&#160;&#160;&#160;(0x0020)       /* RTC Calibration Bit 5 */</td></tr>
<tr class="separator:aea956a13427c2e5a10983d2aa54752d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d08b1b702bb8329bf99e1e80486b6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d08b1b702bb8329bf99e1e80486b6fa">RTCCAL4</a>&#160;&#160;&#160;(0x0010)       /* RTC Calibration Bit 4 */</td></tr>
<tr class="separator:a2d08b1b702bb8329bf99e1e80486b6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f1dba548663cf1a29ce25a9e3552cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af8f1dba548663cf1a29ce25a9e3552cc">RTCCAL3</a>&#160;&#160;&#160;(0x0008)       /* RTC Calibration Bit 3 */</td></tr>
<tr class="separator:af8f1dba548663cf1a29ce25a9e3552cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ebf0c34c94a20be76a88fef46aa663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81ebf0c34c94a20be76a88fef46aa663">RTCCAL2</a>&#160;&#160;&#160;(0x0004)       /* RTC Calibration Bit 2 */</td></tr>
<tr class="separator:a81ebf0c34c94a20be76a88fef46aa663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0f886f4cc67e40baabaf09205f7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9c0f886f4cc67e40baabaf09205f7b53">RTCCAL1</a>&#160;&#160;&#160;(0x0002)       /* RTC Calibration Bit 1 */</td></tr>
<tr class="separator:a9c0f886f4cc67e40baabaf09205f7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e800bd0450f06b630baab23539a084f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3e800bd0450f06b630baab23539a084f">RTCCAL0</a>&#160;&#160;&#160;(0x0001)       /* RTC Calibration Bit 0 */</td></tr>
<tr class="separator:a3e800bd0450f06b630baab23539a084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae865257e69c7f925c85dd3dff4af915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aae865257e69c7f925c85dd3dff4af915">RTCCALS_L</a>&#160;&#160;&#160;(0x0080)       /* RTC Calibration Sign */</td></tr>
<tr class="separator:aae865257e69c7f925c85dd3dff4af915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d199ca61599a7512133aca813c7fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a34d199ca61599a7512133aca813c7fb7">RTCCAL5_L</a>&#160;&#160;&#160;(0x0020)       /* RTC Calibration Bit 5 */</td></tr>
<tr class="separator:a34d199ca61599a7512133aca813c7fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617290fcd6763a87c1b740741ca3a46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a617290fcd6763a87c1b740741ca3a46d">RTCCAL4_L</a>&#160;&#160;&#160;(0x0010)       /* RTC Calibration Bit 4 */</td></tr>
<tr class="separator:a617290fcd6763a87c1b740741ca3a46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f77f9a0460313eb046b2804ea219f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a97f77f9a0460313eb046b2804ea219f3">RTCCAL3_L</a>&#160;&#160;&#160;(0x0008)       /* RTC Calibration Bit 3 */</td></tr>
<tr class="separator:a97f77f9a0460313eb046b2804ea219f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3017c4aaadab68c10174c37e631ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2b3017c4aaadab68c10174c37e631ebe">RTCCAL2_L</a>&#160;&#160;&#160;(0x0004)       /* RTC Calibration Bit 2 */</td></tr>
<tr class="separator:a2b3017c4aaadab68c10174c37e631ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1622a6a7b7ebf4d6d8e449dae6c1b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac1622a6a7b7ebf4d6d8e449dae6c1b81">RTCCAL1_L</a>&#160;&#160;&#160;(0x0002)       /* RTC Calibration Bit 1 */</td></tr>
<tr class="separator:ac1622a6a7b7ebf4d6d8e449dae6c1b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f2f00b1b7a1e3bcd180f7ca6a7f925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a95f2f00b1b7a1e3bcd180f7ca6a7f925">RTCCAL0_L</a>&#160;&#160;&#160;(0x0001)       /* RTC Calibration Bit 0 */</td></tr>
<tr class="separator:a95f2f00b1b7a1e3bcd180f7ca6a7f925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5129e69d3a967f75f2c425b4af9386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0d5129e69d3a967f75f2c425b4af9386">RTCCALF1_H</a>&#160;&#160;&#160;(0x0002)       /* RTC Calibration Frequency Bit 1 */</td></tr>
<tr class="separator:a0d5129e69d3a967f75f2c425b4af9386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ef5a9738fd75560a271aae1c5d26bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29ef5a9738fd75560a271aae1c5d26bd">RTCCALF0_H</a>&#160;&#160;&#160;(0x0001)       /* RTC Calibration Frequency Bit 0 */</td></tr>
<tr class="separator:a29ef5a9738fd75560a271aae1c5d26bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed403866d53132f688951dded9492e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abed403866d53132f688951dded9492e4">RTCCALF_0</a>&#160;&#160;&#160;(0x0000)       /* RTC Calibration Frequency: No Output */</td></tr>
<tr class="separator:abed403866d53132f688951dded9492e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984ef4044cfd13b50cc3a58a92d03775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a984ef4044cfd13b50cc3a58a92d03775">RTCCALF_1</a>&#160;&#160;&#160;(0x0100)       /* RTC Calibration Frequency: 512 Hz */</td></tr>
<tr class="separator:a984ef4044cfd13b50cc3a58a92d03775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b61b4352caf5f00b61060e22a5176f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29b61b4352caf5f00b61060e22a5176f">RTCCALF_2</a>&#160;&#160;&#160;(0x0200)       /* RTC Calibration Frequency: 256 Hz */</td></tr>
<tr class="separator:a29b61b4352caf5f00b61060e22a5176f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69596bd3760b6f25332dd55314b50059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a69596bd3760b6f25332dd55314b50059">RTCCALF_3</a>&#160;&#160;&#160;(0x0300)       /* RTC Calibration Frequency: 1 Hz */</td></tr>
<tr class="separator:a69596bd3760b6f25332dd55314b50059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d8dd5061c60cf4ec7aaf26f45cf35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a84d8dd5061c60cf4ec7aaf26f45cf35a">RTCAE</a>&#160;&#160;&#160;(0x80)         /* Real Time Clock Alarm enable */</td></tr>
<tr class="separator:a84d8dd5061c60cf4ec7aaf26f45cf35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df540a1b771cc337fad101d5e652bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8df540a1b771cc337fad101d5e652bcc">RT0IP2</a>&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:a8df540a1b771cc337fad101d5e652bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a624384d9c1a27789263cb91aca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a80a624384d9c1a27789263cb91aca1ce">RT0IP1</a>&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a80a624384d9c1a27789263cb91aca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3e3a68929ede6af6c884121f8af180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9f3e3a68929ede6af6c884121f8af180">RT0IP0</a>&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:a9f3e3a68929ede6af6c884121f8af180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739b7de6c7ee2986ceb5c32e2d325dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a739b7de6c7ee2986ceb5c32e2d325dfa">RT0PSIE</a>&#160;&#160;&#160;(0x0002)       /* RTC Prescale Timer 0 Interrupt Enable Flag */</td></tr>
<tr class="separator:a739b7de6c7ee2986ceb5c32e2d325dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353de96b0083615a72a29bec48838c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a353de96b0083615a72a29bec48838c5c">RT0PSIFG</a>&#160;&#160;&#160;(0x0001)       /* RTC Prescale Timer 0 Interrupt Flag */</td></tr>
<tr class="separator:a353de96b0083615a72a29bec48838c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7df5c8acbfd81e7e37f186eab096bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab7df5c8acbfd81e7e37f186eab096bca">RT0IP2_L</a>&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:ab7df5c8acbfd81e7e37f186eab096bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccb8d85394bf76b6a4bef75c2add1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ccb8d85394bf76b6a4bef75c2add1c0">RT0IP1_L</a>&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a1ccb8d85394bf76b6a4bef75c2add1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12cd83d6c13080785cfbcfe9b0dc28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab12cd83d6c13080785cfbcfe9b0dc28a">RT0IP0_L</a>&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:ab12cd83d6c13080785cfbcfe9b0dc28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7d6ff8d4649059a0246ff66a1c5b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaa7d6ff8d4649059a0246ff66a1c5b13">RT0PSIE_L</a>&#160;&#160;&#160;(0x0002)       /* RTC Prescale Timer 0 Interrupt Enable Flag */</td></tr>
<tr class="separator:aaa7d6ff8d4649059a0246ff66a1c5b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690db286ec3ec7f981c5ba2904aa275b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a690db286ec3ec7f981c5ba2904aa275b">RT0PSIFG_L</a>&#160;&#160;&#160;(0x0001)       /* RTC Prescale Timer 0 Interrupt Flag */</td></tr>
<tr class="separator:a690db286ec3ec7f981c5ba2904aa275b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b91f57249723afeff5b46124acd510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a49b91f57249723afeff5b46124acd510">RT0IP_0</a>&#160;&#160;&#160;(0x0000)       /* RTC Prescale Timer 0 Interrupt Interval /2 */</td></tr>
<tr class="separator:a49b91f57249723afeff5b46124acd510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99150fa82b59ef7f6a4001749d582034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a99150fa82b59ef7f6a4001749d582034">RT0IP_1</a>&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 0 Interrupt Interval /4 */</td></tr>
<tr class="separator:a99150fa82b59ef7f6a4001749d582034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa682448376f9bf9ba94d155af2729d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa682448376f9bf9ba94d155af2729d5d">RT0IP_2</a>&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 0 Interrupt Interval /8 */</td></tr>
<tr class="separator:aa682448376f9bf9ba94d155af2729d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d602e36864e87dbafb28882c85e7933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d602e36864e87dbafb28882c85e7933">RT0IP_3</a>&#160;&#160;&#160;(0x000C)       /* RTC Prescale Timer 0 Interrupt Interval /16 */</td></tr>
<tr class="separator:a2d602e36864e87dbafb28882c85e7933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fef48e0f35ee1640149ea68dea99c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab6fef48e0f35ee1640149ea68dea99c0">RT0IP_4</a>&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 0 Interrupt Interval /32 */</td></tr>
<tr class="separator:ab6fef48e0f35ee1640149ea68dea99c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79aafe44119b27513e9d2e33b99d369d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a79aafe44119b27513e9d2e33b99d369d">RT0IP_5</a>&#160;&#160;&#160;(0x0014)       /* RTC Prescale Timer 0 Interrupt Interval /64 */</td></tr>
<tr class="separator:a79aafe44119b27513e9d2e33b99d369d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991860554488c62b6ff17762847279e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a991860554488c62b6ff17762847279e0">RT0IP_6</a>&#160;&#160;&#160;(0x0018)       /* RTC Prescale Timer 0 Interrupt Interval /128 */</td></tr>
<tr class="separator:a991860554488c62b6ff17762847279e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc85af88552d737aeeedd1212f828d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9cc85af88552d737aeeedd1212f828d0">RT0IP_7</a>&#160;&#160;&#160;(0x001C)       /* RTC Prescale Timer 0 Interrupt Interval /256 */</td></tr>
<tr class="separator:a9cc85af88552d737aeeedd1212f828d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53438e7f9f37d824b1d2809d9242309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af53438e7f9f37d824b1d2809d9242309">RT0IP__2</a>&#160;&#160;&#160;(0x0000)       /* RTC Prescale Timer 0 Interrupt Interval /2 */</td></tr>
<tr class="separator:af53438e7f9f37d824b1d2809d9242309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f4dbf044879346310e1e4b21c74e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a86f4dbf044879346310e1e4b21c74e32">RT0IP__4</a>&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 0 Interrupt Interval /4 */</td></tr>
<tr class="separator:a86f4dbf044879346310e1e4b21c74e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5b4587c8a50224d4f87c253fe3f3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afb5b4587c8a50224d4f87c253fe3f3fc">RT0IP__8</a>&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 0 Interrupt Interval /8 */</td></tr>
<tr class="separator:afb5b4587c8a50224d4f87c253fe3f3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812d1db6ce449c4c6bfdaf333bc81014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a812d1db6ce449c4c6bfdaf333bc81014">RT0IP__16</a>&#160;&#160;&#160;(0x000C)       /* RTC Prescale Timer 0 Interrupt Interval /16 */</td></tr>
<tr class="separator:a812d1db6ce449c4c6bfdaf333bc81014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf3d0e2c34139752ec3d5fbccd4b544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aadf3d0e2c34139752ec3d5fbccd4b544">RT0IP__32</a>&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 0 Interrupt Interval /32 */</td></tr>
<tr class="separator:aadf3d0e2c34139752ec3d5fbccd4b544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c1446b0bd262d2ebb8b9ec16c604a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa5c1446b0bd262d2ebb8b9ec16c604a8">RT0IP__64</a>&#160;&#160;&#160;(0x0014)       /* RTC Prescale Timer 0 Interrupt Interval /64 */</td></tr>
<tr class="separator:aa5c1446b0bd262d2ebb8b9ec16c604a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb28ff767ae37c885e4adf71af6d769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9cb28ff767ae37c885e4adf71af6d769">RT0IP__128</a>&#160;&#160;&#160;(0x0018)       /* RTC Prescale Timer 0 Interrupt Interval /128 */</td></tr>
<tr class="separator:a9cb28ff767ae37c885e4adf71af6d769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1fc265c7f04d70dc41793eb791acce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e1fc265c7f04d70dc41793eb791acce">RT0IP__256</a>&#160;&#160;&#160;(0x001C)       /* RTC Prescale Timer 0 Interrupt Interval /256 */</td></tr>
<tr class="separator:a6e1fc265c7f04d70dc41793eb791acce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3157982f465304ead10028351803a229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3157982f465304ead10028351803a229">RT1IP2</a>&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:a3157982f465304ead10028351803a229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33268db844853c351d507192bce69115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a33268db844853c351d507192bce69115">RT1IP1</a>&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a33268db844853c351d507192bce69115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ce5078897e9e5742f6fb1d97e68d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab2ce5078897e9e5742f6fb1d97e68d0f">RT1IP0</a>&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:ab2ce5078897e9e5742f6fb1d97e68d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6298dd14e6cc5368f6717a8832649e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6298dd14e6cc5368f6717a8832649e0a">RT1PSIE</a>&#160;&#160;&#160;(0x0002)       /* RTC Prescale Timer 1 Interrupt Enable Flag */</td></tr>
<tr class="separator:a6298dd14e6cc5368f6717a8832649e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f50da5338a47ca2c58f09f6a2ec2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab0f50da5338a47ca2c58f09f6a2ec2c8">RT1PSIFG</a>&#160;&#160;&#160;(0x0001)       /* RTC Prescale Timer 1 Interrupt Flag */</td></tr>
<tr class="separator:ab0f50da5338a47ca2c58f09f6a2ec2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5b1fa50ac81d910c042fb993d9f89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaf5b1fa50ac81d910c042fb993d9f89e">RT1IP2_L</a>&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:aaf5b1fa50ac81d910c042fb993d9f89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde344bfc9ab9cee71bd7c3c1166f738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adde344bfc9ab9cee71bd7c3c1166f738">RT1IP1_L</a>&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:adde344bfc9ab9cee71bd7c3c1166f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae72b296ea33e6a93cc3c92ba9966c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aae72b296ea33e6a93cc3c92ba9966c1b">RT1IP0_L</a>&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:aae72b296ea33e6a93cc3c92ba9966c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc5d9e7719ed3f3f92133c8278b6a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0bc5d9e7719ed3f3f92133c8278b6a80">RT1PSIE_L</a>&#160;&#160;&#160;(0x0002)       /* RTC Prescale Timer 1 Interrupt Enable Flag */</td></tr>
<tr class="separator:a0bc5d9e7719ed3f3f92133c8278b6a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fb6f392fedbd36f2e5f231beea06a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a57fb6f392fedbd36f2e5f231beea06a1">RT1PSIFG_L</a>&#160;&#160;&#160;(0x0001)       /* RTC Prescale Timer 1 Interrupt Flag */</td></tr>
<tr class="separator:a57fb6f392fedbd36f2e5f231beea06a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2365b5e8b31825bc8b24206d84f5d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab2365b5e8b31825bc8b24206d84f5d7b">RT1IP_0</a>&#160;&#160;&#160;(0x0000)       /* RTC Prescale Timer 1 Interrupt Interval /2 */</td></tr>
<tr class="separator:ab2365b5e8b31825bc8b24206d84f5d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d79f36d40336d8889d8f1d2e723477b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6d79f36d40336d8889d8f1d2e723477b">RT1IP_1</a>&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 1 Interrupt Interval /4 */</td></tr>
<tr class="separator:a6d79f36d40336d8889d8f1d2e723477b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed68aa96a094d209cc824f30c3f9298e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aed68aa96a094d209cc824f30c3f9298e">RT1IP_2</a>&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 1 Interrupt Interval /8 */</td></tr>
<tr class="separator:aed68aa96a094d209cc824f30c3f9298e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea58c1f8d7f56f163aaca4cfa9b8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab5ea58c1f8d7f56f163aaca4cfa9b8c3">RT1IP_3</a>&#160;&#160;&#160;(0x000C)       /* RTC Prescale Timer 1 Interrupt Interval /16 */</td></tr>
<tr class="separator:ab5ea58c1f8d7f56f163aaca4cfa9b8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a79b9f3e8e73fc1df5951a48210ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81a79b9f3e8e73fc1df5951a48210ee1">RT1IP_4</a>&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 1 Interrupt Interval /32 */</td></tr>
<tr class="separator:a81a79b9f3e8e73fc1df5951a48210ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98475ccefdef43152a0eab0aad5b514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a98475ccefdef43152a0eab0aad5b514c">RT1IP_5</a>&#160;&#160;&#160;(0x0014)       /* RTC Prescale Timer 1 Interrupt Interval /64 */</td></tr>
<tr class="separator:a98475ccefdef43152a0eab0aad5b514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc775ba97b610b642629f7fc112c10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adfc775ba97b610b642629f7fc112c10d">RT1IP_6</a>&#160;&#160;&#160;(0x0018)       /* RTC Prescale Timer 1 Interrupt Interval /128 */</td></tr>
<tr class="separator:adfc775ba97b610b642629f7fc112c10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd97b54dd1fd4234fd3ad499521c76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4dd97b54dd1fd4234fd3ad499521c76c">RT1IP_7</a>&#160;&#160;&#160;(0x001C)       /* RTC Prescale Timer 1 Interrupt Interval /256 */</td></tr>
<tr class="separator:a4dd97b54dd1fd4234fd3ad499521c76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4939f48ca90973948ff20a09179a1bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4939f48ca90973948ff20a09179a1bc0">RT1IP__2</a>&#160;&#160;&#160;(0x0000)       /* RTC Prescale Timer 1 Interrupt Interval /2 */</td></tr>
<tr class="separator:a4939f48ca90973948ff20a09179a1bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a271cb3a953ca64daa4c77431248c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a49a271cb3a953ca64daa4c77431248c2">RT1IP__4</a>&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 1 Interrupt Interval /4 */</td></tr>
<tr class="separator:a49a271cb3a953ca64daa4c77431248c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4d7a087691a3b61e916106ef9179a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d4d7a087691a3b61e916106ef9179a9">RT1IP__8</a>&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 1 Interrupt Interval /8 */</td></tr>
<tr class="separator:a9d4d7a087691a3b61e916106ef9179a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81a89efbb5ace2e790356007f713a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af81a89efbb5ace2e790356007f713a7e">RT1IP__16</a>&#160;&#160;&#160;(0x000C)       /* RTC Prescale Timer 1 Interrupt Interval /16 */</td></tr>
<tr class="separator:af81a89efbb5ace2e790356007f713a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fba4509ab5849d6edfbaca450d55221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5fba4509ab5849d6edfbaca450d55221">RT1IP__32</a>&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 1 Interrupt Interval /32 */</td></tr>
<tr class="separator:a5fba4509ab5849d6edfbaca450d55221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35550403ae047bd48e96a698a081f1ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a35550403ae047bd48e96a698a081f1ef">RT1IP__64</a>&#160;&#160;&#160;(0x0014)       /* RTC Prescale Timer 1 Interrupt Interval /64 */</td></tr>
<tr class="separator:a35550403ae047bd48e96a698a081f1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e548aaf979f728b27e0067d49e5521a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2e548aaf979f728b27e0067d49e5521a">RT1IP__128</a>&#160;&#160;&#160;(0x0018)       /* RTC Prescale Timer 1 Interrupt Interval /128 */</td></tr>
<tr class="separator:a2e548aaf979f728b27e0067d49e5521a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b91ccb4f682007d64a2f27fda62f215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9b91ccb4f682007d64a2f27fda62f215">RT1IP__256</a>&#160;&#160;&#160;(0x001C)       /* RTC Prescale Timer 1 Interrupt Interval /256 */</td></tr>
<tr class="separator:a9b91ccb4f682007d64a2f27fda62f215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d13d48cd82bde3ffdec106ac3b6856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22d13d48cd82bde3ffdec106ac3b6856">RTCIV_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:a22d13d48cd82bde3ffdec106ac3b6856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5734d7c4fc2f5654e0ec37cc29f3f227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5734d7c4fc2f5654e0ec37cc29f3f227">RTCIV_RTCRDYIFG</a>&#160;&#160;&#160;(0x0002)       /* RTC ready: RTCRDYIFG */</td></tr>
<tr class="separator:a5734d7c4fc2f5654e0ec37cc29f3f227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a97ba9e19816cb8644cd3381d0a4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1a97ba9e19816cb8644cd3381d0a4020">RTCIV_RTCTEVIFG</a>&#160;&#160;&#160;(0x0004)       /* RTC interval timer: RTCTEVIFG */</td></tr>
<tr class="separator:a1a97ba9e19816cb8644cd3381d0a4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e95875f5aaf4f6e9930366ce5b35a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71e95875f5aaf4f6e9930366ce5b35a8">RTCIV_RTCAIFG</a>&#160;&#160;&#160;(0x0006)       /* RTC user alarm: RTCAIFG */</td></tr>
<tr class="separator:a71e95875f5aaf4f6e9930366ce5b35a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2fa6290cbfd32551d75478b9fe17b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aad2fa6290cbfd32551d75478b9fe17b4">RTCIV_RT0PSIFG</a>&#160;&#160;&#160;(0x0008)       /* RTC prescaler 0: RT0PSIFG */</td></tr>
<tr class="separator:aad2fa6290cbfd32551d75478b9fe17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6274959c834437bc6d044213af0525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8f6274959c834437bc6d044213af0525">RTCIV_RT1PSIFG</a>&#160;&#160;&#160;(0x000A)       /* RTC prescaler 1: RT1PSIFG */</td></tr>
<tr class="separator:a8f6274959c834437bc6d044213af0525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38b62abd0fa22121793e0e0ff464988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac38b62abd0fa22121793e0e0ff464988">RTCIV_RTCOFIFG</a>&#160;&#160;&#160;(0x000C)       /* RTC Oscillator fault */</td></tr>
<tr class="separator:ac38b62abd0fa22121793e0e0ff464988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9736cf9a8625de2b2b4d432df7ea60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d9736cf9a8625de2b2b4d432df7ea60">RTC_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:a2d9736cf9a8625de2b2b4d432df7ea60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcb9d30a1feceec836f1b4def919e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#addcb9d30a1feceec836f1b4def919e62">RTC_RTCRDYIFG</a>&#160;&#160;&#160;(0x0002)       /* RTC ready: RTCRDYIFG */</td></tr>
<tr class="separator:addcb9d30a1feceec836f1b4def919e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59244f3880918d55bb07a75546a6a501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a59244f3880918d55bb07a75546a6a501">RTC_RTCTEVIFG</a>&#160;&#160;&#160;(0x0004)       /* RTC interval timer: RTCTEVIFG */</td></tr>
<tr class="separator:a59244f3880918d55bb07a75546a6a501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae074045be5962e4f297ff365fc6536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeae074045be5962e4f297ff365fc6536">RTC_RTCAIFG</a>&#160;&#160;&#160;(0x0006)       /* RTC user alarm: RTCAIFG */</td></tr>
<tr class="separator:aeae074045be5962e4f297ff365fc6536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43fdc0a3415202cacce24eff1834c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa43fdc0a3415202cacce24eff1834c01">RTC_RT0PSIFG</a>&#160;&#160;&#160;(0x0008)       /* RTC prescaler 0: RT0PSIFG */</td></tr>
<tr class="separator:aa43fdc0a3415202cacce24eff1834c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7399d4125d679ac49be87ebd57948247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7399d4125d679ac49be87ebd57948247">RTC_RT1PSIFG</a>&#160;&#160;&#160;(0x000A)       /* RTC prescaler 1: RT1PSIFG */</td></tr>
<tr class="separator:a7399d4125d679ac49be87ebd57948247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad302f37e8bc5ff097e48268f39ad2294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad302f37e8bc5ff097e48268f39ad2294">RTC_RTCOFIFG</a>&#160;&#160;&#160;(0x000C)       /* RTC Oscillator fault */</td></tr>
<tr class="separator:ad302f37e8bc5ff097e48268f39ad2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed2d20072c6cffec659eff367789144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a>&#160;&#160;&#160;(0x0000)       /* Interrupt Enable 1 */</td></tr>
<tr class="separator:a6ed2d20072c6cffec659eff367789144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9917ce8ebba1f54aa524077d89a0524b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9917ce8ebba1f54aa524077d89a0524b">OFS_SFRIE1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a></td></tr>
<tr class="separator:a9917ce8ebba1f54aa524077d89a0524b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f031032d20f9f27e5f96bd301d30a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a96f031032d20f9f27e5f96bd301d30a2">OFS_SFRIE1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a>+1</td></tr>
<tr class="separator:a96f031032d20f9f27e5f96bd301d30a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74209efcc9b0d273e44515c09ca9219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab74209efcc9b0d273e44515c09ca9219">WDTIE</a>&#160;&#160;&#160;(0x0001)       /* WDT Interrupt Enable */</td></tr>
<tr class="separator:ab74209efcc9b0d273e44515c09ca9219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab066cf7af33154ecefe4d60258c88819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab066cf7af33154ecefe4d60258c88819">OFIE</a>&#160;&#160;&#160;(0x0002)       /* Osc Fault Enable */</td></tr>
<tr class="separator:ab066cf7af33154ecefe4d60258c88819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4c0233fc8e918dda795706fbdf1fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8d4c0233fc8e918dda795706fbdf1fb5">VMAIE</a>&#160;&#160;&#160;(0x0008)       /* Vacant Memory Interrupt Enable */</td></tr>
<tr class="separator:a8d4c0233fc8e918dda795706fbdf1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118048d5ce4a24dacaed04244c16a935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a118048d5ce4a24dacaed04244c16a935">NMIIE</a>&#160;&#160;&#160;(0x0010)       /* NMI Interrupt Enable */</td></tr>
<tr class="separator:a118048d5ce4a24dacaed04244c16a935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82176a431ba3ae1b79ef5e367316409f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a82176a431ba3ae1b79ef5e367316409f">JMBINIE</a>&#160;&#160;&#160;(0x0040)       /* JTAG Mail Box input Interrupt Enable */</td></tr>
<tr class="separator:a82176a431ba3ae1b79ef5e367316409f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af438ec95f1dd9dee70d673cb1443fbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af438ec95f1dd9dee70d673cb1443fbc9">JMBOUTIE</a>&#160;&#160;&#160;(0x0080)       /* JTAG Mail Box output Interrupt Enable */</td></tr>
<tr class="separator:af438ec95f1dd9dee70d673cb1443fbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36436a2ccfa78c9b68e181b1a231afa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a36436a2ccfa78c9b68e181b1a231afa5">WDTIE_L</a>&#160;&#160;&#160;(0x0001)       /* WDT Interrupt Enable */</td></tr>
<tr class="separator:a36436a2ccfa78c9b68e181b1a231afa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c3c6b51e60d8aef049136277716dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab7c3c6b51e60d8aef049136277716dd5">OFIE_L</a>&#160;&#160;&#160;(0x0002)       /* Osc Fault Enable */</td></tr>
<tr class="separator:ab7c3c6b51e60d8aef049136277716dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e8e6c82fc78816fa0eb6cfdaa58cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a31e8e6c82fc78816fa0eb6cfdaa58cfc">VMAIE_L</a>&#160;&#160;&#160;(0x0008)       /* Vacant Memory Interrupt Enable */</td></tr>
<tr class="separator:a31e8e6c82fc78816fa0eb6cfdaa58cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e7e25df69b48df018aea3c086b8e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab9e7e25df69b48df018aea3c086b8e8f">NMIIE_L</a>&#160;&#160;&#160;(0x0010)       /* NMI Interrupt Enable */</td></tr>
<tr class="separator:ab9e7e25df69b48df018aea3c086b8e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad7e4c24154ddeb50da66f7ecb48e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8ad7e4c24154ddeb50da66f7ecb48e3d">JMBINIE_L</a>&#160;&#160;&#160;(0x0040)       /* JTAG Mail Box input Interrupt Enable */</td></tr>
<tr class="separator:a8ad7e4c24154ddeb50da66f7ecb48e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0eb3d84b72c6126edeb82bd5de8652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e0eb3d84b72c6126edeb82bd5de8652">JMBOUTIE_L</a>&#160;&#160;&#160;(0x0080)       /* JTAG Mail Box output Interrupt Enable */</td></tr>
<tr class="separator:a6e0eb3d84b72c6126edeb82bd5de8652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02f1f805304c565935951ab151fff63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a>&#160;&#160;&#160;(0x0002)       /* Interrupt Flag 1 */</td></tr>
<tr class="separator:ac02f1f805304c565935951ab151fff63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d51b56111159d8eed1ab8906c1c3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7d51b56111159d8eed1ab8906c1c3099">OFS_SFRIFG1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a></td></tr>
<tr class="separator:a7d51b56111159d8eed1ab8906c1c3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefa64d09ff9c575d868fbb68d128db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaefa64d09ff9c575d868fbb68d128db2">OFS_SFRIFG1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a>+1</td></tr>
<tr class="separator:aaefa64d09ff9c575d868fbb68d128db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ed659059eee81941b3ee453c84968c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af9ed659059eee81941b3ee453c84968c">WDTIFG</a>&#160;&#160;&#160;(0x0001)       /* WDT Interrupt Flag */</td></tr>
<tr class="separator:af9ed659059eee81941b3ee453c84968c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea12efc56ad0fb6afcd9a6c3dd134b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b">OFIFG</a>&#160;&#160;&#160;(0x0002)       /* Osc Fault Flag */</td></tr>
<tr class="separator:ab5ea12efc56ad0fb6afcd9a6c3dd134b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e0b319f0d45759e0aa1f4a10f8fac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81e0b319f0d45759e0aa1f4a10f8fac5">VMAIFG</a>&#160;&#160;&#160;(0x0008)       /* Vacant Memory Interrupt Flag */</td></tr>
<tr class="separator:a81e0b319f0d45759e0aa1f4a10f8fac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab030e9aac536543b4d68ffa923bf7a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab030e9aac536543b4d68ffa923bf7a30">NMIIFG</a>&#160;&#160;&#160;(0x0010)       /* NMI Interrupt Flag */</td></tr>
<tr class="separator:ab030e9aac536543b4d68ffa923bf7a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac35c554afd4aed29d9b18890d4b33fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aac35c554afd4aed29d9b18890d4b33fb">JMBINIFG</a>&#160;&#160;&#160;(0x0040)       /* JTAG Mail Box input Interrupt Flag */</td></tr>
<tr class="separator:aac35c554afd4aed29d9b18890d4b33fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5d0fcabb799bc4774b7f5261812da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abf5d0fcabb799bc4774b7f5261812da8">JMBOUTIFG</a>&#160;&#160;&#160;(0x0080)       /* JTAG Mail Box output Interrupt Flag */</td></tr>
<tr class="separator:abf5d0fcabb799bc4774b7f5261812da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc61fe0a1970368a90c8ccc48b3ccff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adc61fe0a1970368a90c8ccc48b3ccff5">WDTIFG_L</a>&#160;&#160;&#160;(0x0001)       /* WDT Interrupt Flag */</td></tr>
<tr class="separator:adc61fe0a1970368a90c8ccc48b3ccff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d52c21362999d6d6dc877bf35d8663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af2d52c21362999d6d6dc877bf35d8663">OFIFG_L</a>&#160;&#160;&#160;(0x0002)       /* Osc Fault Flag */</td></tr>
<tr class="separator:af2d52c21362999d6d6dc877bf35d8663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b05971a3a9567131e6beb1a6a4eda04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9b05971a3a9567131e6beb1a6a4eda04">VMAIFG_L</a>&#160;&#160;&#160;(0x0008)       /* Vacant Memory Interrupt Flag */</td></tr>
<tr class="separator:a9b05971a3a9567131e6beb1a6a4eda04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27642a1c20a4f23538215198f774ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a27642a1c20a4f23538215198f774ea06">NMIIFG_L</a>&#160;&#160;&#160;(0x0010)       /* NMI Interrupt Flag */</td></tr>
<tr class="separator:a27642a1c20a4f23538215198f774ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd08455635591870e6a72c543a7c4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aedd08455635591870e6a72c543a7c4c0">JMBINIFG_L</a>&#160;&#160;&#160;(0x0040)       /* JTAG Mail Box input Interrupt Flag */</td></tr>
<tr class="separator:aedd08455635591870e6a72c543a7c4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa7ff4c123bad10d53572e32afa2718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afaa7ff4c123bad10d53572e32afa2718">JMBOUTIFG_L</a>&#160;&#160;&#160;(0x0080)       /* JTAG Mail Box output Interrupt Flag */</td></tr>
<tr class="separator:afaa7ff4c123bad10d53572e32afa2718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd660f2dfb7bd21787670366c4f2aa67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a>&#160;&#160;&#160;(0x0004)       /* RESET Pin Control Register */</td></tr>
<tr class="separator:acd660f2dfb7bd21787670366c4f2aa67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de258eebc8a48e1809111925fa3b46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4de258eebc8a48e1809111925fa3b46e">OFS_SFRRPCR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a></td></tr>
<tr class="separator:a4de258eebc8a48e1809111925fa3b46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82dec804d53803dd06bc9c1ee8e8f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae82dec804d53803dd06bc9c1ee8e8f63">OFS_SFRRPCR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a>+1</td></tr>
<tr class="separator:ae82dec804d53803dd06bc9c1ee8e8f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc76cd3e63443c3a5fd18e7b33ed8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aafc76cd3e63443c3a5fd18e7b33ed8b8">SYSNMI</a>&#160;&#160;&#160;(0x0001)       /* NMI select */</td></tr>
<tr class="separator:aafc76cd3e63443c3a5fd18e7b33ed8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667c3f3d869b58df0171dbb66693bd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a667c3f3d869b58df0171dbb66693bd6b">SYSNMIIES</a>&#160;&#160;&#160;(0x0002)       /* NMI edge select */</td></tr>
<tr class="separator:a667c3f3d869b58df0171dbb66693bd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10656af97e427ad597da2aabe8a6c755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a10656af97e427ad597da2aabe8a6c755">SYSRSTUP</a>&#160;&#160;&#160;(0x0004)       /* RESET Pin pull down/up select */</td></tr>
<tr class="separator:a10656af97e427ad597da2aabe8a6c755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009aedc37e00666459fbcecf5dba2c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a009aedc37e00666459fbcecf5dba2c6e">SYSRSTRE</a>&#160;&#160;&#160;(0x0008)       /* RESET Pin Resistor enable */</td></tr>
<tr class="separator:a009aedc37e00666459fbcecf5dba2c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c6bd0107a98693637a1945cc2f1f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4c6bd0107a98693637a1945cc2f1f0b">SYSNMI_L</a>&#160;&#160;&#160;(0x0001)       /* NMI select */</td></tr>
<tr class="separator:ab4c6bd0107a98693637a1945cc2f1f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80378895b885ed7ba64ed0155df87a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a80378895b885ed7ba64ed0155df87a96">SYSNMIIES_L</a>&#160;&#160;&#160;(0x0002)       /* NMI edge select */</td></tr>
<tr class="separator:a80378895b885ed7ba64ed0155df87a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab138176fe6b85905e92df6f015de01ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab138176fe6b85905e92df6f015de01ca">SYSRSTUP_L</a>&#160;&#160;&#160;(0x0004)       /* RESET Pin pull down/up select */</td></tr>
<tr class="separator:ab138176fe6b85905e92df6f015de01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c10b408fce6721d4c4f588fb9df54fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c10b408fce6721d4c4f588fb9df54fb">SYSRSTRE_L</a>&#160;&#160;&#160;(0x0008)       /* RESET Pin Resistor enable */</td></tr>
<tr class="separator:a5c10b408fce6721d4c4f588fb9df54fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4b6e8f203c1ff2cb52e2738bab8bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a>&#160;&#160;&#160;(0x0000)       /* System control */</td></tr>
<tr class="separator:a8a4b6e8f203c1ff2cb52e2738bab8bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d724705315307ee395ded73100eb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a62d724705315307ee395ded73100eb40">OFS_SYSCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a></td></tr>
<tr class="separator:a62d724705315307ee395ded73100eb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d579dabaa1fe0ac112a88dfed578d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a30d579dabaa1fe0ac112a88dfed578d6">OFS_SYSCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a>+1</td></tr>
<tr class="separator:a30d579dabaa1fe0ac112a88dfed578d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac827cac688a1e87e5c28255af6f9bb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a>&#160;&#160;&#160;(0x0002)       /* Boot strap configuration area */</td></tr>
<tr class="separator:ac827cac688a1e87e5c28255af6f9bb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdd29c186e34c9ffecb1ba842f106d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abbdd29c186e34c9ffecb1ba842f106d5">OFS_SYSBSLC_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a></td></tr>
<tr class="separator:abbdd29c186e34c9ffecb1ba842f106d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407a3cd21d63836a04753bdbba714167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a407a3cd21d63836a04753bdbba714167">OFS_SYSBSLC_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a>+1</td></tr>
<tr class="separator:a407a3cd21d63836a04753bdbba714167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2ea62ed9887a5e6cdd279f4c51fc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a>&#160;&#160;&#160;(0x0006)       /* JTAG mailbox control */</td></tr>
<tr class="separator:a3f2ea62ed9887a5e6cdd279f4c51fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed9be3d79d0f37462b77d3b3b7c80fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ed9be3d79d0f37462b77d3b3b7c80fb">OFS_SYSJMBC_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a></td></tr>
<tr class="separator:a7ed9be3d79d0f37462b77d3b3b7c80fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53268c5457db10041780aa9eead39bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a53268c5457db10041780aa9eead39bbd">OFS_SYSJMBC_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a>+1</td></tr>
<tr class="separator:a53268c5457db10041780aa9eead39bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc29bac48114e664c7797cec1ca4fa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a>&#160;&#160;&#160;(0x0008)       /* JTAG mailbox input 0 */</td></tr>
<tr class="separator:a3cc29bac48114e664c7797cec1ca4fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37c7ed5db197d9c3337a5954acd8460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab37c7ed5db197d9c3337a5954acd8460">OFS_SYSJMBI0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a></td></tr>
<tr class="separator:ab37c7ed5db197d9c3337a5954acd8460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7354b5c1f2e076771641a4985485ac1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7354b5c1f2e076771641a4985485ac1b">OFS_SYSJMBI0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a>+1</td></tr>
<tr class="separator:a7354b5c1f2e076771641a4985485ac1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4a493cd6d6762aa04d65b79a2c147d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a>&#160;&#160;&#160;(0x000A)       /* JTAG mailbox input 1 */</td></tr>
<tr class="separator:a0f4a493cd6d6762aa04d65b79a2c147d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73e8b48f7caccb76589e18f94c2e4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af73e8b48f7caccb76589e18f94c2e4d0">OFS_SYSJMBI1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a></td></tr>
<tr class="separator:af73e8b48f7caccb76589e18f94c2e4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe47c942c302ba5d0ee9d2ea1d6a4a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afe47c942c302ba5d0ee9d2ea1d6a4a3d">OFS_SYSJMBI1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a>+1</td></tr>
<tr class="separator:afe47c942c302ba5d0ee9d2ea1d6a4a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a3b059eb52c98f30b9ed772681d33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a>&#160;&#160;&#160;(0x000C)       /* JTAG mailbox output 0 */</td></tr>
<tr class="separator:a84a3b059eb52c98f30b9ed772681d33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22fee6f55adc41ec722327838be9d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae22fee6f55adc41ec722327838be9d6f">OFS_SYSJMBO0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a></td></tr>
<tr class="separator:ae22fee6f55adc41ec722327838be9d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c766d0c0c4d65804d18ba4bbddfe890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6c766d0c0c4d65804d18ba4bbddfe890">OFS_SYSJMBO0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a>+1</td></tr>
<tr class="separator:a6c766d0c0c4d65804d18ba4bbddfe890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93276d6d82accec069ed541519ef4f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a>&#160;&#160;&#160;(0x000E)       /* JTAG mailbox output 1 */</td></tr>
<tr class="separator:a93276d6d82accec069ed541519ef4f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1282a15a14114d16d01f07368a8409b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab1282a15a14114d16d01f07368a8409b">OFS_SYSJMBO1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a></td></tr>
<tr class="separator:ab1282a15a14114d16d01f07368a8409b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7acba0097ccc8294afe2f5664e6281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d7acba0097ccc8294afe2f5664e6281">OFS_SYSJMBO1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a>+1</td></tr>
<tr class="separator:a9d7acba0097ccc8294afe2f5664e6281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73eb7128df5ea6232c2dfe08efd28910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a>&#160;&#160;&#160;(0x0018)       /* Bus Error vector generator */</td></tr>
<tr class="separator:a73eb7128df5ea6232c2dfe08efd28910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4815419be4c7491cdb0bc667e4d34e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4815419be4c7491cdb0bc667e4d34e6a">OFS_SYSBERRIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a></td></tr>
<tr class="separator:a4815419be4c7491cdb0bc667e4d34e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fcb82b13fbee59528f254fa0997a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4fcb82b13fbee59528f254fa0997a9c">OFS_SYSBERRIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a>+1</td></tr>
<tr class="separator:ab4fcb82b13fbee59528f254fa0997a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad96bac11125b13f6df5c307eb0d6b7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a>&#160;&#160;&#160;(0x001A)       /* User NMI vector generator */</td></tr>
<tr class="separator:ad96bac11125b13f6df5c307eb0d6b7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b2897a07ffb9bc833e97dced849acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae5b2897a07ffb9bc833e97dced849acf">OFS_SYSUNIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a></td></tr>
<tr class="separator:ae5b2897a07ffb9bc833e97dced849acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0506da51c1f11626834e4a8819d4991d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0506da51c1f11626834e4a8819d4991d">OFS_SYSUNIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a>+1</td></tr>
<tr class="separator:a0506da51c1f11626834e4a8819d4991d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a149a2c266a3e9caa7accafdfa9cc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a>&#160;&#160;&#160;(0x001C)       /* System NMI vector generator */</td></tr>
<tr class="separator:a3a149a2c266a3e9caa7accafdfa9cc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15aaf972748c004920b4af305e41259c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a15aaf972748c004920b4af305e41259c">OFS_SYSSNIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a></td></tr>
<tr class="separator:a15aaf972748c004920b4af305e41259c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e335f6ba88abeaa6a14615212813a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad4e335f6ba88abeaa6a14615212813a8">OFS_SYSSNIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a>+1</td></tr>
<tr class="separator:ad4e335f6ba88abeaa6a14615212813a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f3bb50f06e39b9b7a18a51c1bdc241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a>&#160;&#160;&#160;(0x001E)       /* Reset vector generator */</td></tr>
<tr class="separator:a75f3bb50f06e39b9b7a18a51c1bdc241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae0d5bb36b89dfab67481fb327b3bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acae0d5bb36b89dfab67481fb327b3bf7">OFS_SYSRSTIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a></td></tr>
<tr class="separator:acae0d5bb36b89dfab67481fb327b3bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a789f91f011ad5067788619dec3b8f68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a789f91f011ad5067788619dec3b8f68e">OFS_SYSRSTIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a>+1</td></tr>
<tr class="separator:a789f91f011ad5067788619dec3b8f68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb76842b7864e05e8f677d60931e258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4eb76842b7864e05e8f677d60931e258">SYSRIVECT</a>&#160;&#160;&#160;(0x0001)       /* SYS - RAM based interrupt vectors */</td></tr>
<tr class="separator:a4eb76842b7864e05e8f677d60931e258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d1609a871d5a60e1e30c5d698da779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a27d1609a871d5a60e1e30c5d698da779">SYSPMMPE</a>&#160;&#160;&#160;(0x0004)       /* SYS - PMM access protect */</td></tr>
<tr class="separator:a27d1609a871d5a60e1e30c5d698da779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcbbe1f502c1636b0e0e51e4c3524d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabcbbe1f502c1636b0e0e51e4c3524d3">SYSBSLIND</a>&#160;&#160;&#160;(0x0010)       /* SYS - TCK/RST indication detected */</td></tr>
<tr class="separator:aabcbbe1f502c1636b0e0e51e4c3524d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2585aaa2ee293d488f33c783168bc45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2585aaa2ee293d488f33c783168bc45d">SYSJTAGPIN</a>&#160;&#160;&#160;(0x0020)       /* SYS - Dedicated JTAG pins enabled */</td></tr>
<tr class="separator:a2585aaa2ee293d488f33c783168bc45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bfb28f112c2708086a45629cfce0ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3bfb28f112c2708086a45629cfce0ec3">SYSRIVECT_L</a>&#160;&#160;&#160;(0x0001)       /* SYS - RAM based interrupt vectors */</td></tr>
<tr class="separator:a3bfb28f112c2708086a45629cfce0ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6d0b7d635972c646c4131f8c04302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2a6d0b7d635972c646c4131f8c04302b">SYSPMMPE_L</a>&#160;&#160;&#160;(0x0004)       /* SYS - PMM access protect */</td></tr>
<tr class="separator:a2a6d0b7d635972c646c4131f8c04302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa64542ff9d89211e0f6121b239692575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa64542ff9d89211e0f6121b239692575">SYSBSLIND_L</a>&#160;&#160;&#160;(0x0010)       /* SYS - TCK/RST indication detected */</td></tr>
<tr class="separator:aa64542ff9d89211e0f6121b239692575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7ae0621c87b0df028f418051ec2b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6f7ae0621c87b0df028f418051ec2b99">SYSJTAGPIN_L</a>&#160;&#160;&#160;(0x0020)       /* SYS - Dedicated JTAG pins enabled */</td></tr>
<tr class="separator:a6f7ae0621c87b0df028f418051ec2b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4266a4a221efef078dcd07689c9535b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4266a4a221efef078dcd07689c9535b8">SYSBSLSIZE0</a>&#160;&#160;&#160;(0x0001)       /* SYS - BSL Protection Size 0 */</td></tr>
<tr class="separator:a4266a4a221efef078dcd07689c9535b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d49a0cf51a58454f1b3c15a83623b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5d49a0cf51a58454f1b3c15a83623b2e">SYSBSLSIZE1</a>&#160;&#160;&#160;(0x0002)       /* SYS - BSL Protection Size 1 */</td></tr>
<tr class="separator:a5d49a0cf51a58454f1b3c15a83623b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071df8043bf164b240d377e6acfe06e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a071df8043bf164b240d377e6acfe06e4">SYSBSLR</a>&#160;&#160;&#160;(0x0004)       /* SYS - RAM assigned to BSL */</td></tr>
<tr class="separator:a071df8043bf164b240d377e6acfe06e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a129d7a4103693cec3bd0ee9daef6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6a129d7a4103693cec3bd0ee9daef6f2">SYSBSLOFF</a>&#160;&#160;&#160;(0x4000)       /* SYS - BSL Memory disabled */</td></tr>
<tr class="separator:a6a129d7a4103693cec3bd0ee9daef6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4f66a4d099686c674cc9588843c71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9b4f66a4d099686c674cc9588843c71c">SYSBSLPE</a>&#160;&#160;&#160;(0x8000)       /* SYS - BSL Memory protection enabled */</td></tr>
<tr class="separator:a9b4f66a4d099686c674cc9588843c71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6ce80b0e7e2ca4bb5a45f2392db4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaa6ce80b0e7e2ca4bb5a45f2392db4c2">SYSBSLSIZE0_L</a>&#160;&#160;&#160;(0x0001)       /* SYS - BSL Protection Size 0 */</td></tr>
<tr class="separator:aaa6ce80b0e7e2ca4bb5a45f2392db4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fed764ab179801004136ba069cc4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a12fed764ab179801004136ba069cc4d2">SYSBSLSIZE1_L</a>&#160;&#160;&#160;(0x0002)       /* SYS - BSL Protection Size 1 */</td></tr>
<tr class="separator:a12fed764ab179801004136ba069cc4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4499a21ea73758d20d76e358cc41c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aea4499a21ea73758d20d76e358cc41c5">SYSBSLR_L</a>&#160;&#160;&#160;(0x0004)       /* SYS - RAM assigned to BSL */</td></tr>
<tr class="separator:aea4499a21ea73758d20d76e358cc41c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab768a33b5411eae552f71bd9ae97185b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab768a33b5411eae552f71bd9ae97185b">SYSBSLOFF_H</a>&#160;&#160;&#160;(0x0040)       /* SYS - BSL Memory disabled */</td></tr>
<tr class="separator:ab768a33b5411eae552f71bd9ae97185b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd3cf672e3ea2aea13b9b2ff30cd148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9cd3cf672e3ea2aea13b9b2ff30cd148">SYSBSLPE_H</a>&#160;&#160;&#160;(0x0080)       /* SYS - BSL Memory protection enabled */</td></tr>
<tr class="separator:a9cd3cf672e3ea2aea13b9b2ff30cd148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef4e3b022cb5d66af65e7e025183484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afef4e3b022cb5d66af65e7e025183484">JMBIN0FG</a>&#160;&#160;&#160;(0x0001)       /* SYS - Incoming JTAG Mailbox 0 Flag */</td></tr>
<tr class="separator:afef4e3b022cb5d66af65e7e025183484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fb4648dd4de775646a4f0ea4daef3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab6fb4648dd4de775646a4f0ea4daef3f">JMBIN1FG</a>&#160;&#160;&#160;(0x0002)       /* SYS - Incoming JTAG Mailbox 1 Flag */</td></tr>
<tr class="separator:ab6fb4648dd4de775646a4f0ea4daef3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bba6fe75e41c3824d0c9166c15fcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a67bba6fe75e41c3824d0c9166c15fcb6">JMBOUT0FG</a>&#160;&#160;&#160;(0x0004)       /* SYS - Outgoing JTAG Mailbox 0 Flag */</td></tr>
<tr class="separator:a67bba6fe75e41c3824d0c9166c15fcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518929196965c424dcf873193986f3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a518929196965c424dcf873193986f3b4">JMBOUT1FG</a>&#160;&#160;&#160;(0x0008)       /* SYS - Outgoing JTAG Mailbox 1 Flag */</td></tr>
<tr class="separator:a518929196965c424dcf873193986f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd7d5e854e69ea2db9ac39c2148a06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5cd7d5e854e69ea2db9ac39c2148a06f">JMBMODE</a>&#160;&#160;&#160;(0x0010)       /* SYS - JMB 16/32 Bit Mode */</td></tr>
<tr class="separator:a5cd7d5e854e69ea2db9ac39c2148a06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6947ab4ae35277711d7db4fcea706b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6947ab4ae35277711d7db4fcea706b0f">JMBCLR0OFF</a>&#160;&#160;&#160;(0x0040)       /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</td></tr>
<tr class="separator:a6947ab4ae35277711d7db4fcea706b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f329db5b762104981e46048be11170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a25f329db5b762104981e46048be11170">JMBCLR1OFF</a>&#160;&#160;&#160;(0x0080)       /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</td></tr>
<tr class="separator:a25f329db5b762104981e46048be11170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e47470e1b8259a85ec075e8f4b5eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22e47470e1b8259a85ec075e8f4b5eee">JMBIN0FG_L</a>&#160;&#160;&#160;(0x0001)       /* SYS - Incoming JTAG Mailbox 0 Flag */</td></tr>
<tr class="separator:a22e47470e1b8259a85ec075e8f4b5eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72671a4300f770472444fe2f0347728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab72671a4300f770472444fe2f0347728">JMBIN1FG_L</a>&#160;&#160;&#160;(0x0002)       /* SYS - Incoming JTAG Mailbox 1 Flag */</td></tr>
<tr class="separator:ab72671a4300f770472444fe2f0347728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642a9bdb3907bb85c3cded68cdf58d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a642a9bdb3907bb85c3cded68cdf58d07">JMBOUT0FG_L</a>&#160;&#160;&#160;(0x0004)       /* SYS - Outgoing JTAG Mailbox 0 Flag */</td></tr>
<tr class="separator:a642a9bdb3907bb85c3cded68cdf58d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802cb991cee12ba0b13886225b3657d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a802cb991cee12ba0b13886225b3657d0">JMBOUT1FG_L</a>&#160;&#160;&#160;(0x0008)       /* SYS - Outgoing JTAG Mailbox 1 Flag */</td></tr>
<tr class="separator:a802cb991cee12ba0b13886225b3657d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd75c82b5cea9e368c6d948ef590dae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd75c82b5cea9e368c6d948ef590dae3">JMBMODE_L</a>&#160;&#160;&#160;(0x0010)       /* SYS - JMB 16/32 Bit Mode */</td></tr>
<tr class="separator:abd75c82b5cea9e368c6d948ef590dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd43100008baf56dca3fb1f4f6e4474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acd43100008baf56dca3fb1f4f6e4474b">JMBCLR0OFF_L</a>&#160;&#160;&#160;(0x0040)       /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</td></tr>
<tr class="separator:acd43100008baf56dca3fb1f4f6e4474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830d408d5a2e1b3eaf02f487f03b748e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a830d408d5a2e1b3eaf02f487f03b748e">JMBCLR1OFF_L</a>&#160;&#160;&#160;(0x0080)       /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</td></tr>
<tr class="separator:a830d408d5a2e1b3eaf02f487f03b748e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904a6b9dfdde23aa1075fb7a0402c808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a904a6b9dfdde23aa1075fb7a0402c808">OFS_TAxCTL</a>&#160;&#160;&#160;(0x0000)       /* Timerx_A7 Control */</td></tr>
<tr class="separator:a904a6b9dfdde23aa1075fb7a0402c808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef6e065270c70186030bee17cccc319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeef6e065270c70186030bee17cccc319">OFS_TAxCCTL0</a>&#160;&#160;&#160;(0x0002)       /* Timerx_A7 Capture/Compare Control 0 */</td></tr>
<tr class="separator:aeef6e065270c70186030bee17cccc319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4827f0ee28c460fdd400e79aab612c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd4827f0ee28c460fdd400e79aab612c">OFS_TAxCCTL1</a>&#160;&#160;&#160;(0x0004)       /* Timerx_A7 Capture/Compare Control 1 */</td></tr>
<tr class="separator:abd4827f0ee28c460fdd400e79aab612c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5513bf176c6cfd8f84f9fb2d6fc006a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa5513bf176c6cfd8f84f9fb2d6fc006a">OFS_TAxCCTL2</a>&#160;&#160;&#160;(0x0006)       /* Timerx_A7 Capture/Compare Control 2 */</td></tr>
<tr class="separator:aa5513bf176c6cfd8f84f9fb2d6fc006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeaa170b7c856cde20c7a5d8f58986fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abeaa170b7c856cde20c7a5d8f58986fd">OFS_TAxCCTL3</a>&#160;&#160;&#160;(0x0008)       /* Timerx_A7 Capture/Compare Control 3 */</td></tr>
<tr class="separator:abeaa170b7c856cde20c7a5d8f58986fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3549194ce0cd1ff0a93014294ea74ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3549194ce0cd1ff0a93014294ea74ed4">OFS_TAxCCTL4</a>&#160;&#160;&#160;(0x000A)       /* Timerx_A7 Capture/Compare Control 4 */</td></tr>
<tr class="separator:a3549194ce0cd1ff0a93014294ea74ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620461532b7763081155224c7a7f2d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a620461532b7763081155224c7a7f2d77">OFS_TAxCCTL5</a>&#160;&#160;&#160;(0x000C)       /* Timerx_A7 Capture/Compare Control 5 */</td></tr>
<tr class="separator:a620461532b7763081155224c7a7f2d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5fd49816e281d4093b57376e319614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e5fd49816e281d4093b57376e319614">OFS_TAxCCTL6</a>&#160;&#160;&#160;(0x000E)       /* Timerx_A7 Capture/Compare Control 6 */</td></tr>
<tr class="separator:a0e5fd49816e281d4093b57376e319614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801df62fcb2e7940e48954c22ae04c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a801df62fcb2e7940e48954c22ae04c51">OFS_TAxR</a>&#160;&#160;&#160;(0x0010)       /* Timerx_A7 */</td></tr>
<tr class="separator:a801df62fcb2e7940e48954c22ae04c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39092db9a4cb16ee44cf22cd1fc78a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a39092db9a4cb16ee44cf22cd1fc78a43">OFS_TAxCCR0</a>&#160;&#160;&#160;(0x0012)       /* Timerx_A7 Capture/Compare 0 */</td></tr>
<tr class="separator:a39092db9a4cb16ee44cf22cd1fc78a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60857a8ac3b064bb47445b2eea9292d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a60857a8ac3b064bb47445b2eea9292d0">OFS_TAxCCR1</a>&#160;&#160;&#160;(0x0014)       /* Timerx_A7 Capture/Compare 1 */</td></tr>
<tr class="separator:a60857a8ac3b064bb47445b2eea9292d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea72971963e396685951c64e82081ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adea72971963e396685951c64e82081ca">OFS_TAxCCR2</a>&#160;&#160;&#160;(0x0016)       /* Timerx_A7 Capture/Compare 2 */</td></tr>
<tr class="separator:adea72971963e396685951c64e82081ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959d2b8dd8bb69a05c933869b1c8cb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a959d2b8dd8bb69a05c933869b1c8cb9d">OFS_TAxCCR3</a>&#160;&#160;&#160;(0x0018)       /* Timerx_A7 Capture/Compare 3 */</td></tr>
<tr class="separator:a959d2b8dd8bb69a05c933869b1c8cb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0829825ed9e23b78fe05214cabf8b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac0829825ed9e23b78fe05214cabf8b6f">OFS_TAxCCR4</a>&#160;&#160;&#160;(0x001A)       /* Timerx_A7 Capture/Compare 4 */</td></tr>
<tr class="separator:ac0829825ed9e23b78fe05214cabf8b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5c7bd509fdfc83a64a778935cffa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3e5c7bd509fdfc83a64a778935cffa3d">OFS_TAxCCR5</a>&#160;&#160;&#160;(0x001C)       /* Timerx_A7 Capture/Compare 5 */</td></tr>
<tr class="separator:a3e5c7bd509fdfc83a64a778935cffa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3ca93da7ac24daa1eb2d121e46e054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4a3ca93da7ac24daa1eb2d121e46e054">OFS_TAxCCR6</a>&#160;&#160;&#160;(0x001E)       /* Timerx_A7 Capture/Compare 6 */</td></tr>
<tr class="separator:a4a3ca93da7ac24daa1eb2d121e46e054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd0ad3a3f26716ff3b39d451ba124ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0cd0ad3a3f26716ff3b39d451ba124ea">OFS_TAxIV</a>&#160;&#160;&#160;(0x002E)       /* Timerx_A7 Interrupt Vector Word */</td></tr>
<tr class="separator:a0cd0ad3a3f26716ff3b39d451ba124ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff7aef19427380dc0afffd37fec16ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ff7aef19427380dc0afffd37fec16ff">OFS_TAxEX0</a>&#160;&#160;&#160;(0x0020)       /* Timerx_A7 Expansion Register 0 */</td></tr>
<tr class="separator:a9ff7aef19427380dc0afffd37fec16ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bc4cb999b79a68db06bffb618bdb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae1bc4cb999b79a68db06bffb618bdb67">TAxIV_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:ae1bc4cb999b79a68db06bffb618bdb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6181a23fb5356367653f0be74725a78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6181a23fb5356367653f0be74725a78c">TAxIV_TACCR1</a>&#160;&#160;&#160;(0x0002)       /* TAxCCR1_CCIFG */</td></tr>
<tr class="separator:a6181a23fb5356367653f0be74725a78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9c232647c8908a66c8a12ce1a37d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e9c232647c8908a66c8a12ce1a37d97">TAxIV_TACCR2</a>&#160;&#160;&#160;(0x0004)       /* TAxCCR2_CCIFG */</td></tr>
<tr class="separator:a5e9c232647c8908a66c8a12ce1a37d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522eebab3674767a6853e66a66c55c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a522eebab3674767a6853e66a66c55c81">TAxIV_TACCR3</a>&#160;&#160;&#160;(0x0006)       /* TAxCCR3_CCIFG */</td></tr>
<tr class="separator:a522eebab3674767a6853e66a66c55c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a75339df79fd194bd2f17a857d4ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44a75339df79fd194bd2f17a857d4ff6">TAxIV_TACCR4</a>&#160;&#160;&#160;(0x0008)       /* TAxCCR4_CCIFG */</td></tr>
<tr class="separator:a44a75339df79fd194bd2f17a857d4ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50caec3a83bf6976054aa049ebac9ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a50caec3a83bf6976054aa049ebac9ee8">TAxIV_TACCR5</a>&#160;&#160;&#160;(0x000A)       /* TAxCCR5_CCIFG */</td></tr>
<tr class="separator:a50caec3a83bf6976054aa049ebac9ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9559e3760b74ea9788eac21685cadd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae9559e3760b74ea9788eac21685cadd7">TAxIV_TACCR6</a>&#160;&#160;&#160;(0x000C)       /* TAxCCR6_CCIFG */</td></tr>
<tr class="separator:ae9559e3760b74ea9788eac21685cadd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a202fa7a78140a562861742eadff903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4a202fa7a78140a562861742eadff903">TAxIV_TAIFG</a>&#160;&#160;&#160;(0x000E)       /* TAxIFG */</td></tr>
<tr class="separator:a4a202fa7a78140a562861742eadff903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48757dfaea4690ade2304f737278290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab48757dfaea4690ade2304f737278290">TAxIV_TAxCCR1</a>&#160;&#160;&#160;(0x0002)       /* TAxCCR1_CCIFG */</td></tr>
<tr class="separator:ab48757dfaea4690ade2304f737278290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f59d4019527da0fd7cfefb7acc90d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5f59d4019527da0fd7cfefb7acc90d72">TAxIV_TAxCCR2</a>&#160;&#160;&#160;(0x0004)       /* TAxCCR2_CCIFG */</td></tr>
<tr class="separator:a5f59d4019527da0fd7cfefb7acc90d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d2706cd9e29c9b606d4312872d71b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af9d2706cd9e29c9b606d4312872d71b8">TAxIV_TAxCCR3</a>&#160;&#160;&#160;(0x0006)       /* TAxCCR3_CCIFG */</td></tr>
<tr class="separator:af9d2706cd9e29c9b606d4312872d71b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3048cb365fc215bd81a16385898c85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa3048cb365fc215bd81a16385898c85d">TAxIV_TAxCCR4</a>&#160;&#160;&#160;(0x0008)       /* TAxCCR4_CCIFG */</td></tr>
<tr class="separator:aa3048cb365fc215bd81a16385898c85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33dbebfc2177af3a4b766ab3ba57c00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a33dbebfc2177af3a4b766ab3ba57c00e">TAxIV_TAxCCR5</a>&#160;&#160;&#160;(0x000A)       /* TAxCCR5_CCIFG */</td></tr>
<tr class="separator:a33dbebfc2177af3a4b766ab3ba57c00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2131dba8e7a8cdb52a60d4902c4645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5d2131dba8e7a8cdb52a60d4902c4645">TAxIV_TAxCCR6</a>&#160;&#160;&#160;(0x000C)       /* TAxCCR6_CCIFG */</td></tr>
<tr class="separator:a5d2131dba8e7a8cdb52a60d4902c4645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2756b7d212f3b3c0cf6cf47bebc1b5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2756b7d212f3b3c0cf6cf47bebc1b5b1">TAxIV_TAxIFG</a>&#160;&#160;&#160;(0x000E)       /* TAxIFG */</td></tr>
<tr class="separator:a2756b7d212f3b3c0cf6cf47bebc1b5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0e68d18ef37d739c0e227c52628d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0b0e68d18ef37d739c0e227c52628d08">TASSEL1</a>&#160;&#160;&#160;(0x0200)       /* Timer A clock source select 1 */</td></tr>
<tr class="separator:a0b0e68d18ef37d739c0e227c52628d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c30b6b10dac8bf5dd1f6493a9462ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c30b6b10dac8bf5dd1f6493a9462ca9">TASSEL0</a>&#160;&#160;&#160;(0x0100)       /* Timer A clock source select 0 */</td></tr>
<tr class="separator:a5c30b6b10dac8bf5dd1f6493a9462ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc">ID1</a>&#160;&#160;&#160;(0x0080)       /* Timer A clock input divider 1 */</td></tr>
<tr class="separator:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021046fa13e45fe71b336b6bb4d00853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a021046fa13e45fe71b336b6bb4d00853">ID0</a>&#160;&#160;&#160;(0x0040)       /* Timer A clock input divider 0 */</td></tr>
<tr class="separator:a021046fa13e45fe71b336b6bb4d00853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a605de8bd4c1e03b12e8acdc7f940315a">MC1</a>&#160;&#160;&#160;(0x0020)       /* Timer A mode control 1 */</td></tr>
<tr class="separator:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbabe68524253053e23c4335c4c23006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adbabe68524253053e23c4335c4c23006">MC0</a>&#160;&#160;&#160;(0x0010)       /* Timer A mode control 0 */</td></tr>
<tr class="separator:adbabe68524253053e23c4335c4c23006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7607a8cc10f5baee93b1238d067d6660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7607a8cc10f5baee93b1238d067d6660">TACLR</a>&#160;&#160;&#160;(0x0004)       /* Timer A counter clear */</td></tr>
<tr class="separator:a7607a8cc10f5baee93b1238d067d6660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ea12e4823f3e8d6d432b3b14a88014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02ea12e4823f3e8d6d432b3b14a88014">TAIE</a>&#160;&#160;&#160;(0x0002)       /* Timer A counter interrupt enable */</td></tr>
<tr class="separator:a02ea12e4823f3e8d6d432b3b14a88014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ab8a5f37e34bbf12c70385c51fec85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad9ab8a5f37e34bbf12c70385c51fec85">TAIFG</a>&#160;&#160;&#160;(0x0001)       /* Timer A counter interrupt flag */</td></tr>
<tr class="separator:ad9ab8a5f37e34bbf12c70385c51fec85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc">MC_0</a>&#160;&#160;&#160;(0*0x10u)      /* Timer A mode control: 0 - Stop */</td></tr>
<tr class="separator:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac74d5cf24d8aeca91ba722e5229657f2">MC_1</a>&#160;&#160;&#160;(1*0x10u)      /* Timer A mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad367be228fa82c3f35290c9141138710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad367be228fa82c3f35290c9141138710">MC_2</a>&#160;&#160;&#160;(2*0x10u)      /* Timer A mode control: 2 - Continuous up */</td></tr>
<tr class="separator:ad367be228fa82c3f35290c9141138710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5870c8117eb8e885036a6cb254f07716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5870c8117eb8e885036a6cb254f07716">MC_3</a>&#160;&#160;&#160;(3*0x10u)      /* Timer A mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a5870c8117eb8e885036a6cb254f07716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af427c62226a83d08842f752d7a478394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af427c62226a83d08842f752d7a478394">ID_0</a>&#160;&#160;&#160;(0*0x40u)      /* Timer A input divider: 0 - /1 */</td></tr>
<tr class="separator:af427c62226a83d08842f752d7a478394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340ae0fcd839f336e6174c275bfca131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a340ae0fcd839f336e6174c275bfca131">ID_1</a>&#160;&#160;&#160;(1*0x40u)      /* Timer A input divider: 1 - /2 */</td></tr>
<tr class="separator:a340ae0fcd839f336e6174c275bfca131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5">ID_2</a>&#160;&#160;&#160;(2*0x40u)      /* Timer A input divider: 2 - /4 */</td></tr>
<tr class="separator:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598923d302dfb7410d59cd349a022c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a598923d302dfb7410d59cd349a022c16">ID_3</a>&#160;&#160;&#160;(3*0x40u)      /* Timer A input divider: 3 - /8 */</td></tr>
<tr class="separator:a598923d302dfb7410d59cd349a022c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aaa836fa69872a02ff5ee34acc02b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9aaa836fa69872a02ff5ee34acc02b4b">TASSEL_0</a>&#160;&#160;&#160;(0*0x100u)     /* Timer A clock source select: 0 - TACLK */</td></tr>
<tr class="separator:a9aaa836fa69872a02ff5ee34acc02b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bfbda859edc7236f16819ab9144039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a49bfbda859edc7236f16819ab9144039">TASSEL_1</a>&#160;&#160;&#160;(1*0x100u)     /* Timer A clock source select: 1 - ACLK  */</td></tr>
<tr class="separator:a49bfbda859edc7236f16819ab9144039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486e5a5ea3e899fff65c28faf305c8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a486e5a5ea3e899fff65c28faf305c8c1">TASSEL_2</a>&#160;&#160;&#160;(2*0x100u)     /* Timer A clock source select: 2 - SMCLK */</td></tr>
<tr class="separator:a486e5a5ea3e899fff65c28faf305c8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e36fa1ab2cf6df4d23a279e033559e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e36fa1ab2cf6df4d23a279e033559e7">TASSEL_3</a>&#160;&#160;&#160;(3*0x100u)     /* Timer A clock source select: 3 - INCLK */</td></tr>
<tr class="separator:a6e36fa1ab2cf6df4d23a279e033559e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54863c9fc1ef5c1f5a78463be763b60d">MC__STOP</a>&#160;&#160;&#160;(0*0x10u)      /* Timer A mode control: 0 - Stop */</td></tr>
<tr class="separator:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ad6e9743ac726669082e8d0a32ab62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71ad6e9743ac726669082e8d0a32ab62">MC__UP</a>&#160;&#160;&#160;(1*0x10u)      /* Timer A mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:a71ad6e9743ac726669082e8d0a32ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbce775909a378317f79785d08faed79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afbce775909a378317f79785d08faed79">MC__CONTINUOUS</a>&#160;&#160;&#160;(2*0x10u)      /* Timer A mode control: 2 - Continuous up */</td></tr>
<tr class="separator:afbce775909a378317f79785d08faed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb5838239c020cd90d31e0429b6159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afeb5838239c020cd90d31e0429b6159e">MC__CONTINOUS</a>&#160;&#160;&#160;(2*0x10u)      /* Legacy define */</td></tr>
<tr class="separator:afeb5838239c020cd90d31e0429b6159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90">MC__UPDOWN</a>&#160;&#160;&#160;(3*0x10u)      /* Timer A mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5">ID__1</a>&#160;&#160;&#160;(0*0x40u)      /* Timer A input divider: 0 - /1 */</td></tr>
<tr class="separator:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458481f046f7f88323874b1bb416f40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a458481f046f7f88323874b1bb416f40c">ID__2</a>&#160;&#160;&#160;(1*0x40u)      /* Timer A input divider: 1 - /2 */</td></tr>
<tr class="separator:a458481f046f7f88323874b1bb416f40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bdf84d42f0606ad81106f74c2078e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a86bdf84d42f0606ad81106f74c2078e2">ID__4</a>&#160;&#160;&#160;(2*0x40u)      /* Timer A input divider: 2 - /4 */</td></tr>
<tr class="separator:a86bdf84d42f0606ad81106f74c2078e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b0534fd6be1c88d078e585c249fde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a77b0534fd6be1c88d078e585c249fde0">ID__8</a>&#160;&#160;&#160;(3*0x40u)      /* Timer A input divider: 3 - /8 */</td></tr>
<tr class="separator:a77b0534fd6be1c88d078e585c249fde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa067c27543bed6e2c3d8eca00e0c27d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa067c27543bed6e2c3d8eca00e0c27d1">TASSEL__TACLK</a>&#160;&#160;&#160;(0*0x100u)     /* Timer A clock source select: 0 - TACLK */</td></tr>
<tr class="separator:aa067c27543bed6e2c3d8eca00e0c27d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f96332f6515bc86ed194126da7d82b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8f96332f6515bc86ed194126da7d82b9">TASSEL__ACLK</a>&#160;&#160;&#160;(1*0x100u)     /* Timer A clock source select: 1 - ACLK  */</td></tr>
<tr class="separator:a8f96332f6515bc86ed194126da7d82b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd295defc3847b9e454d1033804e1d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afd295defc3847b9e454d1033804e1d8a">TASSEL__SMCLK</a>&#160;&#160;&#160;(2*0x100u)     /* Timer A clock source select: 2 - SMCLK */</td></tr>
<tr class="separator:afd295defc3847b9e454d1033804e1d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bd0c2dcc683f59175541cc6b39addb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a16bd0c2dcc683f59175541cc6b39addb">TASSEL__INCLK</a>&#160;&#160;&#160;(3*0x100u)     /* Timer A clock source select: 3 - INCLK */</td></tr>
<tr class="separator:a16bd0c2dcc683f59175541cc6b39addb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab007bdb892562f6c5f7c4198b99caa57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab007bdb892562f6c5f7c4198b99caa57">CM1</a>&#160;&#160;&#160;(0x8000)       /* Capture mode 1 */</td></tr>
<tr class="separator:ab007bdb892562f6c5f7c4198b99caa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb028d575f70b61a80d0e87a9f8200cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abb028d575f70b61a80d0e87a9f8200cf">CM0</a>&#160;&#160;&#160;(0x4000)       /* Capture mode 0 */</td></tr>
<tr class="separator:abb028d575f70b61a80d0e87a9f8200cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c8f17f2a87ad2845779b4923eaa935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa9c8f17f2a87ad2845779b4923eaa935">CCIS1</a>&#160;&#160;&#160;(0x2000)       /* Capture input select 1 */</td></tr>
<tr class="separator:aa9c8f17f2a87ad2845779b4923eaa935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8056d10a025188ff958a69f6917e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4e8056d10a025188ff958a69f6917e1b">CCIS0</a>&#160;&#160;&#160;(0x1000)       /* Capture input select 0 */</td></tr>
<tr class="separator:a4e8056d10a025188ff958a69f6917e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d06a9e6a8f5abc296f987d4552894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a57d06a9e6a8f5abc296f987d4552894c">SCS</a>&#160;&#160;&#160;(0x0800)       /* Capture sychronize */</td></tr>
<tr class="separator:a57d06a9e6a8f5abc296f987d4552894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3">SCCI</a>&#160;&#160;&#160;(0x0400)       /* Latched capture signal (read) */</td></tr>
<tr class="separator:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa216f6d9b942391fc15090d23256e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3aa216f6d9b942391fc15090d23256e5">CAP</a>&#160;&#160;&#160;(0x0100)       /* Capture mode: 1 /Compare mode : 0 */</td></tr>
<tr class="separator:a3aa216f6d9b942391fc15090d23256e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49d939c4ca20b7a5ee1324af8d0254a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa49d939c4ca20b7a5ee1324af8d0254a">OUTMOD2</a>&#160;&#160;&#160;(0x0080)       /* Output mode 2 */</td></tr>
<tr class="separator:aa49d939c4ca20b7a5ee1324af8d0254a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08afb72e7571d1c9380175eca0a5349c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a08afb72e7571d1c9380175eca0a5349c">OUTMOD1</a>&#160;&#160;&#160;(0x0040)       /* Output mode 1 */</td></tr>
<tr class="separator:a08afb72e7571d1c9380175eca0a5349c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489b35c385ecc427fe8ed149779ff8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a489b35c385ecc427fe8ed149779ff8d2">OUTMOD0</a>&#160;&#160;&#160;(0x0020)       /* Output mode 0 */</td></tr>
<tr class="separator:a489b35c385ecc427fe8ed149779ff8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8c598d5197e4a93d162b92886a4ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#add8c598d5197e4a93d162b92886a4ebb">CCIE</a>&#160;&#160;&#160;(0x0010)       /* Capture/compare interrupt enable */</td></tr>
<tr class="separator:add8c598d5197e4a93d162b92886a4ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02">CCI</a>&#160;&#160;&#160;(0x0008)       /* Capture input signal (read) */</td></tr>
<tr class="separator:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec78e7a9e90a406a56f859ee456e8eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a>&#160;&#160;&#160;(0x0004)       /* PWM Output signal if output mode 0 */</td></tr>
<tr class="separator:aec78e7a9e90a406a56f859ee456e8eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0fda8ba947077492614595b1371c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1b0fda8ba947077492614595b1371c99">COV</a>&#160;&#160;&#160;(0x0002)       /* Capture/compare overflow flag */</td></tr>
<tr class="separator:a1b0fda8ba947077492614595b1371c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c">CCIFG</a>&#160;&#160;&#160;(0x0001)       /* Capture/compare interrupt flag */</td></tr>
<tr class="separator:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab6b5a1275a8a4f3b423735be13cfd088">OUTMOD_0</a>&#160;&#160;&#160;(0*0x20u)      /* PWM output mode: 0 - output only */</td></tr>
<tr class="separator:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65">OUTMOD_1</a>&#160;&#160;&#160;(1*0x20u)      /* PWM output mode: 1 - set */</td></tr>
<tr class="separator:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0826d934613ae687a76908aef84a1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0826d934613ae687a76908aef84a1e07">OUTMOD_2</a>&#160;&#160;&#160;(2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */</td></tr>
<tr class="separator:a0826d934613ae687a76908aef84a1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaa16e48c1b1804f8dc5a2696d4185549">OUTMOD_3</a>&#160;&#160;&#160;(3*0x20u)      /* PWM output mode: 3 - PWM set/reset */</td></tr>
<tr class="separator:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51">OUTMOD_4</a>&#160;&#160;&#160;(4*0x20u)      /* PWM output mode: 4 - toggle */</td></tr>
<tr class="separator:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3">OUTMOD_5</a>&#160;&#160;&#160;(5*0x20u)      /* PWM output mode: 5 - Reset */</td></tr>
<tr class="separator:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1452bc24eed82a51a5d2c08563454d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad1452bc24eed82a51a5d2c08563454d5">OUTMOD_6</a>&#160;&#160;&#160;(6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */</td></tr>
<tr class="separator:ad1452bc24eed82a51a5d2c08563454d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e3415b67621a5ec3077e821a4767c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a04e3415b67621a5ec3077e821a4767c4">OUTMOD_7</a>&#160;&#160;&#160;(7*0x20u)      /* PWM output mode: 7 - PWM reset/set */</td></tr>
<tr class="separator:a04e3415b67621a5ec3077e821a4767c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2">CCIS_0</a>&#160;&#160;&#160;(0*0x1000u)    /* Capture input select: 0 - CCIxA */</td></tr>
<tr class="separator:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaab9ff42b856835386744831ae42aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acaab9ff42b856835386744831ae42aa7">CCIS_1</a>&#160;&#160;&#160;(1*0x1000u)    /* Capture input select: 1 - CCIxB */</td></tr>
<tr class="separator:acaab9ff42b856835386744831ae42aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23">CCIS_2</a>&#160;&#160;&#160;(2*0x1000u)    /* Capture input select: 2 - GND */</td></tr>
<tr class="separator:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7be74196631e38799cdff9b8699115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adf7be74196631e38799cdff9b8699115">CCIS_3</a>&#160;&#160;&#160;(3*0x1000u)    /* Capture input select: 3 - Vcc */</td></tr>
<tr class="separator:adf7be74196631e38799cdff9b8699115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae4ac4996357d9a077b9dd574bf68ce81">CM_0</a>&#160;&#160;&#160;(0*0x4000u)    /* Capture mode: 0 - disabled */</td></tr>
<tr class="separator:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b9b380895c28ba129dcb85d222f13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a87b9b380895c28ba129dcb85d222f13c">CM_1</a>&#160;&#160;&#160;(1*0x4000u)    /* Capture mode: 1 - pos. edge */</td></tr>
<tr class="separator:a87b9b380895c28ba129dcb85d222f13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1b82d027be49a47ecead06bf6e8750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2b1b82d027be49a47ecead06bf6e8750">CM_2</a>&#160;&#160;&#160;(2*0x4000u)    /* Capture mode: 1 - neg. edge */</td></tr>
<tr class="separator:a2b1b82d027be49a47ecead06bf6e8750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6">CM_3</a>&#160;&#160;&#160;(3*0x4000u)    /* Capture mode: 1 - both edges */</td></tr>
<tr class="separator:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3786bb344b573190aa5cc0c0a1b7585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af3786bb344b573190aa5cc0c0a1b7585">TAIDEX0</a>&#160;&#160;&#160;(0x0001)       /* Timer A Input divider expansion Bit: 0 */</td></tr>
<tr class="separator:af3786bb344b573190aa5cc0c0a1b7585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0013c244fb31847c0a9a1803158a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace0013c244fb31847c0a9a1803158a26">TAIDEX1</a>&#160;&#160;&#160;(0x0002)       /* Timer A Input divider expansion Bit: 1 */</td></tr>
<tr class="separator:ace0013c244fb31847c0a9a1803158a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8d4e87136e22495a49adcf875bbb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abe8d4e87136e22495a49adcf875bbb0e">TAIDEX2</a>&#160;&#160;&#160;(0x0004)       /* Timer A Input divider expansion Bit: 2 */</td></tr>
<tr class="separator:abe8d4e87136e22495a49adcf875bbb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873123b2d3d7922a4aeee0c0550bcfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a873123b2d3d7922a4aeee0c0550bcfc4">TAIDEX_0</a>&#160;&#160;&#160;(0*0x0001u)    /* Timer A Input divider expansion : /1 */</td></tr>
<tr class="separator:a873123b2d3d7922a4aeee0c0550bcfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f64ded9f8aa1cae18c708e1f63e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a84f64ded9f8aa1cae18c708e1f63e286">TAIDEX_1</a>&#160;&#160;&#160;(1*0x0001u)    /* Timer A Input divider expansion : /2 */</td></tr>
<tr class="separator:a84f64ded9f8aa1cae18c708e1f63e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f8014cb2b9cb1f1b26401ac9b13b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae1f8014cb2b9cb1f1b26401ac9b13b47">TAIDEX_2</a>&#160;&#160;&#160;(2*0x0001u)    /* Timer A Input divider expansion : /3 */</td></tr>
<tr class="separator:ae1f8014cb2b9cb1f1b26401ac9b13b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f68674f5032e454a610fc499289e9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5f68674f5032e454a610fc499289e9c5">TAIDEX_3</a>&#160;&#160;&#160;(3*0x0001u)    /* Timer A Input divider expansion : /4 */</td></tr>
<tr class="separator:a5f68674f5032e454a610fc499289e9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8e062c74e33efe3c93f1e69c08a30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b8e062c74e33efe3c93f1e69c08a30c">TAIDEX_4</a>&#160;&#160;&#160;(4*0x0001u)    /* Timer A Input divider expansion : /5 */</td></tr>
<tr class="separator:a3b8e062c74e33efe3c93f1e69c08a30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e4eda482f0e5bd4b8eb99926c2c4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa0e4eda482f0e5bd4b8eb99926c2c4cc">TAIDEX_5</a>&#160;&#160;&#160;(5*0x0001u)    /* Timer A Input divider expansion : /6 */</td></tr>
<tr class="separator:aa0e4eda482f0e5bd4b8eb99926c2c4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab778a02f12dd56c34da71d2696678a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab778a02f12dd56c34da71d2696678a86">TAIDEX_6</a>&#160;&#160;&#160;(6*0x0001u)    /* Timer A Input divider expansion : /7 */</td></tr>
<tr class="separator:ab778a02f12dd56c34da71d2696678a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99048dbdd8ae1329fd961a6bfaf85e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a99048dbdd8ae1329fd961a6bfaf85e0c">TAIDEX_7</a>&#160;&#160;&#160;(7*0x0001u)    /* Timer A Input divider expansion : /8 */</td></tr>
<tr class="separator:a99048dbdd8ae1329fd961a6bfaf85e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfa8d7d37effd39f82fcf097c15861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3dfa8d7d37effd39f82fcf097c15861b">OFS_TBxCTL</a>&#160;&#160;&#160;(0x0000)       /* Timerx_B7 Control */</td></tr>
<tr class="separator:a3dfa8d7d37effd39f82fcf097c15861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abf440ffad7e27e0f7f44759f1d3118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2abf440ffad7e27e0f7f44759f1d3118">OFS_TBxCCTL0</a>&#160;&#160;&#160;(0x0002)       /* Timerx_B7 Capture/Compare Control 0 */</td></tr>
<tr class="separator:a2abf440ffad7e27e0f7f44759f1d3118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1e22473299d61aaecddd6bcf5ad90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aec1e22473299d61aaecddd6bcf5ad90b">OFS_TBxCCTL1</a>&#160;&#160;&#160;(0x0004)       /* Timerx_B7 Capture/Compare Control 1 */</td></tr>
<tr class="separator:aec1e22473299d61aaecddd6bcf5ad90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1f52295c24cd185f4c921db8528728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0a1f52295c24cd185f4c921db8528728">OFS_TBxCCTL2</a>&#160;&#160;&#160;(0x0006)       /* Timerx_B7 Capture/Compare Control 2 */</td></tr>
<tr class="separator:a0a1f52295c24cd185f4c921db8528728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610ff30faed304e7e195144cc6abf086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a610ff30faed304e7e195144cc6abf086">OFS_TBxCCTL3</a>&#160;&#160;&#160;(0x0008)       /* Timerx_B7 Capture/Compare Control 3 */</td></tr>
<tr class="separator:a610ff30faed304e7e195144cc6abf086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0592d047d23dc4cddfd29f8fccf02a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0592d047d23dc4cddfd29f8fccf02a01">OFS_TBxCCTL4</a>&#160;&#160;&#160;(0x000A)       /* Timerx_B7 Capture/Compare Control 4 */</td></tr>
<tr class="separator:a0592d047d23dc4cddfd29f8fccf02a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63b7804bd10743690727bf210094d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac63b7804bd10743690727bf210094d5d">OFS_TBxCCTL5</a>&#160;&#160;&#160;(0x000C)       /* Timerx_B7 Capture/Compare Control 5 */</td></tr>
<tr class="separator:ac63b7804bd10743690727bf210094d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7761bd1b55f00933fb69ba306a47620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa7761bd1b55f00933fb69ba306a47620">OFS_TBxCCTL6</a>&#160;&#160;&#160;(0x000E)       /* Timerx_B7 Capture/Compare Control 6 */</td></tr>
<tr class="separator:aa7761bd1b55f00933fb69ba306a47620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3570f79e13c31c850567e58a23d2ee6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3570f79e13c31c850567e58a23d2ee6c">OFS_TBxR</a>&#160;&#160;&#160;(0x0010)       /* Timerx_B7 */</td></tr>
<tr class="separator:a3570f79e13c31c850567e58a23d2ee6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b2074d9c9a5cf1beb1b56ec6187810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5b2074d9c9a5cf1beb1b56ec6187810">OFS_TBxCCR0</a>&#160;&#160;&#160;(0x0012)       /* Timerx_B7 Capture/Compare 0 */</td></tr>
<tr class="separator:af5b2074d9c9a5cf1beb1b56ec6187810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9ab3c5d9678daa06eaeb34a2661897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaa9ab3c5d9678daa06eaeb34a2661897">OFS_TBxCCR1</a>&#160;&#160;&#160;(0x0014)       /* Timerx_B7 Capture/Compare 1 */</td></tr>
<tr class="separator:aaa9ab3c5d9678daa06eaeb34a2661897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a527f322672949d44793f795b9b084527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a527f322672949d44793f795b9b084527">OFS_TBxCCR2</a>&#160;&#160;&#160;(0x0016)       /* Timerx_B7 Capture/Compare 2 */</td></tr>
<tr class="separator:a527f322672949d44793f795b9b084527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729b236b6d6e8b4dad7ae34a1a004a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a729b236b6d6e8b4dad7ae34a1a004a83">OFS_TBxCCR3</a>&#160;&#160;&#160;(0x0018)       /* Timerx_B7 Capture/Compare 3 */</td></tr>
<tr class="separator:a729b236b6d6e8b4dad7ae34a1a004a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5f5df2f517403fd197bb7f57a1f0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afc5f5df2f517403fd197bb7f57a1f0d9">OFS_TBxCCR4</a>&#160;&#160;&#160;(0x001A)       /* Timerx_B7 Capture/Compare 4 */</td></tr>
<tr class="separator:afc5f5df2f517403fd197bb7f57a1f0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b13b3d20cf50cca39325e08bf30ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a78b13b3d20cf50cca39325e08bf30ac1">OFS_TBxCCR5</a>&#160;&#160;&#160;(0x001C)       /* Timerx_B7 Capture/Compare 5 */</td></tr>
<tr class="separator:a78b13b3d20cf50cca39325e08bf30ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fcb635c994433d080556d8929e02869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9fcb635c994433d080556d8929e02869">OFS_TBxCCR6</a>&#160;&#160;&#160;(0x001E)       /* Timerx_B7 Capture/Compare 6 */</td></tr>
<tr class="separator:a9fcb635c994433d080556d8929e02869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbe5f0397e1151c94b50833b9e0fcf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabbe5f0397e1151c94b50833b9e0fcf4">OFS_TBxIV</a>&#160;&#160;&#160;(0x002E)       /* Timerx_B7 Interrupt Vector Word */</td></tr>
<tr class="separator:aabbe5f0397e1151c94b50833b9e0fcf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebe1e45d671659e650b822272f205f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ebe1e45d671659e650b822272f205f1">OFS_TBxEX0</a>&#160;&#160;&#160;(0x0020)       /* Timerx_B7 Expansion Register 0 */</td></tr>
<tr class="separator:a7ebe1e45d671659e650b822272f205f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f2457eed70c67fab47dc6352ef625e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a18f2457eed70c67fab47dc6352ef625e">TBxIV_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:a18f2457eed70c67fab47dc6352ef625e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f01bc171f1d4140619113d0bd9040e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a12f01bc171f1d4140619113d0bd9040e">TBxIV_TBCCR1</a>&#160;&#160;&#160;(0x0002)       /* TBxCCR1_CCIFG */</td></tr>
<tr class="separator:a12f01bc171f1d4140619113d0bd9040e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3165effcaff242299764f6761dc0dc0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3165effcaff242299764f6761dc0dc0a">TBxIV_TBCCR2</a>&#160;&#160;&#160;(0x0004)       /* TBxCCR2_CCIFG */</td></tr>
<tr class="separator:a3165effcaff242299764f6761dc0dc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bdddf2eca596f6db815f7ec75fefa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a24bdddf2eca596f6db815f7ec75fefa7">TBxIV_TBCCR3</a>&#160;&#160;&#160;(0x0006)       /* TBxCCR3_CCIFG */</td></tr>
<tr class="separator:a24bdddf2eca596f6db815f7ec75fefa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeccf762d0725434c91d2318aa8c01e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adeccf762d0725434c91d2318aa8c01e2">TBxIV_TBCCR4</a>&#160;&#160;&#160;(0x0008)       /* TBxCCR4_CCIFG */</td></tr>
<tr class="separator:adeccf762d0725434c91d2318aa8c01e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe78f1a7a5934253f88b14e96026559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abfe78f1a7a5934253f88b14e96026559">TBxIV_TBCCR5</a>&#160;&#160;&#160;(0x000A)       /* TBxCCR5_CCIFG */</td></tr>
<tr class="separator:abfe78f1a7a5934253f88b14e96026559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777e3c002b80c61c1b055473d87dda83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a777e3c002b80c61c1b055473d87dda83">TBxIV_TBCCR6</a>&#160;&#160;&#160;(0x000C)       /* TBxCCR6_CCIFG */</td></tr>
<tr class="separator:a777e3c002b80c61c1b055473d87dda83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9d63e846c06b09c5963333b2c14291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4a9d63e846c06b09c5963333b2c14291">TBxIV_TBIFG</a>&#160;&#160;&#160;(0x000E)       /* TBxIFG */</td></tr>
<tr class="separator:a4a9d63e846c06b09c5963333b2c14291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a7a264d737da372a4396fe4e733aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4a7a264d737da372a4396fe4e733aad">TBxIV_TBxCCR1</a>&#160;&#160;&#160;(0x0002)       /* TBxCCR1_CCIFG */</td></tr>
<tr class="separator:ab4a7a264d737da372a4396fe4e733aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0cef9a66921a5202cd12f2a7f8bf28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e0cef9a66921a5202cd12f2a7f8bf28">TBxIV_TBxCCR2</a>&#160;&#160;&#160;(0x0004)       /* TBxCCR2_CCIFG */</td></tr>
<tr class="separator:a0e0cef9a66921a5202cd12f2a7f8bf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8702c65d05e8ab04aa30bb523bc49a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0c8702c65d05e8ab04aa30bb523bc49a">TBxIV_TBxCCR3</a>&#160;&#160;&#160;(0x0006)       /* TBxCCR3_CCIFG */</td></tr>
<tr class="separator:a0c8702c65d05e8ab04aa30bb523bc49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6237264a290eb3c25f5dda135f2778c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac6237264a290eb3c25f5dda135f2778c">TBxIV_TBxCCR4</a>&#160;&#160;&#160;(0x0008)       /* TBxCCR4_CCIFG */</td></tr>
<tr class="separator:ac6237264a290eb3c25f5dda135f2778c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a16cfce0ac9799e966848ed8e470911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a16cfce0ac9799e966848ed8e470911">TBxIV_TBxCCR5</a>&#160;&#160;&#160;(0x000A)       /* TBxCCR5_CCIFG */</td></tr>
<tr class="separator:a7a16cfce0ac9799e966848ed8e470911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa765ba42fec19eb32fc30b6aee61a162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa765ba42fec19eb32fc30b6aee61a162">TBxIV_TBxCCR6</a>&#160;&#160;&#160;(0x000C)       /* TBxCCR6_CCIFG */</td></tr>
<tr class="separator:aa765ba42fec19eb32fc30b6aee61a162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425e8cdd2b274ef430486b944a3fecad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a425e8cdd2b274ef430486b944a3fecad">TBxIV_TBxIFG</a>&#160;&#160;&#160;(0x000E)       /* TBxIFG */</td></tr>
<tr class="separator:a425e8cdd2b274ef430486b944a3fecad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d4442aec3398954340f8dba4783bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a21d4442aec3398954340f8dba4783bf0">TBCLGRP1</a>&#160;&#160;&#160;(0x4000)       /* Timer_B7 Compare latch load group 1 */</td></tr>
<tr class="separator:a21d4442aec3398954340f8dba4783bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d99bd1dc4b4f56e587e95f9f30079c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae0d99bd1dc4b4f56e587e95f9f30079c">TBCLGRP0</a>&#160;&#160;&#160;(0x2000)       /* Timer_B7 Compare latch load group 0 */</td></tr>
<tr class="separator:ae0d99bd1dc4b4f56e587e95f9f30079c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f0e20e7c9fdb1310edb00fa0a18cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac3f0e20e7c9fdb1310edb00fa0a18cf8">CNTL1</a>&#160;&#160;&#160;(0x1000)       /* Counter lenght 1 */</td></tr>
<tr class="separator:ac3f0e20e7c9fdb1310edb00fa0a18cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34a6b25056e8ca34dfed4765b0de252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab34a6b25056e8ca34dfed4765b0de252">CNTL0</a>&#160;&#160;&#160;(0x0800)       /* Counter lenght 0 */</td></tr>
<tr class="separator:ab34a6b25056e8ca34dfed4765b0de252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49710ed11c17f5370ff3fbb630bfec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae49710ed11c17f5370ff3fbb630bfec2">TBSSEL1</a>&#160;&#160;&#160;(0x0200)       /* Clock source 1 */</td></tr>
<tr class="separator:ae49710ed11c17f5370ff3fbb630bfec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa278f2eb78879be207bb67bd6765b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afa278f2eb78879be207bb67bd6765b7e">TBSSEL0</a>&#160;&#160;&#160;(0x0100)       /* Clock source 0 */</td></tr>
<tr class="separator:afa278f2eb78879be207bb67bd6765b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1db4abc5cbdcc8cab4bad4d9dc85fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae1db4abc5cbdcc8cab4bad4d9dc85fdc">TBCLR</a>&#160;&#160;&#160;(0x0004)       /* Timer_B7 counter clear */</td></tr>
<tr class="separator:ae1db4abc5cbdcc8cab4bad4d9dc85fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507d5cafa45714068c27b8b8f0b54392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a507d5cafa45714068c27b8b8f0b54392">TBIE</a>&#160;&#160;&#160;(0x0002)       /* Timer_B7 interrupt enable */</td></tr>
<tr class="separator:a507d5cafa45714068c27b8b8f0b54392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5699a01cb00e7a311d287759d80c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e5699a01cb00e7a311d287759d80c43">TBIFG</a>&#160;&#160;&#160;(0x0001)       /* Timer_B7 interrupt flag */</td></tr>
<tr class="separator:a6e5699a01cb00e7a311d287759d80c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42248c96c074104ad2b888092a33fec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a42248c96c074104ad2b888092a33fec3">SHR1</a>&#160;&#160;&#160;(0x4000)       /* Timer_B7 Compare latch load group 1 */</td></tr>
<tr class="separator:a42248c96c074104ad2b888092a33fec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f77cd2fdd87fe092e634a2ec00f7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa8f77cd2fdd87fe092e634a2ec00f7f0">SHR0</a>&#160;&#160;&#160;(0x2000)       /* Timer_B7 Compare latch load group 0 */</td></tr>
<tr class="separator:aa8f77cd2fdd87fe092e634a2ec00f7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ce5b91da7a9e2bcf2a1f461a30a65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a68ce5b91da7a9e2bcf2a1f461a30a65e">TBSSEL_0</a>&#160;&#160;&#160;(0*0x0100u)    /* Clock Source: TBCLK */</td></tr>
<tr class="separator:a68ce5b91da7a9e2bcf2a1f461a30a65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbc7555b6671fa5034cbdb868db18b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0bbc7555b6671fa5034cbdb868db18b2">TBSSEL_1</a>&#160;&#160;&#160;(1*0x0100u)    /* Clock Source: ACLK  */</td></tr>
<tr class="separator:a0bbc7555b6671fa5034cbdb868db18b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225c7b32e23f89e7f4815e3033f24123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a225c7b32e23f89e7f4815e3033f24123">TBSSEL_2</a>&#160;&#160;&#160;(2*0x0100u)    /* Clock Source: SMCLK */</td></tr>
<tr class="separator:a225c7b32e23f89e7f4815e3033f24123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f650542019484ab98adf29b62303b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af0f650542019484ab98adf29b62303b4">TBSSEL_3</a>&#160;&#160;&#160;(3*0x0100u)    /* Clock Source: INCLK */</td></tr>
<tr class="separator:af0f650542019484ab98adf29b62303b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b207bd240b8efb093c18d82eae04b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6b207bd240b8efb093c18d82eae04b43">CNTL_0</a>&#160;&#160;&#160;(0*0x0800u)    /* Counter lenght: 16 bit */</td></tr>
<tr class="separator:a6b207bd240b8efb093c18d82eae04b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964a2188c29274fa686cf8b782c2499e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a964a2188c29274fa686cf8b782c2499e">CNTL_1</a>&#160;&#160;&#160;(1*0x0800u)    /* Counter lenght: 12 bit */</td></tr>
<tr class="separator:a964a2188c29274fa686cf8b782c2499e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8317a5c70fe228a493481dfbc498cf44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8317a5c70fe228a493481dfbc498cf44">CNTL_2</a>&#160;&#160;&#160;(2*0x0800u)    /* Counter lenght: 10 bit */</td></tr>
<tr class="separator:a8317a5c70fe228a493481dfbc498cf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec68fb67e572f60764f24cd04783dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3ec68fb67e572f60764f24cd04783dcc">CNTL_3</a>&#160;&#160;&#160;(3*0x0800u)    /* Counter lenght:  8 bit */</td></tr>
<tr class="separator:a3ec68fb67e572f60764f24cd04783dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4a3a3f1150dfd3106c0c6754d4de21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acf4a3a3f1150dfd3106c0c6754d4de21">SHR_0</a>&#160;&#160;&#160;(0*0x2000u)    /* Timer_B7 Group: 0 - individually */</td></tr>
<tr class="separator:acf4a3a3f1150dfd3106c0c6754d4de21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae59800be6e825b5223694cd4c4f76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ae59800be6e825b5223694cd4c4f76b">SHR_1</a>&#160;&#160;&#160;(1*0x2000u)    /* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td></tr>
<tr class="separator:a7ae59800be6e825b5223694cd4c4f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e21ba8d9c0ce9af7523feb0cd67164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3e21ba8d9c0ce9af7523feb0cd67164f">SHR_2</a>&#160;&#160;&#160;(2*0x2000u)    /* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</td></tr>
<tr class="separator:a3e21ba8d9c0ce9af7523feb0cd67164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e924b777719a680b7254711654bcfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab0e924b777719a680b7254711654bcfc">SHR_3</a>&#160;&#160;&#160;(3*0x2000u)    /* Timer_B7 Group: 3 - 1 group (all) */</td></tr>
<tr class="separator:ab0e924b777719a680b7254711654bcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85aade1071ad222ecdf710f36e1815ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a85aade1071ad222ecdf710f36e1815ba">TBCLGRP_0</a>&#160;&#160;&#160;(0*0x2000u)    /* Timer_B7 Group: 0 - individually */</td></tr>
<tr class="separator:a85aade1071ad222ecdf710f36e1815ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8276a74625d75a328e5fa45ec5a944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7b8276a74625d75a328e5fa45ec5a944">TBCLGRP_1</a>&#160;&#160;&#160;(1*0x2000u)    /* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td></tr>
<tr class="separator:a7b8276a74625d75a328e5fa45ec5a944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf43a3d9808ce9a5d6afb8347461254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#addf43a3d9808ce9a5d6afb8347461254">TBCLGRP_2</a>&#160;&#160;&#160;(2*0x2000u)    /* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</td></tr>
<tr class="separator:addf43a3d9808ce9a5d6afb8347461254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd0c2abee4b9b10657023ea2e2687b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aefd0c2abee4b9b10657023ea2e2687b8">TBCLGRP_3</a>&#160;&#160;&#160;(3*0x2000u)    /* Timer_B7 Group: 3 - 1 group (all) */</td></tr>
<tr class="separator:aefd0c2abee4b9b10657023ea2e2687b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c30d4b47913d1da7dc219746515c9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2c30d4b47913d1da7dc219746515c9c6">TBSSEL__TBCLK</a>&#160;&#160;&#160;(0*0x100u)     /* Timer0_B7 clock source select: 0 - TBCLK */</td></tr>
<tr class="separator:a2c30d4b47913d1da7dc219746515c9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6a828df4f306d9c0d1ecd66cddb7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abc6a828df4f306d9c0d1ecd66cddb7b0">TBSSEL__TACLK</a>&#160;&#160;&#160;(0*0x100u)     /* Timer0_B7 clock source select: 0 - TBCLK (legacy) */</td></tr>
<tr class="separator:abc6a828df4f306d9c0d1ecd66cddb7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d5bb452814f34426de984d76defb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab9d5bb452814f34426de984d76defb8d">TBSSEL__ACLK</a>&#160;&#160;&#160;(1*0x100u)     /* Timer_B7 clock source select: 1 - ACLK  */</td></tr>
<tr class="separator:ab9d5bb452814f34426de984d76defb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96523df016c0e41205f0e3d82467831a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a96523df016c0e41205f0e3d82467831a">TBSSEL__SMCLK</a>&#160;&#160;&#160;(2*0x100u)     /* Timer_B7 clock source select: 2 - SMCLK */</td></tr>
<tr class="separator:a96523df016c0e41205f0e3d82467831a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d0ca2759945b6df5a4f60548d8073b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a98d0ca2759945b6df5a4f60548d8073b">TBSSEL__INCLK</a>&#160;&#160;&#160;(3*0x100u)     /* Timer_B7 clock source select: 3 - INCLK */</td></tr>
<tr class="separator:a98d0ca2759945b6df5a4f60548d8073b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f2743a7bfe9a25d2ee46f5f5c38053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae6f2743a7bfe9a25d2ee46f5f5c38053">CNTL__16</a>&#160;&#160;&#160;(0*0x0800u)    /* Counter lenght: 16 bit */</td></tr>
<tr class="separator:ae6f2743a7bfe9a25d2ee46f5f5c38053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa812d0393dc07bb57eaf30d9196d1406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa812d0393dc07bb57eaf30d9196d1406">CNTL__12</a>&#160;&#160;&#160;(1*0x0800u)    /* Counter lenght: 12 bit */</td></tr>
<tr class="separator:aa812d0393dc07bb57eaf30d9196d1406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7aa78147c955b33aa18f7151c961cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee7aa78147c955b33aa18f7151c961cd">CNTL__10</a>&#160;&#160;&#160;(2*0x0800u)    /* Counter lenght: 10 bit */</td></tr>
<tr class="separator:aee7aa78147c955b33aa18f7151c961cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e605fa7b951212b518ee0bc9e5210c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6e605fa7b951212b518ee0bc9e5210c">CNTL__8</a>&#160;&#160;&#160;(3*0x0800u)    /* Counter lenght:  8 bit */</td></tr>
<tr class="separator:af6e605fa7b951212b518ee0bc9e5210c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8e5b5e6594c304be4ac9f1d3efafd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1b8e5b5e6594c304be4ac9f1d3efafd5">CLLD1</a>&#160;&#160;&#160;(0x0400)       /* Compare latch load source 1 */</td></tr>
<tr class="separator:a1b8e5b5e6594c304be4ac9f1d3efafd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fbf2595d525d86138abc2f6c4c13f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a03fbf2595d525d86138abc2f6c4c13f7">CLLD0</a>&#160;&#160;&#160;(0x0200)       /* Compare latch load source 0 */</td></tr>
<tr class="separator:a03fbf2595d525d86138abc2f6c4c13f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c66bafe06d6d928abcb729a0e81af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a78c66bafe06d6d928abcb729a0e81af8">SLSHR1</a>&#160;&#160;&#160;(0x0400)       /* Compare latch load source 1 */</td></tr>
<tr class="separator:a78c66bafe06d6d928abcb729a0e81af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b4de4549e12c5e1166c90e244c65a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae6b4de4549e12c5e1166c90e244c65a3">SLSHR0</a>&#160;&#160;&#160;(0x0200)       /* Compare latch load source 0 */</td></tr>
<tr class="separator:ae6b4de4549e12c5e1166c90e244c65a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d05ff094101d3a2c16fa6bda180f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad8d05ff094101d3a2c16fa6bda180f8b">SLSHR_0</a>&#160;&#160;&#160;(0*0x0200u)    /* Compare latch load sourec : 0 - immediate */</td></tr>
<tr class="separator:ad8d05ff094101d3a2c16fa6bda180f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5533c4a654006de20900508c7d35d00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5533c4a654006de20900508c7d35d00b">SLSHR_1</a>&#160;&#160;&#160;(1*0x0200u)    /* Compare latch load sourec : 1 - TBR counts to 0 */</td></tr>
<tr class="separator:a5533c4a654006de20900508c7d35d00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af409eb4347989e77310efa574bc5d717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af409eb4347989e77310efa574bc5d717">SLSHR_2</a>&#160;&#160;&#160;(2*0x0200u)    /* Compare latch load sourec : 2 - up/down */</td></tr>
<tr class="separator:af409eb4347989e77310efa574bc5d717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4260cf4c9c2317984d873b16ba0080ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4260cf4c9c2317984d873b16ba0080ea">SLSHR_3</a>&#160;&#160;&#160;(3*0x0200u)    /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</td></tr>
<tr class="separator:a4260cf4c9c2317984d873b16ba0080ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ac24e9922f4b1575695dbc347b60e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a72ac24e9922f4b1575695dbc347b60e1">CLLD_0</a>&#160;&#160;&#160;(0*0x0200u)    /* Compare latch load sourec : 0 - immediate */</td></tr>
<tr class="separator:a72ac24e9922f4b1575695dbc347b60e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21dd401dd8d5e1327e754183097157b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a21dd401dd8d5e1327e754183097157b4">CLLD_1</a>&#160;&#160;&#160;(1*0x0200u)    /* Compare latch load sourec : 1 - TBR counts to 0 */</td></tr>
<tr class="separator:a21dd401dd8d5e1327e754183097157b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a27fc4761f67e8a7dbbc4ba8fabbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a25a27fc4761f67e8a7dbbc4ba8fabbf8">CLLD_2</a>&#160;&#160;&#160;(2*0x0200u)    /* Compare latch load sourec : 2 - up/down */</td></tr>
<tr class="separator:a25a27fc4761f67e8a7dbbc4ba8fabbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17a8da15ce9d45d20ee8b54f2ca64f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa17a8da15ce9d45d20ee8b54f2ca64f2">CLLD_3</a>&#160;&#160;&#160;(3*0x0200u)    /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</td></tr>
<tr class="separator:aa17a8da15ce9d45d20ee8b54f2ca64f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa292a112fb1c357056f6244d4cbbc716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa292a112fb1c357056f6244d4cbbc716">TBIDEX0</a>&#160;&#160;&#160;(0x0001)       /* Timer_B7 Input divider expansion Bit: 0 */</td></tr>
<tr class="separator:aa292a112fb1c357056f6244d4cbbc716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e20f394a501845759ef8f95b8728061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e20f394a501845759ef8f95b8728061">TBIDEX1</a>&#160;&#160;&#160;(0x0002)       /* Timer_B7 Input divider expansion Bit: 1 */</td></tr>
<tr class="separator:a0e20f394a501845759ef8f95b8728061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b74794ad2b3b44b4884604ee7244e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9b74794ad2b3b44b4884604ee7244e82">TBIDEX2</a>&#160;&#160;&#160;(0x0004)       /* Timer_B7 Input divider expansion Bit: 2 */</td></tr>
<tr class="separator:a9b74794ad2b3b44b4884604ee7244e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f9a169ea9b7dd8ff780954fc7be63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae7f9a169ea9b7dd8ff780954fc7be63f">TBIDEX_0</a>&#160;&#160;&#160;(0*0x0001u)    /* Timer_B7 Input divider expansion : /1 */</td></tr>
<tr class="separator:ae7f9a169ea9b7dd8ff780954fc7be63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03c1c86f180694bb1bda30a1ff1e716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad03c1c86f180694bb1bda30a1ff1e716">TBIDEX_1</a>&#160;&#160;&#160;(1*0x0001u)    /* Timer_B7 Input divider expansion : /2 */</td></tr>
<tr class="separator:ad03c1c86f180694bb1bda30a1ff1e716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f996bf6755607c88a33dea2ed811171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6f996bf6755607c88a33dea2ed811171">TBIDEX_2</a>&#160;&#160;&#160;(2*0x0001u)    /* Timer_B7 Input divider expansion : /3 */</td></tr>
<tr class="separator:a6f996bf6755607c88a33dea2ed811171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa078f11d22a687ea1dec44e6a7757542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa078f11d22a687ea1dec44e6a7757542">TBIDEX_3</a>&#160;&#160;&#160;(3*0x0001u)    /* Timer_B7 Input divider expansion : /4 */</td></tr>
<tr class="separator:aa078f11d22a687ea1dec44e6a7757542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3dd691259694092a66800762b16fd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab3dd691259694092a66800762b16fd6b">TBIDEX_4</a>&#160;&#160;&#160;(4*0x0001u)    /* Timer_B7 Input divider expansion : /5 */</td></tr>
<tr class="separator:ab3dd691259694092a66800762b16fd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785308727a6c8d9a0df9c1533c6a9283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a785308727a6c8d9a0df9c1533c6a9283">TBIDEX_5</a>&#160;&#160;&#160;(5*0x0001u)    /* Timer_B7 Input divider expansion : /6 */</td></tr>
<tr class="separator:a785308727a6c8d9a0df9c1533c6a9283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22330090209d3a90896a5e5d33d6e67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22330090209d3a90896a5e5d33d6e67c">TBIDEX_6</a>&#160;&#160;&#160;(6*0x0001u)    /* Timer_B7 Input divider expansion : /7 */</td></tr>
<tr class="separator:a22330090209d3a90896a5e5d33d6e67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbbb61918c23ccaad7ae1f40fb96d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2bbbb61918c23ccaad7ae1f40fb96d8c">TBIDEX_7</a>&#160;&#160;&#160;(7*0x0001u)    /* Timer_B7 Input divider expansion : /8 */</td></tr>
<tr class="separator:a2bbbb61918c23ccaad7ae1f40fb96d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488fbe76b6a60456ee6ec94596b733c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a488fbe76b6a60456ee6ec94596b733c4">TBIDEX__1</a>&#160;&#160;&#160;(0*0x0001u)    /* Timer_B7 Input divider expansion : /1 */</td></tr>
<tr class="separator:a488fbe76b6a60456ee6ec94596b733c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd360f667be28571b4e4b3a74b6c6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1cd360f667be28571b4e4b3a74b6c6fb">TBIDEX__2</a>&#160;&#160;&#160;(1*0x0001u)    /* Timer_B7 Input divider expansion : /2 */</td></tr>
<tr class="separator:a1cd360f667be28571b4e4b3a74b6c6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8596155a8b32eedb86ae721e8b2d9e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8596155a8b32eedb86ae721e8b2d9e7b">TBIDEX__3</a>&#160;&#160;&#160;(2*0x0001u)    /* Timer_B7 Input divider expansion : /3 */</td></tr>
<tr class="separator:a8596155a8b32eedb86ae721e8b2d9e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e74988025b9f85717e06cbcecc7a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a94e74988025b9f85717e06cbcecc7a08">TBIDEX__4</a>&#160;&#160;&#160;(3*0x0001u)    /* Timer_B7 Input divider expansion : /4 */</td></tr>
<tr class="separator:a94e74988025b9f85717e06cbcecc7a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf3f6839bb4a07fcfc5aa51414ba794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aacf3f6839bb4a07fcfc5aa51414ba794">TBIDEX__5</a>&#160;&#160;&#160;(4*0x0001u)    /* Timer_B7 Input divider expansion : /5 */</td></tr>
<tr class="separator:aacf3f6839bb4a07fcfc5aa51414ba794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8341cc5bacec47b736b7b4eb5b968c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8341cc5bacec47b736b7b4eb5b968c2b">TBIDEX__6</a>&#160;&#160;&#160;(5*0x0001u)    /* Timer_B7 Input divider expansion : /6 */</td></tr>
<tr class="separator:a8341cc5bacec47b736b7b4eb5b968c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a184262b9998b4fdeda457293d5060332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a184262b9998b4fdeda457293d5060332">TBIDEX__7</a>&#160;&#160;&#160;(6*0x0001u)    /* Timer_B7 Input divider expansion : /7 */</td></tr>
<tr class="separator:a184262b9998b4fdeda457293d5060332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff466581461e34c42e3629528f463350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aff466581461e34c42e3629528f463350">TBIDEX__8</a>&#160;&#160;&#160;(7*0x0001u)    /* Timer_B7 Input divider expansion : /8 */</td></tr>
<tr class="separator:aff466581461e34c42e3629528f463350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc">ID1</a>&#160;&#160;&#160;(0x0080)       /* Timer B clock input divider 1 */</td></tr>
<tr class="separator:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021046fa13e45fe71b336b6bb4d00853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a021046fa13e45fe71b336b6bb4d00853">ID0</a>&#160;&#160;&#160;(0x0040)       /* Timer B clock input divider 0 */</td></tr>
<tr class="separator:a021046fa13e45fe71b336b6bb4d00853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a605de8bd4c1e03b12e8acdc7f940315a">MC1</a>&#160;&#160;&#160;(0x0020)       /* Timer B mode control 1 */</td></tr>
<tr class="separator:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbabe68524253053e23c4335c4c23006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adbabe68524253053e23c4335c4c23006">MC0</a>&#160;&#160;&#160;(0x0010)       /* Timer B mode control 0 */</td></tr>
<tr class="separator:adbabe68524253053e23c4335c4c23006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a54863c9fc1ef5c1f5a78463be763b60d">MC__STOP</a>&#160;&#160;&#160;(0*0x10u)      /* Timer B mode control: 0 - Stop */</td></tr>
<tr class="separator:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ad6e9743ac726669082e8d0a32ab62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71ad6e9743ac726669082e8d0a32ab62">MC__UP</a>&#160;&#160;&#160;(1*0x10u)      /* Timer B mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:a71ad6e9743ac726669082e8d0a32ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbce775909a378317f79785d08faed79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afbce775909a378317f79785d08faed79">MC__CONTINUOUS</a>&#160;&#160;&#160;(2*0x10u)      /* Timer B mode control: 2 - Continuous up */</td></tr>
<tr class="separator:afbce775909a378317f79785d08faed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb5838239c020cd90d31e0429b6159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afeb5838239c020cd90d31e0429b6159e">MC__CONTINOUS</a>&#160;&#160;&#160;(2*0x10u)      /* Legacy define */</td></tr>
<tr class="separator:afeb5838239c020cd90d31e0429b6159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90">MC__UPDOWN</a>&#160;&#160;&#160;(3*0x10u)      /* Timer B mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab007bdb892562f6c5f7c4198b99caa57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab007bdb892562f6c5f7c4198b99caa57">CM1</a>&#160;&#160;&#160;(0x8000)       /* Capture mode 1 */</td></tr>
<tr class="separator:ab007bdb892562f6c5f7c4198b99caa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb028d575f70b61a80d0e87a9f8200cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abb028d575f70b61a80d0e87a9f8200cf">CM0</a>&#160;&#160;&#160;(0x4000)       /* Capture mode 0 */</td></tr>
<tr class="separator:abb028d575f70b61a80d0e87a9f8200cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc">MC_0</a>&#160;&#160;&#160;(0*0x10u)      /* Timer B mode control: 0 - Stop */</td></tr>
<tr class="separator:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac74d5cf24d8aeca91ba722e5229657f2">MC_1</a>&#160;&#160;&#160;(1*0x10u)      /* Timer B mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad367be228fa82c3f35290c9141138710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad367be228fa82c3f35290c9141138710">MC_2</a>&#160;&#160;&#160;(2*0x10u)      /* Timer B mode control: 2 - Continuous up */</td></tr>
<tr class="separator:ad367be228fa82c3f35290c9141138710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5870c8117eb8e885036a6cb254f07716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5870c8117eb8e885036a6cb254f07716">MC_3</a>&#160;&#160;&#160;(3*0x10u)      /* Timer B mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a5870c8117eb8e885036a6cb254f07716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa216f6d9b942391fc15090d23256e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3aa216f6d9b942391fc15090d23256e5">CAP</a>&#160;&#160;&#160;(0x0100)       /* Capture mode: 1 /Compare mode : 0 */</td></tr>
<tr class="separator:a3aa216f6d9b942391fc15090d23256e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8c598d5197e4a93d162b92886a4ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#add8c598d5197e4a93d162b92886a4ebb">CCIE</a>&#160;&#160;&#160;(0x0010)       /* Capture/compare interrupt enable */</td></tr>
<tr class="separator:add8c598d5197e4a93d162b92886a4ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c">CCIFG</a>&#160;&#160;&#160;(0x0001)       /* Capture/compare interrupt flag */</td></tr>
<tr class="separator:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2">CCIS_0</a>&#160;&#160;&#160;(0*0x1000u)</td></tr>
<tr class="separator:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaab9ff42b856835386744831ae42aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acaab9ff42b856835386744831ae42aa7">CCIS_1</a>&#160;&#160;&#160;(1*0x1000u)</td></tr>
<tr class="separator:acaab9ff42b856835386744831ae42aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23">CCIS_2</a>&#160;&#160;&#160;(2*0x1000u)</td></tr>
<tr class="separator:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7be74196631e38799cdff9b8699115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adf7be74196631e38799cdff9b8699115">CCIS_3</a>&#160;&#160;&#160;(3*0x1000u)</td></tr>
<tr class="separator:adf7be74196631e38799cdff9b8699115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae4ac4996357d9a077b9dd574bf68ce81">CM_0</a>&#160;&#160;&#160;(0*0x4000u)    /* Capture mode: 0 - disabled */</td></tr>
<tr class="separator:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b9b380895c28ba129dcb85d222f13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a87b9b380895c28ba129dcb85d222f13c">CM_1</a>&#160;&#160;&#160;(1*0x4000u)    /* Capture mode: 1 - pos. edge */</td></tr>
<tr class="separator:a87b9b380895c28ba129dcb85d222f13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1b82d027be49a47ecead06bf6e8750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2b1b82d027be49a47ecead06bf6e8750">CM_2</a>&#160;&#160;&#160;(2*0x4000u)    /* Capture mode: 1 - neg. edge */</td></tr>
<tr class="separator:a2b1b82d027be49a47ecead06bf6e8750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6">CM_3</a>&#160;&#160;&#160;(3*0x4000u)    /* Capture mode: 1 - both edges */</td></tr>
<tr class="separator:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec78e7a9e90a406a56f859ee456e8eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a>&#160;&#160;&#160;(0x0004)       /* PWM Output signal if output mode 0 */</td></tr>
<tr class="separator:aec78e7a9e90a406a56f859ee456e8eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab6b5a1275a8a4f3b423735be13cfd088">OUTMOD_0</a>&#160;&#160;&#160;(0*0x20u)      /* PWM output mode: 0 - output only */</td></tr>
<tr class="separator:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65">OUTMOD_1</a>&#160;&#160;&#160;(1*0x20u)      /* PWM output mode: 1 - set */</td></tr>
<tr class="separator:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0826d934613ae687a76908aef84a1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0826d934613ae687a76908aef84a1e07">OUTMOD_2</a>&#160;&#160;&#160;(2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */</td></tr>
<tr class="separator:a0826d934613ae687a76908aef84a1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaa16e48c1b1804f8dc5a2696d4185549">OUTMOD_3</a>&#160;&#160;&#160;(3*0x20u)      /* PWM output mode: 3 - PWM set/reset */</td></tr>
<tr class="separator:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51">OUTMOD_4</a>&#160;&#160;&#160;(4*0x20u)      /* PWM output mode: 4 - toggle */</td></tr>
<tr class="separator:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3">OUTMOD_5</a>&#160;&#160;&#160;(5*0x20u)      /* PWM output mode: 5 - Reset */</td></tr>
<tr class="separator:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1452bc24eed82a51a5d2c08563454d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad1452bc24eed82a51a5d2c08563454d5">OUTMOD_6</a>&#160;&#160;&#160;(6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */</td></tr>
<tr class="separator:ad1452bc24eed82a51a5d2c08563454d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e3415b67621a5ec3077e821a4767c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a04e3415b67621a5ec3077e821a4767c4">OUTMOD_7</a>&#160;&#160;&#160;(7*0x20u)      /* PWM output mode: 7 - PWM reset/set */</td></tr>
<tr class="separator:a04e3415b67621a5ec3077e821a4767c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3">SCCI</a>&#160;&#160;&#160;(0x0400)       /* Latched capture signal (read) */</td></tr>
<tr class="separator:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d06a9e6a8f5abc296f987d4552894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a57d06a9e6a8f5abc296f987d4552894c">SCS</a>&#160;&#160;&#160;(0x0800)       /* Capture sychronize */</td></tr>
<tr class="separator:a57d06a9e6a8f5abc296f987d4552894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02">CCI</a>&#160;&#160;&#160;(0x0008)       /* Capture input signal (read) */</td></tr>
<tr class="separator:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5">ID__1</a>&#160;&#160;&#160;(0*0x40u)      /* Timer B input divider: 0 - /1 */</td></tr>
<tr class="separator:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458481f046f7f88323874b1bb416f40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a458481f046f7f88323874b1bb416f40c">ID__2</a>&#160;&#160;&#160;(1*0x40u)      /* Timer B input divider: 1 - /2 */</td></tr>
<tr class="separator:a458481f046f7f88323874b1bb416f40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bdf84d42f0606ad81106f74c2078e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a86bdf84d42f0606ad81106f74c2078e2">ID__4</a>&#160;&#160;&#160;(2*0x40u)      /* Timer B input divider: 2 - /4 */</td></tr>
<tr class="separator:a86bdf84d42f0606ad81106f74c2078e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b0534fd6be1c88d078e585c249fde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a77b0534fd6be1c88d078e585c249fde0">ID__8</a>&#160;&#160;&#160;(3*0x40u)      /* Timer B input divider: 3 - /8 */</td></tr>
<tr class="separator:a77b0534fd6be1c88d078e585c249fde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af427c62226a83d08842f752d7a478394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af427c62226a83d08842f752d7a478394">ID_0</a>&#160;&#160;&#160;(0*0x40u)      /* Timer B input divider: 0 - /1 */</td></tr>
<tr class="separator:af427c62226a83d08842f752d7a478394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340ae0fcd839f336e6174c275bfca131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a340ae0fcd839f336e6174c275bfca131">ID_1</a>&#160;&#160;&#160;(1*0x40u)      /* Timer B input divider: 1 - /2 */</td></tr>
<tr class="separator:a340ae0fcd839f336e6174c275bfca131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5">ID_2</a>&#160;&#160;&#160;(2*0x40u)      /* Timer B input divider: 2 - /4 */</td></tr>
<tr class="separator:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598923d302dfb7410d59cd349a022c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a598923d302dfb7410d59cd349a022c16">ID_3</a>&#160;&#160;&#160;(3*0x40u)      /* Timer B input divider: 3 - /8 */</td></tr>
<tr class="separator:a598923d302dfb7410d59cd349a022c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab86a5598521128cd9270955d4b1cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>&#160;&#160;&#160;(0x0000)       /* USCI Ax Control Word Register 0 */</td></tr>
<tr class="separator:a4ab86a5598521128cd9270955d4b1cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c6355cea7ace48c98e7a503fca73f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af3c6355cea7ace48c98e7a503fca73f3">OFS_UCAxCTLW0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a></td></tr>
<tr class="separator:af3c6355cea7ace48c98e7a503fca73f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cf3554628c946dc5e1bc1921ac5755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac6cf3554628c946dc5e1bc1921ac5755">OFS_UCAxCTLW0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>+1</td></tr>
<tr class="separator:ac6cf3554628c946dc5e1bc1921ac5755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ec4a7d7148a6a6732cb137b829b532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a36ec4a7d7148a6a6732cb137b829b532">OFS_UCAxCTL0</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:a36ec4a7d7148a6a6732cb137b829b532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdac4af93a50fac2a7f74de4a0360249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afdac4af93a50fac2a7f74de4a0360249">OFS_UCAxCTL1</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:afdac4af93a50fac2a7f74de4a0360249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396abaeff770866497e753364c379dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af396abaeff770866497e753364c379dd">UCAxCTL1</a>&#160;&#160;&#160;UCAxCTLW0_L    /* USCI Ax Control Register 1 */</td></tr>
<tr class="separator:af396abaeff770866497e753364c379dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6684b9d3ee5b249b9c96a208eabe2c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6684b9d3ee5b249b9c96a208eabe2c91">UCAxCTL0</a>&#160;&#160;&#160;UCAxCTLW0_H    /* USCI Ax Control Register 0 */</td></tr>
<tr class="separator:a6684b9d3ee5b249b9c96a208eabe2c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0bd9443a80f96da95850610092c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>&#160;&#160;&#160;(0x0002)       /* USCI Ax Control Word Register 1 */</td></tr>
<tr class="separator:abd0bd9443a80f96da95850610092c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726357c890f85c6d17af9eab59be7e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a726357c890f85c6d17af9eab59be7e6d">OFS_UCAxCTLW1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a></td></tr>
<tr class="separator:a726357c890f85c6d17af9eab59be7e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a593280d2852ee03d8d9f7da5d853aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1a593280d2852ee03d8d9f7da5d853aa">OFS_UCAxCTLW1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>+1</td></tr>
<tr class="separator:a1a593280d2852ee03d8d9f7da5d853aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3b79c48e09574d5825aa305590b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>&#160;&#160;&#160;(0x0006)       /* USCI Ax Baud Word Rate 0 */</td></tr>
<tr class="separator:aba3b79c48e09574d5825aa305590b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be5c0c34bf38a3774cc386d66a4b750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5be5c0c34bf38a3774cc386d66a4b750">OFS_UCAxBRW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a></td></tr>
<tr class="separator:a5be5c0c34bf38a3774cc386d66a4b750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc8614e9964c9d5d8d5a1f3e1b5da86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7bc8614e9964c9d5d8d5a1f3e1b5da86">OFS_UCAxBRW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>+1</td></tr>
<tr class="separator:a7bc8614e9964c9d5d8d5a1f3e1b5da86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce1b646515453e3a5d0bf518372ebfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3ce1b646515453e3a5d0bf518372ebfb">OFS_UCAxBR0</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:a3ce1b646515453e3a5d0bf518372ebfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47741caf04dcbc03e45348aefd09b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47741caf04dcbc03e45348aefd09b206">OFS_UCAxBR1</a>&#160;&#160;&#160;(0x0007)</td></tr>
<tr class="separator:a47741caf04dcbc03e45348aefd09b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8c594dfa352408bde261e2b422b944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1b8c594dfa352408bde261e2b422b944">UCAxBR0</a>&#160;&#160;&#160;UCAxBRW_L      /* USCI Ax Baud Rate 0 */</td></tr>
<tr class="separator:a1b8c594dfa352408bde261e2b422b944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64269a445d788a89eb48e0f85d55a68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a64269a445d788a89eb48e0f85d55a68d">UCAxBR1</a>&#160;&#160;&#160;UCAxBRW_H      /* USCI Ax Baud Rate 1 */</td></tr>
<tr class="separator:a64269a445d788a89eb48e0f85d55a68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719c113d31cdb7e55ad62d0cbbd7c68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>&#160;&#160;&#160;(0x0008)       /* USCI Ax Modulation Control */</td></tr>
<tr class="separator:a719c113d31cdb7e55ad62d0cbbd7c68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58349ad63b0d8ea1b6ad8c6ad92230fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58349ad63b0d8ea1b6ad8c6ad92230fc">OFS_UCAxMCTLW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a></td></tr>
<tr class="separator:a58349ad63b0d8ea1b6ad8c6ad92230fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d132633972c218bbf8b787f49661a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a27d132633972c218bbf8b787f49661a1">OFS_UCAxMCTLW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>+1</td></tr>
<tr class="separator:a27d132633972c218bbf8b787f49661a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193dec2a4713072e1bdeb19ac180e71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a193dec2a4713072e1bdeb19ac180e71c">OFS_UCAxSTATW</a>&#160;&#160;&#160;(0x000A)       /* USCI Ax Status Register */</td></tr>
<tr class="separator:a193dec2a4713072e1bdeb19ac180e71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61adf23c0746df96a079cbd3d5a64a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>&#160;&#160;&#160;(0x000C)       /* USCI Ax Receive Buffer */</td></tr>
<tr class="separator:ab61adf23c0746df96a079cbd3d5a64a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6822509986c1e251b9b20617ad81fac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6822509986c1e251b9b20617ad81fac8">OFS_UCAxRXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a></td></tr>
<tr class="separator:a6822509986c1e251b9b20617ad81fac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93afe7ce8a28bc308a09de4ceb048b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a93afe7ce8a28bc308a09de4ceb048b5c">OFS_UCAxRXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>+1</td></tr>
<tr class="separator:a93afe7ce8a28bc308a09de4ceb048b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814a477e90226bc66c3fce40f022d762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>&#160;&#160;&#160;(0x000E)       /* USCI Ax Transmit Buffer */</td></tr>
<tr class="separator:a814a477e90226bc66c3fce40f022d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371607443d0f70a716a6b2a769cc1f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a371607443d0f70a716a6b2a769cc1f9d">OFS_UCAxTXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a></td></tr>
<tr class="separator:a371607443d0f70a716a6b2a769cc1f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97dfc64e35fe1541efdeb2e04e6d84c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a97dfc64e35fe1541efdeb2e04e6d84c4">OFS_UCAxTXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>+1</td></tr>
<tr class="separator:a97dfc64e35fe1541efdeb2e04e6d84c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad871fc772f53a852bb9734b56799819d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad871fc772f53a852bb9734b56799819d">OFS_UCAxABCTL</a>&#160;&#160;&#160;(0x0010)       /* USCI Ax LIN Control */</td></tr>
<tr class="separator:ad871fc772f53a852bb9734b56799819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca2ba1b3973ee5b4c2c9265a79306ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>&#160;&#160;&#160;(0x0012)       /* USCI Ax IrDA Transmit Control */</td></tr>
<tr class="separator:acca2ba1b3973ee5b4c2c9265a79306ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72de0e9c0ac946ba17025929890a24e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a72de0e9c0ac946ba17025929890a24e2">OFS_UCAxIRCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a></td></tr>
<tr class="separator:a72de0e9c0ac946ba17025929890a24e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b65f82264f4906e8706b89d5cfe1487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6b65f82264f4906e8706b89d5cfe1487">OFS_UCAxIRCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>+1</td></tr>
<tr class="separator:a6b65f82264f4906e8706b89d5cfe1487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8630cb1814f615e414169b5191fed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9e8630cb1814f615e414169b5191fed7">OFS_UCAxIRTCTL</a>&#160;&#160;&#160;(0x0012)</td></tr>
<tr class="separator:a9e8630cb1814f615e414169b5191fed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2ba45d130782dce5c8b180b23f7009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5a2ba45d130782dce5c8b180b23f7009">OFS_UCAxIRRCTL</a>&#160;&#160;&#160;(0x0013)</td></tr>
<tr class="separator:a5a2ba45d130782dce5c8b180b23f7009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82386af05739bbe2b3e6a39340f8c8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a82386af05739bbe2b3e6a39340f8c8b1">UCAxIRTCTL</a>&#160;&#160;&#160;UCAxIRCTL_L    /* USCI Ax IrDA Transmit Control */</td></tr>
<tr class="separator:a82386af05739bbe2b3e6a39340f8c8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e737012bc262f9c5823d954eef84f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e737012bc262f9c5823d954eef84f51">UCAxIRRCTL</a>&#160;&#160;&#160;UCAxIRCTL_H    /* USCI Ax IrDA Receive Control */</td></tr>
<tr class="separator:a0e737012bc262f9c5823d954eef84f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4c49a7a244d5c3a19d373ec7f79470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>&#160;&#160;&#160;(0x001A)       /* USCI Ax Interrupt Enable Register */</td></tr>
<tr class="separator:abd4c49a7a244d5c3a19d373ec7f79470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9cbbdedfd4fb55a21d6fccc86cf479c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab9cbbdedfd4fb55a21d6fccc86cf479c">OFS_UCAxIE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a></td></tr>
<tr class="separator:ab9cbbdedfd4fb55a21d6fccc86cf479c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853c9630d20c38ae383a280f4b324d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a853c9630d20c38ae383a280f4b324d11">OFS_UCAxIE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>+1</td></tr>
<tr class="separator:a853c9630d20c38ae383a280f4b324d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be3758d2457f5e3513208582d2030f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>&#160;&#160;&#160;(0x001C)       /* USCI Ax Interrupt Flags Register */</td></tr>
<tr class="separator:a5be3758d2457f5e3513208582d2030f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6dc90ea9bf40956e088a7ecc9fc3361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab6dc90ea9bf40956e088a7ecc9fc3361">OFS_UCAxIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a></td></tr>
<tr class="separator:ab6dc90ea9bf40956e088a7ecc9fc3361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd602855ae1016921dec1da2153d98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acdd602855ae1016921dec1da2153d98c">OFS_UCAxIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>+1</td></tr>
<tr class="separator:acdd602855ae1016921dec1da2153d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008dc3073533eacec47d073e78aafb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>&#160;&#160;&#160;(0x001A)</td></tr>
<tr class="separator:a008dc3073533eacec47d073e78aafb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49655a54167eab32535734ca216b52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac49655a54167eab32535734ca216b52f">OFS_UCAxIE__UART_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a></td></tr>
<tr class="separator:ac49655a54167eab32535734ca216b52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e98ca30ba881b3a5819de508b38b733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e98ca30ba881b3a5819de508b38b733">OFS_UCAxIE__UART_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>+1</td></tr>
<tr class="separator:a6e98ca30ba881b3a5819de508b38b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e784d501d8aaba759b9cf0fdefb4b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>&#160;&#160;&#160;(0x001C)</td></tr>
<tr class="separator:a3e784d501d8aaba759b9cf0fdefb4b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4956d8fb4a36562deafb7402277da70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af4956d8fb4a36562deafb7402277da70">OFS_UCAxIFG__UART_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a></td></tr>
<tr class="separator:af4956d8fb4a36562deafb7402277da70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7599ed7e68462e403916fb36c32d35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac7599ed7e68462e403916fb36c32d35e">OFS_UCAxIFG__UART_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>+1</td></tr>
<tr class="separator:ac7599ed7e68462e403916fb36c32d35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f56e31e51662cba2fb08f0c629b91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a76f56e31e51662cba2fb08f0c629b91b">OFS_UCAxIV</a>&#160;&#160;&#160;(0x001E)       /* USCI Ax Interrupt Vector Register */</td></tr>
<tr class="separator:a76f56e31e51662cba2fb08f0c629b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d91e2d6876f4f3c7c14c8a61a91617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:a02d91e2d6876f4f3c7c14c8a61a91617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e6cef5791f82c7b1f3104493c4858b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af9e6cef5791f82c7b1f3104493c4858b">OFS_UCAxCTLW0__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a></td></tr>
<tr class="separator:af9e6cef5791f82c7b1f3104493c4858b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670e192419b026c3211de596e4ca1bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a670e192419b026c3211de596e4ca1bd0">OFS_UCAxCTLW0__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>+1</td></tr>
<tr class="separator:a670e192419b026c3211de596e4ca1bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf6820632b09d500a8482112947c8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aadf6820632b09d500a8482112947c8d3">OFS_UCAxCTL0__SPI</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:aadf6820632b09d500a8482112947c8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97acb658cf42164f723264e1aba1937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa97acb658cf42164f723264e1aba1937">OFS_UCAxCTL1__SPI</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:aa97acb658cf42164f723264e1aba1937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace430f953b96334cf1f9639a9e676c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:ace430f953b96334cf1f9639a9e676c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6f5fa62ec82a06dac959b0d3b20917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1c6f5fa62ec82a06dac959b0d3b20917">OFS_UCAxBRW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a></td></tr>
<tr class="separator:a1c6f5fa62ec82a06dac959b0d3b20917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b910a30af8d11b60d25f789453acc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71b910a30af8d11b60d25f789453acc3">OFS_UCAxBRW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>+1</td></tr>
<tr class="separator:a71b910a30af8d11b60d25f789453acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabda61a042693563ed455794f82f7b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabda61a042693563ed455794f82f7b16">OFS_UCAxBR0__SPI</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:aabda61a042693563ed455794f82f7b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b30a9fef29904d45ddeaaf4c648804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a56b30a9fef29904d45ddeaaf4c648804">OFS_UCAxBR1__SPI</a>&#160;&#160;&#160;(0x0007)</td></tr>
<tr class="separator:a56b30a9fef29904d45ddeaaf4c648804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3160e1464221ad57d5ec28cbf4c0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab3160e1464221ad57d5ec28cbf4c0b2">OFS_UCAxSTATW__SPI</a>&#160;&#160;&#160;(0x000A)</td></tr>
<tr class="separator:aab3160e1464221ad57d5ec28cbf4c0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0823a601f8826b0f0b1358ef8b320c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>&#160;&#160;&#160;(0x000C)</td></tr>
<tr class="separator:ac0823a601f8826b0f0b1358ef8b320c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ededfa7420483ef23394aaf185d741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac8ededfa7420483ef23394aaf185d741">OFS_UCAxRXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a></td></tr>
<tr class="separator:ac8ededfa7420483ef23394aaf185d741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164fb8e2383b1fa719a02f062685768c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a164fb8e2383b1fa719a02f062685768c">OFS_UCAxRXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>+1</td></tr>
<tr class="separator:a164fb8e2383b1fa719a02f062685768c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a4c6bbb54b0f5272bde4e545658694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>&#160;&#160;&#160;(0x000E)</td></tr>
<tr class="separator:aa7a4c6bbb54b0f5272bde4e545658694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a6b4f3cb93bea9c5f9acd26346042c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a04a6b4f3cb93bea9c5f9acd26346042c">OFS_UCAxTXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a></td></tr>
<tr class="separator:a04a6b4f3cb93bea9c5f9acd26346042c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47459defe879eb616497a9237fd33767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a47459defe879eb616497a9237fd33767">OFS_UCAxTXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>+1</td></tr>
<tr class="separator:a47459defe879eb616497a9237fd33767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97717a8a7c0f2c4668736f2d694937f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a97717a8a7c0f2c4668736f2d694937f5">OFS_UCAxIE__SPI</a>&#160;&#160;&#160;(0x001A)</td></tr>
<tr class="separator:a97717a8a7c0f2c4668736f2d694937f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a94327b6700a6986ea23f3d487b26bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a94327b6700a6986ea23f3d487b26bf">OFS_UCAxIFG__SPI</a>&#160;&#160;&#160;(0x001C)</td></tr>
<tr class="separator:a7a94327b6700a6986ea23f3d487b26bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7b6b3f049ab9bd56dce1f3de0ddc66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2e7b6b3f049ab9bd56dce1f3de0ddc66">OFS_UCAxIV__SPI</a>&#160;&#160;&#160;(0x001E)</td></tr>
<tr class="separator:a2e7b6b3f049ab9bd56dce1f3de0ddc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ad9365c8d69203e096b5335ca02ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:ac2ad9365c8d69203e096b5335ca02ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b9887f1d951195d3b83dadfef76655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a26b9887f1d951195d3b83dadfef76655">OFS_UCBxCTLW0__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a></td></tr>
<tr class="separator:a26b9887f1d951195d3b83dadfef76655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd37faedb942a5e126c3cc3fb0b8cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5dd37faedb942a5e126c3cc3fb0b8cf9">OFS_UCBxCTLW0__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>+1</td></tr>
<tr class="separator:a5dd37faedb942a5e126c3cc3fb0b8cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a356276a03290e0dd6b2d13d38a02f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6a356276a03290e0dd6b2d13d38a02f2">OFS_UCBxCTL0__SPI</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:a6a356276a03290e0dd6b2d13d38a02f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f672c533109f3ad443a3ae67deea93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a38f672c533109f3ad443a3ae67deea93">OFS_UCBxCTL1__SPI</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:a38f672c533109f3ad443a3ae67deea93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2c8e5ea8af3fcd446cf7301146c05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:a2f2c8e5ea8af3fcd446cf7301146c05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f7f43851c7b697c8818d810f3e1bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6f7f43851c7b697c8818d810f3e1bbe">OFS_UCBxBRW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a></td></tr>
<tr class="separator:af6f7f43851c7b697c8818d810f3e1bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f197cb50962e2f4a45ee7a7de5e7f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5f197cb50962e2f4a45ee7a7de5e7f78">OFS_UCBxBRW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>+1</td></tr>
<tr class="separator:a5f197cb50962e2f4a45ee7a7de5e7f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500c87d7e55290ad0a96fd2d355314c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a500c87d7e55290ad0a96fd2d355314c9">OFS_UCBxBR0__SPI</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:a500c87d7e55290ad0a96fd2d355314c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb5eade8f981e5d2d1a00c3b8852fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afbb5eade8f981e5d2d1a00c3b8852fce">OFS_UCBxBR1__SPI</a>&#160;&#160;&#160;(0x0007)</td></tr>
<tr class="separator:afbb5eade8f981e5d2d1a00c3b8852fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b1afc5fb4ff6b7a922ce5cf64c3d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:a40b1afc5fb4ff6b7a922ce5cf64c3d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8bea863d4a8946dc863729c9be81452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa8bea863d4a8946dc863729c9be81452">OFS_UCBxSTATW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a></td></tr>
<tr class="separator:aa8bea863d4a8946dc863729c9be81452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408ec20658efefd807d8ff61e590f93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a408ec20658efefd807d8ff61e590f93e">OFS_UCBxSTATW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>+1</td></tr>
<tr class="separator:a408ec20658efefd807d8ff61e590f93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce953b222f039b124d264b3fd24aa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>&#160;&#160;&#160;(0x000C)</td></tr>
<tr class="separator:acce953b222f039b124d264b3fd24aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab754fb01cbe2b108df196f5c6a1391c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab754fb01cbe2b108df196f5c6a1391c1">OFS_UCBxRXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a></td></tr>
<tr class="separator:ab754fb01cbe2b108df196f5c6a1391c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e225d1e90175e19989dbf644545c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac0e225d1e90175e19989dbf644545c75">OFS_UCBxRXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>+1</td></tr>
<tr class="separator:ac0e225d1e90175e19989dbf644545c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26798c2aecc80db4b7b862f9eed93ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>&#160;&#160;&#160;(0x000E)</td></tr>
<tr class="separator:a26798c2aecc80db4b7b862f9eed93ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91da03309b8e0770ca86c8be2e23d3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a91da03309b8e0770ca86c8be2e23d3d7">OFS_UCBxTXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a></td></tr>
<tr class="separator:a91da03309b8e0770ca86c8be2e23d3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf39d1276bc4cd2ed22996bb8c0ec111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acf39d1276bc4cd2ed22996bb8c0ec111">OFS_UCBxTXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>+1</td></tr>
<tr class="separator:acf39d1276bc4cd2ed22996bb8c0ec111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76b9444480e97b1b278c44b7f0f5a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>&#160;&#160;&#160;(0x002A)</td></tr>
<tr class="separator:ae76b9444480e97b1b278c44b7f0f5a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29037a3ba6840059d6ff60589cc53e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29037a3ba6840059d6ff60589cc53e1d">OFS_UCBxIE__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a></td></tr>
<tr class="separator:a29037a3ba6840059d6ff60589cc53e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fb99127d3cd7a7f9ec7c4fd5c6a467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a49fb99127d3cd7a7f9ec7c4fd5c6a467">OFS_UCBxIE__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>+1</td></tr>
<tr class="separator:a49fb99127d3cd7a7f9ec7c4fd5c6a467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aa0cfbbdb76b1afd251657b4c8d47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>&#160;&#160;&#160;(0x002C)</td></tr>
<tr class="separator:a83aa0cfbbdb76b1afd251657b4c8d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e35c21a48d38600c1580b43d8722bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e35c21a48d38600c1580b43d8722bcb">OFS_UCBxIFG__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a></td></tr>
<tr class="separator:a5e35c21a48d38600c1580b43d8722bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0baec68b56e76102dd553673ce39b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac0baec68b56e76102dd553673ce39b51">OFS_UCBxIFG__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>+1</td></tr>
<tr class="separator:ac0baec68b56e76102dd553673ce39b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3c007588a9632bb72540e83f69c879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9c3c007588a9632bb72540e83f69c879">OFS_UCBxIV__SPI</a>&#160;&#160;&#160;(0x002E)</td></tr>
<tr class="separator:a9c3c007588a9632bb72540e83f69c879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c03726ba5ccaf7985cb43e67be0761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>&#160;&#160;&#160;(0x0000)       /* USCI Bx Control Word Register 0 */</td></tr>
<tr class="separator:a06c03726ba5ccaf7985cb43e67be0761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d0bc7f764b54f2dc07e285b8613f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a00d0bc7f764b54f2dc07e285b8613f22">OFS_UCBxCTLW0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a></td></tr>
<tr class="separator:a00d0bc7f764b54f2dc07e285b8613f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edaf10dceb8d4294e20296fe85663dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9edaf10dceb8d4294e20296fe85663dc">OFS_UCBxCTLW0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>+1</td></tr>
<tr class="separator:a9edaf10dceb8d4294e20296fe85663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371f5305eafd8f08b97969dab2351627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a371f5305eafd8f08b97969dab2351627">OFS_UCBxCTL0</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:a371f5305eafd8f08b97969dab2351627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44bd49e3af9caf3ce3e9005c7318eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa44bd49e3af9caf3ce3e9005c7318eb5">OFS_UCBxCTL1</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:aa44bd49e3af9caf3ce3e9005c7318eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aee76ea210b57f376ea5ecf8ea90655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7aee76ea210b57f376ea5ecf8ea90655">UCBxCTL1</a>&#160;&#160;&#160;UCBxCTLW0_L    /* USCI Bx Control Register 1 */</td></tr>
<tr class="separator:a7aee76ea210b57f376ea5ecf8ea90655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ad20b2123ddfbe31c9a5ce540fbfc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad5ad20b2123ddfbe31c9a5ce540fbfc2">UCBxCTL0</a>&#160;&#160;&#160;UCBxCTLW0_H    /* USCI Bx Control Register 0 */</td></tr>
<tr class="separator:ad5ad20b2123ddfbe31c9a5ce540fbfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5214b348fae2457c3f78a6bb5607679d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>&#160;&#160;&#160;(0x0002)       /* USCI Bx Control Word Register 1 */</td></tr>
<tr class="separator:a5214b348fae2457c3f78a6bb5607679d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac03ad3bac9acbbea54bfcd0467829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acac03ad3bac9acbbea54bfcd0467829a">OFS_UCBxCTLW1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a></td></tr>
<tr class="separator:acac03ad3bac9acbbea54bfcd0467829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2ce358cf4ce75e42e0f5dc0fbf94dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e2ce358cf4ce75e42e0f5dc0fbf94dd">OFS_UCBxCTLW1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>+1</td></tr>
<tr class="separator:a1e2ce358cf4ce75e42e0f5dc0fbf94dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd1dd8f9fbde1b7a60725d5b701db06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>&#160;&#160;&#160;(0x0006)       /* USCI Bx Baud Word Rate 0 */</td></tr>
<tr class="separator:a2dd1dd8f9fbde1b7a60725d5b701db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe89872aefe60617ac21f42402d28db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abe89872aefe60617ac21f42402d28db3">OFS_UCBxBRW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a></td></tr>
<tr class="separator:abe89872aefe60617ac21f42402d28db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0806f7da0d6f0f1e5a99ea226a89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5a0806f7da0d6f0f1e5a99ea226a89e4">OFS_UCBxBRW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>+1</td></tr>
<tr class="separator:a5a0806f7da0d6f0f1e5a99ea226a89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70af776a998ffaee4e57e8d1a24914f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a70af776a998ffaee4e57e8d1a24914f9">OFS_UCBxBR0</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:a70af776a998ffaee4e57e8d1a24914f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc4b6bcbf73a62f10503f609824c795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abdc4b6bcbf73a62f10503f609824c795">OFS_UCBxBR1</a>&#160;&#160;&#160;(0x0007)</td></tr>
<tr class="separator:abdc4b6bcbf73a62f10503f609824c795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3beeacbb80bcf3b5df8cafaa468a84ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3beeacbb80bcf3b5df8cafaa468a84ee">UCBxBR0</a>&#160;&#160;&#160;UCBxBRW_L      /* USCI Bx Baud Rate 0 */</td></tr>
<tr class="separator:a3beeacbb80bcf3b5df8cafaa468a84ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d66f8b9a1459017249bb3aa26daccfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3d66f8b9a1459017249bb3aa26daccfe">UCBxBR1</a>&#160;&#160;&#160;UCBxBRW_H      /* USCI Bx Baud Rate 1 */</td></tr>
<tr class="separator:a3d66f8b9a1459017249bb3aa26daccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723fb32b6641d53ffa76f22a0dcc174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>&#160;&#160;&#160;(0x0008)       /* USCI Bx Status Word Register */</td></tr>
<tr class="separator:a723fb32b6641d53ffa76f22a0dcc174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3764e8aa427027e71cdee40ba6efcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab3764e8aa427027e71cdee40ba6efcd6">OFS_UCBxSTATW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a></td></tr>
<tr class="separator:ab3764e8aa427027e71cdee40ba6efcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce58cea0c326d03f7f1166be569b03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ce58cea0c326d03f7f1166be569b03f">OFS_UCBxSTATW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>+1</td></tr>
<tr class="separator:a7ce58cea0c326d03f7f1166be569b03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dc7486273820883a9a703cd2987fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa7dc7486273820883a9a703cd2987fc8">OFS_UCBxSTATW__I2C</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:aa7dc7486273820883a9a703cd2987fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c46c2850bda8dfceb28b27d45289cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae3c46c2850bda8dfceb28b27d45289cc">OFS_UCBxSTAT__I2C</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:ae3c46c2850bda8dfceb28b27d45289cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8604ff6e88c3683c6db8e6cf0aac1776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8604ff6e88c3683c6db8e6cf0aac1776">OFS_UCBxBCNT__I2C</a>&#160;&#160;&#160;(0x0009)</td></tr>
<tr class="separator:a8604ff6e88c3683c6db8e6cf0aac1776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab190f5ce6337364e9cd122bd5d3303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ab190f5ce6337364e9cd122bd5d3303">UCBxSTAT</a>&#160;&#160;&#160;UCBxSTATW_L    /* USCI Bx Status Register */</td></tr>
<tr class="separator:a1ab190f5ce6337364e9cd122bd5d3303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fabcb4a17e5c8559e4f747aa5649254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4fabcb4a17e5c8559e4f747aa5649254">UCBxBCNT</a>&#160;&#160;&#160;UCBxSTATW_H    /* USCI Bx Byte Counter Register */</td></tr>
<tr class="separator:a4fabcb4a17e5c8559e4f747aa5649254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40328014a78c8ae8cece266788091ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>&#160;&#160;&#160;(0x000A)       /* USCI Bx Byte Counter Threshold Register */</td></tr>
<tr class="separator:a40328014a78c8ae8cece266788091ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1f61733167df4e0ed79d1c7c7b0d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ade1f61733167df4e0ed79d1c7c7b0d8d">OFS_UCBxTBCNT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a></td></tr>
<tr class="separator:ade1f61733167df4e0ed79d1c7c7b0d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac736bb0916deb8e63328c541f6c5598f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac736bb0916deb8e63328c541f6c5598f">OFS_UCBxTBCNT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>+1</td></tr>
<tr class="separator:ac736bb0916deb8e63328c541f6c5598f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857d0ad560c22248331d38f16d7092f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>&#160;&#160;&#160;(0x000C)       /* USCI Bx Receive Buffer */</td></tr>
<tr class="separator:a857d0ad560c22248331d38f16d7092f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e5881a7538fe39c159673c37c13ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a95e5881a7538fe39c159673c37c13ae0">OFS_UCBxRXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a></td></tr>
<tr class="separator:a95e5881a7538fe39c159673c37c13ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360abc49c6b944cb588e654c6ebf3417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a360abc49c6b944cb588e654c6ebf3417">OFS_UCBxRXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>+1</td></tr>
<tr class="separator:a360abc49c6b944cb588e654c6ebf3417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754d0fb67d3fca33f0411d5f46a683d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>&#160;&#160;&#160;(0x000E)       /* USCI Bx Transmit Buffer */</td></tr>
<tr class="separator:a754d0fb67d3fca33f0411d5f46a683d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f4dc46477e7c97284eca13be6fd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5f4dc46477e7c97284eca13be6fd211">OFS_UCBxTXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a></td></tr>
<tr class="separator:af5f4dc46477e7c97284eca13be6fd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bdae5612af84959fc13c45b5d7f287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a02bdae5612af84959fc13c45b5d7f287">OFS_UCBxTXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>+1</td></tr>
<tr class="separator:a02bdae5612af84959fc13c45b5d7f287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b38448c776d37b3fcb9b0d0d42ea83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>&#160;&#160;&#160;(0x0014)       /* USCI Bx I2C Own Address 0 */</td></tr>
<tr class="separator:ac4b38448c776d37b3fcb9b0d0d42ea83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78fab9c77f085bcca2a6103c991ad898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a78fab9c77f085bcca2a6103c991ad898">OFS_UCBxI2COA0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a></td></tr>
<tr class="separator:a78fab9c77f085bcca2a6103c991ad898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c21900d9128f2c13202112ad32f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad5c21900d9128f2c13202112ad32f6a8">OFS_UCBxI2COA0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>+1</td></tr>
<tr class="separator:ad5c21900d9128f2c13202112ad32f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0498c1e43a856ad0506b81c06ec813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>&#160;&#160;&#160;(0x0016)       /* USCI Bx I2C Own Address 1 */</td></tr>
<tr class="separator:aeb0498c1e43a856ad0506b81c06ec813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c8fc2c6c94abd5686933263c02c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71c8fc2c6c94abd5686933263c02c8d6">OFS_UCBxI2COA1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a></td></tr>
<tr class="separator:a71c8fc2c6c94abd5686933263c02c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8eac44e7342ee34e8c8f55fa6f8e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adb8eac44e7342ee34e8c8f55fa6f8e0b">OFS_UCBxI2COA1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>+1</td></tr>
<tr class="separator:adb8eac44e7342ee34e8c8f55fa6f8e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cf9cbecb662da96e1fc69fde10a9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>&#160;&#160;&#160;(0x0018)       /* USCI Bx I2C Own Address 2 */</td></tr>
<tr class="separator:a44cf9cbecb662da96e1fc69fde10a9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cbcc2288fef362dc3cc1890ac27448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac5cbcc2288fef362dc3cc1890ac27448">OFS_UCBxI2COA2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a></td></tr>
<tr class="separator:ac5cbcc2288fef362dc3cc1890ac27448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4857c3ea5be0dc0b34cd0cf0a523e474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4857c3ea5be0dc0b34cd0cf0a523e474">OFS_UCBxI2COA2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>+1</td></tr>
<tr class="separator:a4857c3ea5be0dc0b34cd0cf0a523e474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1f32836949e88a9045263b17311bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>&#160;&#160;&#160;(0x001A)       /* USCI Bx I2C Own Address 3 */</td></tr>
<tr class="separator:a7e1f32836949e88a9045263b17311bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512a862c316dc81103f20a8101bdf232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a512a862c316dc81103f20a8101bdf232">OFS_UCBxI2COA3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a></td></tr>
<tr class="separator:a512a862c316dc81103f20a8101bdf232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5026e826b4d1b99721fcf4707c25d955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5026e826b4d1b99721fcf4707c25d955">OFS_UCBxI2COA3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>+1</td></tr>
<tr class="separator:a5026e826b4d1b99721fcf4707c25d955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3fcc5724ff4bc6375031a3d942972c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>&#160;&#160;&#160;(0x001C)       /* USCI Bx Received Address Register */</td></tr>
<tr class="separator:a5c3fcc5724ff4bc6375031a3d942972c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ac4edef6f35c9355fb63090494c318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab8ac4edef6f35c9355fb63090494c318">OFS_UCBxADDRX_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a></td></tr>
<tr class="separator:ab8ac4edef6f35c9355fb63090494c318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c3bc397ae9123d149ccd37b8f4ced4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a89c3bc397ae9123d149ccd37b8f4ced4">OFS_UCBxADDRX_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>+1</td></tr>
<tr class="separator:a89c3bc397ae9123d149ccd37b8f4ced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac457f7f46b4f754996b84de0c0c5c555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>&#160;&#160;&#160;(0x001E)       /* USCI Bx Address Mask Register */</td></tr>
<tr class="separator:ac457f7f46b4f754996b84de0c0c5c555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f37b5a71f3d8927c3b95c18dbab599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac6f37b5a71f3d8927c3b95c18dbab599">OFS_UCBxADDMASK_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a></td></tr>
<tr class="separator:ac6f37b5a71f3d8927c3b95c18dbab599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608a3c32f45fe0acdf002aa7047e8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a608a3c32f45fe0acdf002aa7047e8711">OFS_UCBxADDMASK_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>+1</td></tr>
<tr class="separator:a608a3c32f45fe0acdf002aa7047e8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf9338656bb86d8ad1ec938b9c24962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>&#160;&#160;&#160;(0x0020)       /* USCI Bx I2C Slave Address */</td></tr>
<tr class="separator:a7cf9338656bb86d8ad1ec938b9c24962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb0a4819eb2657514069574fb8d49d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acfb0a4819eb2657514069574fb8d49d3">OFS_UCBxI2CSA_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a></td></tr>
<tr class="separator:acfb0a4819eb2657514069574fb8d49d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4df5ae9d5e9489e846af0c6bf67229b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4df5ae9d5e9489e846af0c6bf67229b">OFS_UCBxI2CSA_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>+1</td></tr>
<tr class="separator:ab4df5ae9d5e9489e846af0c6bf67229b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab358e6f685aacf496912341db6679c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>&#160;&#160;&#160;(0x002A)       /* USCI Bx Interrupt Enable Register */</td></tr>
<tr class="separator:ab358e6f685aacf496912341db6679c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada16816c16c8dcf93adc8a310f412348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ada16816c16c8dcf93adc8a310f412348">OFS_UCBxIE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a></td></tr>
<tr class="separator:ada16816c16c8dcf93adc8a310f412348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4aa48c7a0165e8446c2f4161174741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acd4aa48c7a0165e8446c2f4161174741">OFS_UCBxIE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>+1</td></tr>
<tr class="separator:acd4aa48c7a0165e8446c2f4161174741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa6ac94204d41c99b88ebcc6a055ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>&#160;&#160;&#160;(0x002C)       /* USCI Bx Interrupt Flags Register */</td></tr>
<tr class="separator:a2fa6ac94204d41c99b88ebcc6a055ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1767f01b85c1d7cc6a6e77b7ba6e467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac1767f01b85c1d7cc6a6e77b7ba6e467">OFS_UCBxIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a></td></tr>
<tr class="separator:ac1767f01b85c1d7cc6a6e77b7ba6e467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4823ac0e18692f7a40ee5c96af75e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7e4823ac0e18692f7a40ee5c96af75e9">OFS_UCBxIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>+1</td></tr>
<tr class="separator:a7e4823ac0e18692f7a40ee5c96af75e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9aff7c640b798f8d8ae66f6fb5360a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>&#160;&#160;&#160;(0x002A)</td></tr>
<tr class="separator:ab9aff7c640b798f8d8ae66f6fb5360a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de32715cec579cf00fa0f5250b0d1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8de32715cec579cf00fa0f5250b0d1df">OFS_UCBxIE__I2C_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a></td></tr>
<tr class="separator:a8de32715cec579cf00fa0f5250b0d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1c21eb41b4581586af9a595edaa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aabb1c21eb41b4581586af9a595edaa94">OFS_UCBxIE__I2C_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>+1</td></tr>
<tr class="separator:aabb1c21eb41b4581586af9a595edaa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaff2f6c81eb021bbd28b3aede4c5dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>&#160;&#160;&#160;(0x002C)</td></tr>
<tr class="separator:afaff2f6c81eb021bbd28b3aede4c5dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7d70fa7a11d88d7c488bc8a892cbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ada7d70fa7a11d88d7c488bc8a892cbad">OFS_UCBxIFG__I2C_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a></td></tr>
<tr class="separator:ada7d70fa7a11d88d7c488bc8a892cbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ba41de9c453a73b38c1c67c8d8826f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4ba41de9c453a73b38c1c67c8d8826f">OFS_UCBxIFG__I2C_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>+1</td></tr>
<tr class="separator:ab4ba41de9c453a73b38c1c67c8d8826f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7214df9d541d04b35d1bfe081caa545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa7214df9d541d04b35d1bfe081caa545">OFS_UCBxIV</a>&#160;&#160;&#160;(0x002E)       /* USCI Bx Interrupt Vector Register */</td></tr>
<tr class="separator:aa7214df9d541d04b35d1bfe081caa545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c">UCPEN</a>&#160;&#160;&#160;(0x8000)       /* Async. Mode: Parity enable */</td></tr>
<tr class="separator:a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05da44320219dcbc56214c9fd424a219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a05da44320219dcbc56214c9fd424a219">UCPAR</a>&#160;&#160;&#160;(0x4000)       /* Async. Mode: Parity     0:odd / 1:even */</td></tr>
<tr class="separator:a05da44320219dcbc56214c9fd424a219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199ca0dc5cd21e551af5c23d9beec934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934">UCMSB</a>&#160;&#160;&#160;(0x2000)       /* Async. Mode: MSB first  0:LSB / 1:MSB */</td></tr>
<tr class="separator:a199ca0dc5cd21e551af5c23d9beec934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69178fe7f891cc7fa438e804cbf92a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4">UC7BIT</a>&#160;&#160;&#160;(0x1000)       /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td></tr>
<tr class="separator:ad69178fe7f891cc7fa438e804cbf92a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17059906b161d93c430b7ee875e0f356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a17059906b161d93c430b7ee875e0f356">UCSPB</a>&#160;&#160;&#160;(0x0800)       /* Async. Mode: Stop Bits  0:one / 1: two */</td></tr>
<tr class="separator:a17059906b161d93c430b7ee875e0f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f9ff56e2a51f5f23172d9e022eb9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a42f9ff56e2a51f5f23172d9e022eb9d3">UCMODE1</a>&#160;&#160;&#160;(0x0400)       /* Async. Mode: USCI Mode 1 */</td></tr>
<tr class="separator:a42f9ff56e2a51f5f23172d9e022eb9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c62a73b40e065045c7ce2c2dc4ee54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae7c62a73b40e065045c7ce2c2dc4ee54">UCMODE0</a>&#160;&#160;&#160;(0x0200)       /* Async. Mode: USCI Mode 0 */</td></tr>
<tr class="separator:ae7c62a73b40e065045c7ce2c2dc4ee54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fabf0a0544eb82d9e0896ef8e818c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5">UCSYNC</a>&#160;&#160;&#160;(0x0100)       /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td></tr>
<tr class="separator:a13fabf0a0544eb82d9e0896ef8e818c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847437387b4f7e066bece3a6d16dd629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a847437387b4f7e066bece3a6d16dd629">UCSSEL1</a>&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source Select 1 */</td></tr>
<tr class="separator:a847437387b4f7e066bece3a6d16dd629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf16135c2738ff3fc116ad82cf48c196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abf16135c2738ff3fc116ad82cf48c196">UCSSEL0</a>&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source Select 0 */</td></tr>
<tr class="separator:abf16135c2738ff3fc116ad82cf48c196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54706b57b264155a533ba8673b8ed96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae54706b57b264155a533ba8673b8ed96">UCRXEIE</a>&#160;&#160;&#160;(0x0020)       /* RX Error interrupt enable */</td></tr>
<tr class="separator:ae54706b57b264155a533ba8673b8ed96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f7aaa4d67ed80a4099d40e2dde3ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc">UCBRKIE</a>&#160;&#160;&#160;(0x0010)       /* Break interrupt enable */</td></tr>
<tr class="separator:ac4f7aaa4d67ed80a4099d40e2dde3ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d58a8e741c77478dafc016c41fd57b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2">UCDORM</a>&#160;&#160;&#160;(0x0008)       /* Dormant (Sleep) Mode */</td></tr>
<tr class="separator:a6d58a8e741c77478dafc016c41fd57b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaeea39b1576322937c0b9fb40f25def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def">UCTXADDR</a>&#160;&#160;&#160;(0x0004)       /* Send next Data as Address */</td></tr>
<tr class="separator:acaeea39b1576322937c0b9fb40f25def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cabfd22bb4e9eeec238096778f3481a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a">UCTXBRK</a>&#160;&#160;&#160;(0x0002)       /* Send next Data as Break */</td></tr>
<tr class="separator:a0cabfd22bb4e9eeec238096778f3481a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed16d537b5b0bc2315389cea834a1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>&#160;&#160;&#160;(0x0001)       /* USCI Software Reset */</td></tr>
<tr class="separator:a5ed16d537b5b0bc2315389cea834a1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad21136e361b888d22330da22af809e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6ad21136e361b888d22330da22af809e">UCSSEL1_L</a>&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source Select 1 */</td></tr>
<tr class="separator:a6ad21136e361b888d22330da22af809e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f24e03349142905c48d72610eaa7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a90f24e03349142905c48d72610eaa7d2">UCSSEL0_L</a>&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source Select 0 */</td></tr>
<tr class="separator:a90f24e03349142905c48d72610eaa7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4913f71d3ad6a689345ca64ab3a9815a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4913f71d3ad6a689345ca64ab3a9815a">UCRXEIE_L</a>&#160;&#160;&#160;(0x0020)       /* RX Error interrupt enable */</td></tr>
<tr class="separator:a4913f71d3ad6a689345ca64ab3a9815a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ee51d61bdb3d9df1f05e8e36fff01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a73ee51d61bdb3d9df1f05e8e36fff01c">UCBRKIE_L</a>&#160;&#160;&#160;(0x0010)       /* Break interrupt enable */</td></tr>
<tr class="separator:a73ee51d61bdb3d9df1f05e8e36fff01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd4603aea7a1f2f97fe341108e3649d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0cd4603aea7a1f2f97fe341108e3649d">UCDORM_L</a>&#160;&#160;&#160;(0x0008)       /* Dormant (Sleep) Mode */</td></tr>
<tr class="separator:a0cd4603aea7a1f2f97fe341108e3649d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b78b4e0d70bbb64687107fbdb5fe927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8b78b4e0d70bbb64687107fbdb5fe927">UCTXADDR_L</a>&#160;&#160;&#160;(0x0004)       /* Send next Data as Address */</td></tr>
<tr class="separator:a8b78b4e0d70bbb64687107fbdb5fe927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec3388fe3a1fd66bbf192dbc57d5528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ec3388fe3a1fd66bbf192dbc57d5528">UCTXBRK_L</a>&#160;&#160;&#160;(0x0002)       /* Send next Data as Break */</td></tr>
<tr class="separator:a1ec3388fe3a1fd66bbf192dbc57d5528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9de182e755fc7ffd9b3f543fc6f52f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab9de182e755fc7ffd9b3f543fc6f52f2">UCSWRST_L</a>&#160;&#160;&#160;(0x0001)       /* USCI Software Reset */</td></tr>
<tr class="separator:ab9de182e755fc7ffd9b3f543fc6f52f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a25e4ba8c2573e3a658e30f882c110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a34a25e4ba8c2573e3a658e30f882c110">UCPEN_H</a>&#160;&#160;&#160;(0x0080)       /* Async. Mode: Parity enable */</td></tr>
<tr class="separator:a34a25e4ba8c2573e3a658e30f882c110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40feb435070c3e94cc11bdd9011e8b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40feb435070c3e94cc11bdd9011e8b81">UCPAR_H</a>&#160;&#160;&#160;(0x0040)       /* Async. Mode: Parity     0:odd / 1:even */</td></tr>
<tr class="separator:a40feb435070c3e94cc11bdd9011e8b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6562daedbc1af28302e85e1777483fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6562daedbc1af28302e85e1777483fb3">UCMSB_H</a>&#160;&#160;&#160;(0x0020)       /* Async. Mode: MSB first  0:LSB / 1:MSB */</td></tr>
<tr class="separator:a6562daedbc1af28302e85e1777483fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5e51ac1412af742c2647ea69eb3be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adf5e51ac1412af742c2647ea69eb3be4">UC7BIT_H</a>&#160;&#160;&#160;(0x0010)       /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td></tr>
<tr class="separator:adf5e51ac1412af742c2647ea69eb3be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4655f7900a8bc3bc6b9f13f4f152116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad4655f7900a8bc3bc6b9f13f4f152116">UCSPB_H</a>&#160;&#160;&#160;(0x0008)       /* Async. Mode: Stop Bits  0:one / 1: two */</td></tr>
<tr class="separator:ad4655f7900a8bc3bc6b9f13f4f152116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec79a2e94f6de6d5ffdcace34f7ad8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aec79a2e94f6de6d5ffdcace34f7ad8f2">UCMODE1_H</a>&#160;&#160;&#160;(0x0004)       /* Async. Mode: USCI Mode 1 */</td></tr>
<tr class="separator:aec79a2e94f6de6d5ffdcace34f7ad8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da843935b66d01d92a8ab534acfb1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8da843935b66d01d92a8ab534acfb1f4">UCMODE0_H</a>&#160;&#160;&#160;(0x0002)       /* Async. Mode: USCI Mode 0 */</td></tr>
<tr class="separator:a8da843935b66d01d92a8ab534acfb1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8baa5a3b2ac5e0b1407e178918a0d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af8baa5a3b2ac5e0b1407e178918a0d59">UCSYNC_H</a>&#160;&#160;&#160;(0x0001)       /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td></tr>
<tr class="separator:af8baa5a3b2ac5e0b1407e178918a0d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ab25e3e65cd1bb9863b0e6d0b7b6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd">UCCKPH</a>&#160;&#160;&#160;(0x8000)       /* Sync. Mode: Clock Phase */</td></tr>
<tr class="separator:a51ab25e3e65cd1bb9863b0e6d0b7b6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4313a6c37c97ba5cdba16c4ca56b517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517">UCCKPL</a>&#160;&#160;&#160;(0x4000)       /* Sync. Mode: Clock Polarity */</td></tr>
<tr class="separator:ab4313a6c37c97ba5cdba16c4ca56b517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83010f7d75e7283b79244ce5a4fa7870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870">UCMST</a>&#160;&#160;&#160;(0x0800)       /* Sync. Mode: Master Select */</td></tr>
<tr class="separator:a83010f7d75e7283b79244ce5a4fa7870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ee71255420290478cab23fbce237f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a79ee71255420290478cab23fbce237f7">UCSTEM</a>&#160;&#160;&#160;(0x0002)       /* USCI STE Mode */</td></tr>
<tr class="separator:a79ee71255420290478cab23fbce237f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaa4e5d0a84cda0e759fe84dc059a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7aaa4e5d0a84cda0e759fe84dc059a75">UCA10</a>&#160;&#160;&#160;(0x8000)       /* 10-bit Address Mode */</td></tr>
<tr class="separator:a7aaa4e5d0a84cda0e759fe84dc059a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb866cf9b13ba1891a0184afa7ca19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6eb866cf9b13ba1891a0184afa7ca19b">UCSLA10</a>&#160;&#160;&#160;(0x4000)       /* 10-bit Slave Address Mode */</td></tr>
<tr class="separator:a6eb866cf9b13ba1891a0184afa7ca19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678176f3eb3226c0bb5bd5812e553b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a678176f3eb3226c0bb5bd5812e553b07">UCMM</a>&#160;&#160;&#160;(0x2000)       /* Multi-Master Environment */</td></tr>
<tr class="separator:a678176f3eb3226c0bb5bd5812e553b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbef7c6bc9c25d0823ecdba5178877a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9fbef7c6bc9c25d0823ecdba5178877a">UCTXACK</a>&#160;&#160;&#160;(0x0020)       /* Transmit ACK */</td></tr>
<tr class="separator:a9fbef7c6bc9c25d0823ecdba5178877a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311c1dc057c97e3b6e6e8fafaa82ffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a311c1dc057c97e3b6e6e8fafaa82ffcd">UCTR</a>&#160;&#160;&#160;(0x0010)       /* Transmit/Receive Select/Flag */</td></tr>
<tr class="separator:a311c1dc057c97e3b6e6e8fafaa82ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9047505c0b45bd40203b5bcb99c0f9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9047505c0b45bd40203b5bcb99c0f9e4">UCTXNACK</a>&#160;&#160;&#160;(0x0008)       /* Transmit NACK */</td></tr>
<tr class="separator:a9047505c0b45bd40203b5bcb99c0f9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f09a606879b645c1a3fd42d9cf30b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f09a606879b645c1a3fd42d9cf30b97">UCTXSTP</a>&#160;&#160;&#160;(0x0004)       /* Transmit STOP */</td></tr>
<tr class="separator:a4f09a606879b645c1a3fd42d9cf30b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b01fc2d0d6715b33ba6f2d2a4e5e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29b01fc2d0d6715b33ba6f2d2a4e5e02">UCTXSTT</a>&#160;&#160;&#160;(0x0002)       /* Transmit START */</td></tr>
<tr class="separator:a29b01fc2d0d6715b33ba6f2d2a4e5e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bd019eedee5df8b37f9f894edb868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab05bd019eedee5df8b37f9f894edb868">UCTXACK_L</a>&#160;&#160;&#160;(0x0020)       /* Transmit ACK */</td></tr>
<tr class="separator:ab05bd019eedee5df8b37f9f894edb868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a94f451679111344a4acd7c8a661a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a86a94f451679111344a4acd7c8a661a2">UCTR_L</a>&#160;&#160;&#160;(0x0010)       /* Transmit/Receive Select/Flag */</td></tr>
<tr class="separator:a86a94f451679111344a4acd7c8a661a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f159a3f085c2c18b9e3dfc07d96a5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2f159a3f085c2c18b9e3dfc07d96a5a2">UCTXNACK_L</a>&#160;&#160;&#160;(0x0008)       /* Transmit NACK */</td></tr>
<tr class="separator:a2f159a3f085c2c18b9e3dfc07d96a5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f96208f0501aabdb8a0b4a45079774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a12f96208f0501aabdb8a0b4a45079774">UCTXSTP_L</a>&#160;&#160;&#160;(0x0004)       /* Transmit STOP */</td></tr>
<tr class="separator:a12f96208f0501aabdb8a0b4a45079774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87be2c58cc91c9830bf24f4a3d934cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad87be2c58cc91c9830bf24f4a3d934cb">UCTXSTT_L</a>&#160;&#160;&#160;(0x0002)       /* Transmit START */</td></tr>
<tr class="separator:ad87be2c58cc91c9830bf24f4a3d934cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba9f907dade4f19739ea291d64ae3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3ba9f907dade4f19739ea291d64ae3b4">UCA10_H</a>&#160;&#160;&#160;(0x0080)       /* 10-bit Address Mode */</td></tr>
<tr class="separator:a3ba9f907dade4f19739ea291d64ae3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4ba73a83a70f37db61844942a561f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3a4ba73a83a70f37db61844942a561f6">UCSLA10_H</a>&#160;&#160;&#160;(0x0040)       /* 10-bit Slave Address Mode */</td></tr>
<tr class="separator:a3a4ba73a83a70f37db61844942a561f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc956ab165e98bcd2473b08c3245e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3cc956ab165e98bcd2473b08c3245e8f">UCMM_H</a>&#160;&#160;&#160;(0x0020)       /* Multi-Master Environment */</td></tr>
<tr class="separator:a3cc956ab165e98bcd2473b08c3245e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f02e983d228152bb8491fb6cb0f1228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2f02e983d228152bb8491fb6cb0f1228">UCMODE_0</a>&#160;&#160;&#160;(0x0000)       /* Sync. Mode: USCI Mode: 0 */</td></tr>
<tr class="separator:a2f02e983d228152bb8491fb6cb0f1228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207fbbe8ef93ccdd9774348ba0794b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a207fbbe8ef93ccdd9774348ba0794b08">UCMODE_1</a>&#160;&#160;&#160;(0x0200)       /* Sync. Mode: USCI Mode: 1 */</td></tr>
<tr class="separator:a207fbbe8ef93ccdd9774348ba0794b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57df40fcf2c24a4605e30a900d2b239e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a57df40fcf2c24a4605e30a900d2b239e">UCMODE_2</a>&#160;&#160;&#160;(0x0400)       /* Sync. Mode: USCI Mode: 2 */</td></tr>
<tr class="separator:a57df40fcf2c24a4605e30a900d2b239e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760c41f322f6e332a3bf8c5a269e1837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837">UCMODE_3</a>&#160;&#160;&#160;(0x0600)       /* Sync. Mode: USCI Mode: 3 */</td></tr>
<tr class="separator:a760c41f322f6e332a3bf8c5a269e1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc67af00f443bcf35e6864137fc64056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afc67af00f443bcf35e6864137fc64056">UCSSEL_0</a>&#160;&#160;&#160;(0x0000)       /* USCI 0 Clock Source: 0 */</td></tr>
<tr class="separator:afc67af00f443bcf35e6864137fc64056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c578a990628e924d98da6dffaf0629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a73c578a990628e924d98da6dffaf0629">UCSSEL_1</a>&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source: 1 */</td></tr>
<tr class="separator:a73c578a990628e924d98da6dffaf0629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d80b08053e2c8dcad61e17d520da303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1d80b08053e2c8dcad61e17d520da303">UCSSEL_2</a>&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source: 2 */</td></tr>
<tr class="separator:a1d80b08053e2c8dcad61e17d520da303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae659974d98f91adde08c264fe5fa8165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165">UCSSEL_3</a>&#160;&#160;&#160;(0x00C0)       /* USCI 0 Clock Source: 3 */</td></tr>
<tr class="separator:ae659974d98f91adde08c264fe5fa8165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fa9b9ab47cb8ae4eec8a0ab529b585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a13fa9b9ab47cb8ae4eec8a0ab529b585">UCSSEL__UCLK</a>&#160;&#160;&#160;(0x0000)       /* USCI 0 Clock Source: UCLK */</td></tr>
<tr class="separator:a13fa9b9ab47cb8ae4eec8a0ab529b585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f626fe9582cd1346b2f6835b7b10925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0f626fe9582cd1346b2f6835b7b10925">UCSSEL__ACLK</a>&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source: ACLK */</td></tr>
<tr class="separator:a0f626fe9582cd1346b2f6835b7b10925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe57498c220324a8ac4e7e4a46328216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abe57498c220324a8ac4e7e4a46328216">UCSSEL__SMCLK</a>&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source: SMCLK */</td></tr>
<tr class="separator:abe57498c220324a8ac4e7e4a46328216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2090ac8c5d7f806402d48542fa9628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628">UCGLIT1</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch Time Bit 1 */</td></tr>
<tr class="separator:ade2090ac8c5d7f806402d48542fa9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93cf72362993adb61beced50672bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2">UCGLIT0</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch Time Bit 0 */</td></tr>
<tr class="separator:a0e93cf72362993adb61beced50672bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15">UCGLIT1_L</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch Time Bit 1 */</td></tr>
<tr class="separator:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf">UCGLIT0_L</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch Time Bit 0 */</td></tr>
<tr class="separator:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099ec0912beccfe702f247e15ef23245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a099ec0912beccfe702f247e15ef23245">UCETXINT</a>&#160;&#160;&#160;(0x0100)       /* USCI Early UCTXIFG0 */</td></tr>
<tr class="separator:a099ec0912beccfe702f247e15ef23245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e319f36da133c9a18ce7ac8bff1f4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7e319f36da133c9a18ce7ac8bff1f4a4">UCCLTO1</a>&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout Bit: 1 */</td></tr>
<tr class="separator:a7e319f36da133c9a18ce7ac8bff1f4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1288af80493511552cc1bc9ee480cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8c1288af80493511552cc1bc9ee480cb">UCCLTO0</a>&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout Bit: 0 */</td></tr>
<tr class="separator:a8c1288af80493511552cc1bc9ee480cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7daacac5d5dca8927d61b83a7c65900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad7daacac5d5dca8927d61b83a7c65900">UCSTPNACK</a>&#160;&#160;&#160;(0x0020)       /* USCI Acknowledge Stop last byte */</td></tr>
<tr class="separator:ad7daacac5d5dca8927d61b83a7c65900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6876e7802640c4966395f74e6a0c6c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6876e7802640c4966395f74e6a0c6c7d">UCSWACK</a>&#160;&#160;&#160;(0x0010)       /* USCI Software controlled ACK */</td></tr>
<tr class="separator:a6876e7802640c4966395f74e6a0c6c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04500b38737a54221405205c552680dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a04500b38737a54221405205c552680dd">UCASTP1</a>&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation Bit: 1 */</td></tr>
<tr class="separator:a04500b38737a54221405205c552680dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0eb64e4d2777c8aaa1d38d3cdf599c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee0eb64e4d2777c8aaa1d38d3cdf599c">UCASTP0</a>&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation Bit: 0 */</td></tr>
<tr class="separator:aee0eb64e4d2777c8aaa1d38d3cdf599c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2090ac8c5d7f806402d48542fa9628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628">UCGLIT1</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time Bit: 1 */</td></tr>
<tr class="separator:ade2090ac8c5d7f806402d48542fa9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93cf72362993adb61beced50672bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2">UCGLIT0</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time Bit: 0 */</td></tr>
<tr class="separator:a0e93cf72362993adb61beced50672bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d8a38d7a208aded44a67fdef0b5392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a76d8a38d7a208aded44a67fdef0b5392">UCCLTO1_L</a>&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout Bit: 1 */</td></tr>
<tr class="separator:a76d8a38d7a208aded44a67fdef0b5392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1cf5887a67b6b3f23ee786c1db7660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aca1cf5887a67b6b3f23ee786c1db7660">UCCLTO0_L</a>&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout Bit: 0 */</td></tr>
<tr class="separator:aca1cf5887a67b6b3f23ee786c1db7660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88e3f2c7d34b1b6cdba8c4b6653209c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa88e3f2c7d34b1b6cdba8c4b6653209c">UCSTPNACK_L</a>&#160;&#160;&#160;(0x0020)       /* USCI Acknowledge Stop last byte */</td></tr>
<tr class="separator:aa88e3f2c7d34b1b6cdba8c4b6653209c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c303450a66bab5780a67a11727fd8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8c303450a66bab5780a67a11727fd8ef">UCSWACK_L</a>&#160;&#160;&#160;(0x0010)       /* USCI Software controlled ACK */</td></tr>
<tr class="separator:a8c303450a66bab5780a67a11727fd8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668476a2fbca32c476e5d9529fea0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a668476a2fbca32c476e5d9529fea0d9e">UCASTP1_L</a>&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation Bit: 1 */</td></tr>
<tr class="separator:a668476a2fbca32c476e5d9529fea0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5909592b6ff0188b051012f66f0e79a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5909592b6ff0188b051012f66f0e79a6">UCASTP0_L</a>&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation Bit: 0 */</td></tr>
<tr class="separator:a5909592b6ff0188b051012f66f0e79a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15">UCGLIT1_L</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time Bit: 1 */</td></tr>
<tr class="separator:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf">UCGLIT0_L</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time Bit: 0 */</td></tr>
<tr class="separator:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2615cfc5a90b1b0838dcb94be5f89df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2615cfc5a90b1b0838dcb94be5f89df1">UCETXINT_H</a>&#160;&#160;&#160;(0x0001)       /* USCI Early UCTXIFG0 */</td></tr>
<tr class="separator:a2615cfc5a90b1b0838dcb94be5f89df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152878110822bf8d0d88196cdee1e41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a152878110822bf8d0d88196cdee1e41b">UCGLIT_0</a>&#160;&#160;&#160;(0x0000)       /* USCI Deglitch time: 0 */</td></tr>
<tr class="separator:a152878110822bf8d0d88196cdee1e41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384e49c6f2331d312d7332b528e2faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac384e49c6f2331d312d7332b528e2faa">UCGLIT_1</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time: 1 */</td></tr>
<tr class="separator:ac384e49c6f2331d312d7332b528e2faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d703e5046307a5f96f650de7f44af28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2d703e5046307a5f96f650de7f44af28">UCGLIT_2</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time: 2 */</td></tr>
<tr class="separator:a2d703e5046307a5f96f650de7f44af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6010003e3ba1204f793fbe2e97c4189d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6010003e3ba1204f793fbe2e97c4189d">UCGLIT_3</a>&#160;&#160;&#160;(0x0003)       /* USCI Deglitch time: 3 */</td></tr>
<tr class="separator:a6010003e3ba1204f793fbe2e97c4189d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435325b518f7a4c0822549764d414564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a435325b518f7a4c0822549764d414564">UCASTP_0</a>&#160;&#160;&#160;(0x0000)       /* USCI Automatic Stop condition generation: 0 */</td></tr>
<tr class="separator:a435325b518f7a4c0822549764d414564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43981b2d12cf3da73977c82e3699afa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a43981b2d12cf3da73977c82e3699afa1">UCASTP_1</a>&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation: 1 */</td></tr>
<tr class="separator:a43981b2d12cf3da73977c82e3699afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d2676ef49d86296e31b29af402b7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a57d2676ef49d86296e31b29af402b7df">UCASTP_2</a>&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation: 2 */</td></tr>
<tr class="separator:a57d2676ef49d86296e31b29af402b7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c4be716e6eb890c25e9c050f31e2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af3c4be716e6eb890c25e9c050f31e2dc">UCASTP_3</a>&#160;&#160;&#160;(0x000C)       /* USCI Automatic Stop condition generation: 3 */</td></tr>
<tr class="separator:af3c4be716e6eb890c25e9c050f31e2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55df3e567715561f8c7954e04fc06a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa55df3e567715561f8c7954e04fc06a4">UCCLTO_0</a>&#160;&#160;&#160;(0x0000)       /* USCI Clock low timeout: 0 */</td></tr>
<tr class="separator:aa55df3e567715561f8c7954e04fc06a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ee9efbf324dd75bc9ded49faff923a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a33ee9efbf324dd75bc9ded49faff923a">UCCLTO_1</a>&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout: 1 */</td></tr>
<tr class="separator:a33ee9efbf324dd75bc9ded49faff923a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbc054809f7d60ef744802f11e6d7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9bbc054809f7d60ef744802f11e6d7ac">UCCLTO_2</a>&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout: 2 */</td></tr>
<tr class="separator:a9bbc054809f7d60ef744802f11e6d7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c582c078ad396a44751d8f1dc8ef60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58c582c078ad396a44751d8f1dc8ef60">UCCLTO_3</a>&#160;&#160;&#160;(0x00C0)       /* USCI Clock low timeout: 3 */</td></tr>
<tr class="separator:a58c582c078ad396a44751d8f1dc8ef60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ff9df1df88074e62f26d8a6b61e0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad0ff9df1df88074e62f26d8a6b61e0ef">UCBRS7</a>&#160;&#160;&#160;(0x8000)       /* USCI Second Stage Modulation Select 7 */</td></tr>
<tr class="separator:ad0ff9df1df88074e62f26d8a6b61e0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b5658ec246032fa93e33de53096a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af8b5658ec246032fa93e33de53096a0c">UCBRS6</a>&#160;&#160;&#160;(0x4000)       /* USCI Second Stage Modulation Select 6 */</td></tr>
<tr class="separator:af8b5658ec246032fa93e33de53096a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05b67dced193417b51dc98f1a302ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae05b67dced193417b51dc98f1a302ab5">UCBRS5</a>&#160;&#160;&#160;(0x2000)       /* USCI Second Stage Modulation Select 5 */</td></tr>
<tr class="separator:ae05b67dced193417b51dc98f1a302ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9f7776a09f3bf517e69aae5b8664c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acc9f7776a09f3bf517e69aae5b8664c0">UCBRS4</a>&#160;&#160;&#160;(0x1000)       /* USCI Second Stage Modulation Select 4 */</td></tr>
<tr class="separator:acc9f7776a09f3bf517e69aae5b8664c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7637d87a9e5d13e39bdaf7eece2a633b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7637d87a9e5d13e39bdaf7eece2a633b">UCBRS3</a>&#160;&#160;&#160;(0x0800)       /* USCI Second Stage Modulation Select 3 */</td></tr>
<tr class="separator:a7637d87a9e5d13e39bdaf7eece2a633b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6701b0c6d9c81ae08c96bd7e225aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acc6701b0c6d9c81ae08c96bd7e225aff">UCBRS2</a>&#160;&#160;&#160;(0x0400)       /* USCI Second Stage Modulation Select 2 */</td></tr>
<tr class="separator:acc6701b0c6d9c81ae08c96bd7e225aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac076b7ebd3abd116ea62a8936d517500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac076b7ebd3abd116ea62a8936d517500">UCBRS1</a>&#160;&#160;&#160;(0x0200)       /* USCI Second Stage Modulation Select 1 */</td></tr>
<tr class="separator:ac076b7ebd3abd116ea62a8936d517500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27903702e6f9ebd4dfbf8fd323c0a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae27903702e6f9ebd4dfbf8fd323c0a88">UCBRS0</a>&#160;&#160;&#160;(0x0100)       /* USCI Second Stage Modulation Select 0 */</td></tr>
<tr class="separator:ae27903702e6f9ebd4dfbf8fd323c0a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4408d07b05a23e57068b1d285503ce60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4408d07b05a23e57068b1d285503ce60">UCBRF3</a>&#160;&#160;&#160;(0x0080)       /* USCI First Stage Modulation Select 3 */</td></tr>
<tr class="separator:a4408d07b05a23e57068b1d285503ce60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a2661da2e5244abfe5e1c74a3aac4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40a2661da2e5244abfe5e1c74a3aac4d">UCBRF2</a>&#160;&#160;&#160;(0x0040)       /* USCI First Stage Modulation Select 2 */</td></tr>
<tr class="separator:a40a2661da2e5244abfe5e1c74a3aac4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17208d428772ae7445f645966181217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a17208d428772ae7445f645966181217a">UCBRF1</a>&#160;&#160;&#160;(0x0020)       /* USCI First Stage Modulation Select 1 */</td></tr>
<tr class="separator:a17208d428772ae7445f645966181217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36581e17f67455f5dc03be51ca47025c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a36581e17f67455f5dc03be51ca47025c">UCBRF0</a>&#160;&#160;&#160;(0x0010)       /* USCI First Stage Modulation Select 0 */</td></tr>
<tr class="separator:a36581e17f67455f5dc03be51ca47025c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b03700b79b767caf7154e4e96d61276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0b03700b79b767caf7154e4e96d61276">UCOS16</a>&#160;&#160;&#160;(0x0001)       /* USCI 16-times Oversampling enable */</td></tr>
<tr class="separator:a0b03700b79b767caf7154e4e96d61276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2205d0f23adae25d6806d1b4c59ccfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac2205d0f23adae25d6806d1b4c59ccfd">UCBRF3_L</a>&#160;&#160;&#160;(0x0080)       /* USCI First Stage Modulation Select 3 */</td></tr>
<tr class="separator:ac2205d0f23adae25d6806d1b4c59ccfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ea6ac1b764b2535018ccf0585f80e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a67ea6ac1b764b2535018ccf0585f80e9">UCBRF2_L</a>&#160;&#160;&#160;(0x0040)       /* USCI First Stage Modulation Select 2 */</td></tr>
<tr class="separator:a67ea6ac1b764b2535018ccf0585f80e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60e1d35ad51f480642ff2fcef8048de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa60e1d35ad51f480642ff2fcef8048de">UCBRF1_L</a>&#160;&#160;&#160;(0x0020)       /* USCI First Stage Modulation Select 1 */</td></tr>
<tr class="separator:aa60e1d35ad51f480642ff2fcef8048de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2392ae21d66c80b91c5fe1d9b70ccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab2392ae21d66c80b91c5fe1d9b70ccec">UCBRF0_L</a>&#160;&#160;&#160;(0x0010)       /* USCI First Stage Modulation Select 0 */</td></tr>
<tr class="separator:ab2392ae21d66c80b91c5fe1d9b70ccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919db13b38c062a685b27f9c47a2411f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a919db13b38c062a685b27f9c47a2411f">UCOS16_L</a>&#160;&#160;&#160;(0x0001)       /* USCI 16-times Oversampling enable */</td></tr>
<tr class="separator:a919db13b38c062a685b27f9c47a2411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ed827a086ad87ed9f31e8a891fc6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a83ed827a086ad87ed9f31e8a891fc6dd">UCBRS7_H</a>&#160;&#160;&#160;(0x0080)       /* USCI Second Stage Modulation Select 7 */</td></tr>
<tr class="separator:a83ed827a086ad87ed9f31e8a891fc6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248a0ed661de569020d082c74e3c3a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a248a0ed661de569020d082c74e3c3a8a">UCBRS6_H</a>&#160;&#160;&#160;(0x0040)       /* USCI Second Stage Modulation Select 6 */</td></tr>
<tr class="separator:a248a0ed661de569020d082c74e3c3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724998aebb3007f13e998c6d6c44d53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a724998aebb3007f13e998c6d6c44d53b">UCBRS5_H</a>&#160;&#160;&#160;(0x0020)       /* USCI Second Stage Modulation Select 5 */</td></tr>
<tr class="separator:a724998aebb3007f13e998c6d6c44d53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc680a41114ca5eb92d12cf927758864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adc680a41114ca5eb92d12cf927758864">UCBRS4_H</a>&#160;&#160;&#160;(0x0010)       /* USCI Second Stage Modulation Select 4 */</td></tr>
<tr class="separator:adc680a41114ca5eb92d12cf927758864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2541bc27c1a32b603a39806cbf423456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2541bc27c1a32b603a39806cbf423456">UCBRS3_H</a>&#160;&#160;&#160;(0x0008)       /* USCI Second Stage Modulation Select 3 */</td></tr>
<tr class="separator:a2541bc27c1a32b603a39806cbf423456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa185729e5d5195f429400b42307ce7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa185729e5d5195f429400b42307ce7ba">UCBRS2_H</a>&#160;&#160;&#160;(0x0004)       /* USCI Second Stage Modulation Select 2 */</td></tr>
<tr class="separator:aa185729e5d5195f429400b42307ce7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f91e3ebb44c594896cc637c1b77434a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3f91e3ebb44c594896cc637c1b77434a">UCBRS1_H</a>&#160;&#160;&#160;(0x0002)       /* USCI Second Stage Modulation Select 1 */</td></tr>
<tr class="separator:a3f91e3ebb44c594896cc637c1b77434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a498d088f81eda28fbb95de40c3a5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a498d088f81eda28fbb95de40c3a5da">UCBRS0_H</a>&#160;&#160;&#160;(0x0001)       /* USCI Second Stage Modulation Select 0 */</td></tr>
<tr class="separator:a7a498d088f81eda28fbb95de40c3a5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc653be8a64ea940d2cf2471d293dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4fc653be8a64ea940d2cf2471d293dc9">UCBRF_0</a>&#160;&#160;&#160;(0x00)         /* USCI First Stage Modulation: 0 */</td></tr>
<tr class="separator:a4fc653be8a64ea940d2cf2471d293dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7c7c82c39a1bfc744c7cc70fcf5538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acc7c7c82c39a1bfc744c7cc70fcf5538">UCBRF_1</a>&#160;&#160;&#160;(0x10)         /* USCI First Stage Modulation: 1 */</td></tr>
<tr class="separator:acc7c7c82c39a1bfc744c7cc70fcf5538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963b53bdf37504320ec6a5139cc7938a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a963b53bdf37504320ec6a5139cc7938a">UCBRF_2</a>&#160;&#160;&#160;(0x20)         /* USCI First Stage Modulation: 2 */</td></tr>
<tr class="separator:a963b53bdf37504320ec6a5139cc7938a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880cc6131eea504b1d153b8914651c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a880cc6131eea504b1d153b8914651c22">UCBRF_3</a>&#160;&#160;&#160;(0x30)         /* USCI First Stage Modulation: 3 */</td></tr>
<tr class="separator:a880cc6131eea504b1d153b8914651c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361fac0c8b173e09cc852e023b6428dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a361fac0c8b173e09cc852e023b6428dc">UCBRF_4</a>&#160;&#160;&#160;(0x40)         /* USCI First Stage Modulation: 4 */</td></tr>
<tr class="separator:a361fac0c8b173e09cc852e023b6428dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8035233f6f1e30ece00703060422490b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8035233f6f1e30ece00703060422490b">UCBRF_5</a>&#160;&#160;&#160;(0x50)         /* USCI First Stage Modulation: 5 */</td></tr>
<tr class="separator:a8035233f6f1e30ece00703060422490b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3ba091a140acdf8173f6f0585d6785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#add3ba091a140acdf8173f6f0585d6785">UCBRF_6</a>&#160;&#160;&#160;(0x60)         /* USCI First Stage Modulation: 6 */</td></tr>
<tr class="separator:add3ba091a140acdf8173f6f0585d6785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d84224ce1273bb07de0fc61e3f0e4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0d84224ce1273bb07de0fc61e3f0e4cf">UCBRF_7</a>&#160;&#160;&#160;(0x70)         /* USCI First Stage Modulation: 7 */</td></tr>
<tr class="separator:a0d84224ce1273bb07de0fc61e3f0e4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5a4206271567279ffe60427e7674e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaa5a4206271567279ffe60427e7674e4">UCBRF_8</a>&#160;&#160;&#160;(0x80)         /* USCI First Stage Modulation: 8 */</td></tr>
<tr class="separator:aaa5a4206271567279ffe60427e7674e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a93826ded110a057038c77b6f6505d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a93826ded110a057038c77b6f6505d1">UCBRF_9</a>&#160;&#160;&#160;(0x90)         /* USCI First Stage Modulation: 9 */</td></tr>
<tr class="separator:a7a93826ded110a057038c77b6f6505d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf607b8775ece328fafb1c841a2d8959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aaf607b8775ece328fafb1c841a2d8959">UCBRF_10</a>&#160;&#160;&#160;(0xA0)         /* USCI First Stage Modulation: A */</td></tr>
<tr class="separator:aaf607b8775ece328fafb1c841a2d8959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245fe9b5eeaea55856bcb9528196942c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a245fe9b5eeaea55856bcb9528196942c">UCBRF_11</a>&#160;&#160;&#160;(0xB0)         /* USCI First Stage Modulation: B */</td></tr>
<tr class="separator:a245fe9b5eeaea55856bcb9528196942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1833b13696cdde3098b048b8cfcbcc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1833b13696cdde3098b048b8cfcbcc3d">UCBRF_12</a>&#160;&#160;&#160;(0xC0)         /* USCI First Stage Modulation: C */</td></tr>
<tr class="separator:a1833b13696cdde3098b048b8cfcbcc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0c5e3778ca4add4e180ad11f972836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e0c5e3778ca4add4e180ad11f972836">UCBRF_13</a>&#160;&#160;&#160;(0xD0)         /* USCI First Stage Modulation: D */</td></tr>
<tr class="separator:a8e0c5e3778ca4add4e180ad11f972836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ee82a97b0f09bc0369ee12dd785267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22ee82a97b0f09bc0369ee12dd785267">UCBRF_14</a>&#160;&#160;&#160;(0xE0)         /* USCI First Stage Modulation: E */</td></tr>
<tr class="separator:a22ee82a97b0f09bc0369ee12dd785267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c004757456785ee5c65b5e16d69bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac9c004757456785ee5c65b5e16d69bf6">UCBRF_15</a>&#160;&#160;&#160;(0xF0)         /* USCI First Stage Modulation: F */</td></tr>
<tr class="separator:ac9c004757456785ee5c65b5e16d69bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae085d44dc023baad3b7c17e8da7aa6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae085d44dc023baad3b7c17e8da7aa6a5">UCLISTEN</a>&#160;&#160;&#160;(0x0080)       /* USCI Listen mode */</td></tr>
<tr class="separator:ae085d44dc023baad3b7c17e8da7aa6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eba4323e39b8f5b2fc6120b58310ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8eba4323e39b8f5b2fc6120b58310ba5">UCFE</a>&#160;&#160;&#160;(0x0040)       /* USCI Frame Error Flag */</td></tr>
<tr class="separator:a8eba4323e39b8f5b2fc6120b58310ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cb2162cfafbf147ec28f39bc356ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af6cb2162cfafbf147ec28f39bc356ba8">UCOE</a>&#160;&#160;&#160;(0x0020)       /* USCI Overrun Error Flag */</td></tr>
<tr class="separator:af6cb2162cfafbf147ec28f39bc356ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5eed65048711c570c134f944a13ab57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae5eed65048711c570c134f944a13ab57">UCPE</a>&#160;&#160;&#160;(0x0010)       /* USCI Parity Error Flag */</td></tr>
<tr class="separator:ae5eed65048711c570c134f944a13ab57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7b81fb11a9cafee09d8cdddbd1bd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ada7b81fb11a9cafee09d8cdddbd1bd8a">UCBRK</a>&#160;&#160;&#160;(0x0008)       /* USCI Break received */</td></tr>
<tr class="separator:ada7b81fb11a9cafee09d8cdddbd1bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad357d23c96c81325f76fcd79c646f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a84ad357d23c96c81325f76fcd79c646f">UCRXERR</a>&#160;&#160;&#160;(0x0004)       /* USCI RX Error Flag */</td></tr>
<tr class="separator:a84ad357d23c96c81325f76fcd79c646f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5d77bcc1b35c10a0bcc18eb29862eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ada5d77bcc1b35c10a0bcc18eb29862eb">UCADDR</a>&#160;&#160;&#160;(0x0002)       /* USCI Address received Flag */</td></tr>
<tr class="separator:ada5d77bcc1b35c10a0bcc18eb29862eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae5503cf88ab5680e1bbb5f49e59e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67">UCBUSY</a>&#160;&#160;&#160;(0x0001)       /* USCI Busy Flag */</td></tr>
<tr class="separator:a9ae5503cf88ab5680e1bbb5f49e59e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c683af4314d47842847c90c289f449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a83c683af4314d47842847c90c289f449">UCIDLE</a>&#160;&#160;&#160;(0x0002)       /* USCI Idle line detected Flag */</td></tr>
<tr class="separator:a83c683af4314d47842847c90c289f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cef8438ec42f18bbbb4f0d6783aa6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae7cef8438ec42f18bbbb4f0d6783aa6c">UCBCNT7</a>&#160;&#160;&#160;(0x8000)       /* USCI Byte Counter Bit 7 */</td></tr>
<tr class="separator:ae7cef8438ec42f18bbbb4f0d6783aa6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5d18ed4829928bb1ed36cbb4ed81a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afc5d18ed4829928bb1ed36cbb4ed81a0">UCBCNT6</a>&#160;&#160;&#160;(0x4000)       /* USCI Byte Counter Bit 6 */</td></tr>
<tr class="separator:afc5d18ed4829928bb1ed36cbb4ed81a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2da59215bcddefe18166ea94ec03a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa2da59215bcddefe18166ea94ec03a93">UCBCNT5</a>&#160;&#160;&#160;(0x2000)       /* USCI Byte Counter Bit 5 */</td></tr>
<tr class="separator:aa2da59215bcddefe18166ea94ec03a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062da7a045e94b9e810f52f116b3f613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a062da7a045e94b9e810f52f116b3f613">UCBCNT4</a>&#160;&#160;&#160;(0x1000)       /* USCI Byte Counter Bit 4 */</td></tr>
<tr class="separator:a062da7a045e94b9e810f52f116b3f613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d3ec36724ab8b3e966b9ec7e37a105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a21d3ec36724ab8b3e966b9ec7e37a105">UCBCNT3</a>&#160;&#160;&#160;(0x0800)       /* USCI Byte Counter Bit 3 */</td></tr>
<tr class="separator:a21d3ec36724ab8b3e966b9ec7e37a105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aba6fde74a54bd59aa1f1c25e40f425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2aba6fde74a54bd59aa1f1c25e40f425">UCBCNT2</a>&#160;&#160;&#160;(0x0400)       /* USCI Byte Counter Bit 2 */</td></tr>
<tr class="separator:a2aba6fde74a54bd59aa1f1c25e40f425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d80b0636ab8522005c87725725be71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a14d80b0636ab8522005c87725725be71">UCBCNT1</a>&#160;&#160;&#160;(0x0200)       /* USCI Byte Counter Bit 1 */</td></tr>
<tr class="separator:a14d80b0636ab8522005c87725725be71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c95c9fdbe0f45bcd521d43f9cfb458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40c95c9fdbe0f45bcd521d43f9cfb458">UCBCNT0</a>&#160;&#160;&#160;(0x0100)       /* USCI Byte Counter Bit 0 */</td></tr>
<tr class="separator:a40c95c9fdbe0f45bcd521d43f9cfb458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34cb4b920b18fde5c1f2a2fe00a9fa89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a34cb4b920b18fde5c1f2a2fe00a9fa89">UCSCLLOW</a>&#160;&#160;&#160;(0x0040)       /* SCL low */</td></tr>
<tr class="separator:a34cb4b920b18fde5c1f2a2fe00a9fa89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365242c9fc30f5ee5135968394e580f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a365242c9fc30f5ee5135968394e580f7">UCGC</a>&#160;&#160;&#160;(0x0020)       /* General Call address received Flag */</td></tr>
<tr class="separator:a365242c9fc30f5ee5135968394e580f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9592d79881ade638e6bbe2f5d19efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1d9592d79881ade638e6bbe2f5d19efa">UCBBUSY</a>&#160;&#160;&#160;(0x0010)       /* Bus Busy Flag */</td></tr>
<tr class="separator:a1d9592d79881ade638e6bbe2f5d19efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f1fb62a0d2f2e4acf9e132478bf39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a27f1fb62a0d2f2e4acf9e132478bf39d">UCTBCNT7</a>&#160;&#160;&#160;(0x0080)       /* USCI Byte Counter Bit 7 */</td></tr>
<tr class="separator:a27f1fb62a0d2f2e4acf9e132478bf39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad477d4045cf7e09b9bbe65e632ef13ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad477d4045cf7e09b9bbe65e632ef13ef">UCTBCNT6</a>&#160;&#160;&#160;(0x0040)       /* USCI Byte Counter Bit 6 */</td></tr>
<tr class="separator:ad477d4045cf7e09b9bbe65e632ef13ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e098b0e392bf606ad70bb8f28973c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7e098b0e392bf606ad70bb8f28973c61">UCTBCNT5</a>&#160;&#160;&#160;(0x0020)       /* USCI Byte Counter Bit 5 */</td></tr>
<tr class="separator:a7e098b0e392bf606ad70bb8f28973c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1e15492d7f03701be53d57f61d84c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6a1e15492d7f03701be53d57f61d84c1">UCTBCNT4</a>&#160;&#160;&#160;(0x0010)       /* USCI Byte Counter Bit 4 */</td></tr>
<tr class="separator:a6a1e15492d7f03701be53d57f61d84c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4f26f5ef43b63d9e33f516389110b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd4f26f5ef43b63d9e33f516389110b5">UCTBCNT3</a>&#160;&#160;&#160;(0x0008)       /* USCI Byte Counter Bit 3 */</td></tr>
<tr class="separator:abd4f26f5ef43b63d9e33f516389110b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8378a3791b037c131d300a1c638739bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8378a3791b037c131d300a1c638739bd">UCTBCNT2</a>&#160;&#160;&#160;(0x0004)       /* USCI Byte Counter Bit 2 */</td></tr>
<tr class="separator:a8378a3791b037c131d300a1c638739bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbcc44a6d1568863b0267213fe129cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afbcc44a6d1568863b0267213fe129cce">UCTBCNT1</a>&#160;&#160;&#160;(0x0002)       /* USCI Byte Counter Bit 1 */</td></tr>
<tr class="separator:afbcc44a6d1568863b0267213fe129cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6081adecca2a04c8179b9ad8833d27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa6081adecca2a04c8179b9ad8833d27c">UCTBCNT0</a>&#160;&#160;&#160;(0x0001)       /* USCI Byte Counter Bit 0 */</td></tr>
<tr class="separator:aa6081adecca2a04c8179b9ad8833d27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d3b2fdebe96ec52bfc65000d765f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a87d3b2fdebe96ec52bfc65000d765f9e">UCIRRXFL5</a>&#160;&#160;&#160;(0x8000)       /* IRDA Receive Filter Length 5 */</td></tr>
<tr class="separator:a87d3b2fdebe96ec52bfc65000d765f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83fd3a68ad9430c72c124964829d647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa83fd3a68ad9430c72c124964829d647">UCIRRXFL4</a>&#160;&#160;&#160;(0x4000)       /* IRDA Receive Filter Length 4 */</td></tr>
<tr class="separator:aa83fd3a68ad9430c72c124964829d647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8861eba5f1e56d2d7b3d92dc9b38493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae8861eba5f1e56d2d7b3d92dc9b38493">UCIRRXFL3</a>&#160;&#160;&#160;(0x2000)       /* IRDA Receive Filter Length 3 */</td></tr>
<tr class="separator:ae8861eba5f1e56d2d7b3d92dc9b38493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4128ac2bf039306346144a065be92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1d4128ac2bf039306346144a065be92b">UCIRRXFL2</a>&#160;&#160;&#160;(0x1000)       /* IRDA Receive Filter Length 2 */</td></tr>
<tr class="separator:a1d4128ac2bf039306346144a065be92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cc4e637b513c43f90f2ad9c27d8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae14cc4e637b513c43f90f2ad9c27d8e2">UCIRRXFL1</a>&#160;&#160;&#160;(0x0800)       /* IRDA Receive Filter Length 1 */</td></tr>
<tr class="separator:ae14cc4e637b513c43f90f2ad9c27d8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5376421befbeaaff0989659acb89a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afd5376421befbeaaff0989659acb89a7">UCIRRXFL0</a>&#160;&#160;&#160;(0x0400)       /* IRDA Receive Filter Length 0 */</td></tr>
<tr class="separator:afd5376421befbeaaff0989659acb89a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6da73b1dfca37a6994b6239a41d3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aff6da73b1dfca37a6994b6239a41d3e3">UCIRRXPL</a>&#160;&#160;&#160;(0x0200)       /* IRDA Receive Input Polarity */</td></tr>
<tr class="separator:aff6da73b1dfca37a6994b6239a41d3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e49a3dac01669021d009ae679dc5d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0e49a3dac01669021d009ae679dc5d71">UCIRRXFE</a>&#160;&#160;&#160;(0x0100)       /* IRDA Receive Filter enable */</td></tr>
<tr class="separator:a0e49a3dac01669021d009ae679dc5d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4af2a43b89e2a5d5da389ddddab7862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4af2a43b89e2a5d5da389ddddab7862">UCIRTXPL5</a>&#160;&#160;&#160;(0x0080)       /* IRDA Transmit Pulse Length 5 */</td></tr>
<tr class="separator:ab4af2a43b89e2a5d5da389ddddab7862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a91974e5e0e11d5f1f6621871b2aee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8a91974e5e0e11d5f1f6621871b2aee4">UCIRTXPL4</a>&#160;&#160;&#160;(0x0040)       /* IRDA Transmit Pulse Length 4 */</td></tr>
<tr class="separator:a8a91974e5e0e11d5f1f6621871b2aee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14deb1ebc9bb5db24444a90a7f47fea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a14deb1ebc9bb5db24444a90a7f47fea2">UCIRTXPL3</a>&#160;&#160;&#160;(0x0020)       /* IRDA Transmit Pulse Length 3 */</td></tr>
<tr class="separator:a14deb1ebc9bb5db24444a90a7f47fea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ddc881f9612939211f21663b873a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab8ddc881f9612939211f21663b873a82">UCIRTXPL2</a>&#160;&#160;&#160;(0x0010)       /* IRDA Transmit Pulse Length 2 */</td></tr>
<tr class="separator:ab8ddc881f9612939211f21663b873a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2923815fcf54a0c125fa6e165ef09d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2923815fcf54a0c125fa6e165ef09d4e">UCIRTXPL1</a>&#160;&#160;&#160;(0x0008)       /* IRDA Transmit Pulse Length 1 */</td></tr>
<tr class="separator:a2923815fcf54a0c125fa6e165ef09d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe03ec309cde7e68fcd071a5e4dc965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0fe03ec309cde7e68fcd071a5e4dc965">UCIRTXPL0</a>&#160;&#160;&#160;(0x0004)       /* IRDA Transmit Pulse Length 0 */</td></tr>
<tr class="separator:a0fe03ec309cde7e68fcd071a5e4dc965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91913c7686c3db97a2fcd5362b697d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a91913c7686c3db97a2fcd5362b697d79">UCIRTXCLK</a>&#160;&#160;&#160;(0x0002)       /* IRDA Transmit Pulse Clock Select */</td></tr>
<tr class="separator:a91913c7686c3db97a2fcd5362b697d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bc9df6c8baa0e2cd1929e2244c8fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a79bc9df6c8baa0e2cd1929e2244c8fc0">UCIREN</a>&#160;&#160;&#160;(0x0001)       /* IRDA Encoder/Decoder enable */</td></tr>
<tr class="separator:a79bc9df6c8baa0e2cd1929e2244c8fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d239fb4158910ecc08d3109b94f91ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3d239fb4158910ecc08d3109b94f91ed">UCIRTXPL5_L</a>&#160;&#160;&#160;(0x0080)       /* IRDA Transmit Pulse Length 5 */</td></tr>
<tr class="separator:a3d239fb4158910ecc08d3109b94f91ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e14fd4aba980b4b286de539ce1558e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a30e14fd4aba980b4b286de539ce1558e">UCIRTXPL4_L</a>&#160;&#160;&#160;(0x0040)       /* IRDA Transmit Pulse Length 4 */</td></tr>
<tr class="separator:a30e14fd4aba980b4b286de539ce1558e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10f2d707c3357d11075b8917ce8c24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab10f2d707c3357d11075b8917ce8c24d">UCIRTXPL3_L</a>&#160;&#160;&#160;(0x0020)       /* IRDA Transmit Pulse Length 3 */</td></tr>
<tr class="separator:ab10f2d707c3357d11075b8917ce8c24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361496bae3e6aaf31d66d9559f1bf94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a361496bae3e6aaf31d66d9559f1bf94b">UCIRTXPL2_L</a>&#160;&#160;&#160;(0x0010)       /* IRDA Transmit Pulse Length 2 */</td></tr>
<tr class="separator:a361496bae3e6aaf31d66d9559f1bf94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9852d2aa8b627c3d30a0515a54e1423f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9852d2aa8b627c3d30a0515a54e1423f">UCIRTXPL1_L</a>&#160;&#160;&#160;(0x0008)       /* IRDA Transmit Pulse Length 1 */</td></tr>
<tr class="separator:a9852d2aa8b627c3d30a0515a54e1423f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1400ad36e6632ece0797e52d836b11b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1400ad36e6632ece0797e52d836b11b8">UCIRTXPL0_L</a>&#160;&#160;&#160;(0x0004)       /* IRDA Transmit Pulse Length 0 */</td></tr>
<tr class="separator:a1400ad36e6632ece0797e52d836b11b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9dac50f30980303c7add08b58c4dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0d9dac50f30980303c7add08b58c4dcb">UCIRTXCLK_L</a>&#160;&#160;&#160;(0x0002)       /* IRDA Transmit Pulse Clock Select */</td></tr>
<tr class="separator:a0d9dac50f30980303c7add08b58c4dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7584aad452f9497d1bfa397b6f69c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab7584aad452f9497d1bfa397b6f69c3">UCIREN_L</a>&#160;&#160;&#160;(0x0001)       /* IRDA Encoder/Decoder enable */</td></tr>
<tr class="separator:aab7584aad452f9497d1bfa397b6f69c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c11f7bbeff2ab59bd4d5d53629d868c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c11f7bbeff2ab59bd4d5d53629d868c">UCIRRXFL5_H</a>&#160;&#160;&#160;(0x0080)       /* IRDA Receive Filter Length 5 */</td></tr>
<tr class="separator:a7c11f7bbeff2ab59bd4d5d53629d868c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f300707123fa09ea6424e54684eb158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f300707123fa09ea6424e54684eb158">UCIRRXFL4_H</a>&#160;&#160;&#160;(0x0040)       /* IRDA Receive Filter Length 4 */</td></tr>
<tr class="separator:a4f300707123fa09ea6424e54684eb158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3ff6519f767f3f33bd0fb73d9d772d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e3ff6519f767f3f33bd0fb73d9d772d">UCIRRXFL3_H</a>&#160;&#160;&#160;(0x0020)       /* IRDA Receive Filter Length 3 */</td></tr>
<tr class="separator:a8e3ff6519f767f3f33bd0fb73d9d772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad433e68d880a955c3cd0997d8923fe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad433e68d880a955c3cd0997d8923fe94">UCIRRXFL2_H</a>&#160;&#160;&#160;(0x0010)       /* IRDA Receive Filter Length 2 */</td></tr>
<tr class="separator:ad433e68d880a955c3cd0997d8923fe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed78e2816cc75cfd021afd0f7b07443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1ed78e2816cc75cfd021afd0f7b07443">UCIRRXFL1_H</a>&#160;&#160;&#160;(0x0008)       /* IRDA Receive Filter Length 1 */</td></tr>
<tr class="separator:a1ed78e2816cc75cfd021afd0f7b07443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c2e184756fe97644b1a55472072094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac3c2e184756fe97644b1a55472072094">UCIRRXFL0_H</a>&#160;&#160;&#160;(0x0004)       /* IRDA Receive Filter Length 0 */</td></tr>
<tr class="separator:ac3c2e184756fe97644b1a55472072094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa964173900e467e4def6d3d3076fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8aa964173900e467e4def6d3d3076fb6">UCIRRXPL_H</a>&#160;&#160;&#160;(0x0002)       /* IRDA Receive Input Polarity */</td></tr>
<tr class="separator:a8aa964173900e467e4def6d3d3076fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e89323bb0e15263076ce7f3a71684fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e89323bb0e15263076ce7f3a71684fa">UCIRRXFE_H</a>&#160;&#160;&#160;(0x0001)       /* IRDA Receive Filter enable */</td></tr>
<tr class="separator:a5e89323bb0e15263076ce7f3a71684fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5328c617d763ceccd98432daacab20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afb5328c617d763ceccd98432daacab20">UCDELIM1</a>&#160;&#160;&#160;(0x20)         /* Break Sync Delimiter 1 */</td></tr>
<tr class="separator:afb5328c617d763ceccd98432daacab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f69bbf65646554040de549c8eec3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab5f69bbf65646554040de549c8eec3f9">UCDELIM0</a>&#160;&#160;&#160;(0x10)         /* Break Sync Delimiter 0 */</td></tr>
<tr class="separator:ab5f69bbf65646554040de549c8eec3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330c3954a27b153b17b4a83815eb502b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a330c3954a27b153b17b4a83815eb502b">UCSTOE</a>&#160;&#160;&#160;(0x08)         /* Sync-Field Timeout error */</td></tr>
<tr class="separator:a330c3954a27b153b17b4a83815eb502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02211aae2addea00ba79924f3b19045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa02211aae2addea00ba79924f3b19045">UCBTOE</a>&#160;&#160;&#160;(0x04)         /* Break Timeout error */</td></tr>
<tr class="separator:aa02211aae2addea00ba79924f3b19045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeeeed290c44855540b9ca36d71978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adeeeeed290c44855540b9ca36d71978f">UCABDEN</a>&#160;&#160;&#160;(0x01)         /* Auto Baud Rate detect enable */</td></tr>
<tr class="separator:adeeeeed290c44855540b9ca36d71978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca82d1b80751597351fb7f9e7a42a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ca82d1b80751597351fb7f9e7a42a19">UCGCEN</a>&#160;&#160;&#160;(0x8000)       /* I2C General Call enable */</td></tr>
<tr class="separator:a7ca82d1b80751597351fb7f9e7a42a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76">UCOAEN</a>&#160;&#160;&#160;(0x0400)       /* I2C Own Address enable */</td></tr>
<tr class="separator:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1267b49d9249bf11e74031be96e31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8">UCOA9</a>&#160;&#160;&#160;(0x0200)       /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:ad1267b49d9249bf11e74031be96e31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8">UCOA8</a>&#160;&#160;&#160;(0x0100)       /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f">UCOA7</a>&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0724c1818b59a7fa568da48f3a50983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a">UCOA6</a>&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a0724c1818b59a7fa568da48f3a50983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78f8b03492172d593c6a272533a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000">UCOA5</a>&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:aca78f8b03492172d593c6a272533a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63">UCOA4</a>&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c433d1f5cc8c90b57b06e6906def36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36">UCOA3</a>&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a18c433d1f5cc8c90b57b06e6906def36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c4b733295c5cd896c79638eaeae0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5">UCOA2</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a72c4b733295c5cd896c79638eaeae0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf7d29569e22eaf504e9d19852edf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27">UCOA1</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:aedf7d29569e22eaf504e9d19852edf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eac9172783e6d6d757eee9a2e1529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a">UCOA0</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a71eac9172783e6d6d757eee9a2e1529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58">UCOA7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708c06ddda05d2a740e3242bdb304d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51">UCOA6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a708c06ddda05d2a740e3242bdb304d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027">UCOA5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e">UCOA4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09">UCOA3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3">UCOA2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c0cecedb7de23aeb61a5fac461b328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328">UCOA1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:a21c0cecedb7de23aeb61a5fac461b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787f05608b7e54253d67637bc2eddf8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f">UCOA0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a787f05608b7e54253d67637bc2eddf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e9c50f01b78a7afe062d32bc12a30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af1e9c50f01b78a7afe062d32bc12a30e">UCGCEN_H</a>&#160;&#160;&#160;(0x0080)       /* I2C General Call enable */</td></tr>
<tr class="separator:af1e9c50f01b78a7afe062d32bc12a30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42df07223aa10f61f8007e830b2229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229">UCOAEN_H</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address enable */</td></tr>
<tr class="separator:a5a42df07223aa10f61f8007e830b2229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4">UCOA9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09862b727f612fb2a85bfd7e4309dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43">UCOA8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a09862b727f612fb2a85bfd7e4309dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76">UCOAEN</a>&#160;&#160;&#160;(0x0400)       /* I2C Own Address enable */</td></tr>
<tr class="separator:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1267b49d9249bf11e74031be96e31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8">UCOA9</a>&#160;&#160;&#160;(0x0200)       /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:ad1267b49d9249bf11e74031be96e31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8">UCOA8</a>&#160;&#160;&#160;(0x0100)       /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f">UCOA7</a>&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0724c1818b59a7fa568da48f3a50983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a">UCOA6</a>&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a0724c1818b59a7fa568da48f3a50983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78f8b03492172d593c6a272533a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000">UCOA5</a>&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:aca78f8b03492172d593c6a272533a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63">UCOA4</a>&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c433d1f5cc8c90b57b06e6906def36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36">UCOA3</a>&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a18c433d1f5cc8c90b57b06e6906def36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c4b733295c5cd896c79638eaeae0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5">UCOA2</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a72c4b733295c5cd896c79638eaeae0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf7d29569e22eaf504e9d19852edf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27">UCOA1</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:aedf7d29569e22eaf504e9d19852edf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eac9172783e6d6d757eee9a2e1529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a">UCOA0</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a71eac9172783e6d6d757eee9a2e1529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58">UCOA7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708c06ddda05d2a740e3242bdb304d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51">UCOA6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a708c06ddda05d2a740e3242bdb304d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027">UCOA5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e">UCOA4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09">UCOA3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3">UCOA2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c0cecedb7de23aeb61a5fac461b328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328">UCOA1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:a21c0cecedb7de23aeb61a5fac461b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787f05608b7e54253d67637bc2eddf8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f">UCOA0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a787f05608b7e54253d67637bc2eddf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42df07223aa10f61f8007e830b2229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229">UCOAEN_H</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address enable */</td></tr>
<tr class="separator:a5a42df07223aa10f61f8007e830b2229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4">UCOA9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09862b727f612fb2a85bfd7e4309dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43">UCOA8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a09862b727f612fb2a85bfd7e4309dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424c034edf16f22a49d8df97fb429f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a424c034edf16f22a49d8df97fb429f9e">UCADDRX9</a>&#160;&#160;&#160;(0x0200)       /* I2C Receive Address Bit 9 */</td></tr>
<tr class="separator:a424c034edf16f22a49d8df97fb429f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4590fd7addbe1d631f76f74d4c6a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0a4590fd7addbe1d631f76f74d4c6a6c">UCADDRX8</a>&#160;&#160;&#160;(0x0100)       /* I2C Receive Address Bit 8 */</td></tr>
<tr class="separator:a0a4590fd7addbe1d631f76f74d4c6a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4cc236b98a6c9440d6c53382971644a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae4cc236b98a6c9440d6c53382971644a">UCADDRX7</a>&#160;&#160;&#160;(0x0080)       /* I2C Receive Address Bit 7 */</td></tr>
<tr class="separator:ae4cc236b98a6c9440d6c53382971644a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9415b835ffd4ff7aed94a4dfeeb567c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9415b835ffd4ff7aed94a4dfeeb567c8">UCADDRX6</a>&#160;&#160;&#160;(0x0040)       /* I2C Receive Address Bit 6 */</td></tr>
<tr class="separator:a9415b835ffd4ff7aed94a4dfeeb567c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494f77f92d3bfd17d544bee2ffd7a6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a494f77f92d3bfd17d544bee2ffd7a6b6">UCADDRX5</a>&#160;&#160;&#160;(0x0020)       /* I2C Receive Address Bit 5 */</td></tr>
<tr class="separator:a494f77f92d3bfd17d544bee2ffd7a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c2b4676ca8f2c8c1446024d7827464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a49c2b4676ca8f2c8c1446024d7827464">UCADDRX4</a>&#160;&#160;&#160;(0x0010)       /* I2C Receive Address Bit 4 */</td></tr>
<tr class="separator:a49c2b4676ca8f2c8c1446024d7827464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afc1e49a1b23ccc4192a2c7c2dd05a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1afc1e49a1b23ccc4192a2c7c2dd05a3">UCADDRX3</a>&#160;&#160;&#160;(0x0008)       /* I2C Receive Address Bit 3 */</td></tr>
<tr class="separator:a1afc1e49a1b23ccc4192a2c7c2dd05a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddb048b2f4901a9804df6b83064a461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0ddb048b2f4901a9804df6b83064a461">UCADDRX2</a>&#160;&#160;&#160;(0x0004)       /* I2C Receive Address Bit 2 */</td></tr>
<tr class="separator:a0ddb048b2f4901a9804df6b83064a461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3951e8ea7ae7cb545c657f2a1a11fb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3951e8ea7ae7cb545c657f2a1a11fb51">UCADDRX1</a>&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 1 */</td></tr>
<tr class="separator:a3951e8ea7ae7cb545c657f2a1a11fb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107cdf1a4104cc05802904ab7cdacd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a107cdf1a4104cc05802904ab7cdacd8e">UCADDRX0</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 0 */</td></tr>
<tr class="separator:a107cdf1a4104cc05802904ab7cdacd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b9bf253948b8b870fe6bfb05425e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa3b9bf253948b8b870fe6bfb05425e60">UCADDRX7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Receive Address Bit 7 */</td></tr>
<tr class="separator:aa3b9bf253948b8b870fe6bfb05425e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc487bac859a4900f462d2c1df7c43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2bc487bac859a4900f462d2c1df7c43c">UCADDRX6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Receive Address Bit 6 */</td></tr>
<tr class="separator:a2bc487bac859a4900f462d2c1df7c43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56aeda9458b9dd3e873f76fa8bb62331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a56aeda9458b9dd3e873f76fa8bb62331">UCADDRX5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Receive Address Bit 5 */</td></tr>
<tr class="separator:a56aeda9458b9dd3e873f76fa8bb62331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab221554751cca65ca96852443e7e4f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab221554751cca65ca96852443e7e4f24">UCADDRX4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Receive Address Bit 4 */</td></tr>
<tr class="separator:ab221554751cca65ca96852443e7e4f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537ae4efc2e8a2f82902ccdbe30d6d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a537ae4efc2e8a2f82902ccdbe30d6d86">UCADDRX3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Receive Address Bit 3 */</td></tr>
<tr class="separator:a537ae4efc2e8a2f82902ccdbe30d6d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0006d0a31b50c8cf37c45e3dad8fef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0006d0a31b50c8cf37c45e3dad8fef0c">UCADDRX2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Receive Address Bit 2 */</td></tr>
<tr class="separator:a0006d0a31b50c8cf37c45e3dad8fef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e59e46221201c365610f9dccb4e71c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2e59e46221201c365610f9dccb4e71c4">UCADDRX1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 1 */</td></tr>
<tr class="separator:a2e59e46221201c365610f9dccb4e71c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2581a211f2ae4ba92ba202f9a56170ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2581a211f2ae4ba92ba202f9a56170ae">UCADDRX0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 0 */</td></tr>
<tr class="separator:a2581a211f2ae4ba92ba202f9a56170ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81f280e7bd049393f0db24a2cff2443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae81f280e7bd049393f0db24a2cff2443">UCADDRX9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 9 */</td></tr>
<tr class="separator:ae81f280e7bd049393f0db24a2cff2443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d6e60fa4affcbdeaf61feea771f388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a31d6e60fa4affcbdeaf61feea771f388">UCADDRX8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 8 */</td></tr>
<tr class="separator:a31d6e60fa4affcbdeaf61feea771f388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be3c92090bb9da45dd2d440b40f73a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6be3c92090bb9da45dd2d440b40f73a8">UCADDMASK9</a>&#160;&#160;&#160;(0x0200)       /* I2C Address Mask Bit 9 */</td></tr>
<tr class="separator:a6be3c92090bb9da45dd2d440b40f73a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934a946cb326f5e257ed37bbfd36a76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a934a946cb326f5e257ed37bbfd36a76a">UCADDMASK8</a>&#160;&#160;&#160;(0x0100)       /* I2C Address Mask Bit 8 */</td></tr>
<tr class="separator:a934a946cb326f5e257ed37bbfd36a76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fca3a1bb8991fca6628b37212d1956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a34fca3a1bb8991fca6628b37212d1956">UCADDMASK7</a>&#160;&#160;&#160;(0x0080)       /* I2C Address Mask Bit 7 */</td></tr>
<tr class="separator:a34fca3a1bb8991fca6628b37212d1956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98df2a47411b3a2cc8608dcbad11ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af98df2a47411b3a2cc8608dcbad11ceb">UCADDMASK6</a>&#160;&#160;&#160;(0x0040)       /* I2C Address Mask Bit 6 */</td></tr>
<tr class="separator:af98df2a47411b3a2cc8608dcbad11ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031fe87f7e2dcae6be19d98b736edda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a031fe87f7e2dcae6be19d98b736edda8">UCADDMASK5</a>&#160;&#160;&#160;(0x0020)       /* I2C Address Mask Bit 5 */</td></tr>
<tr class="separator:a031fe87f7e2dcae6be19d98b736edda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae784f9ff59cb31fb7bffb64263f423c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae784f9ff59cb31fb7bffb64263f423c6">UCADDMASK4</a>&#160;&#160;&#160;(0x0010)       /* I2C Address Mask Bit 4 */</td></tr>
<tr class="separator:ae784f9ff59cb31fb7bffb64263f423c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f77dd39d1acf9be2018e391d161799e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f77dd39d1acf9be2018e391d161799e">UCADDMASK3</a>&#160;&#160;&#160;(0x0008)       /* I2C Address Mask Bit 3 */</td></tr>
<tr class="separator:a4f77dd39d1acf9be2018e391d161799e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb2888ea11c3b42bd3b45bcebe6c584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adcb2888ea11c3b42bd3b45bcebe6c584">UCADDMASK2</a>&#160;&#160;&#160;(0x0004)       /* I2C Address Mask Bit 2 */</td></tr>
<tr class="separator:adcb2888ea11c3b42bd3b45bcebe6c584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6455dae83b1a1469d7b8426aabb85341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6455dae83b1a1469d7b8426aabb85341">UCADDMASK1</a>&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 1 */</td></tr>
<tr class="separator:a6455dae83b1a1469d7b8426aabb85341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b878e773238ce34d895d96b9c760be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6b878e773238ce34d895d96b9c760be1">UCADDMASK0</a>&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 0 */</td></tr>
<tr class="separator:a6b878e773238ce34d895d96b9c760be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d79f7ecf5e135a2f262e21d54c2c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a56d79f7ecf5e135a2f262e21d54c2c22">UCADDMASK7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Address Mask Bit 7 */</td></tr>
<tr class="separator:a56d79f7ecf5e135a2f262e21d54c2c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefa901f943f5de58749cf6effe824c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afefa901f943f5de58749cf6effe824c2">UCADDMASK6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Address Mask Bit 6 */</td></tr>
<tr class="separator:afefa901f943f5de58749cf6effe824c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10ddb049b3254274bb5ee87ca4af72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac10ddb049b3254274bb5ee87ca4af72f">UCADDMASK5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Address Mask Bit 5 */</td></tr>
<tr class="separator:ac10ddb049b3254274bb5ee87ca4af72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9f748bddf1bc6d625ae1f4be6354c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6f9f748bddf1bc6d625ae1f4be6354c8">UCADDMASK4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Address Mask Bit 4 */</td></tr>
<tr class="separator:a6f9f748bddf1bc6d625ae1f4be6354c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30bfe45aed1f2ddef30e6036d5c9b8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae30bfe45aed1f2ddef30e6036d5c9b8c">UCADDMASK3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Address Mask Bit 3 */</td></tr>
<tr class="separator:ae30bfe45aed1f2ddef30e6036d5c9b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463e00cc55eb37be4d78c5f4d63f7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a463e00cc55eb37be4d78c5f4d63f7ba9">UCADDMASK2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Address Mask Bit 2 */</td></tr>
<tr class="separator:a463e00cc55eb37be4d78c5f4d63f7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0414a2c1b3eddbe4b35cc76cd7705f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0414a2c1b3eddbe4b35cc76cd7705f7e">UCADDMASK1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 1 */</td></tr>
<tr class="separator:a0414a2c1b3eddbe4b35cc76cd7705f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09dfe49673cacbb888781e5caf035645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a09dfe49673cacbb888781e5caf035645">UCADDMASK0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 0 */</td></tr>
<tr class="separator:a09dfe49673cacbb888781e5caf035645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ba6b0ef99e345813a24218d1820471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a10ba6b0ef99e345813a24218d1820471">UCADDMASK9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 9 */</td></tr>
<tr class="separator:a10ba6b0ef99e345813a24218d1820471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cdb557d69554e85bb74c210b7497601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6cdb557d69554e85bb74c210b7497601">UCADDMASK8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 8 */</td></tr>
<tr class="separator:a6cdb557d69554e85bb74c210b7497601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2c05616fa7a6f40976bfcfdb26484b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4f2c05616fa7a6f40976bfcfdb26484b">UCSA9</a>&#160;&#160;&#160;(0x0200)       /* I2C Slave Address Bit 9 */</td></tr>
<tr class="separator:a4f2c05616fa7a6f40976bfcfdb26484b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e8b37403f927740711a4b6e96c587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7c0e8b37403f927740711a4b6e96c587">UCSA8</a>&#160;&#160;&#160;(0x0100)       /* I2C Slave Address Bit 8 */</td></tr>
<tr class="separator:a7c0e8b37403f927740711a4b6e96c587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4785e47a3bd98904891307075358506b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4785e47a3bd98904891307075358506b">UCSA7</a>&#160;&#160;&#160;(0x0080)       /* I2C Slave Address Bit 7 */</td></tr>
<tr class="separator:a4785e47a3bd98904891307075358506b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41536b70ab3f0d5c8f44a21aa1c28fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a41536b70ab3f0d5c8f44a21aa1c28fb6">UCSA6</a>&#160;&#160;&#160;(0x0040)       /* I2C Slave Address Bit 6 */</td></tr>
<tr class="separator:a41536b70ab3f0d5c8f44a21aa1c28fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef723f772b964be95b1111c343454ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aef723f772b964be95b1111c343454ad1">UCSA5</a>&#160;&#160;&#160;(0x0020)       /* I2C Slave Address Bit 5 */</td></tr>
<tr class="separator:aef723f772b964be95b1111c343454ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813c806a3731761ac8a946585a44250d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a813c806a3731761ac8a946585a44250d">UCSA4</a>&#160;&#160;&#160;(0x0010)       /* I2C Slave Address Bit 4 */</td></tr>
<tr class="separator:a813c806a3731761ac8a946585a44250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd0206b817f75b420b231e3c00659ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1fd0206b817f75b420b231e3c00659ae">UCSA3</a>&#160;&#160;&#160;(0x0008)       /* I2C Slave Address Bit 3 */</td></tr>
<tr class="separator:a1fd0206b817f75b420b231e3c00659ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2fe387d794752fd2629628cd7f26aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aad2fe387d794752fd2629628cd7f26aa">UCSA2</a>&#160;&#160;&#160;(0x0004)       /* I2C Slave Address Bit 2 */</td></tr>
<tr class="separator:aad2fe387d794752fd2629628cd7f26aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5daaad6fd339addfb7fb9718d931bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa5daaad6fd339addfb7fb9718d931bda">UCSA1</a>&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 1 */</td></tr>
<tr class="separator:aa5daaad6fd339addfb7fb9718d931bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae299acfa6145b342f61f66151b69de10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae299acfa6145b342f61f66151b69de10">UCSA0</a>&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 0 */</td></tr>
<tr class="separator:ae299acfa6145b342f61f66151b69de10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d3afa1acc5767930194c099c13dd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac2d3afa1acc5767930194c099c13dd5a">UCSA7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Slave Address Bit 7 */</td></tr>
<tr class="separator:ac2d3afa1acc5767930194c099c13dd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f059d88e0fc75da9a145c05f51fa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a56f059d88e0fc75da9a145c05f51fa63">UCSA6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Slave Address Bit 6 */</td></tr>
<tr class="separator:a56f059d88e0fc75da9a145c05f51fa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2eb2fa656cb84e44317d23f6e625b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae2eb2fa656cb84e44317d23f6e625b5a">UCSA5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Slave Address Bit 5 */</td></tr>
<tr class="separator:ae2eb2fa656cb84e44317d23f6e625b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903b4f417728853b35198686a347d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a903b4f417728853b35198686a347d495">UCSA4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Slave Address Bit 4 */</td></tr>
<tr class="separator:a903b4f417728853b35198686a347d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7944488b1efae23bce5120523def3be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7944488b1efae23bce5120523def3be2">UCSA3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Slave Address Bit 3 */</td></tr>
<tr class="separator:a7944488b1efae23bce5120523def3be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e378ef2f3f39d946d5925c51b7b665c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3e378ef2f3f39d946d5925c51b7b665c">UCSA2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Slave Address Bit 2 */</td></tr>
<tr class="separator:a3e378ef2f3f39d946d5925c51b7b665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa579d6fe4d918bfa58eb9370d30991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3fa579d6fe4d918bfa58eb9370d30991">UCSA1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 1 */</td></tr>
<tr class="separator:a3fa579d6fe4d918bfa58eb9370d30991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0a87b720017eabdf49647c7838b39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afa0a87b720017eabdf49647c7838b39b">UCSA0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 0 */</td></tr>
<tr class="separator:afa0a87b720017eabdf49647c7838b39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaed3b240a46db34396f1b7ad2afd85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acaed3b240a46db34396f1b7ad2afd85a">UCSA9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 9 */</td></tr>
<tr class="separator:acaed3b240a46db34396f1b7ad2afd85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f2aed244b5c504fbd361c59db90b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab7f2aed244b5c504fbd361c59db90b2b">UCSA8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 8 */</td></tr>
<tr class="separator:ab7f2aed244b5c504fbd361c59db90b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06e4879e63387314239b1d5456f505f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab06e4879e63387314239b1d5456f505f">UCTXCPTIE</a>&#160;&#160;&#160;(0x0008)       /* UART Transmit Complete Interrupt Enable */</td></tr>
<tr class="separator:ab06e4879e63387314239b1d5456f505f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42e8480323eb6fb27540dbc63c4683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d">UCSTTIE</a>&#160;&#160;&#160;(0x0004)       /* UART Start Bit Interrupt Enalble */</td></tr>
<tr class="separator:ac42e8480323eb6fb27540dbc63c4683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7">UCTXIE</a>&#160;&#160;&#160;(0x0002)       /* UART Transmit Interrupt Enable */</td></tr>
<tr class="separator:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13">UCRXIE</a>&#160;&#160;&#160;(0x0001)       /* UART Receive Interrupt Enable */</td></tr>
<tr class="separator:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57be624e4818c758e4b1911c05cf85e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a57be624e4818c758e4b1911c05cf85e1">UCBIT9IE</a>&#160;&#160;&#160;(0x4000)       /* I2C Bit 9 Position Interrupt Enable 3 */</td></tr>
<tr class="separator:a57be624e4818c758e4b1911c05cf85e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1642445ea92106e134418b532f51e731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1642445ea92106e134418b532f51e731">UCTXIE3</a>&#160;&#160;&#160;(0x2000)       /* I2C Transmit Interrupt Enable 3 */</td></tr>
<tr class="separator:a1642445ea92106e134418b532f51e731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727801517f9df1011f147058fc242c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a727801517f9df1011f147058fc242c48">UCRXIE3</a>&#160;&#160;&#160;(0x1000)       /* I2C Receive Interrupt Enable 3 */</td></tr>
<tr class="separator:a727801517f9df1011f147058fc242c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdbceb5b234b66acfa3d02062411a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3cdbceb5b234b66acfa3d02062411a16">UCTXIE2</a>&#160;&#160;&#160;(0x0800)       /* I2C Transmit Interrupt Enable 2 */</td></tr>
<tr class="separator:a3cdbceb5b234b66acfa3d02062411a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369f3fdabdb5c5ffcb193591234077dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a369f3fdabdb5c5ffcb193591234077dd">UCRXIE2</a>&#160;&#160;&#160;(0x0400)       /* I2C Receive Interrupt Enable 2 */</td></tr>
<tr class="separator:a369f3fdabdb5c5ffcb193591234077dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc10813672358dd5be129019e315f0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afc10813672358dd5be129019e315f0ca">UCTXIE1</a>&#160;&#160;&#160;(0x0200)       /* I2C Transmit Interrupt Enable 1 */</td></tr>
<tr class="separator:afc10813672358dd5be129019e315f0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add37ee6fd8640a309a275e6ba226efa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#add37ee6fd8640a309a275e6ba226efa2">UCRXIE1</a>&#160;&#160;&#160;(0x0100)       /* I2C Receive Interrupt Enable 1 */</td></tr>
<tr class="separator:add37ee6fd8640a309a275e6ba226efa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25c3ecbe623bfab3597f86354812d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab25c3ecbe623bfab3597f86354812d28">UCCLTOIE</a>&#160;&#160;&#160;(0x0080)       /* I2C Clock Low Timeout interrupt enable */</td></tr>
<tr class="separator:ab25c3ecbe623bfab3597f86354812d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56a167f12767f17cfef268d93dfd6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af56a167f12767f17cfef268d93dfd6e6">UCBCNTIE</a>&#160;&#160;&#160;(0x0040)       /* I2C Automatic stop assertion interrupt enable */</td></tr>
<tr class="separator:af56a167f12767f17cfef268d93dfd6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807b95c77966b1a98602f758dd3574c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a807b95c77966b1a98602f758dd3574c3">UCNACKIE</a>&#160;&#160;&#160;(0x0020)       /* I2C NACK Condition interrupt enable */</td></tr>
<tr class="separator:a807b95c77966b1a98602f758dd3574c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15d0aea857d03c13db91c4a9cc09d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af15d0aea857d03c13db91c4a9cc09d30">UCALIE</a>&#160;&#160;&#160;(0x0010)       /* I2C Arbitration Lost interrupt enable */</td></tr>
<tr class="separator:af15d0aea857d03c13db91c4a9cc09d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5582dba1b54706acaef2ee956de19b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5582dba1b54706acaef2ee956de19b56">UCSTPIE</a>&#160;&#160;&#160;(0x0008)       /* I2C STOP Condition interrupt enable */</td></tr>
<tr class="separator:a5582dba1b54706acaef2ee956de19b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42e8480323eb6fb27540dbc63c4683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d">UCSTTIE</a>&#160;&#160;&#160;(0x0004)       /* I2C START Condition interrupt enable */</td></tr>
<tr class="separator:ac42e8480323eb6fb27540dbc63c4683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41617538d722931e262fcf255ead024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa41617538d722931e262fcf255ead024">UCTXIE0</a>&#160;&#160;&#160;(0x0002)       /* I2C Transmit Interrupt Enable 0 */</td></tr>
<tr class="separator:aa41617538d722931e262fcf255ead024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f4cd872738ebaf2d8c5eacf886c15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af8f4cd872738ebaf2d8c5eacf886c15b">UCRXIE0</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Interrupt Enable 0 */</td></tr>
<tr class="separator:af8f4cd872738ebaf2d8c5eacf886c15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6bd2a160b43ecac27ad4f8597258cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad6bd2a160b43ecac27ad4f8597258cba">UCTXCPTIFG</a>&#160;&#160;&#160;(0x0008)       /* UART Transmit Complete Interrupt Flag */</td></tr>
<tr class="separator:ad6bd2a160b43ecac27ad4f8597258cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf">UCSTTIFG</a>&#160;&#160;&#160;(0x0004)       /* UART Start Bit Interrupt Flag */</td></tr>
<tr class="separator:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aabfe7574015e407c4c33a8ed39b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>&#160;&#160;&#160;(0x0002)       /* UART Transmit Interrupt Flag */</td></tr>
<tr class="separator:a75aabfe7574015e407c4c33a8ed39b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec002d2c3f94454804b4438c0cddafe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>&#160;&#160;&#160;(0x0001)       /* UART Receive Interrupt Flag */</td></tr>
<tr class="separator:aec002d2c3f94454804b4438c0cddafe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aabfe7574015e407c4c33a8ed39b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>&#160;&#160;&#160;(0x0002)       /* SPI Transmit Interrupt Flag */</td></tr>
<tr class="separator:a75aabfe7574015e407c4c33a8ed39b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec002d2c3f94454804b4438c0cddafe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>&#160;&#160;&#160;(0x0001)       /* SPI Receive Interrupt Flag */</td></tr>
<tr class="separator:aec002d2c3f94454804b4438c0cddafe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0739ef436ba3ffa7c211b019ddbf524c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0739ef436ba3ffa7c211b019ddbf524c">UCBIT9IFG</a>&#160;&#160;&#160;(0x4000)       /* I2C Bit 9 Possition Interrupt Flag 3 */</td></tr>
<tr class="separator:a0739ef436ba3ffa7c211b019ddbf524c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e916c9ab951a1dbcd6c70fbf51dd7ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8e916c9ab951a1dbcd6c70fbf51dd7ca">UCTXIFG3</a>&#160;&#160;&#160;(0x2000)       /* I2C Transmit Interrupt Flag 3 */</td></tr>
<tr class="separator:a8e916c9ab951a1dbcd6c70fbf51dd7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82f51253135bfb50715140a02dcb407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af82f51253135bfb50715140a02dcb407">UCRXIFG3</a>&#160;&#160;&#160;(0x1000)       /* I2C Receive Interrupt Flag 3 */</td></tr>
<tr class="separator:af82f51253135bfb50715140a02dcb407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c73697d52e3e6cd3a3bd5bce0e5dcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4c73697d52e3e6cd3a3bd5bce0e5dcf9">UCTXIFG2</a>&#160;&#160;&#160;(0x0800)       /* I2C Transmit Interrupt Flag 2 */</td></tr>
<tr class="separator:a4c73697d52e3e6cd3a3bd5bce0e5dcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce38d51b051ee05720adea37d2798df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8ce38d51b051ee05720adea37d2798df">UCRXIFG2</a>&#160;&#160;&#160;(0x0400)       /* I2C Receive Interrupt Flag 2 */</td></tr>
<tr class="separator:a8ce38d51b051ee05720adea37d2798df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826b92d6da7ac533292b802de22ed6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a826b92d6da7ac533292b802de22ed6ee">UCTXIFG1</a>&#160;&#160;&#160;(0x0200)       /* I2C Transmit Interrupt Flag 1 */</td></tr>
<tr class="separator:a826b92d6da7ac533292b802de22ed6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1935981de3064d0488b4a1bfccdcc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac1935981de3064d0488b4a1bfccdcc79">UCRXIFG1</a>&#160;&#160;&#160;(0x0100)       /* I2C Receive Interrupt Flag 1 */</td></tr>
<tr class="separator:ac1935981de3064d0488b4a1bfccdcc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae6248557136f9398cea3e4251339ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0ae6248557136f9398cea3e4251339ff">UCCLTOIFG</a>&#160;&#160;&#160;(0x0080)       /* I2C Clock low Timeout interrupt Flag */</td></tr>
<tr class="separator:a0ae6248557136f9398cea3e4251339ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609fa01b94dc3b06861dbf0ea2a32307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a609fa01b94dc3b06861dbf0ea2a32307">UCBCNTIFG</a>&#160;&#160;&#160;(0x0040)       /* I2C Byte counter interrupt flag */</td></tr>
<tr class="separator:a609fa01b94dc3b06861dbf0ea2a32307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf889d04bb8c7e834a6c97919a27206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abcf889d04bb8c7e834a6c97919a27206">UCNACKIFG</a>&#160;&#160;&#160;(0x0020)       /* I2C NACK Condition interrupt Flag */</td></tr>
<tr class="separator:abcf889d04bb8c7e834a6c97919a27206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1110f82dacad8e86491fe3a183ca6767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1110f82dacad8e86491fe3a183ca6767">UCALIFG</a>&#160;&#160;&#160;(0x0010)       /* I2C Arbitration Lost interrupt Flag */</td></tr>
<tr class="separator:a1110f82dacad8e86491fe3a183ca6767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eea93e916c37e9a53b1a867a952460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58eea93e916c37e9a53b1a867a952460">UCSTPIFG</a>&#160;&#160;&#160;(0x0008)       /* I2C STOP Condition interrupt Flag */</td></tr>
<tr class="separator:a58eea93e916c37e9a53b1a867a952460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf">UCSTTIFG</a>&#160;&#160;&#160;(0x0004)       /* I2C START Condition interrupt Flag */</td></tr>
<tr class="separator:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2318afb8008ff546c3a84c00863344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aef2318afb8008ff546c3a84c00863344">UCTXIFG0</a>&#160;&#160;&#160;(0x0002)       /* I2C Transmit Interrupt Flag 0 */</td></tr>
<tr class="separator:aef2318afb8008ff546c3a84c00863344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee25ddb379c33829a03433af934bdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee25ddb379c33829a03433af934bdd7a">UCRXIFG0</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Interrupt Flag 0 */</td></tr>
<tr class="separator:aee25ddb379c33829a03433af934bdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f6de64041bdd0523af9d653bd3d939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a46f6de64041bdd0523af9d653bd3d939">USCI_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:a46f6de64041bdd0523af9d653bd3d939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4774554e16714f447f43e917413e73af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4774554e16714f447f43e917413e73af">USCI_UART_UCRXIFG</a>&#160;&#160;&#160;(0x0002)       /* USCI UCRXIFG */</td></tr>
<tr class="separator:a4774554e16714f447f43e917413e73af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ab1fd995e5dd45d7b2264d7882c0a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a40ab1fd995e5dd45d7b2264d7882c0a1">USCI_UART_UCTXIFG</a>&#160;&#160;&#160;(0x0004)       /* USCI UCTXIFG */</td></tr>
<tr class="separator:a40ab1fd995e5dd45d7b2264d7882c0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b004407145f98a46a558de25541f881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7b004407145f98a46a558de25541f881">USCI_UART_UCSTTIFG</a>&#160;&#160;&#160;(0x0006)       /* USCI UCSTTIFG */</td></tr>
<tr class="separator:a7b004407145f98a46a558de25541f881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8662f6231a596d23d498d73b890e165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac8662f6231a596d23d498d73b890e165">USCI_UART_UCTXCPTIFG</a>&#160;&#160;&#160;(0x0008)       /* USCI UCTXCPTIFG */</td></tr>
<tr class="separator:ac8662f6231a596d23d498d73b890e165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedbb8c2537fda4307cde48b272b9103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeedbb8c2537fda4307cde48b272b9103">USCI_SPI_UCRXIFG</a>&#160;&#160;&#160;(0x0002)       /* USCI UCRXIFG */</td></tr>
<tr class="separator:aeedbb8c2537fda4307cde48b272b9103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8fbd96560e1146a9890b6087726c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d8fbd96560e1146a9890b6087726c4a">USCI_SPI_UCTXIFG</a>&#160;&#160;&#160;(0x0004)       /* USCI UCTXIFG */</td></tr>
<tr class="separator:a9d8fbd96560e1146a9890b6087726c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8224b68ea3728b2f506e8866b7ebc805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8224b68ea3728b2f506e8866b7ebc805">USCI_I2C_UCALIFG</a>&#160;&#160;&#160;(0x0002)       /* USCI I2C Mode: UCALIFG */</td></tr>
<tr class="separator:a8224b68ea3728b2f506e8866b7ebc805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596ff18ecfb547771443b154de66750f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a596ff18ecfb547771443b154de66750f">USCI_I2C_UCNACKIFG</a>&#160;&#160;&#160;(0x0004)       /* USCI I2C Mode: UCNACKIFG */</td></tr>
<tr class="separator:a596ff18ecfb547771443b154de66750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6bc5e7c75434543c77f0feb69bfe6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acf6bc5e7c75434543c77f0feb69bfe6b">USCI_I2C_UCSTTIFG</a>&#160;&#160;&#160;(0x0006)       /* USCI I2C Mode: UCSTTIFG*/</td></tr>
<tr class="separator:acf6bc5e7c75434543c77f0feb69bfe6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c1c13d3c62c626e11cffba71cad0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5c1c13d3c62c626e11cffba71cad0ac">USCI_I2C_UCSTPIFG</a>&#160;&#160;&#160;(0x0008)       /* USCI I2C Mode: UCSTPIFG*/</td></tr>
<tr class="separator:af5c1c13d3c62c626e11cffba71cad0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8f516aad8259936da766f8b4093f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a6e8f516aad8259936da766f8b4093f7a">USCI_I2C_UCRXIFG3</a>&#160;&#160;&#160;(0x000A)       /* USCI I2C Mode: UCRXIFG3 */</td></tr>
<tr class="separator:a6e8f516aad8259936da766f8b4093f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff4e463d9c3ea789361113775c34ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7ff4e463d9c3ea789361113775c34ada">USCI_I2C_UCTXIFG3</a>&#160;&#160;&#160;(0x000C)       /* USCI I2C Mode: UCTXIFG3 */</td></tr>
<tr class="separator:a7ff4e463d9c3ea789361113775c34ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c93ba2ae6f926cf5d4c6eefff9750d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a82c93ba2ae6f926cf5d4c6eefff9750d">USCI_I2C_UCRXIFG2</a>&#160;&#160;&#160;(0x000E)       /* USCI I2C Mode: UCRXIFG2 */</td></tr>
<tr class="separator:a82c93ba2ae6f926cf5d4c6eefff9750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631f062d8d50ff40b9956dccf5d2eef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a631f062d8d50ff40b9956dccf5d2eef1">USCI_I2C_UCTXIFG2</a>&#160;&#160;&#160;(0x0010)       /* USCI I2C Mode: UCTXIFG2 */</td></tr>
<tr class="separator:a631f062d8d50ff40b9956dccf5d2eef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33b81ceb0321a3aee5c1419a4422be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab33b81ceb0321a3aee5c1419a4422be3">USCI_I2C_UCRXIFG1</a>&#160;&#160;&#160;(0x0012)       /* USCI I2C Mode: UCRXIFG1 */</td></tr>
<tr class="separator:ab33b81ceb0321a3aee5c1419a4422be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8c573d21174018d886085aad486686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e8c573d21174018d886085aad486686">USCI_I2C_UCTXIFG1</a>&#160;&#160;&#160;(0x0014)       /* USCI I2C Mode: UCTXIFG1 */</td></tr>
<tr class="separator:a5e8c573d21174018d886085aad486686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a1403eee38b94e39b1a837451c6240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab3a1403eee38b94e39b1a837451c6240">USCI_I2C_UCRXIFG0</a>&#160;&#160;&#160;(0x0016)       /* USCI I2C Mode: UCRXIFG0 */</td></tr>
<tr class="separator:ab3a1403eee38b94e39b1a837451c6240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9432fb2b91c053289e71b33338ec97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae9432fb2b91c053289e71b33338ec97e">USCI_I2C_UCTXIFG0</a>&#160;&#160;&#160;(0x0018)       /* USCI I2C Mode: UCTXIFG0 */</td></tr>
<tr class="separator:ae9432fb2b91c053289e71b33338ec97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0348e728c3934e9e858570f3450144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abf0348e728c3934e9e858570f3450144">USCI_I2C_UCBCNTIFG</a>&#160;&#160;&#160;(0x001A)       /* USCI I2C Mode: UCBCNTIFG */</td></tr>
<tr class="separator:abf0348e728c3934e9e858570f3450144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5a5696805599105b7e5584fd57f582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ade5a5696805599105b7e5584fd57f582">USCI_I2C_UCCLTOIFG</a>&#160;&#160;&#160;(0x001C)       /* USCI I2C Mode: UCCLTOIFG */</td></tr>
<tr class="separator:ade5a5696805599105b7e5584fd57f582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ade0875f7cb0e2d93817f87b0e6010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a06ade0875f7cb0e2d93817f87b0e6010">USCI_I2C_UCBIT9IFG</a>&#160;&#160;&#160;(0x001E)       /* USCI I2C Mode: UCBIT9IFG */</td></tr>
<tr class="separator:a06ade0875f7cb0e2d93817f87b0e6010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f66d5f7365b9a0577db65376442c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a>&#160;&#160;&#160;(0x000C)       /* Watchdog Timer Control */</td></tr>
<tr class="separator:ad2f66d5f7365b9a0577db65376442c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65c94424e3031e60d3b49463ff4f466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad65c94424e3031e60d3b49463ff4f466">OFS_WDTCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a></td></tr>
<tr class="separator:ad65c94424e3031e60d3b49463ff4f466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5bf66992071a3ca73295768e6e3b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9d5bf66992071a3ca73295768e6e3b58">OFS_WDTCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a>+1</td></tr>
<tr class="separator:a9d5bf66992071a3ca73295768e6e3b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d95a61a18a31b3b1f58d4dd748dc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>&#160;&#160;&#160;(0x0001)       /* WDT - Timer Interval Select 0 */</td></tr>
<tr class="separator:a48d95a61a18a31b3b1f58d4dd748dc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7267af954dbc64c6569376baf2624fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>&#160;&#160;&#160;(0x0002)       /* WDT - Timer Interval Select 1 */</td></tr>
<tr class="separator:a7267af954dbc64c6569376baf2624fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81136418b6577d7314f0b47d32093401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>&#160;&#160;&#160;(0x0004)       /* WDT - Timer Interval Select 2 */</td></tr>
<tr class="separator:a81136418b6577d7314f0b47d32093401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f55bcfc2520cbd26b4caad641ae1c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>&#160;&#160;&#160;(0x0008)       /* WDT - Timer Clear */</td></tr>
<tr class="separator:a1f55bcfc2520cbd26b4caad641ae1c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8515ee8943dee4b6402faffe8482266f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>&#160;&#160;&#160;(0x0010)       /* WDT - Timer Mode Select */</td></tr>
<tr class="separator:a8515ee8943dee4b6402faffe8482266f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0206b1a722f01da26652f8b9403bf706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>&#160;&#160;&#160;(0x0020)       /* WDT - Timer Clock Source Select 0 */</td></tr>
<tr class="separator:a0206b1a722f01da26652f8b9403bf706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa491348630f0b0001a24ec9a0d2df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0fa491348630f0b0001a24ec9a0d2df6">WDTSSEL1</a>&#160;&#160;&#160;(0x0040)       /* WDT - Timer Clock Source Select 1 */</td></tr>
<tr class="separator:a0fa491348630f0b0001a24ec9a0d2df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828ad95ff2264e83fff9d2442e11d0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a828ad95ff2264e83fff9d2442e11d0a4">WDTHOLD</a>&#160;&#160;&#160;(0x0080)       /* WDT - Timer hold */</td></tr>
<tr class="separator:a828ad95ff2264e83fff9d2442e11d0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114d6cf83a00f06631ef737d9924a9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a114d6cf83a00f06631ef737d9924a9a4">WDTIS0_L</a>&#160;&#160;&#160;(0x0001)       /* WDT - Timer Interval Select 0 */</td></tr>
<tr class="separator:a114d6cf83a00f06631ef737d9924a9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb79f695639192192b31748b58d4f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aadb79f695639192192b31748b58d4f00">WDTIS1_L</a>&#160;&#160;&#160;(0x0002)       /* WDT - Timer Interval Select 1 */</td></tr>
<tr class="separator:aadb79f695639192192b31748b58d4f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4754dce12bd3d0beb711f1ed586597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeb4754dce12bd3d0beb711f1ed586597">WDTIS2_L</a>&#160;&#160;&#160;(0x0004)       /* WDT - Timer Interval Select 2 */</td></tr>
<tr class="separator:aeb4754dce12bd3d0beb711f1ed586597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabd203a418fdb3b55f4d39936e0ef00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acabd203a418fdb3b55f4d39936e0ef00">WDTCNTCL_L</a>&#160;&#160;&#160;(0x0008)       /* WDT - Timer Clear */</td></tr>
<tr class="separator:acabd203a418fdb3b55f4d39936e0ef00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf5c47b2c1b495728a47fca4cf218c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acbf5c47b2c1b495728a47fca4cf218c7">WDTTMSEL_L</a>&#160;&#160;&#160;(0x0010)       /* WDT - Timer Mode Select */</td></tr>
<tr class="separator:acbf5c47b2c1b495728a47fca4cf218c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f120130540cb8b5a16b7308905618b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a68f120130540cb8b5a16b7308905618b">WDTSSEL0_L</a>&#160;&#160;&#160;(0x0020)       /* WDT - Timer Clock Source Select 0 */</td></tr>
<tr class="separator:a68f120130540cb8b5a16b7308905618b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb1db0be8f682de13462aaab6828a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afcb1db0be8f682de13462aaab6828a66">WDTSSEL1_L</a>&#160;&#160;&#160;(0x0040)       /* WDT - Timer Clock Source Select 1 */</td></tr>
<tr class="separator:afcb1db0be8f682de13462aaab6828a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae608f8908c8b88d33c871e8eb1f08809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae608f8908c8b88d33c871e8eb1f08809">WDTHOLD_L</a>&#160;&#160;&#160;(0x0080)       /* WDT - Timer hold */</td></tr>
<tr class="separator:ae608f8908c8b88d33c871e8eb1f08809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23abcd1f3bd7f79a552481e21dc97f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>&#160;&#160;&#160;(0x5A00)</td></tr>
<tr class="separator:a23abcd1f3bd7f79a552481e21dc97f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4344e99513ef0c97fe3d82e5f19fbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad4344e99513ef0c97fe3d82e5f19fbce">WDTIS_0</a>&#160;&#160;&#160;(0*0x0001u)    /* WDT - Timer Interval Select: /2G */</td></tr>
<tr class="separator:ad4344e99513ef0c97fe3d82e5f19fbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad419fd7daba845f5a844bb312128942d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad419fd7daba845f5a844bb312128942d">WDTIS_1</a>&#160;&#160;&#160;(1*0x0001u)    /* WDT - Timer Interval Select: /128M */</td></tr>
<tr class="separator:ad419fd7daba845f5a844bb312128942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7c07569badf9caaa17c92878b60f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8f7c07569badf9caaa17c92878b60f79">WDTIS_2</a>&#160;&#160;&#160;(2*0x0001u)    /* WDT - Timer Interval Select: /8192k */</td></tr>
<tr class="separator:a8f7c07569badf9caaa17c92878b60f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa486b8fb8a6c389a281ad295be2112e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afa486b8fb8a6c389a281ad295be2112e">WDTIS_3</a>&#160;&#160;&#160;(3*0x0001u)    /* WDT - Timer Interval Select: /512k */</td></tr>
<tr class="separator:afa486b8fb8a6c389a281ad295be2112e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc674820fbf1a5caf571a0f1f1e561d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#acc674820fbf1a5caf571a0f1f1e561d1">WDTIS_4</a>&#160;&#160;&#160;(4*0x0001u)    /* WDT - Timer Interval Select: /32k */</td></tr>
<tr class="separator:acc674820fbf1a5caf571a0f1f1e561d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad436e5db9e5d4644d0fea5e9e8974121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad436e5db9e5d4644d0fea5e9e8974121">WDTIS_5</a>&#160;&#160;&#160;(5*0x0001u)    /* WDT - Timer Interval Select: /8192 */</td></tr>
<tr class="separator:ad436e5db9e5d4644d0fea5e9e8974121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cdc6b85521efbc5670a68a322f9c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a59cdc6b85521efbc5670a68a322f9c59">WDTIS_6</a>&#160;&#160;&#160;(6*0x0001u)    /* WDT - Timer Interval Select: /512 */</td></tr>
<tr class="separator:a59cdc6b85521efbc5670a68a322f9c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71542fd9695a3cfec3db23112cf9c73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a71542fd9695a3cfec3db23112cf9c73d">WDTIS_7</a>&#160;&#160;&#160;(7*0x0001u)    /* WDT - Timer Interval Select: /64 */</td></tr>
<tr class="separator:a71542fd9695a3cfec3db23112cf9c73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace554c323bb109ac5eeb11331face467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace554c323bb109ac5eeb11331face467">WDTIS__2G</a>&#160;&#160;&#160;(0*0x0001u)    /* WDT - Timer Interval Select: /2G */</td></tr>
<tr class="separator:ace554c323bb109ac5eeb11331face467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e20ac12d3387bea286e5727221231f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a5e20ac12d3387bea286e5727221231f6">WDTIS__128M</a>&#160;&#160;&#160;(1*0x0001u)    /* WDT - Timer Interval Select: /128M */</td></tr>
<tr class="separator:a5e20ac12d3387bea286e5727221231f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112e314dca55be7d8a165b98035695ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a112e314dca55be7d8a165b98035695ed">WDTIS__8192K</a>&#160;&#160;&#160;(2*0x0001u)    /* WDT - Timer Interval Select: /8192k */</td></tr>
<tr class="separator:a112e314dca55be7d8a165b98035695ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6f768026df1be247dce267b9acf01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#abd6f768026df1be247dce267b9acf01f">WDTIS__512K</a>&#160;&#160;&#160;(3*0x0001u)    /* WDT - Timer Interval Select: /512k */</td></tr>
<tr class="separator:abd6f768026df1be247dce267b9acf01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e447b7eb99626de9023dfd45a7ff24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab4e447b7eb99626de9023dfd45a7ff24">WDTIS__32K</a>&#160;&#160;&#160;(4*0x0001u)    /* WDT - Timer Interval Select: /32k */</td></tr>
<tr class="separator:ab4e447b7eb99626de9023dfd45a7ff24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0441912e98d06ff722fa49df8497d118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0441912e98d06ff722fa49df8497d118">WDTIS__8192</a>&#160;&#160;&#160;(5*0x0001u)    /* WDT - Timer Interval Select: /8192 */</td></tr>
<tr class="separator:a0441912e98d06ff722fa49df8497d118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd332ff8ac6ea6470703013eefd5d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0cd332ff8ac6ea6470703013eefd5d94">WDTIS__512</a>&#160;&#160;&#160;(6*0x0001u)    /* WDT - Timer Interval Select: /512 */</td></tr>
<tr class="separator:a0cd332ff8ac6ea6470703013eefd5d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be71b51892d0d8df2970df699f4d45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a2be71b51892d0d8df2970df699f4d45f">WDTIS__64</a>&#160;&#160;&#160;(7*0x0001u)    /* WDT - Timer Interval Select: /64 */</td></tr>
<tr class="separator:a2be71b51892d0d8df2970df699f4d45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e5e48fd896c1bb1b5a8f5a87aacbd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa3e5e48fd896c1bb1b5a8f5a87aacbd8">WDTSSEL_0</a>&#160;&#160;&#160;(0*0x0020u)    /* WDT - Timer Clock Source Select: SMCLK */</td></tr>
<tr class="separator:aa3e5e48fd896c1bb1b5a8f5a87aacbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3823c38958f53abb4cdcae9ad063471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad3823c38958f53abb4cdcae9ad063471">WDTSSEL_1</a>&#160;&#160;&#160;(1*0x0020u)    /* WDT - Timer Clock Source Select: ACLK */</td></tr>
<tr class="separator:ad3823c38958f53abb4cdcae9ad063471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0f69147bc04a806056d23711d3e883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9b0f69147bc04a806056d23711d3e883">WDTSSEL_2</a>&#160;&#160;&#160;(2*0x0020u)    /* WDT - Timer Clock Source Select: VLO_CLK */</td></tr>
<tr class="separator:a9b0f69147bc04a806056d23711d3e883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34548009de80f955195f27ecf843dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae34548009de80f955195f27ecf843dea">WDTSSEL_3</a>&#160;&#160;&#160;(3*0x0020u)    /* WDT - Timer Clock Source Select: reserved */</td></tr>
<tr class="separator:ae34548009de80f955195f27ecf843dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a85cee2c94cc958d2b37b8944d071e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a7a85cee2c94cc958d2b37b8944d071e2">WDTSSEL__SMCLK</a>&#160;&#160;&#160;(0*0x0020u)    /* WDT - Timer Clock Source Select: SMCLK */</td></tr>
<tr class="separator:a7a85cee2c94cc958d2b37b8944d071e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894b918149fa06ef63d0a4ca835287f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a894b918149fa06ef63d0a4ca835287f3">WDTSSEL__ACLK</a>&#160;&#160;&#160;(1*0x0020u)    /* WDT - Timer Clock Source Select: ACLK */</td></tr>
<tr class="separator:a894b918149fa06ef63d0a4ca835287f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e6baec23528e9b6eb9a2ba37a7fa38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a61e6baec23528e9b6eb9a2ba37a7fa38">WDTSSEL__VLO</a>&#160;&#160;&#160;(2*0x0020u)    /* WDT - Timer Clock Source Select: VLO_CLK */</td></tr>
<tr class="separator:a61e6baec23528e9b6eb9a2ba37a7fa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad7fce92237f747de12fe7c4b39bc04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8ad7fce92237f747de12fe7c4b39bc04">WDT_MDLY_32</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                         /* 32ms interval (default) */</td></tr>
<tr class="separator:a8ad7fce92237f747de12fe7c4b39bc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec025dd4289bf1e2083e0563136268b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4ec025dd4289bf1e2083e0563136268b">WDT_MDLY_8</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 8ms     &quot; */</td></tr>
<tr class="separator:a4ec025dd4289bf1e2083e0563136268b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace11c301d6e1e3162b1239d645e97c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace11c301d6e1e3162b1239d645e97c5b">WDT_MDLY_0_5</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 0.5ms   &quot; */</td></tr>
<tr class="separator:ace11c301d6e1e3162b1239d645e97c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02c656e88af035996ea5917077426bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ab02c656e88af035996ea5917077426bc">WDT_MDLY_0_064</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 0.064ms &quot; */</td></tr>
<tr class="separator:ab02c656e88af035996ea5917077426bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1344f6dc6d787174163e1b46473428b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1344f6dc6d787174163e1b46473428b6">WDT_ADLY_1000</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>)                /* 1000ms  &quot; */</td></tr>
<tr class="separator:a1344f6dc6d787174163e1b46473428b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1031d4a9a951dd04b6c2bafe5875ac2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1031d4a9a951dd04b6c2bafe5875ac2e">WDT_ADLY_250</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)         /* 250ms   &quot; */</td></tr>
<tr class="separator:a1031d4a9a951dd04b6c2bafe5875ac2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125e7b704eaea55d87677f75bdb29feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a125e7b704eaea55d87677f75bdb29feb">WDT_ADLY_16</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)         /* 16ms    &quot; */</td></tr>
<tr class="separator:a125e7b704eaea55d87677f75bdb29feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58991561855e4927b3ffb5c407765859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a58991561855e4927b3ffb5c407765859">WDT_ADLY_1_9</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)  /* 1.9ms   &quot; */</td></tr>
<tr class="separator:a58991561855e4927b3ffb5c407765859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b86276617a1a7feebb81218ab4cd3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8b86276617a1a7feebb81218ab4cd3b0">WDT_MRST_32</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                                  /* 32ms interval (default) */</td></tr>
<tr class="separator:a8b86276617a1a7feebb81218ab4cd3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15214cc0e5d6c6834399c3a7c40386e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a15214cc0e5d6c6834399c3a7c40386e3">WDT_MRST_8</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                           /* 8ms     &quot; */</td></tr>
<tr class="separator:a15214cc0e5d6c6834399c3a7c40386e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e377d6605a1694ad61a723b8941b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1e377d6605a1694ad61a723b8941b206">WDT_MRST_0_5</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                           /* 0.5ms   &quot; */</td></tr>
<tr class="separator:a1e377d6605a1694ad61a723b8941b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799f88f6dae1d6cb6fb57b6e61fdefef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a799f88f6dae1d6cb6fb57b6e61fdefef">WDT_MRST_0_064</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                    /* 0.064ms &quot; */</td></tr>
<tr class="separator:a799f88f6dae1d6cb6fb57b6e61fdefef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8076d3f6c36282c3e866c910717b3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ad8076d3f6c36282c3e866c910717b3ce">WDT_ARST_1000</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                         /* 1000ms  &quot; */</td></tr>
<tr class="separator:ad8076d3f6c36282c3e866c910717b3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4545588dd3b5430f07b9b3397c70698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aa4545588dd3b5430f07b9b3397c70698">WDT_ARST_250</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 250ms   &quot; */</td></tr>
<tr class="separator:aa4545588dd3b5430f07b9b3397c70698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd4fb072594e97a48042f9716180c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3dd4fb072594e97a48042f9716180c08">WDT_ARST_16</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 16ms    &quot; */</td></tr>
<tr class="separator:a3dd4fb072594e97a48042f9716180c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28cfe91830b1e7f71269bf39f307928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac28cfe91830b1e7f71269bf39f307928">WDT_ARST_1_9</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 1.9ms   &quot; */</td></tr>
<tr class="separator:ac28cfe91830b1e7f71269bf39f307928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc48132eb990536a25383fd032baeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a0bc48132eb990536a25383fd032baeec">__MSP430_HAS_TLV__</a>&#160;&#160;&#160;/* Definition to show that Module is available */</td></tr>
<tr class="separator:a0bc48132eb990536a25383fd032baeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ebe81c73e5c54216ddfd624972a1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a90ebe81c73e5c54216ddfd624972a1e9">TLV_BASE</a>&#160;&#160;&#160;__MSP430_BASEADDRESS_TLV__</td></tr>
<tr class="separator:a90ebe81c73e5c54216ddfd624972a1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2902197dc6ef9f691916b1454006ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a3f2902197dc6ef9f691916b1454006ca">TLV_START</a>&#160;&#160;&#160;(0x1A08)       /* Start Address of the TLV structure */</td></tr>
<tr class="separator:a3f2902197dc6ef9f691916b1454006ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95ecb647a4c1f1cc41685af4248b58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ac95ecb647a4c1f1cc41685af4248b58d">TLV_END</a>&#160;&#160;&#160;(0x1AFF)       /* End Address of the TLV structure */</td></tr>
<tr class="separator:ac95ecb647a4c1f1cc41685af4248b58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfce44c423e1a442442325211403dbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#adfce44c423e1a442442325211403dbd2">TLV_LDTAG</a>&#160;&#160;&#160;(0x01)         /*  Legacy descriptor (1xx, 2xx, 4xx families) */</td></tr>
<tr class="separator:adfce44c423e1a442442325211403dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece20c9fedfc40f829fba7bbe11c4772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aece20c9fedfc40f829fba7bbe11c4772">TLV_PDTAG</a>&#160;&#160;&#160;(0x02)         /*  Peripheral discovery descriptor */</td></tr>
<tr class="separator:aece20c9fedfc40f829fba7bbe11c4772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5e3f9b2bccb75bad5652c44e395dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afc5e3f9b2bccb75bad5652c44e395dac">TLV_Reserved3</a>&#160;&#160;&#160;(0x03)         /*  Future usage */</td></tr>
<tr class="separator:afc5e3f9b2bccb75bad5652c44e395dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4741ab60ec343caf1f262d2aa942f43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4741ab60ec343caf1f262d2aa942f43f">TLV_Reserved4</a>&#160;&#160;&#160;(0x04)         /*  Future usage */</td></tr>
<tr class="separator:a4741ab60ec343caf1f262d2aa942f43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe47d4196e2c9ea6638a7e946b4d43a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afe47d4196e2c9ea6638a7e946b4d43a7">TLV_BLANK</a>&#160;&#160;&#160;(0x05)         /*  Blank descriptor */</td></tr>
<tr class="separator:afe47d4196e2c9ea6638a7e946b4d43a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44afc4b678039295dddb989012aa0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae44afc4b678039295dddb989012aa0c8">TLV_Reserved6</a>&#160;&#160;&#160;(0x06)         /*  Future usage */</td></tr>
<tr class="separator:ae44afc4b678039295dddb989012aa0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a9fa59a7d8e3727234864bcb82c316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a22a9fa59a7d8e3727234864bcb82c316">TLV_Reserved7</a>&#160;&#160;&#160;(0x07)         /*  Serial Number */</td></tr>
<tr class="separator:a22a9fa59a7d8e3727234864bcb82c316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaec1507ca60b9cefdd050d3d8760778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aeaec1507ca60b9cefdd050d3d8760778">TLV_DIERECORD</a>&#160;&#160;&#160;(0x08)         /*  Die Record  */</td></tr>
<tr class="separator:aeaec1507ca60b9cefdd050d3d8760778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b01a17793b5bde9e6e16001996e3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a74b01a17793b5bde9e6e16001996e3b4">TLV_ADCCAL</a>&#160;&#160;&#160;(0x11)         /*  ADC12 calibration */</td></tr>
<tr class="separator:a74b01a17793b5bde9e6e16001996e3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705977844312a275696f04a03d0f8342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a705977844312a275696f04a03d0f8342">TLV_ADC12CAL</a>&#160;&#160;&#160;(0x11)         /*  ADC12 calibration */</td></tr>
<tr class="separator:a705977844312a275696f04a03d0f8342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee14810940aa9ee4f2543886d1cb2253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aee14810940aa9ee4f2543886d1cb2253">TLV_REFCAL</a>&#160;&#160;&#160;(0x12)         /*  REF calibration */</td></tr>
<tr class="separator:aee14810940aa9ee4f2543886d1cb2253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437b56896ac8bbd6a752a8a41c9af769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a437b56896ac8bbd6a752a8a41c9af769">TLV_ADC10CAL</a>&#160;&#160;&#160;(0x13)         /*  ADC10 calibration */</td></tr>
<tr class="separator:a437b56896ac8bbd6a752a8a41c9af769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4673c48d6981b108694ce0085ca04170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4673c48d6981b108694ce0085ca04170">TLV_TIMERDCAL</a>&#160;&#160;&#160;(0x15)         /*  TIMER_D calibration */</td></tr>
<tr class="separator:a4673c48d6981b108694ce0085ca04170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace35a875a10e42a450af150d7ee54788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ace35a875a10e42a450af150d7ee54788">TLV_TAGEXT</a>&#160;&#160;&#160;(0xFE)         /*  Tag extender */</td></tr>
<tr class="separator:ace35a875a10e42a450af150d7ee54788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5e6daa859fbdab835deb50cc02d935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a4a5e6daa859fbdab835deb50cc02d935">TLV_TAGEND</a>&#160;&#160;&#160;(0xFF)         /*  Tag End of Table */</td></tr>
<tr class="separator:a4a5e6daa859fbdab835deb50cc02d935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d9b2ff8a57d56b639d3ad670116757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a>(name)&#160;&#160;&#160;name##_ptr</td></tr>
<tr class="separator:af5d9b2ff8a57d56b639d3ad670116757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc596b181345ba4a55863d2b9d20270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(x)&#160;&#160;&#160;_Pragma(#x)</td></tr>
<tr class="separator:a1dc596b181345ba4a55863d2b9d20270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0fe1696cf4ad417a75a631c780a32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afd0fe1696cf4ad417a75a631c780a32f">CREATE_VECTOR</a>(name)&#160;&#160;&#160;void * const <a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a>(name) = (void *)(long)&amp;name</td></tr>
<tr class="separator:afd0fe1696cf4ad417a75a631c780a32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca7bef61e92acd9c422728386d2c46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b">PLACE_VECTOR</a>(vector, section)&#160;&#160;&#160;<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(DATA_SECTION(vector,section))</td></tr>
<tr class="separator:afca7bef61e92acd9c422728386d2c46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584631e796a416e96df9346eab62dd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b">PLACE_INTERRUPT</a>(func)&#160;&#160;&#160;<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(CODE_SECTION(func,&quot;.text:_isr&quot;))</td></tr>
<tr class="separator:a584631e796a416e96df9346eab62dd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab94346c461d7b7df781f7c5216d4bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#aab94346c461d7b7df781f7c5216d4bd8">ISR_VECTOR</a>(func, offset)</td></tr>
<tr class="separator:aab94346c461d7b7df781f7c5216d4bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a9e6f5a2032fd69c81e069503a01bf9f8"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">__SFR_FARPTR</a> )()</td></tr>
<tr class="separator:a9e6f5a2032fd69c81e069503a01bf9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a315dd8ba89e8428ca9c187eb5ba23e4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFR_8BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address</td><td>)</td>
          <td>&#160;&#160;&#160;extern volatile unsigned char address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0167481d5c433235268ca36add63d03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFR_16BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address</td><td>)</td>
          <td>&#160;&#160;&#160;extern volatile unsigned int address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe3e4a9a37574b45e8946150a84e4f11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFR_20BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address</td><td>)</td>
          <td>&#160;&#160;&#160;extern <a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">__SFR_FARPTR</a> address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab83266d277092283a62d8384e9fd5f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFR_32BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address</td><td>)</td>
          <td>&#160;&#160;&#160;extern volatile unsigned long address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4d43f8748b542bce39e18790f845ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT0&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a601923eba46784638244c1ebf2622a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT1&#160;&#160;&#160;(0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c9560bccccb00174801c728f1ed1399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT2&#160;&#160;&#160;(0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e44574a8a8becc885b05f3bc367ef6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT3&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa731e0b6cf75f4e637ee88959315f5e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT4&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae692bc3df48028ceb1ddc2534a993bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT5&#160;&#160;&#160;(0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc2d074401e2b6322ee8f03476c24677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT6&#160;&#160;&#160;(0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6b8f3261ae9e2e1043380c192f7b5f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT7&#160;&#160;&#160;(0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e80e65237843fa1ff15c68cd78066f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT8&#160;&#160;&#160;(0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa20ab5eb33383fa31b0e94f4401cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT9&#160;&#160;&#160;(0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb13aa9f7ebc9baba968e346029972de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITA&#160;&#160;&#160;(0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f98eadb57d7d0fc2687a55cefa0a3ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITB&#160;&#160;&#160;(0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c52e5fc182b1bff3088ccfbefe20c96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITC&#160;&#160;&#160;(0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a661469a4e8ce6126c54a3b864516842c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITD&#160;&#160;&#160;(0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c52871d737790ece753991c6fcafebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE&#160;&#160;&#160;(0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab6a537fff60ab22bd575f17d68ee3e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITF&#160;&#160;&#160;(0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4cf4b2ab929bd23951a8676eeac086b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51591cf51bdd6c1f6015532422e7770e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z&#160;&#160;&#160;(0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0240ac851181b84ac374872dc5434ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define N&#160;&#160;&#160;(0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af40a326b23c68a27cebe60f16634a2cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define V&#160;&#160;&#160;(0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e3cee306f51b98da4e4c97ab118f506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIE&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb24a5cd5fd8e152af2dae98b3883013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUOFF&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a402257652efd4f64cdd1cfc95f9ed210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCOFF&#160;&#160;&#160;(0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a196a05515c9476be96443ccb3aa6004d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCG0&#160;&#160;&#160;(0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c235c9d99c61027fc1db9624116a389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCG1&#160;&#160;&#160;(0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44fde789b84d1b15c41e577d6a080eff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM0_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1de78c710e50d6f742f5676dfbffdedf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM1_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8af1e5b3633693d9439d284100183004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM2_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8217664a1729103e247c6984d1744cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM3_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97eaedd508e6f77e34a49433f8e9e2eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM4_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d3b793a044ad5aafdd58f96e0b50fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM0&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>)         /* Enter Low Power Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47b9d72d05b876201917c04fc8919d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM0_EXIT&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>) /* Exit Low Power Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f98cfefe7b049599397267aa768646e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM1&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>)         /* Enter Low Power Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ab6fb7e06a1126139f77a6806df8c45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM1_EXIT&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>) /* Exit Low Power Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e51ea7da24d55c620d25beeceafa2d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM2&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>)         /* Enter Low Power Mode 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7c3c13b50c4e5316a2da9625eb45b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM2_EXIT&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>) /* Exit Low Power Mode 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f28c18bdecbdeeba6dbde2e3f23992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM3&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>)         /* Enter Low Power Mode 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2fe963dc632d6091974c5c96121a502"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM3_EXIT&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>) /* Exit Low Power Mode 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a470d55339b58ef63a94524ea045d187c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM4&#160;&#160;&#160;_bis_SR_register(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>)         /* Enter Low Power Mode 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a207343940442d98bc40c43d2f428786b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM4_EXIT&#160;&#160;&#160;_bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>) /* Exit Low Power Mode 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8c7335b7f1dae7d357a48f0fb620929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_MSP430XV2_CPU__&#160;&#160;&#160;/* Definition to show that it has MSP430XV2 CPU */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bba1094b31e25b6e0dbf02f4b597c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL0&#160;&#160;&#160;(0x0000)       /* ADC10 Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga0fc65e906f93d1178799d81632300600">ADC10_B_disable()</a>, <a class="el" href="group__adc10__b__api.html#gae2e9ba6e7015e11f1948754463260cd3">ADC10_B_disableConversions()</a>, <a class="el" href="group__adc10__b__api.html#ga0124c25707ff0da0fbc6ce42dc87bf11">ADC10_B_disableSamplingTimer()</a>, <a class="el" href="group__adc10__b__api.html#gae256aedd707597be3715bd9d084eba72">ADC10_B_enable()</a>, <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>, <a class="el" href="group__adc10__b__api.html#ga4d473d7d7dadba7f89755828956ba52c">ADC10_B_memoryConfigure()</a>, <a class="el" href="group__adc10__b__api.html#ga19ebe69cb12d6194adbbb42a9e343995">ADC10_B_setSampleHoldSignalInversion()</a>, <a class="el" href="group__adc10__b__api.html#gac6c66ba70eaf8cad6380c8b823f90081">ADC10_B_setupSamplingTimer()</a>, and <a class="el" href="group__adc10__b__api.html#ga9ce160f0099a33a85c040f3d56b946e1">ADC10_B_startConversion()</a>.</p>

</div>
</div>
<a class="anchor" id="a1ef6745c90a0e2df3c7f51f5b2a6e6ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa36c1321cc7bfc1775a3e0dcc05eeaec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae62548276462b93581785c9b36b353a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL1&#160;&#160;&#160;(0x0002)       /* ADC10 Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gae2e9ba6e7015e11f1948754463260cd3">ADC10_B_disableConversions()</a>, <a class="el" href="group__adc10__b__api.html#ga0124c25707ff0da0fbc6ce42dc87bf11">ADC10_B_disableSamplingTimer()</a>, <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>, <a class="el" href="group__adc10__b__api.html#ga0013403fbc6c07884adaab549bb4d64c">ADC10_B_isBusy()</a>, <a class="el" href="group__adc10__b__api.html#ga19ebe69cb12d6194adbbb42a9e343995">ADC10_B_setSampleHoldSignalInversion()</a>, <a class="el" href="group__adc10__b__api.html#gac6c66ba70eaf8cad6380c8b823f90081">ADC10_B_setupSamplingTimer()</a>, and <a class="el" href="group__adc10__b__api.html#ga9ce160f0099a33a85c040f3d56b946e1">ADC10_B_startConversion()</a>.</p>

</div>
</div>
<a class="anchor" id="acfb721f8a59df85133909df0dd8ba49a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b0faf77ae5694f2635825b41651ad12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a6b50850d4abe09d6e4cc5e290c3e57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL2&#160;&#160;&#160;(0x0004)       /* ADC10 Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gaa1f3a3df3dc448ca32c04a9454365a9a">ADC10_B_disableReferenceBurst()</a>, <a class="el" href="group__adc10__b__api.html#ga7e81996b995701f432a2c5c7481793fd">ADC10_B_enableReferenceBurst()</a>, <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>, <a class="el" href="group__adc10__b__api.html#gaf9782a3322845118dffb5cbd888c7bd2">ADC10_B_setDataReadBackFormat()</a>, <a class="el" href="group__adc10__b__api.html#ga59e1508e05b26f0e3061281dea0fcf03">ADC10_B_setReferenceBufferSamplingRate()</a>, and <a class="el" href="group__adc10__b__api.html#ga635a581296b9b84f849e51d893e67964">ADC10_B_setResolution()</a>.</p>

</div>
</div>
<a class="anchor" id="a4dcda28376defd6a5bdc3232823f00ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0dec63f1acb68571476ae2f2841f8deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1359c068e1b15f053002e802e28c2f68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10LO&#160;&#160;&#160;(0x0006)       /* ADC10 Window Comparator High Threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gaeb043703bb77cd2a580cdbf8b91a8f5a">ADC10_B_setWindowComp()</a>.</p>

</div>
</div>
<a class="anchor" id="af30a73a423dbef4bc3be8892ca540eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10LO_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac712ea5352911e3436629134b260192f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10LO_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70cda4fa12528e671d0c0874af07ddfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10HI&#160;&#160;&#160;(0x0008)       /* ADC10 Window Comparator High Threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gaeb043703bb77cd2a580cdbf8b91a8f5a">ADC10_B_setWindowComp()</a>.</p>

</div>
</div>
<a class="anchor" id="a51f455caa934a1ea40ed8cd6b50bed71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10HI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e47b21263ab6c3fb4e3177b42d9ce4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10HI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0f4b9a5ab15a57439eeda5d66886890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MCTL0&#160;&#160;&#160;(0x000A)       /* ADC10 Memory Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga4d473d7d7dadba7f89755828956ba52c">ADC10_B_memoryConfigure()</a>.</p>

</div>
</div>
<a class="anchor" id="ad10902b88ff9157d91c3a64590a4bdce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c6b08b4aa97e0e5a1befdf1119de342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6731833f13a164a7a48839afc735c11a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MEM0&#160;&#160;&#160;(0x0012)       /* ADC10 Conversion Memory 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gaae8c48c6844af03ca81ceb213693d7f4">ADC10_B_getMemoryAddressForDMA()</a>, and <a class="el" href="group__adc10__b__api.html#ga7f64f236013ffb0ccb524f3900610706">ADC10_B_getResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a85c87c6c685534a409c17b59dfa8edfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MEM0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857fbc58c7299e89c812a1e6af8e3936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MEM0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a297cd40a2178d1ea74827ffccd709e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IE&#160;&#160;&#160;(0x001A)       /* ADC10 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gacc7ec56543ac11b7cae241a7643930c8">ADC10_B_disableInterrupt()</a>, <a class="el" href="group__adc10__b__api.html#gad8505a09a1ea44fc99ca833550ff7e46">ADC10_B_enableInterrupt()</a>, and <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1c46c44fce1617d2f47635ecdae25ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02887ab73e5abb1b32fa2ff38b78b739"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cb29fb8941a295ea57b47e1db65e3b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IFG&#160;&#160;&#160;(0x001C)       /* ADC10 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga358cd5c0cf66ad6928d181d3f6485e12">ADC10_B_clearInterrupt()</a>, <a class="el" href="group__adc10__b__api.html#ga4e6ed944fdf3bbb12b3573cca904c85d">ADC10_B_getInterruptStatus()</a>, and <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>.</p>

</div>
</div>
<a class="anchor" id="afbab47128d7f6f9e0819fecc8eb81354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44a58725b0a7994ce9f931307e9416b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22826d0c55d9938854735d9a4f800d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IV&#160;&#160;&#160;(0x001E)       /* ADC10 Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae29886d15525e9072f16ad65afdafacb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9347901522a11113e2f1464e0f785437"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe5a6e3eeab45dff702f17d11a35324e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SC&#160;&#160;&#160;(0x0001)       /* ADC10 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>, and <a class="el" href="group__adc10__b__api.html#ga9ce160f0099a33a85c040f3d56b946e1">ADC10_B_startConversion()</a>.</p>

</div>
</div>
<a class="anchor" id="a939189ce54756036e51157ccda8c742a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ENC&#160;&#160;&#160;(0x0002)       /* ADC10 Enable Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gae2e9ba6e7015e11f1948754463260cd3">ADC10_B_disableConversions()</a>, <a class="el" href="group__adc10__b__api.html#ga0124c25707ff0da0fbc6ce42dc87bf11">ADC10_B_disableSamplingTimer()</a>, <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>, <a class="el" href="group__adc10__b__api.html#ga4d473d7d7dadba7f89755828956ba52c">ADC10_B_memoryConfigure()</a>, <a class="el" href="group__adc10__b__api.html#ga19ebe69cb12d6194adbbb42a9e343995">ADC10_B_setSampleHoldSignalInversion()</a>, <a class="el" href="group__adc10__b__api.html#gac6c66ba70eaf8cad6380c8b823f90081">ADC10_B_setupSamplingTimer()</a>, and <a class="el" href="group__adc10__b__api.html#ga9ce160f0099a33a85c040f3d56b946e1">ADC10_B_startConversion()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a08f056ec95bff7f7595ad9eddab784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ON&#160;&#160;&#160;(0x0010)       /* ADC10 On/enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga0fc65e906f93d1178799d81632300600">ADC10_B_disable()</a>, <a class="el" href="group__adc10__b__api.html#gae256aedd707597be3715bd9d084eba72">ADC10_B_enable()</a>, and <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e694dada3062d9b41768c637239dfc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10MSC&#160;&#160;&#160;(0x0080)       /* ADC10 Multiple SampleConversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gac6c66ba70eaf8cad6380c8b823f90081">ADC10_B_setupSamplingTimer()</a>.</p>

</div>
</div>
<a class="anchor" id="ad04e5483dd87cea9cff502e05814fe2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT0&#160;&#160;&#160;(0x0100)       /* ADC10 Sample Hold Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1199440ce1d1d495baa2ad0bc85f85de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT1&#160;&#160;&#160;(0x0200)       /* ADC10 Sample Hold Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2807a8afb50fae34d6fd176c6ca2e6f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT2&#160;&#160;&#160;(0x0400)       /* ADC10 Sample Hold Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65f7eb5f622e3bbfdb7aaf1c28d2561a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT3&#160;&#160;&#160;(0x0800)       /* ADC10 Sample Hold Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20cd41f88703b95b47888dd4cf8abd39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SC_L&#160;&#160;&#160;(0x0001)       /* ADC10 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf34b2f4022bd61b30f702b996f2445e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ENC_L&#160;&#160;&#160;(0x0002)       /* ADC10 Enable Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac17fde754a4d656e0279d40371231804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ON_L&#160;&#160;&#160;(0x0010)       /* ADC10 On/enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857572726f2480d9ab35c3f89cde8492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10MSC_L&#160;&#160;&#160;(0x0080)       /* ADC10 Multiple SampleConversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7ca2d1588deaea67953c6d453614d1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT0_H&#160;&#160;&#160;(0x0001)       /* ADC10 Sample Hold Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87f31db199eac1f39ac618d7d5374c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT1_H&#160;&#160;&#160;(0x0002)       /* ADC10 Sample Hold Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a413b172506741317d66835d56d78aaaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT2_H&#160;&#160;&#160;(0x0004)       /* ADC10 Sample Hold Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ad77207104a87e226bcf51bc928ac68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT3_H&#160;&#160;&#160;(0x0008)       /* ADC10 Sample Hold Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4142323b1abeca2f7bf81d476247804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_0&#160;&#160;&#160;(0*0x100u)     /* ADC10 Sample Hold Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabfcc6bb169a7b2df3324ff59717d349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_1&#160;&#160;&#160;(1*0x100u)     /* ADC10 Sample Hold Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27ccce705e22c04b63cab79ec9b55688"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_2&#160;&#160;&#160;(2*0x100u)     /* ADC10 Sample Hold Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35a3ec175f2c2d50c908d9d5342c2a0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_3&#160;&#160;&#160;(3*0x100u)     /* ADC10 Sample Hold Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0538c6ce245fc8bd63264207306c735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_4&#160;&#160;&#160;(4*0x100u)     /* ADC10 Sample Hold Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a158db6ded0a9ed509f477dc75a1ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_5&#160;&#160;&#160;(5*0x100u)     /* ADC10 Sample Hold Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a401c073778a8bc38b424dc6039d08d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_6&#160;&#160;&#160;(6*0x100u)     /* ADC10 Sample Hold Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5615c8a463ac19a4755e5625322ed16f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_7&#160;&#160;&#160;(7*0x100u)     /* ADC10 Sample Hold Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac094946e6639c8adf34471f5cbc4ea71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_8&#160;&#160;&#160;(8*0x100u)     /* ADC10 Sample Hold Select 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f70c75cd7a8f6187458417377773ca0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_9&#160;&#160;&#160;(9*0x100u)     /* ADC10 Sample Hold Select 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac72ff6a9288960f3a62113f02741b3d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_10&#160;&#160;&#160;(10*0x100u)    /* ADC10 Sample Hold Select 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a3a84ec9c990f77a61d83abe837387f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_11&#160;&#160;&#160;(11*0x100u)    /* ADC10 Sample Hold Select 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69bee179040306a34089b01371059ad3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_12&#160;&#160;&#160;(12*0x100u)    /* ADC10 Sample Hold Select 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac83d9aff9b9dbf3420eedc7d9d031a18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_13&#160;&#160;&#160;(13*0x100u)    /* ADC10 Sample Hold Select 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab687da7d124bc8760d48f027bd050aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_14&#160;&#160;&#160;(14*0x100u)    /* ADC10 Sample Hold Select 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedbae8337b3a07ce3a17db81f4096f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_15&#160;&#160;&#160;(15*0x100u)    /* ADC10 Sample Hold Select 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gac6c66ba70eaf8cad6380c8b823f90081">ADC10_B_setupSamplingTimer()</a>.</p>

</div>
</div>
<a class="anchor" id="a3059a187b9bc67f2d9ba76e00fb6c8b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10BUSY&#160;&#160;&#160;(0x0001)       /* ADC10 Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gae2e9ba6e7015e11f1948754463260cd3">ADC10_B_disableConversions()</a>, and <a class="el" href="group__adc10__b__api.html#ga0013403fbc6c07884adaab549bb4d64c">ADC10_B_isBusy()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cda4d97b49126f8ebb7ac2af8057c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ0&#160;&#160;&#160;(0x0002)       /* ADC10 Conversion Sequence Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afada146ea21dfd8d361f3469f5fb1985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ1&#160;&#160;&#160;(0x0004)       /* ADC10 Conversion Sequence Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee439fe9647683d3b6a221a5e0083d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL0&#160;&#160;&#160;(0x0008)       /* ADC10 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a657906aaa5dbca37602d571d7bf4d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL1&#160;&#160;&#160;(0x0010)       /* ADC10 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19dd13143689ae5d882b14046524b947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV0&#160;&#160;&#160;(0x0020)       /* ADC10 Clock Divider Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a664505626149c40b4d8fda352f9f4dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV1&#160;&#160;&#160;(0x0040)       /* ADC10 Clock Divider Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae75b766971ba39f19d3ca17ee37b8610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV2&#160;&#160;&#160;(0x0080)       /* ADC10 Clock Divider Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec51f51f01ebf4c34013ccec27989e3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ISSH&#160;&#160;&#160;(0x0100)       /* ADC10 Invert Sample Hold Signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga19ebe69cb12d6194adbbb42a9e343995">ADC10_B_setSampleHoldSignalInversion()</a>.</p>

</div>
</div>
<a class="anchor" id="ad32f57a706842a092ced5d3733cfb1a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHP&#160;&#160;&#160;(0x0200)       /* ADC10 Sample/Hold Pulse Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga0124c25707ff0da0fbc6ce42dc87bf11">ADC10_B_disableSamplingTimer()</a>, and <a class="el" href="group__adc10__b__api.html#gac6c66ba70eaf8cad6380c8b823f90081">ADC10_B_setupSamplingTimer()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e45b771221b64bcbe75ad3d8c7984e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS0&#160;&#160;&#160;(0x0400)       /* ADC10 Sample/Hold Source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acef913b925303c12fb89d882492f55b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS1&#160;&#160;&#160;(0x0800)       /* ADC10 Sample/Hold Source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24facae5578a1ba963dc14e1becda40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10BUSY_L&#160;&#160;&#160;(0x0001)       /* ADC10 Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3794b8860646eae8600e82fc769b832d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ0_L&#160;&#160;&#160;(0x0002)       /* ADC10 Conversion Sequence Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53037787c10247d053bd6c63af1b91e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ1_L&#160;&#160;&#160;(0x0004)       /* ADC10 Conversion Sequence Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a259af94e998abd220c9d0fc7e6f4f818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL0_L&#160;&#160;&#160;(0x0008)       /* ADC10 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20c50653df62ae6c5968e3307acbc441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL1_L&#160;&#160;&#160;(0x0010)       /* ADC10 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a545961a09873d499ba15f1ea6d56e45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV0_L&#160;&#160;&#160;(0x0020)       /* ADC10 Clock Divider Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb6c77f8ff66b4430484dab756b960e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV1_L&#160;&#160;&#160;(0x0040)       /* ADC10 Clock Divider Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2a61f0faf674300a8570f518a682c3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV2_L&#160;&#160;&#160;(0x0080)       /* ADC10 Clock Divider Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29c676f192ba3bfc70c36601bd1d92e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ISSH_H&#160;&#160;&#160;(0x0001)       /* ADC10 Invert Sample Hold Signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9b2fef5e8ce21f8570b741ffc8ac75b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHP_H&#160;&#160;&#160;(0x0002)       /* ADC10 Sample/Hold Pulse Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6060f63fb29c445fbb152b7fd4e0d75f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS0_H&#160;&#160;&#160;(0x0004)       /* ADC10 Sample/Hold Source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7916b70ca7e85119bdffc1340abbb4b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS1_H&#160;&#160;&#160;(0x0008)       /* ADC10 Sample/Hold Source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f993272e9dc17dab09d81c07e32a34a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ_0&#160;&#160;&#160;(0*2u)         /* ADC10 Conversion Sequence Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9260f04b7590d09e824b73d53810294c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ_1&#160;&#160;&#160;(1*2u)         /* ADC10 Conversion Sequence Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7424f4f850eac3e23c1735630af81e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ_2&#160;&#160;&#160;(2*2u)         /* ADC10 Conversion Sequence Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03d39802986ecfd667fac61119e1e0af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ_3&#160;&#160;&#160;(3*2u)         /* ADC10 Conversion Sequence Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gae2e9ba6e7015e11f1948754463260cd3">ADC10_B_disableConversions()</a>.</p>

</div>
</div>
<a class="anchor" id="a0916360b5233d8fe027424e8cdbe014c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL_0&#160;&#160;&#160;(0*8u)         /* ADC10 Clock Source Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa650f0c0d6fb63ef7f5742b158bef408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL_1&#160;&#160;&#160;(1*8u)         /* ADC10 Clock Source Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3289cdeab0004d01a1189493babcdeb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL_2&#160;&#160;&#160;(2*8u)         /* ADC10 Clock Source Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31e1eb683f1c01ff2c84b7f2affe0cc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL_3&#160;&#160;&#160;(3*8u)         /* ADC10 Clock Source Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a304d66eedbb947b26f33f59d5f11696a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_0&#160;&#160;&#160;(0*0x20u)      /* ADC10 Clock Divider Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9258f829ec7b814dc0e8efe55a4a5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_1&#160;&#160;&#160;(1*0x20u)      /* ADC10 Clock Divider Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01ef5bb3ed76cfd4ccf4f62b4f5427ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_2&#160;&#160;&#160;(2*0x20u)      /* ADC10 Clock Divider Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ecf5c4614f0a2d9992b546c6a39df7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_3&#160;&#160;&#160;(3*0x20u)      /* ADC10 Clock Divider Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6dade254f8a2ed894586fb62d9e1bbc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_4&#160;&#160;&#160;(4*0x20u)      /* ADC10 Clock Divider Select: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fef65f6b3a6580520d8c7ada1902f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_5&#160;&#160;&#160;(5*0x20u)      /* ADC10 Clock Divider Select: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c9379257e9ffb2fe767c0d5cd81d5d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_6&#160;&#160;&#160;(6*0x20u)      /* ADC10 Clock Divider Select: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c01224925367104eaf93fce39f22dcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_7&#160;&#160;&#160;(7*0x20u)      /* ADC10 Clock Divider Select: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ae32045c5ceee5a88475928803deb4364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS_0&#160;&#160;&#160;(0*0x400u)     /* ADC10 Sample/Hold Source: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9797610701af836de717d85bd3fd8caa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS_1&#160;&#160;&#160;(1*0x400u)     /* ADC10 Sample/Hold Source: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9dbecf2dc13bd26ed97274e329cc363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS_2&#160;&#160;&#160;(2*0x400u)     /* ADC10 Sample/Hold Source: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a549ddb177f48c564253ea07dd05a8568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS_3&#160;&#160;&#160;(3*0x400u)     /* ADC10 Sample/Hold Source: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ed2767bcf43883aae3c970a7f442ffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10REFBURST&#160;&#160;&#160;(0x0001)       /* ADC10 Reference Burst */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gaa1f3a3df3dc448ca32c04a9454365a9a">ADC10_B_disableReferenceBurst()</a>, and <a class="el" href="group__adc10__b__api.html#ga7e81996b995701f432a2c5c7481793fd">ADC10_B_enableReferenceBurst()</a>.</p>

</div>
</div>
<a class="anchor" id="a6cac23dfa9676387ffc7b062f37ffd3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SR&#160;&#160;&#160;(0x0004)       /* ADC10 Sampling Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga59e1508e05b26f0e3061281dea0fcf03">ADC10_B_setReferenceBufferSamplingRate()</a>.</p>

</div>
</div>
<a class="anchor" id="aafbf1f40053381f44bde9a1b72a827db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DF&#160;&#160;&#160;(0x0008)       /* ADC10 Data Format */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#gaf9782a3322845118dffb5cbd888c7bd2">ADC10_B_setDataReadBackFormat()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ef1f1c1dd06bb0b514311ba6a785657"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10RES&#160;&#160;&#160;(0x0010)       /* ADC10 Resolution Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>, and <a class="el" href="group__adc10__b__api.html#ga635a581296b9b84f849e51d893e67964">ADC10_B_setResolution()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ed9604eb677105e6b09442db119ecf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV0&#160;&#160;&#160;(0x0100)       /* ADC10 predivider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa48b9e56a21cca3867ca3b6ef5dba94d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV1&#160;&#160;&#160;(0x0200)       /* ADC10 predivider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af00a479009f4a1f8002ddd8e8430aa05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10REFBURST_L&#160;&#160;&#160;(0x0001)       /* ADC10 Reference Burst */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0522e0d838d8c76487fcaf93d94ca500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SR_L&#160;&#160;&#160;(0x0004)       /* ADC10 Sampling Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aacc5506e416ac2b87df51f8b17a40b2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DF_L&#160;&#160;&#160;(0x0008)       /* ADC10 Data Format */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee55b4e91cfc7751040115ccb26414ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10RES_L&#160;&#160;&#160;(0x0010)       /* ADC10 Resolution Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b547b674786f4d6f1c26944aa7f0516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV0_H&#160;&#160;&#160;(0x0001)       /* ADC10 predivider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e1c9d4f6165601d44258132acd72d27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV1_H&#160;&#160;&#160;(0x0002)       /* ADC10 predivider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09573c5d1c08c249f650045451d68921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV_0&#160;&#160;&#160;(0x0000)       /* ADC10 predivider /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c91a2a11d662b06bdd932557a620382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV_1&#160;&#160;&#160;(0x0100)       /* ADC10 predivider /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b67029e13fb6368f465bcc043335152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV_2&#160;&#160;&#160;(0x0200)       /* ADC10 predivider /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69194e491d8132cc34ff359d6a4dc5b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV_3&#160;&#160;&#160;(0x0300)       /* ADC10 predivider reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc10__b__api.html#ga2dab889cc572469ffe5ba4c2761d6610">ADC10_B_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac57f787ab14a617cdaff3d09b48815aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV__1&#160;&#160;&#160;(0x0000)       /* ADC10 predivider /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af69c663ee907096756d9357a4794329e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV__4&#160;&#160;&#160;(0x0100)       /* ADC10 predivider /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5c0f0179b8b6e81644d004afd81097c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV__64&#160;&#160;&#160;(0x0200)       /* ADC10 predivider /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9110fbd15a6f8b3eec3275289a53de0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH0&#160;&#160;&#160;(0x0001)       /* ADC10 Input Channel Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11a9ce1d06f401c6ef897920fe42c290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH1&#160;&#160;&#160;(0x0002)       /* ADC10 Input Channel Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d379ca70df0f820b33b7d1d6a0f9562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH2&#160;&#160;&#160;(0x0004)       /* ADC10 Input Channel Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68f63202d8629284ec8a361411cc6a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH3&#160;&#160;&#160;(0x0008)       /* ADC10 Input Channel Select Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeeb5cf7191b5ab832d8dd5614e811379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF0&#160;&#160;&#160;(0x0010)       /* ADC10 Select Reference Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d726d3509a182bbb663bc4348e71ef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF1&#160;&#160;&#160;(0x0020)       /* ADC10 Select Reference Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a318a1ecc3cd6e41674d5ddecd50994b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF2&#160;&#160;&#160;(0x0040)       /* ADC10 Select Reference Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c2982b6240efb88c018ee9e782ccd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH0_L&#160;&#160;&#160;(0x0001)       /* ADC10 Input Channel Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace15b72f6fef0b52aa0b77b0d7945898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH1_L&#160;&#160;&#160;(0x0002)       /* ADC10 Input Channel Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a552fd8919538c77a2acc4cba350363de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH2_L&#160;&#160;&#160;(0x0004)       /* ADC10 Input Channel Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1357173e5da9778f155f04133647a65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH3_L&#160;&#160;&#160;(0x0008)       /* ADC10 Input Channel Select Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2551d9315a28a11188fa754a0b422cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF0_L&#160;&#160;&#160;(0x0010)       /* ADC10 Select Reference Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69b8794fb10ed8a53b5d97d45e2e5f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF1_L&#160;&#160;&#160;(0x0020)       /* ADC10 Select Reference Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a652f47307232bd4b405fbe338272f57c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF2_L&#160;&#160;&#160;(0x0040)       /* ADC10 Select Reference Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2acfead4ca11461ba8c3f20d187fcebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_0&#160;&#160;&#160;(0)            /* ADC10 Input Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a317466306d1f6355bcea34173ea5b51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_1&#160;&#160;&#160;(1)            /* ADC10 Input Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a5719260200e8f4434958ca400e45fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_2&#160;&#160;&#160;(2)            /* ADC10 Input Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a721a3dca252cae739bb6e172f77357b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_3&#160;&#160;&#160;(3)            /* ADC10 Input Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab37fec345d3c40a7c3561d045f031e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_4&#160;&#160;&#160;(4)            /* ADC10 Input Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa25ad7cac5d7f455a826eac5959554d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_5&#160;&#160;&#160;(5)            /* ADC10 Input Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a982b03d4abbba858cdfe1b0bc9fba649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_6&#160;&#160;&#160;(6)            /* ADC10 Input Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcf9b6bf071f08db42a05f3eeee15efd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_7&#160;&#160;&#160;(7)            /* ADC10 Input Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a728598b8b72597c4b336960f3adbee37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_8&#160;&#160;&#160;(8)            /* ADC10 Input Channel 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a404b32042101a21869516fb8c396eab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_9&#160;&#160;&#160;(9)            /* ADC10 Input Channel 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a37bbc7695ed64d2b6f033f9feb2ba013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_10&#160;&#160;&#160;(10)           /* ADC10 Input Channel 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4397c3b1d246aa5a2dbe0c8be1beacca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_11&#160;&#160;&#160;(11)           /* ADC10 Input Channel 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6fee804a642ef589a3922b9f4ae1fd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_12&#160;&#160;&#160;(12)           /* ADC10 Input Channel 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b4ab79ea449490a9d6ae32171b1f139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_13&#160;&#160;&#160;(13)           /* ADC10 Input Channel 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0df38f6d8b1ab1636159811d089ad45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_14&#160;&#160;&#160;(14)           /* ADC10 Input Channel 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39c756d22a6d4f3eefe83f625f4a242d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_15&#160;&#160;&#160;(15)           /* ADC10 Input Channel 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ec70cdaca19d2db58e6079a11632909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_0&#160;&#160;&#160;(0*0x10u)      /* ADC10 Select Reference 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0497020f959587643aa7e45edc0a86a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_1&#160;&#160;&#160;(1*0x10u)      /* ADC10 Select Reference 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc96a18b0e78a7dcf174628f6404685f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_2&#160;&#160;&#160;(2*0x10u)      /* ADC10 Select Reference 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2cb5daba379d8a2bccccc658ba41471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_3&#160;&#160;&#160;(3*0x10u)      /* ADC10 Select Reference 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad214865209e4ab02e2c07924a21204c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_4&#160;&#160;&#160;(4*0x10u)      /* ADC10 Select Reference 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac341765b3eca0c419dd36c9b3d9d13e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_5&#160;&#160;&#160;(5*0x10u)      /* ADC10 Select Reference 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bd84b57e9b1dc58b0e3d6e69730a0fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_6&#160;&#160;&#160;(6*0x10u)      /* ADC10 Select Reference 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafd0408abeae2c384e33ad6d1acedd67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_7&#160;&#160;&#160;(7*0x10u)      /* ADC10 Select Reference 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabb595a63324c29b96384f188d82b3b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IE0&#160;&#160;&#160;(0x0001)       /* ADC10_A Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78bac3e73a9e1fef6ba5d082c920ffcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INIE&#160;&#160;&#160;(0x0002)       /* ADC10_A Interrupt enable for the inside of window of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34043a999d933d0aa9f82523bfdac34f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10LOIE&#160;&#160;&#160;(0x0004)       /* ADC10_A Interrupt enable for lower threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4bd3a1151ea3610493f174acac5a889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10HIIE&#160;&#160;&#160;(0x0008)       /* ADC10_A Interrupt enable for upper threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fbf434ffcc6bf90eaf13d4cb9f16192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10OVIE&#160;&#160;&#160;(0x0010)       /* ADC10_A ADC10MEM overflow Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accff983733c0bac1a26a7560039d43d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10TOVIE&#160;&#160;&#160;(0x0020)       /* ADC10_A conversion-time-overflow Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4727e4cfabd16f9eef63fdca6b09292d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IE0_L&#160;&#160;&#160;(0x0001)       /* ADC10_A Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2548117532bede2e83739df5ffa99c32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INIE_L&#160;&#160;&#160;(0x0002)       /* ADC10_A Interrupt enable for the inside of window of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8e326973e52cba63fa441b3c6f81a86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10LOIE_L&#160;&#160;&#160;(0x0004)       /* ADC10_A Interrupt enable for lower threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56578a95b3a9dfe9d69dd66b0d22985a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10HIIE_L&#160;&#160;&#160;(0x0008)       /* ADC10_A Interrupt enable for upper threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e2b5b2a51a666c3ccc78f0bd18c98d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10OVIE_L&#160;&#160;&#160;(0x0010)       /* ADC10_A ADC10MEM overflow Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abeb7c8f630e92a7935498e833dedc282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10TOVIE_L&#160;&#160;&#160;(0x0020)       /* ADC10_A conversion-time-overflow Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22d8a96086b9d3cd548d3903910b24fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IFG0&#160;&#160;&#160;(0x0001)       /* ADC10_A Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ed5b6c1391def2aeeb8bb5e0956dca8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INIFG&#160;&#160;&#160;(0x0002)       /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e12164469f8b0b5dbd2e3c2c110c01a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10LOIFG&#160;&#160;&#160;(0x0004)       /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade26aeb4eb767116928a86e27638b729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10HIIFG&#160;&#160;&#160;(0x0008)       /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca243d41fb693f6915ead8407ecb58cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10OVIFG&#160;&#160;&#160;(0x0010)       /* ADC10_A ADC10MEM overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2004ecdbde34bae10b96a95aa73da22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10TOVIFG&#160;&#160;&#160;(0x0020)       /* ADC10_A conversion-time-overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5426f0c207f6d0fda9cea30f9412920c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IFG0_L&#160;&#160;&#160;(0x0001)       /* ADC10_A Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81f6dd143336990a0569218a440a688d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INIFG_L&#160;&#160;&#160;(0x0002)       /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01db79eb3772f88e0d10f0ab34ce3f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10LOIFG_L&#160;&#160;&#160;(0x0004)       /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a810db92161bfceeef6d16f35136ca98e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10HIIFG_L&#160;&#160;&#160;(0x0008)       /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d2d9213fc77f01c34e9ceb2664db957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10OVIFG_L&#160;&#160;&#160;(0x0010)       /* ADC10_A ADC10MEM overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a37ab187c9d20896f9437ac39d289b8bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10TOVIFG_L&#160;&#160;&#160;(0x0020)       /* ADC10_A conversion-time-overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6812be274b05cecf93925e6a5fa1bf63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad8ce05a10764aba56ad8be494f99243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10OVIFG&#160;&#160;&#160;(0x0002)       /* ADC10OVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a385a81394dc504510fb8b1111dc18909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10TOVIFG&#160;&#160;&#160;(0x0004)       /* ADC10TOVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab32e521497b3959e6c2b2dc78ac93ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10HIIFG&#160;&#160;&#160;(0x0006)       /* ADC10HIIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa91e7a9c8f0e58a6ab9d4ef8d54e5d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10LOIFG&#160;&#160;&#160;(0x0008)       /* ADC10LOIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec646eab0a35ac69da5c66f5ce4ecf76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10INIFG&#160;&#160;&#160;(0x000A)       /* ADC10INIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e2ddc49e6b3b257a585965a62ac6e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10IFG&#160;&#160;&#160;(0x000C)       /* ADC10IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ce6bb79917f86bf9619f96b91e9b307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL0&#160;&#160;&#160;(0x0000)       /* Comparator D Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga62b36f4642fe383d8d6dab3967d2d1f6">COMP_D_initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a145d8e8adfe776e374f91b1bc0a46675"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ce6bb79917f86bf9619f96b91e9b307">OFS_CDCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a682afd91df7ec9489856bdbb0f2e6be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ce6bb79917f86bf9619f96b91e9b307">OFS_CDCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2dbdc490c431cdd51e400d6a586e6dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL1&#160;&#160;&#160;(0x0002)       /* Comparator D Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga0f20d6608c9b973d5bcd8b2bfbf01aec">COMP_D_disable()</a>, <a class="el" href="group__comp__d__api.html#ga6b88963e55ec1e06163a4d0144d2fb4f">COMP_D_enable()</a>, <a class="el" href="group__comp__d__api.html#ga62b36f4642fe383d8d6dab3967d2d1f6">COMP_D_initialize()</a>, <a class="el" href="group__comp__d__api.html#gaa2ed3a22e18c16ceadcbd30b09683f0c">COMP_D_interruptSetEdgeDirection()</a>, <a class="el" href="group__comp__d__api.html#gae206cfe923b3de9703a981fc6e91f459">COMP_D_interruptToggleEdgeDirection()</a>, <a class="el" href="group__comp__d__api.html#gad75a49b4c33d04ef67d62b64002f7ec1">COMP_D_IOSwap()</a>, <a class="el" href="group__comp__d__api.html#ga8e8e14dbcc342cc3b295d192acc6a504">COMP_D_outputValue()</a>, <a class="el" href="group__comp__d__api.html#gad5884791ed910dab154a7ab05a3bf5a4">COMP_D_setReferenceVoltage()</a>, <a class="el" href="group__comp__d__api.html#ga4882aef50357e33664f8cc092877a829">COMP_D_shortInputs()</a>, and <a class="el" href="group__comp__d__api.html#ga6ee38d4e712593b8686054b6e3fecdf0">COMP_D_unshortInputs()</a>.</p>

</div>
</div>
<a class="anchor" id="a12831877d01cbd0b803e1042ea018846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2dbdc490c431cdd51e400d6a586e6dc">OFS_CDCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adfc62ee3e01cacabd863d7eb26db48ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2dbdc490c431cdd51e400d6a586e6dc">OFS_CDCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee6fa52e59a00fdee1e7de3f46673163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL2&#160;&#160;&#160;(0x0004)       /* Comparator D Control Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga62b36f4642fe383d8d6dab3967d2d1f6">COMP_D_initialize()</a>, <a class="el" href="group__comp__d__api.html#gada409df67552e45bfdedac871c85bcce">COMP_D_setReferenceAccuracy()</a>, and <a class="el" href="group__comp__d__api.html#gad5884791ed910dab154a7ab05a3bf5a4">COMP_D_setReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="a8467bb15a20dea7f53e4a05ac628e710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee6fa52e59a00fdee1e7de3f46673163">OFS_CDCTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44e20c104c0a1def20854a4035260b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee6fa52e59a00fdee1e7de3f46673163">OFS_CDCTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc594757d60f2b386bcee6e80228aad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL3&#160;&#160;&#160;(0x0006)       /* Comparator D Control Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga493ad393f3b728a9fa54fab2a4209a31">COMP_D_disableInputBuffer()</a>, <a class="el" href="group__comp__d__api.html#ga3570e08ed8be79f4fae7de9abf504c2c">COMP_D_enableInputBuffer()</a>, and <a class="el" href="group__comp__d__api.html#ga62b36f4642fe383d8d6dab3967d2d1f6">COMP_D_initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ad5bde8c9546bdb1ab4b028919e4f4fc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc594757d60f2b386bcee6e80228aad7">OFS_CDCTL3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65a163b99e84387b1f896098724f1ff1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDCTL3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc594757d60f2b386bcee6e80228aad7">OFS_CDCTL3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a29a65816201eef608d6914d84ecf2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDINT&#160;&#160;&#160;(0x000C)       /* Comparator D Interrupt Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga5e665826b916e93f92a97dd5803b13b5">COMP_D_clearInterrupt()</a>, <a class="el" href="group__comp__d__api.html#ga1a5187211110d3425e9f546a1ccce837">COMP_D_disableInterrupt()</a>, <a class="el" href="group__comp__d__api.html#ga4e71b7ba739eff207e8a7ee1ad7e2ca5">COMP_D_enableInterrupt()</a>, <a class="el" href="group__comp__d__api.html#ga9a23aa69feb628149085beff8afc3312">COMP_D_getInterruptStatus()</a>, and <a class="el" href="group__comp__d__api.html#ga62b36f4642fe383d8d6dab3967d2d1f6">COMP_D_initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a301c44cdca6fabfca2581b764096a00d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDINT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2a29a65816201eef608d6914d84ecf2e">OFS_CDINT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61840614053c040280c378236afb63ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDINT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2a29a65816201eef608d6914d84ecf2e">OFS_CDINT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03e883b9dfd02737254de9929b072f94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDIV&#160;&#160;&#160;(0x000E)       /* Comparator D Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58b67566543ebb42ac8a0e85bbbae9d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03e883b9dfd02737254de9929b072f94">OFS_CDIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bc651b1bfaa6a70dabbfedf04e99fd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CDIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03e883b9dfd02737254de9929b072f94">OFS_CDIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a268bccfe0bb1122ee56f3a461223e9e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL0&#160;&#160;&#160;(0x0001)       /* Comp. D Pos. Channel Input Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aebc2a16af6a3cb3be348140f3df58f08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL1&#160;&#160;&#160;(0x0002)       /* Comp. D Pos. Channel Input Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c29f2cb18520f1fc724f7590d11d1b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL2&#160;&#160;&#160;(0x0004)       /* Comp. D Pos. Channel Input Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a556c0615687b89b6e211479354db87eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL3&#160;&#160;&#160;(0x0008)       /* Comp. D Pos. Channel Input Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a05e12ef17b2608622e82e90070ea956e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPEN&#160;&#160;&#160;(0x0080)       /* Comp. D Pos. Channel Input Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga62b36f4642fe383d8d6dab3967d2d1f6">COMP_D_initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ab979d2a6a96bd979f0609974f4d36953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL0&#160;&#160;&#160;(0x0100)       /* Comp. D Neg. Channel Input Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7fd980d6e6cf9cc33e94f3caa864440"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL1&#160;&#160;&#160;(0x0200)       /* Comp. D Neg. Channel Input Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7eb30961f452383bcef1d1ef7e2ff1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL2&#160;&#160;&#160;(0x0400)       /* Comp. D Neg. Channel Input Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0b20aeb80b5a19a43052c6aa93a096c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL3&#160;&#160;&#160;(0x0800)       /* Comp. D Neg. Channel Input Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad795023d4ee46b6fef0511009109fc81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMEN&#160;&#160;&#160;(0x8000)       /* Comp. D Neg. Channel Input Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga62b36f4642fe383d8d6dab3967d2d1f6">COMP_D_initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="addb84d93b46e9bf8ef754d960cefaace"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL0_L&#160;&#160;&#160;(0x0001)       /* Comp. D Pos. Channel Input Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a5d614d6a7ed1b5445cd8b43cfaebf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL1_L&#160;&#160;&#160;(0x0002)       /* Comp. D Pos. Channel Input Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a676e38ea8deb63aa08f80c4c227558f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL2_L&#160;&#160;&#160;(0x0004)       /* Comp. D Pos. Channel Input Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1160a5140a78bd12051673a9eb177980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL3_L&#160;&#160;&#160;(0x0008)       /* Comp. D Pos. Channel Input Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaf32a8839a7b6a6e9cabe8fb8459ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPEN_L&#160;&#160;&#160;(0x0080)       /* Comp. D Pos. Channel Input Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43a2836d1dba157f9be934acd20a5607"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL0_H&#160;&#160;&#160;(0x0001)       /* Comp. D Neg. Channel Input Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96af5956a51b8fcccb356773cfc7ab7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL1_H&#160;&#160;&#160;(0x0002)       /* Comp. D Neg. Channel Input Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04ee42ee5ad84be612464f9ca2c9cc4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL2_H&#160;&#160;&#160;(0x0004)       /* Comp. D Neg. Channel Input Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9594a55d5dbe8dcfb5ced203648721e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL3_H&#160;&#160;&#160;(0x0008)       /* Comp. D Neg. Channel Input Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcfa64ea0678ff586cd5e7233e993241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMEN_H&#160;&#160;&#160;(0x0080)       /* Comp. D Neg. Channel Input Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67c8d1100c77f0a820874e8edd5d8ea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_0&#160;&#160;&#160;(0x0000)       /* Comp. D V+ terminal Input Select: Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6472bf3b9213af1d0f61f4ddb528d983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_1&#160;&#160;&#160;(0x0001)       /* Comp. D V+ terminal Input Select: Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41c304ee0f0b8783c7811db372561a32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_2&#160;&#160;&#160;(0x0002)       /* Comp. D V+ terminal Input Select: Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af084b98d8cc3330ad968a1e27cf3930a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_3&#160;&#160;&#160;(0x0003)       /* Comp. D V+ terminal Input Select: Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaab92e754d7f88fbb5f40b419d671b1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_4&#160;&#160;&#160;(0x0004)       /* Comp. D V+ terminal Input Select: Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1dfab47766ab509a5d71e1a901014d1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_5&#160;&#160;&#160;(0x0005)       /* Comp. D V+ terminal Input Select: Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50f758eeb8d260a457ed0b754233fa80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_6&#160;&#160;&#160;(0x0006)       /* Comp. D V+ terminal Input Select: Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a28bb4a0a971f902614c1dcdb31164296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_7&#160;&#160;&#160;(0x0007)       /* Comp. D V+ terminal Input Select: Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab869748ccad7c625ec181d9680b60fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_8&#160;&#160;&#160;(0x0008)       /* Comp. D V+ terminal Input Select: Channel 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6b4164246e2f139a809be81a83fac43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_9&#160;&#160;&#160;(0x0009)       /* Comp. D V+ terminal Input Select: Channel 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68f86fcf87e8434bac401cc829787246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_10&#160;&#160;&#160;(0x000A)       /* Comp. D V+ terminal Input Select: Channel 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac36b736b92aa343d048e8784a99d2891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_11&#160;&#160;&#160;(0x000B)       /* Comp. D V+ terminal Input Select: Channel 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b572a2021ee76ad423dff431ed24da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_12&#160;&#160;&#160;(0x000C)       /* Comp. D V+ terminal Input Select: Channel 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02ea9fe539c0cbc10dbb406005efda45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_13&#160;&#160;&#160;(0x000D)       /* Comp. D V+ terminal Input Select: Channel 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27cd217ef3af5ff760cfd03dff9646bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_14&#160;&#160;&#160;(0x000E)       /* Comp. D V+ terminal Input Select: Channel 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43d0fa874192a58f2b1e7cdf28fb989f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIPSEL_15&#160;&#160;&#160;(0x000F)       /* Comp. D V+ terminal Input Select: Channel 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b3140e733ac474ae97367c9a4dccd3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_0&#160;&#160;&#160;(0x0000)       /* Comp. D V- Terminal Input Select: Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17e632a13639136bacd96242f30601c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_1&#160;&#160;&#160;(0x0100)       /* Comp. D V- Terminal Input Select: Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a79198f1cc91e2522bb9d9eda9332de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_2&#160;&#160;&#160;(0x0200)       /* Comp. D V- Terminal Input Select: Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb0f03356734387b38d1b22b90f1037e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_3&#160;&#160;&#160;(0x0300)       /* Comp. D V- Terminal Input Select: Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c323b945747e16d545f1f185de8a540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_4&#160;&#160;&#160;(0x0400)       /* Comp. D V- Terminal Input Select: Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ff40c0d7a02c9169f7dad37be9f413d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_5&#160;&#160;&#160;(0x0500)       /* Comp. D V- Terminal Input Select: Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19268a4b41f1e00ebdb5f7cc630b7fae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_6&#160;&#160;&#160;(0x0600)       /* Comp. D V- Terminal Input Select: Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83cc7968a09a76b5f64e3d320e53a3ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_7&#160;&#160;&#160;(0x0700)       /* Comp. D V- Terminal Input Select: Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31b723242b07355b323f09fafee2bd80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_8&#160;&#160;&#160;(0x0800)       /* Comp. D V- terminal Input Select: Channel 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f085a8638b60e62c4c3087128492a86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_9&#160;&#160;&#160;(0x0900)       /* Comp. D V- terminal Input Select: Channel 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaf28f43b1661d906fc1bb06bc93f6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_10&#160;&#160;&#160;(0x0A00)       /* Comp. D V- terminal Input Select: Channel 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91725fc15e1f5bbcef9c84c69929e44f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_11&#160;&#160;&#160;(0x0B00)       /* Comp. D V- terminal Input Select: Channel 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e597d687c04e5740299d0c865e51cbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_12&#160;&#160;&#160;(0x0C00)       /* Comp. D V- terminal Input Select: Channel 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cc511470346fda97fa155fe45f173bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_13&#160;&#160;&#160;(0x0D00)       /* Comp. D V- terminal Input Select: Channel 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0e4ad128f3fbcd9559512f16bf93ad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_14&#160;&#160;&#160;(0x0E00)       /* Comp. D V- terminal Input Select: Channel 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa111bbfcd76b8e77287121bd1ff640c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIMSEL_15&#160;&#160;&#160;(0x0F00)       /* Comp. D V- terminal Input Select: Channel 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1e56d659025c9b38ff6808004e5769f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDOUT&#160;&#160;&#160;(0x0001)       /* Comp. D Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga8e8e14dbcc342cc3b295d192acc6a504">COMP_D_outputValue()</a>.</p>

</div>
</div>
<a class="anchor" id="a7c1bfdbd6c6d9ec10bc461410efbbfc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDOUTPOL&#160;&#160;&#160;(0x0002)       /* Comp. D Output Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a746030e3367a94169bcce24a0ebee56e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDF&#160;&#160;&#160;(0x0004)       /* Comp. D Enable Output Filter */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea5112f2dd49122ff24e1720589387ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIES&#160;&#160;&#160;(0x0008)       /* Comp. D Interrupt Edge Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#gaa2ed3a22e18c16ceadcbd30b09683f0c">COMP_D_interruptSetEdgeDirection()</a>, and <a class="el" href="group__comp__d__api.html#gae206cfe923b3de9703a981fc6e91f459">COMP_D_interruptToggleEdgeDirection()</a>.</p>

</div>
</div>
<a class="anchor" id="a8f820d04db719c552a607792bc74f7d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDSHORT&#160;&#160;&#160;(0x0010)       /* Comp. D Input Short */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga4882aef50357e33664f8cc092877a829">COMP_D_shortInputs()</a>, and <a class="el" href="group__comp__d__api.html#ga6ee38d4e712593b8686054b6e3fecdf0">COMP_D_unshortInputs()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c1231435dbb6459d328271a627aa305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDEX&#160;&#160;&#160;(0x0020)       /* Comp. D Exchange Inputs */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#gad75a49b4c33d04ef67d62b64002f7ec1">COMP_D_IOSwap()</a>.</p>

</div>
</div>
<a class="anchor" id="a48d3efc850670adbbb616c91734bb41e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDFDLY0&#160;&#160;&#160;(0x0040)       /* Comp. D Filter delay Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ba6b147b1b8fea32863261084bd7902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDFDLY1&#160;&#160;&#160;(0x0080)       /* Comp. D Filter delay Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae64236dd45a22bfe481e73b971c2cd78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDON&#160;&#160;&#160;(0x0400)       /* Comp. D enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga0f20d6608c9b973d5bcd8b2bfbf01aec">COMP_D_disable()</a>, and <a class="el" href="group__comp__d__api.html#ga6b88963e55ec1e06163a4d0144d2fb4f">COMP_D_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ada8d86ed83b30c0a2384952676981019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDMRVL&#160;&#160;&#160;(0x0800)       /* Comp. D CDMRV Level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a210d6e0cb5f454b4879d5cf8dc58e3ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDMRVS&#160;&#160;&#160;(0x1000)       /* Comp. D Output selects between VREF0 or VREF1*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#gad5884791ed910dab154a7ab05a3bf5a4">COMP_D_setReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="aab3c448c526ed8cf3d75956bac58a7e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDOUT_L&#160;&#160;&#160;(0x0001)       /* Comp. D Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab39f5c55258e93be4827260647792c56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDOUTPOL_L&#160;&#160;&#160;(0x0002)       /* Comp. D Output Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c85d1bab0e8093390531c6a358e4853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDF_L&#160;&#160;&#160;(0x0004)       /* Comp. D Enable Output Filter */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81e9b130f75463a9147858d19b50ac91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIES_L&#160;&#160;&#160;(0x0008)       /* Comp. D Interrupt Edge Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19b29f5133a2fc3d9922ae54d7109bf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDSHORT_L&#160;&#160;&#160;(0x0010)       /* Comp. D Input Short */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a6c6781d840ae13b42ac9deec5d257c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDEX_L&#160;&#160;&#160;(0x0020)       /* Comp. D Exchange Inputs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b7fbb097a611c8e69e3a965bab1d5b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDFDLY0_L&#160;&#160;&#160;(0x0040)       /* Comp. D Filter delay Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d322eae7c761335d909920604242d4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDFDLY1_L&#160;&#160;&#160;(0x0080)       /* Comp. D Filter delay Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53a6a41bf944158eb9a953b5f83bc9be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDON_H&#160;&#160;&#160;(0x0004)       /* Comp. D enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a838741b24cbbc4a331ad10fe3104ccf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDMRVL_H&#160;&#160;&#160;(0x0008)       /* Comp. D CDMRV Level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a92928156edd840eafe5161849d1f2ee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDMRVS_H&#160;&#160;&#160;(0x0010)       /* Comp. D Output selects between VREF0 or VREF1*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a552e9414ad03e5a0304f2a73b05eac9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDFDLY_0&#160;&#160;&#160;(0x0000)       /* Comp. D Filter delay 0 : 450ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad28f0bb4dc5ff755535815b2f66b2966"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDFDLY_1&#160;&#160;&#160;(0x0040)       /* Comp. D Filter delay 1 : 900ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f5d9340662148428525c2be2da0a29a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDFDLY_2&#160;&#160;&#160;(0x0080)       /* Comp. D Filter delay 2 : 1800ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca7b96a4437a15c6d7fc93c9ed2a2221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDFDLY_3&#160;&#160;&#160;(0x00C0)       /* Comp. D Filter delay 3 : 3600ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47849b1964297d944d06782479aa637b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF00&#160;&#160;&#160;(0x0001)       /* Comp. D Reference 0 Resistor Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b07b0f1ea271b3d61c68d7d36e0c326"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF01&#160;&#160;&#160;(0x0002)       /* Comp. D Reference 0 Resistor Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa949af3028f2ff01830cc917fa8d6f4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF02&#160;&#160;&#160;(0x0004)       /* Comp. D Reference 0 Resistor Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab03d726e6a34caf36ba7111c2d61234b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF03&#160;&#160;&#160;(0x0008)       /* Comp. D Reference 0 Resistor Select Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaedf5931ae7975e5bb6e10c856180d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF04&#160;&#160;&#160;(0x0010)       /* Comp. D Reference 0 Resistor Select Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53301bcd66e4fece35f6767f4f3ce850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRSEL&#160;&#160;&#160;(0x0020)       /* Comp. D Reference select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#ga62b36f4642fe383d8d6dab3967d2d1f6">COMP_D_initialize()</a>, and <a class="el" href="group__comp__d__api.html#gad5884791ed910dab154a7ab05a3bf5a4">COMP_D_setReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="ae432c32b58c31a70c4ebfac25da8076c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRS0&#160;&#160;&#160;(0x0040)       /* Comp. D Reference Source Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87ab51f0c9fa1876e04d68ce37495f52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRS1&#160;&#160;&#160;(0x0080)       /* Comp. D Reference Source Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4580125b635a994a593fe99e612194d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF10&#160;&#160;&#160;(0x0100)       /* Comp. D Reference 1 Resistor Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3781b926ce222633e525fdedb55dd78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF11&#160;&#160;&#160;(0x0200)       /* Comp. D Reference 1 Resistor Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88091e8cbd80e56950b985c3e8f44674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF12&#160;&#160;&#160;(0x0400)       /* Comp. D Reference 1 Resistor Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6cac6745c95171748af8e8b5dc27b66e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF13&#160;&#160;&#160;(0x0800)       /* Comp. D Reference 1 Resistor Select Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1113efaf67e83c1d4dc5a02a2b4045f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF14&#160;&#160;&#160;(0x1000)       /* Comp. D Reference 1 Resistor Select Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ae01f41e7a6efdd88b5b62c7163b3b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFL0&#160;&#160;&#160;(0x2000)       /* Comp. D Reference voltage level Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a5042747251fc452a7c4852e9e49355"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFL1&#160;&#160;&#160;(0x4000)       /* Comp. D Reference voltage level Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63b7c0ec82da7efe8a098b7c07db82ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFACC&#160;&#160;&#160;(0x8000)       /* Comp. D Reference Accuracy */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#gada409df67552e45bfdedac871c85bcce">COMP_D_setReferenceAccuracy()</a>.</p>

</div>
</div>
<a class="anchor" id="a8363ad8b6652f81b6244a022d19439e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF00_L&#160;&#160;&#160;(0x0001)       /* Comp. D Reference 0 Resistor Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f632e69d9085b56f89419ab5beb4e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF01_L&#160;&#160;&#160;(0x0002)       /* Comp. D Reference 0 Resistor Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abfcf49b93b49ac6ac9eb3411f7080ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF02_L&#160;&#160;&#160;(0x0004)       /* Comp. D Reference 0 Resistor Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55f68d7e608d58bfd13cdaa8b381949d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF03_L&#160;&#160;&#160;(0x0008)       /* Comp. D Reference 0 Resistor Select Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7102685ea442ce07ab82c82557a1c7b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF04_L&#160;&#160;&#160;(0x0010)       /* Comp. D Reference 0 Resistor Select Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35ebbc3abe1a08a8c54d23c457936d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRSEL_L&#160;&#160;&#160;(0x0020)       /* Comp. D Reference select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29bcab2052de13396c7a473d4daed761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRS0_L&#160;&#160;&#160;(0x0040)       /* Comp. D Reference Source Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8d0adeba7fd2086bb0ff02b61beebd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRS1_L&#160;&#160;&#160;(0x0080)       /* Comp. D Reference Source Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6df9883cd583b65ad8768e31d99a9a36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF10_H&#160;&#160;&#160;(0x0001)       /* Comp. D Reference 1 Resistor Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f278c879651f45f5db469bf5be225b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF11_H&#160;&#160;&#160;(0x0002)       /* Comp. D Reference 1 Resistor Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa84ffbecfa67e2a9366e22a72a75cdde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF12_H&#160;&#160;&#160;(0x0004)       /* Comp. D Reference 1 Resistor Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73183a1a6298519b30c9fb4727290174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF13_H&#160;&#160;&#160;(0x0008)       /* Comp. D Reference 1 Resistor Select Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4792165e4b78fc0c4eea187e35e061f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF14_H&#160;&#160;&#160;(0x0010)       /* Comp. D Reference 1 Resistor Select Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b063fdacd25bf582ad689ed7b442ba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFL0_H&#160;&#160;&#160;(0x0020)       /* Comp. D Reference voltage level Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73bd04d81eab4497191421ad569ab312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFL1_H&#160;&#160;&#160;(0x0040)       /* Comp. D Reference voltage level Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15516d47fbed246ae2305e475607208e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFACC_H&#160;&#160;&#160;(0x0080)       /* Comp. D Reference Accuracy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a446c02f49ee13bdeeb148ddb2655453b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_0&#160;&#160;&#160;(0x0000)       /* Comp. D Int. Ref.0 Select 0 : 1/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44d461aa8fd20ebc3b5bbc4688a69adc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_1&#160;&#160;&#160;(0x0001)       /* Comp. D Int. Ref.0 Select 1 : 2/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9920622c14e2f5abaa575a135b5a2178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_2&#160;&#160;&#160;(0x0002)       /* Comp. D Int. Ref.0 Select 2 : 3/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57c7e5da36672cd94e64e84f0fe72db2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_3&#160;&#160;&#160;(0x0003)       /* Comp. D Int. Ref.0 Select 3 : 4/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a49b3bcbae7ed0daeca3fe5d5e8601b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_4&#160;&#160;&#160;(0x0004)       /* Comp. D Int. Ref.0 Select 4 : 5/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5fa99987e1b0a46de3ad0ec08c33f7c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_5&#160;&#160;&#160;(0x0005)       /* Comp. D Int. Ref.0 Select 5 : 6/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a889e5cb5481eaa4fe270923ff2b33e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_6&#160;&#160;&#160;(0x0006)       /* Comp. D Int. Ref.0 Select 6 : 7/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54a6ec1f5e16a4289d86d7bcb00318b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_7&#160;&#160;&#160;(0x0007)       /* Comp. D Int. Ref.0 Select 7 : 8/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95c751e9288e3d9a66faa8f16e7d2555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_8&#160;&#160;&#160;(0x0008)       /* Comp. D Int. Ref.0 Select 0 : 9/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03c231fd57d46855ed64bdbb05f346de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_9&#160;&#160;&#160;(0x0009)       /* Comp. D Int. Ref.0 Select 1 : 10/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d3033cadc11cbd245b0093a2a9d76f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_10&#160;&#160;&#160;(0x000A)       /* Comp. D Int. Ref.0 Select 2 : 11/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2820ccc7d1f18bbb768d5f12c7288ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_11&#160;&#160;&#160;(0x000B)       /* Comp. D Int. Ref.0 Select 3 : 12/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a272138bcbd0a37b76f4bf590ae4de385"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_12&#160;&#160;&#160;(0x000C)       /* Comp. D Int. Ref.0 Select 4 : 13/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d7a9ec113cdfe0afc456e2da3cd8617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_13&#160;&#160;&#160;(0x000D)       /* Comp. D Int. Ref.0 Select 5 : 14/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dfc1f87f90fbce4f48c1860edcc30bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_14&#160;&#160;&#160;(0x000E)       /* Comp. D Int. Ref.0 Select 6 : 15/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe9b512d25063a1b0aa8f4134859b854"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_15&#160;&#160;&#160;(0x000F)       /* Comp. D Int. Ref.0 Select 7 : 16/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ad2a4238e9592f17e73ee5fb6c92753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_16&#160;&#160;&#160;(0x0010)       /* Comp. D Int. Ref.0 Select 0 : 17/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a986f4ce0eea2e5cc461b8e016bae99f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_17&#160;&#160;&#160;(0x0011)       /* Comp. D Int. Ref.0 Select 1 : 18/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d10bcfadc448491186fa3d148c9698e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_18&#160;&#160;&#160;(0x0012)       /* Comp. D Int. Ref.0 Select 2 : 19/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa07c030c73eed0eff379a9cc120f6db2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_19&#160;&#160;&#160;(0x0013)       /* Comp. D Int. Ref.0 Select 3 : 20/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a915c5cbffb729511e4ce5c04084c908f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_20&#160;&#160;&#160;(0x0014)       /* Comp. D Int. Ref.0 Select 4 : 21/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5801440910039268833ddbd73a7ef5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_21&#160;&#160;&#160;(0x0015)       /* Comp. D Int. Ref.0 Select 5 : 22/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94d7688bb478f8cfe7e404d33cad3965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_22&#160;&#160;&#160;(0x0016)       /* Comp. D Int. Ref.0 Select 6 : 23/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a989c6083ed5a1fccb516c23629c3ba7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_23&#160;&#160;&#160;(0x0017)       /* Comp. D Int. Ref.0 Select 7 : 24/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ddcdb10eab300ea5bf1073dbd878180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_24&#160;&#160;&#160;(0x0018)       /* Comp. D Int. Ref.0 Select 0 : 25/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c8649d2ff6b58cdfee80c0406544291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_25&#160;&#160;&#160;(0x0019)       /* Comp. D Int. Ref.0 Select 1 : 26/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4f70b90061088a04d3f3d0ebb550a12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_26&#160;&#160;&#160;(0x001A)       /* Comp. D Int. Ref.0 Select 2 : 27/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af90c0838c19c6ae7ba2710d3c8f4261b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_27&#160;&#160;&#160;(0x001B)       /* Comp. D Int. Ref.0 Select 3 : 28/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42ce9c3408b238289f9e8ca0cca9bc5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_28&#160;&#160;&#160;(0x001C)       /* Comp. D Int. Ref.0 Select 4 : 29/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c7e37216fb4473f7cb3481aed6cab8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_29&#160;&#160;&#160;(0x001D)       /* Comp. D Int. Ref.0 Select 5 : 30/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11d6c57d0209e4f42c88f15cbb69dad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_30&#160;&#160;&#160;(0x001E)       /* Comp. D Int. Ref.0 Select 6 : 31/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18067f2d2b93722469362269ad2f595b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF0_31&#160;&#160;&#160;(0x001F)       /* Comp. D Int. Ref.0 Select 7 : 32/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed68c63a6b50bc6c226780f0bfca2c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRS_0&#160;&#160;&#160;(0x0000)       /* Comp. D Reference Source 0 : Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7a6ef4f33ae39d681a3534f4d1c2855"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRS_1&#160;&#160;&#160;(0x0040)       /* Comp. D Reference Source 1 : Vcc */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#gad5884791ed910dab154a7ab05a3bf5a4">COMP_D_setReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="a78a3d51fe6a58175d7bcbc3de0384048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRS_2&#160;&#160;&#160;(0x0080)       /* Comp. D Reference Source 2 : Shared Ref. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#gad5884791ed910dab154a7ab05a3bf5a4">COMP_D_setReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="acdd4beefc45f8201bd2ad22d8c8189cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDRS_3&#160;&#160;&#160;(0x00C0)       /* Comp. D Reference Source 3 : Shared Ref. / Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__comp__d__api.html#gad5884791ed910dab154a7ab05a3bf5a4">COMP_D_setReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="ac01b3ac24eabb6ea0057306d0539581e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_0&#160;&#160;&#160;(0x0000)       /* Comp. D Int. Ref.1 Select 0 : 1/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e63bb1a29968ada9febebf8ef91b3f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_1&#160;&#160;&#160;(0x0100)       /* Comp. D Int. Ref.1 Select 1 : 2/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adec47d4bbc626ac0a4ccc4f8306de3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_2&#160;&#160;&#160;(0x0200)       /* Comp. D Int. Ref.1 Select 2 : 3/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad02c9e36eb654ef2e779e9102d380811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_3&#160;&#160;&#160;(0x0300)       /* Comp. D Int. Ref.1 Select 3 : 4/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d33f16c6b3f5db617aef240b0c3208f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_4&#160;&#160;&#160;(0x0400)       /* Comp. D Int. Ref.1 Select 4 : 5/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a74cf7905f73cf43b1ec29ff1924ab1cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_5&#160;&#160;&#160;(0x0500)       /* Comp. D Int. Ref.1 Select 5 : 6/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2db5e8b970361a90caa3f093870009e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_6&#160;&#160;&#160;(0x0600)       /* Comp. D Int. Ref.1 Select 6 : 7/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab04ba413609a103ecfba666ae3c77bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_7&#160;&#160;&#160;(0x0700)       /* Comp. D Int. Ref.1 Select 7 : 8/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab37bd8639526a88921e6617bc9c8a1bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_8&#160;&#160;&#160;(0x0800)       /* Comp. D Int. Ref.1 Select 0 : 9/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6cfc63a1c767ed5ef469503f4be2dc1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_9&#160;&#160;&#160;(0x0900)       /* Comp. D Int. Ref.1 Select 1 : 10/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afeef7d1f00c17522ade390a96a5750d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_10&#160;&#160;&#160;(0x0A00)       /* Comp. D Int. Ref.1 Select 2 : 11/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf2252ea161b8b57e6631708718a0d6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_11&#160;&#160;&#160;(0x0B00)       /* Comp. D Int. Ref.1 Select 3 : 12/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e36179a924c3ae46cb81459e07f8b6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_12&#160;&#160;&#160;(0x0C00)       /* Comp. D Int. Ref.1 Select 4 : 13/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76c8653154af15d51a6935951dcff971"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_13&#160;&#160;&#160;(0x0D00)       /* Comp. D Int. Ref.1 Select 5 : 14/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb88bc4fb7c7a0cfd6d095fc360e7bee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_14&#160;&#160;&#160;(0x0E00)       /* Comp. D Int. Ref.1 Select 6 : 15/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64f402718d3e09b4aad5f6d7c6839f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_15&#160;&#160;&#160;(0x0F00)       /* Comp. D Int. Ref.1 Select 7 : 16/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4220f5e40d02e4b21559d6d922fc9b93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_16&#160;&#160;&#160;(0x1000)       /* Comp. D Int. Ref.1 Select 0 : 17/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58a5f9ccd5d3fc95ae303315841d056f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_17&#160;&#160;&#160;(0x1100)       /* Comp. D Int. Ref.1 Select 1 : 18/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad959d63ed86715a6eea084d07e0a4337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_18&#160;&#160;&#160;(0x1200)       /* Comp. D Int. Ref.1 Select 2 : 19/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f874781a6085b80689412341b203106"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_19&#160;&#160;&#160;(0x1300)       /* Comp. D Int. Ref.1 Select 3 : 20/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8d2714a16e5888c1c9801e510b73f49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_20&#160;&#160;&#160;(0x1400)       /* Comp. D Int. Ref.1 Select 4 : 21/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ebf2ea3ad9bd1a39e509d07bfb7ac75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_21&#160;&#160;&#160;(0x1500)       /* Comp. D Int. Ref.1 Select 5 : 22/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7953b32f59949a137485262b706a1e34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_22&#160;&#160;&#160;(0x1600)       /* Comp. D Int. Ref.1 Select 6 : 23/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abec90e17be244afb303695cc40b2ad42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_23&#160;&#160;&#160;(0x1700)       /* Comp. D Int. Ref.1 Select 7 : 24/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb4e4f8fcf9ef05f6a43c43c0ca56d96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_24&#160;&#160;&#160;(0x1800)       /* Comp. D Int. Ref.1 Select 0 : 25/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64fa3d5f5fd0ad76b14e0d5dc591fdbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_25&#160;&#160;&#160;(0x1900)       /* Comp. D Int. Ref.1 Select 1 : 26/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a62eee5d2848086ad4a7c65a7e68532db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_26&#160;&#160;&#160;(0x1A00)       /* Comp. D Int. Ref.1 Select 2 : 27/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44981e273bffe82f9c70a3841d325ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_27&#160;&#160;&#160;(0x1B00)       /* Comp. D Int. Ref.1 Select 3 : 28/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a036f9850f7b377606bc7aac252b1546f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_28&#160;&#160;&#160;(0x1C00)       /* Comp. D Int. Ref.1 Select 4 : 29/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a434a5351d25fd5cd319040a0bae4ef97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_29&#160;&#160;&#160;(0x1D00)       /* Comp. D Int. Ref.1 Select 5 : 30/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa24001f45628d920290abe1a970e27a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_30&#160;&#160;&#160;(0x1E00)       /* Comp. D Int. Ref.1 Select 6 : 31/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c1e9a12d223f6fe5d92e242bbeced88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREF1_31&#160;&#160;&#160;(0x1F00)       /* Comp. D Int. Ref.1 Select 7 : 32/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae43f55f6f28bd8df04de52159d32f07f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFL_0&#160;&#160;&#160;(0x0000)       /* Comp. D Reference voltage level 0 : None */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7315a9c96ac927d4ca79bc1c596138d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFL_1&#160;&#160;&#160;(0x2000)       /* Comp. D Reference voltage level 1 : 1.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1e8cd609bc52cc2d1e993cc70b749af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFL_2&#160;&#160;&#160;(0x4000)       /* Comp. D Reference voltage level 2 : 2.0V  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae78fad984dd66ebfa0f1aff6c90d8134"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDREFL_3&#160;&#160;&#160;(0x6000)       /* Comp. D Reference voltage level 3 : 2.5V  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4462dbd720cc43659259b18945d9cc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD0&#160;&#160;&#160;(0x0001)       /* Comp. D Disable Input Buffer of Port Register .0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c8f6b2ab3b49ee38063524009649c58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD1&#160;&#160;&#160;(0x0002)       /* Comp. D Disable Input Buffer of Port Register .1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84e3a0c6ed447154f1f887113b742c7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD2&#160;&#160;&#160;(0x0004)       /* Comp. D Disable Input Buffer of Port Register .2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f6db5c48a224d5f96725bdaa51d3fbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD3&#160;&#160;&#160;(0x0008)       /* Comp. D Disable Input Buffer of Port Register .3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdaf6f0ccdc0e346898fae727682edb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD4&#160;&#160;&#160;(0x0010)       /* Comp. D Disable Input Buffer of Port Register .4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3aeb3e25f37fc88b6b573f9e7b8a9b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD5&#160;&#160;&#160;(0x0020)       /* Comp. D Disable Input Buffer of Port Register .5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a700fd6206fbcebaebcac925ca8b7b967"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD6&#160;&#160;&#160;(0x0040)       /* Comp. D Disable Input Buffer of Port Register .6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9ad7b7d91772b7a776f482395c9bbb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD7&#160;&#160;&#160;(0x0080)       /* Comp. D Disable Input Buffer of Port Register .7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fb4c2fd20e9dc86d01416e6d5b5bc31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD8&#160;&#160;&#160;(0x0100)       /* Comp. D Disable Input Buffer of Port Register .8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59e0e4c5b3b5533a7ad931a8310a4f65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD9&#160;&#160;&#160;(0x0200)       /* Comp. D Disable Input Buffer of Port Register .9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d41bc6ea5299d5766a9c1f0d0776ef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD10&#160;&#160;&#160;(0x0400)       /* Comp. D Disable Input Buffer of Port Register .10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1d77e721bddda29142fd4782b3f2ef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD11&#160;&#160;&#160;(0x0800)       /* Comp. D Disable Input Buffer of Port Register .11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0de317d08c7b6985b3436efc00fb9815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD12&#160;&#160;&#160;(0x1000)       /* Comp. D Disable Input Buffer of Port Register .12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4c76cca955fda4e8e516538eaa4d3f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD13&#160;&#160;&#160;(0x2000)       /* Comp. D Disable Input Buffer of Port Register .13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0de73eab69ac58dbe507d419c843c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD14&#160;&#160;&#160;(0x4000)       /* Comp. D Disable Input Buffer of Port Register .14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51b7263a2ea930c59110ab37adf3d824"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD15&#160;&#160;&#160;(0x8000)       /* Comp. D Disable Input Buffer of Port Register .15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3466df2e95e89147e283cd0b73808fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD0_L&#160;&#160;&#160;(0x0001)       /* Comp. D Disable Input Buffer of Port Register .0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a094679d54647f971a29097cdda1e3e65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD1_L&#160;&#160;&#160;(0x0002)       /* Comp. D Disable Input Buffer of Port Register .1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ababe1660ad9faec9a1f05ec80cc6429a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD2_L&#160;&#160;&#160;(0x0004)       /* Comp. D Disable Input Buffer of Port Register .2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a037e5c1fec106c94d248817d19ae4d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD3_L&#160;&#160;&#160;(0x0008)       /* Comp. D Disable Input Buffer of Port Register .3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c7310baf59acd4646484ec439840651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD4_L&#160;&#160;&#160;(0x0010)       /* Comp. D Disable Input Buffer of Port Register .4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1cdf90c6ded73888bb06921ca1eb684"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD5_L&#160;&#160;&#160;(0x0020)       /* Comp. D Disable Input Buffer of Port Register .5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4cf896e0fd64435726408508248a1305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD6_L&#160;&#160;&#160;(0x0040)       /* Comp. D Disable Input Buffer of Port Register .6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af59b4fd2e933a42441a8248463cc8e3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD7_L&#160;&#160;&#160;(0x0080)       /* Comp. D Disable Input Buffer of Port Register .7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4030c4edb6d82d6e6b77916336f79c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD8_H&#160;&#160;&#160;(0x0001)       /* Comp. D Disable Input Buffer of Port Register .8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a139c80ad056451dfaca6faa3fe0857e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD9_H&#160;&#160;&#160;(0x0002)       /* Comp. D Disable Input Buffer of Port Register .9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c0053ed9d00e2e1054f436e2b5e3d7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD10_H&#160;&#160;&#160;(0x0004)       /* Comp. D Disable Input Buffer of Port Register .10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa22eaeef3638a725e2e57ea9d6e747ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD11_H&#160;&#160;&#160;(0x0008)       /* Comp. D Disable Input Buffer of Port Register .11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3023928e7c05a4efa35cb920f3b35e8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD12_H&#160;&#160;&#160;(0x0010)       /* Comp. D Disable Input Buffer of Port Register .12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30f393a651259ff6e4348725c4996c99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD13_H&#160;&#160;&#160;(0x0020)       /* Comp. D Disable Input Buffer of Port Register .13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d23c4aca2cf1e7f03cc671a5905912e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD14_H&#160;&#160;&#160;(0x0040)       /* Comp. D Disable Input Buffer of Port Register .14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a158247e81c232b23ff9ec24c923660a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDPD15_H&#160;&#160;&#160;(0x0080)       /* Comp. D Disable Input Buffer of Port Register .15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3efb2bbc8a679c9c1665e5fdf3d72108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIFG&#160;&#160;&#160;(0x0001)       /* Comp. D Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c120eb380f47ddcfe0fd259c190590e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIIFG&#160;&#160;&#160;(0x0002)       /* Comp. D Interrupt Flag Inverted Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a425762a06dd16c61cb122241d32f1260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIE&#160;&#160;&#160;(0x0100)       /* Comp. D Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ac097a7511cbc2bbbcfa8d1b28dc3dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIIE&#160;&#160;&#160;(0x0200)       /* Comp. D Interrupt Enable Inverted Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6676020f9d28d22493bf2a8724aab282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIFG_L&#160;&#160;&#160;(0x0001)       /* Comp. D Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35ae07022fb6c5ebdebda57127484710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIIFG_L&#160;&#160;&#160;(0x0002)       /* Comp. D Interrupt Flag Inverted Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41cf66935724f4ec6a6fa5b5921cfd09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIE_H&#160;&#160;&#160;(0x0001)       /* Comp. D Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94eebda41d8df2d72f45ab323f48f36c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIIE_H&#160;&#160;&#160;(0x0002)       /* Comp. D Interrupt Enable Inverted Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af74bf060d7d52139599223e9d9d175ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIV_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f7107174665847d6ff096b80e8513d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIV_CDIFG&#160;&#160;&#160;(0x0002)       /* CDIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a52117ed192b784276b631e0f8d849ad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CDIV_CDIIFG&#160;&#160;&#160;(0x0004)       /* CDIIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a55792559f4045edfac17ed3c562266"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDI&#160;&#160;&#160;(0x0000)       /* CRC Data In Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__crc__api.html#gabfd146dc6616a99e0e7ada62ce4efe1a">CRC_getData()</a>, and <a class="el" href="group__crc__api.html#ga546982ae7c7bff8b27229b506f3c1dcd">CRC_set16BitData()</a>.</p>

</div>
</div>
<a class="anchor" id="a02b0b3b22e6beb2a36a470dfa1ee3b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__crc__api.html#gaabcd07853c69211f509da5a79fdea9c5">CRC_set8BitData()</a>.</p>

</div>
</div>
<a class="anchor" id="abecb3398b92fc9b34f6cf67db91d1bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8e2173700b819bffc590deb0965cf6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDIRB&#160;&#160;&#160;(0x0002)       /* CRC data in reverse byte Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__crc__api.html#ga4527407a07de8d32e77c40fca7eac4f4">CRC_set16BitDataReversed()</a>.</p>

</div>
</div>
<a class="anchor" id="a22634800323a51a6936783ed5a511b0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDIRB_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__crc__api.html#ga4b84bdb66c91e12c5d9c49b2e26ab66a">CRC_set8BitDataReversed()</a>.</p>

</div>
</div>
<a class="anchor" id="a0fca7142024ae1aa788a9928813743fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDIRB_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fe0b96580b2b45be71f492e10e7475a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCINIRES&#160;&#160;&#160;(0x0004)       /* CRC Initialisation Register and Result Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__crc__api.html#ga73086d7ba9d2162de6149d965e88a574">CRC_getResult()</a>, and <a class="el" href="group__crc__api.html#gaa7f85d73fc76b7d6fd2e35d548a56e9b">CRC_setSeed()</a>.</p>

</div>
</div>
<a class="anchor" id="a131c883ec227635e0c04ee4b08721bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCINIRES_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace6ff787c3a3af22852c4139753a3746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCINIRES_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f022c54b66b327d29b22d8278ae3cb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCRESR&#160;&#160;&#160;(0x0006)       /* CRC reverse result Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__crc__api.html#gac276eb05e9178cdda7ec0b33f99b9987">CRC_getResultBitsReversed()</a>.</p>

</div>
</div>
<a class="anchor" id="ad3b82e86b57dbaecf42e1949e9d6634d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCRESR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2849a7a21e658941862b68306558487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCRESR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a273992423c0f3f98fa5c684b5a4c4175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL0&#160;&#160;&#160;(0x0000)       /* CS Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga1a4787d00eda967982814ab9a9541bc9">CS_clearAllOscFlagsWithTimeout()</a>, <a class="el" href="group__cs__api.html#ga4132a2bdca1271461f6633732e20f2a0">CS_clearFaultFlag()</a>, <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>, <a class="el" href="group__cs__api.html#gabe4df93b5487a9e19b4b2fc62185be8f">CS_disableClockRequest()</a>, <a class="el" href="group__cs__api.html#ga1f05cf6c91f1d045e6bcdc34c40b6057">CS_enableClockRequest()</a>, <a class="el" href="group__cs__api.html#gae55857e31f820efac913a8aa42367d66">CS_setDCOFreq()</a>, <a class="el" href="group__cs__api.html#ga5d5072a8fadb3319c1316b665a0167ce">CS_XT1Off()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>, <a class="el" href="group__cs__api.html#gafcf336944e7105d6dfe2bc8c3cf99bd7">CS_XT2Off()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="aab89c6f5f977a76666ab5c68786d1fa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a273992423c0f3f98fa5c684b5a4c4175">OFS_CSCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe09352ce563981c517f7b5cb5a1a759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a273992423c0f3f98fa5c684b5a4c4175">OFS_CSCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga1a4787d00eda967982814ab9a9541bc9">CS_clearAllOscFlagsWithTimeout()</a>, <a class="el" href="group__cs__api.html#ga4132a2bdca1271461f6633732e20f2a0">CS_clearFaultFlag()</a>, <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>, <a class="el" href="group__cs__api.html#gabe4df93b5487a9e19b4b2fc62185be8f">CS_disableClockRequest()</a>, <a class="el" href="group__cs__api.html#ga1f05cf6c91f1d045e6bcdc34c40b6057">CS_enableClockRequest()</a>, <a class="el" href="group__cs__api.html#gae55857e31f820efac913a8aa42367d66">CS_setDCOFreq()</a>, <a class="el" href="group__cs__api.html#ga5d5072a8fadb3319c1316b665a0167ce">CS_XT1Off()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>, <a class="el" href="group__cs__api.html#gafcf336944e7105d6dfe2bc8c3cf99bd7">CS_XT2Off()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ad5c2b6a42ceda5dcaa5332a6a0929a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL1&#160;&#160;&#160;(0x0002)       /* CS Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#gae55857e31f820efac913a8aa42367d66">CS_setDCOFreq()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c7f6649c03ec27c6d42188c40fc6630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5c2b6a42ceda5dcaa5332a6a0929a93">OFS_CSCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a216ef69ba9f209cc00d9178d7de9acb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5c2b6a42ceda5dcaa5332a6a0929a93">OFS_CSCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a639e1c6f5f3c53c518f9e128ac99583a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL2&#160;&#160;&#160;(0x0004)       /* CS Control Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>, <a class="el" href="group__cs__api.html#ga0fa3d27598e86f1098a96dd041673141">CS_getACLK()</a>, <a class="el" href="group__cs__api.html#ga2e02ddb15b854383842bbc8f52fa050d">CS_getMCLK()</a>, and <a class="el" href="group__cs__api.html#gae012353ccb47ae03e7b0939a12d79c3c">CS_getSMCLK()</a>.</p>

</div>
</div>
<a class="anchor" id="a78d858c3061d2fc8a2223c0780f2930c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a639e1c6f5f3c53c518f9e128ac99583a">OFS_CSCTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f003808c4d20a095750eddeb22ed80f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a639e1c6f5f3c53c518f9e128ac99583a">OFS_CSCTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c475ce7d4227166b2ea43562d80d123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL3&#160;&#160;&#160;(0x0006)       /* CS Control Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>, <a class="el" href="group__cs__api.html#ga0fa3d27598e86f1098a96dd041673141">CS_getACLK()</a>, <a class="el" href="group__cs__api.html#ga2e02ddb15b854383842bbc8f52fa050d">CS_getMCLK()</a>, and <a class="el" href="group__cs__api.html#gae012353ccb47ae03e7b0939a12d79c3c">CS_getSMCLK()</a>.</p>

</div>
</div>
<a class="anchor" id="a110fc77e125fb13e106143fd0b45e07a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6c475ce7d4227166b2ea43562d80d123">OFS_CSCTL3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1850aa677f815de4fa8b11f544fd474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6c475ce7d4227166b2ea43562d80d123">OFS_CSCTL3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ba83ec4eaa04672abd2d1d441ccfe01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL4&#160;&#160;&#160;(0x0008)       /* CS Control Register 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga5d5072a8fadb3319c1316b665a0167ce">CS_XT1Off()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>, <a class="el" href="group__cs__api.html#gafcf336944e7105d6dfe2bc8c3cf99bd7">CS_XT2Off()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a56cb795ffd147061b7ac23babd6772cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL4_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ba83ec4eaa04672abd2d1d441ccfe01">OFS_CSCTL4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, and <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bff7d5ca4e6aca34a5c7ef2235f4bdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL4_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ba83ec4eaa04672abd2d1d441ccfe01">OFS_CSCTL4</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8107c35f6aaa2d7bdb37edf7c196d563"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL5&#160;&#160;&#160;(0x000A)       /* CS Control Register 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga1a4787d00eda967982814ab9a9541bc9">CS_clearAllOscFlagsWithTimeout()</a>, <a class="el" href="group__cs__api.html#ga4132a2bdca1271461f6633732e20f2a0">CS_clearFaultFlag()</a>, <a class="el" href="group__cs__api.html#ga350194b6fb656a932c5f6d0efcbcc6df">CS_faultFlagStatus()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8d8c382874ee19f5d0357cd2852f501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL5_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8107c35f6aaa2d7bdb37edf7c196d563">OFS_CSCTL5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a520199949d6cc71bf39c31f0e9d01628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL5_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8107c35f6aaa2d7bdb37edf7c196d563">OFS_CSCTL5</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4df93d53c948318ab4b6587fd8f17be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL6&#160;&#160;&#160;(0x000C)       /* CS Control Register 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#gabe4df93b5487a9e19b4b2fc62185be8f">CS_disableClockRequest()</a>, and <a class="el" href="group__cs__api.html#ga1f05cf6c91f1d045e6bcdc34c40b6057">CS_enableClockRequest()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c6131583acc3b1c189dda81c2f62eed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL6_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4df93d53c948318ab4b6587fd8f17be5">OFS_CSCTL6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81035d0fffaf3b63425f1315f261048d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL6_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4df93d53c948318ab4b6587fd8f17be5">OFS_CSCTL6</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a037284bebe5680ea1b1348ce5801b652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSKEY&#160;&#160;&#160;(0xA500)       /* CS Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga1a4787d00eda967982814ab9a9541bc9">CS_clearAllOscFlagsWithTimeout()</a>, <a class="el" href="group__cs__api.html#ga4132a2bdca1271461f6633732e20f2a0">CS_clearFaultFlag()</a>, <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>, <a class="el" href="group__cs__api.html#gabe4df93b5487a9e19b4b2fc62185be8f">CS_disableClockRequest()</a>, <a class="el" href="group__cs__api.html#ga1f05cf6c91f1d045e6bcdc34c40b6057">CS_enableClockRequest()</a>, <a class="el" href="group__cs__api.html#gae55857e31f820efac913a8aa42367d66">CS_setDCOFreq()</a>, <a class="el" href="group__cs__api.html#ga5d5072a8fadb3319c1316b665a0167ce">CS_XT1Off()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>, <a class="el" href="group__cs__api.html#gafcf336944e7105d6dfe2bc8c3cf99bd7">CS_XT2Off()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ae78555631ef136ded717c53372c902f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSKEY_H&#160;&#160;&#160;(0xA5)         /* CS Password for high byte access */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa792ff1641dedcccae34f7776ab48fe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFSEL0&#160;&#160;&#160;(0x0002)       /* DCO frequency select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aecc21b7e8d114d5972c26af7c6e6cb0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFSEL1&#160;&#160;&#160;(0x0004)       /* DCO frequency select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58769012ccb03d6114bb30016ea20df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL&#160;&#160;&#160;(0x0080)       /* DCO range select. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb963b923a458a1b29c3f2bd76c44977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFSEL0_L&#160;&#160;&#160;(0x0002)       /* DCO frequency select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a004bff3d5da6bfcc10774262d92835a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFSEL1_L&#160;&#160;&#160;(0x0004)       /* DCO frequency select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab15920f1a57078f955b36c1997f9faab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_L&#160;&#160;&#160;(0x0080)       /* DCO range select. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d69b80ea4500966776dd00305af850a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFSEL_0&#160;&#160;&#160;(0x0000)       /* DCO frequency select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cea3555fb3cccd375532528ad58df90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFSEL_1&#160;&#160;&#160;(0x0002)       /* DCO frequency select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99a97b12e7c4c4293eb02a3240a83316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFSEL_2&#160;&#160;&#160;(0x0004)       /* DCO frequency select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a761817210825346288430cd3cb0d2c9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFSEL_3&#160;&#160;&#160;(0x0006)       /* DCO frequency select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35cb08212563812ca8386ee526f9a2a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM0&#160;&#160;&#160;(0x0001)       /* MCLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac91d3ee86da4604d663ae790f3333e41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM1&#160;&#160;&#160;(0x0002)       /* MCLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13a7ace2e4f14d1a9b164f21d77e52e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM2&#160;&#160;&#160;(0x0004)       /* MCLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaeacb2eadaad86ed2fee753a620bd8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS0&#160;&#160;&#160;(0x0010)       /* SMCLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84e656bca52912002576313f518a6c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS1&#160;&#160;&#160;(0x0020)       /* SMCLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4b73fb14580542bcb8e1b694d1e0925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS2&#160;&#160;&#160;(0x0040)       /* SMCLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd284a95d7ce994136923ad4db5317ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA0&#160;&#160;&#160;(0x0100)       /* ACLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d3f71c29b191c717d8bbabb68b8de6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA1&#160;&#160;&#160;(0x0200)       /* ACLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa280edabb59584941f1d0f96926ab90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA2&#160;&#160;&#160;(0x0400)       /* ACLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c2abdc197c8ab2750ad968c96133b41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM0_L&#160;&#160;&#160;(0x0001)       /* MCLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0ed85629be6a12c0119836b9ce13ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM1_L&#160;&#160;&#160;(0x0002)       /* MCLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa779ae7ab1da1873e3d559602c5bbaaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM2_L&#160;&#160;&#160;(0x0004)       /* MCLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e4e05f5cd8d2c6c60adfae10d5420de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS0_L&#160;&#160;&#160;(0x0010)       /* SMCLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86e80d7f43822aa425075302e39b8465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS1_L&#160;&#160;&#160;(0x0020)       /* SMCLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63cd0c47644d7a6a7f298c6f20b61f60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS2_L&#160;&#160;&#160;(0x0040)       /* SMCLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a096165f8f06bf6aacf37591ffe895c96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA0_H&#160;&#160;&#160;(0x0001)       /* ACLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a853470f403ddf294d2209d826bf0c21e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA1_H&#160;&#160;&#160;(0x0002)       /* ACLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff68cb964e6eebb2a70359bd24eab31d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA2_H&#160;&#160;&#160;(0x0004)       /* ACLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a273560f48c252b85ca3ac7f2dc44c282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_0&#160;&#160;&#160;(0x0000)       /* MCLK Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1d237ebd4520f578f7701e48e74cb7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_1&#160;&#160;&#160;(0x0001)       /* MCLK Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47b6bf513f160004da4f2d8101a4d586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_2&#160;&#160;&#160;(0x0002)       /* MCLK Source Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaecf3c183a0a6870b1b20bd190b1409f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_3&#160;&#160;&#160;(0x0003)       /* MCLK Source Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d7c6062431026d8173d91e77cd56ae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_4&#160;&#160;&#160;(0x0004)       /* MCLK Source Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a193dab06131dc030b623564edd6fc105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_5&#160;&#160;&#160;(0x0005)       /* MCLK Source Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f7f467c367a914fd77670d083aff0ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_6&#160;&#160;&#160;(0x0006)       /* MCLK Source Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc9c8c5f830f123c6e048093ff010c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_7&#160;&#160;&#160;(0x0007)       /* MCLK Source Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>, and <a class="el" href="group__cs__api.html#ga2e02ddb15b854383842bbc8f52fa050d">CS_getMCLK()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e41360deff5be220dbf77b425b539ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__XT1CLK&#160;&#160;&#160;(0x0000)       /* MCLK Source Select XT1CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3f665910d53f3ba6a84889ca7d548f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__VLOCLK&#160;&#160;&#160;(0x0001)       /* MCLK Source Select VLOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbdd72eb50f90ff4c4798b6d2669035e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__DCOCLK&#160;&#160;&#160;(0x0003)       /* MCLK Source Select DCOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd9a106e03ceb2135e331add0155919a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__XT2CLK&#160;&#160;&#160;(0x0005)       /* MCLK Source Select XT2CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a684b927b1cc048e294c42f903d1a19fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_0&#160;&#160;&#160;(0x0000)       /* SMCLK Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87265bb596fcbf13344bb1d3b183d807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_1&#160;&#160;&#160;(0x0010)       /* SMCLK Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac77a704ec1920ce6c86b3bec8fa9d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_2&#160;&#160;&#160;(0x0020)       /* SMCLK Source Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a528bc54c62417e258df24cdb94c02296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_3&#160;&#160;&#160;(0x0030)       /* SMCLK Source Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702f29b2147beab052fe9bee895aa189"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_4&#160;&#160;&#160;(0x0040)       /* SMCLK Source Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88d2a6a0499d5c8a1af92d5e2c7975e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_5&#160;&#160;&#160;(0x0050)       /* SMCLK Source Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26d0ddd600e1df06924a19e1d8d1b3e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_6&#160;&#160;&#160;(0x0060)       /* SMCLK Source Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaaf51365529e7db01dd5f89b96036485"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_7&#160;&#160;&#160;(0x0070)       /* SMCLK Source Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>, and <a class="el" href="group__cs__api.html#gae012353ccb47ae03e7b0939a12d79c3c">CS_getSMCLK()</a>.</p>

</div>
</div>
<a class="anchor" id="a4da30523b57fb5d1bbccdba7a6543831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__XT1CLK&#160;&#160;&#160;(0x0000)       /* SMCLK Source Select XT1CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf8a1224f928ccd3ce08c177ce2b07f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__VLOCLK&#160;&#160;&#160;(0x0010)       /* SMCLK Source Select VLOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af76b7d05471ad9ef3e89eeeda95372cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__DCOCLK&#160;&#160;&#160;(0x0030)       /* SMCLK Source Select DCOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab85625581fb113d23ef179231fbb19c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__XT2CLK&#160;&#160;&#160;(0x0050)       /* SMCLK Source Select XT2CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9838c1feb082e04b6910253ef1943b1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_0&#160;&#160;&#160;(0x0000)       /* ACLK Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09677a3ba15a179483b1e4126c6ebcf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_1&#160;&#160;&#160;(0x0100)       /* ACLK Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b18e71fe709f84f419cb3d6d3789a99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_2&#160;&#160;&#160;(0x0200)       /* ACLK Source Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63bccd5b7b539a45af1a58635f8a3496"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_3&#160;&#160;&#160;(0x0300)       /* ACLK Source Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39150cc75e20dcde4928e8f564a66014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_4&#160;&#160;&#160;(0x0400)       /* ACLK Source Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc89a0879d7eff93b8493a7877f343ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_5&#160;&#160;&#160;(0x0500)       /* ACLK Source Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c131c3b358bc68f59da9e01345fd476"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_6&#160;&#160;&#160;(0x0600)       /* ACLK Source Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c3aaec7434dbb2eb0294d2e7e1cea80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_7&#160;&#160;&#160;(0x0700)       /* ACLK Source Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>, and <a class="el" href="group__cs__api.html#ga0fa3d27598e86f1098a96dd041673141">CS_getACLK()</a>.</p>

</div>
</div>
<a class="anchor" id="a9cc0d429580d7fef9b941fb91eca83ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__XT1CLK&#160;&#160;&#160;(0x0000)       /* ACLK Source Select XT1CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6044cd91ab94afeaf9396a10a3a9a5b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__VLOCLK&#160;&#160;&#160;(0x0100)       /* ACLK Source Select VLOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a66f1d435bded085d50f857b57117cd77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__DCOCLK&#160;&#160;&#160;(0x0300)       /* ACLK Source Select DCOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5d3604d7adb209b64fbdca8b1a58c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__XT2CLK&#160;&#160;&#160;(0x0500)       /* ACLK Source Select XT2CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afecb194ad6d3cc36efcf71a9e83c9314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM0&#160;&#160;&#160;(0x0001)       /* MCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a9865a617da6c8923f48857689c630fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM1&#160;&#160;&#160;(0x0002)       /* MCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5fd6971f511ea9d2eda373ab4e7a513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM2&#160;&#160;&#160;(0x0004)       /* MCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a350876fdb12fcdd2cee9508b7c50c7d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS0&#160;&#160;&#160;(0x0010)       /* SMCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a4f1311376e4b7fa7406230d48ad9887e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS1&#160;&#160;&#160;(0x0020)       /* SMCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a017a891d197c11061ac00e880f8f9941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS2&#160;&#160;&#160;(0x0040)       /* SMCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a10b20d07a0481a701a5c5773d90b4970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA0&#160;&#160;&#160;(0x0100)       /* ACLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="afbe0d4b1574a12089441ed75876d6ac2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA1&#160;&#160;&#160;(0x0200)       /* ACLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ced1cabe84e83ddaba3c35bbde86d12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA2&#160;&#160;&#160;(0x0400)       /* ACLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga36d7bb96c2cd78eeb4b2a7066ce0d075">CS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a0dd9c3dc64e3f1880b80d5499bc58f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM0_L&#160;&#160;&#160;(0x0001)       /* MCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a388ec74ea87ff898862d9a4228108c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM1_L&#160;&#160;&#160;(0x0002)       /* MCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fd3931424a060f95c21da5126ade70e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM2_L&#160;&#160;&#160;(0x0004)       /* MCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ebe01cea9125e85222b0cb007744474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS0_L&#160;&#160;&#160;(0x0010)       /* SMCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea7ad30a1372f270639954ad5871e10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS1_L&#160;&#160;&#160;(0x0020)       /* SMCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a992bcbb00fda119e1e4b0c89920c25cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS2_L&#160;&#160;&#160;(0x0040)       /* SMCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80aef7d71410b7dd68fa35afcfb83ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA0_H&#160;&#160;&#160;(0x0001)       /* ACLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8754689f6b91302166b11ec2b5984ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA1_H&#160;&#160;&#160;(0x0002)       /* ACLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51fecc327d09c9b291d8d73abd61739d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA2_H&#160;&#160;&#160;(0x0004)       /* ACLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a493cf0e2906a5d96d8472be780db4554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_0&#160;&#160;&#160;(0x0000)       /* MCLK Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93ef77fc30258f320665c894475da389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_1&#160;&#160;&#160;(0x0001)       /* MCLK Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a5a893c141dec43db5088c4472ab8c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_2&#160;&#160;&#160;(0x0002)       /* MCLK Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a650bb6b309d4597a57fac6240eb197e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_3&#160;&#160;&#160;(0x0003)       /* MCLK Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a045625153ccda5ac59a7763c4abf05dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_4&#160;&#160;&#160;(0x0004)       /* MCLK Source Divider 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4388d2490bc43f7f5e21b019da0b5390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_5&#160;&#160;&#160;(0x0005)       /* MCLK Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22aef947d8ad2de6a046550da4fe1e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__1&#160;&#160;&#160;(0x0000)       /* MCLK Source Divider f(MCLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6cc7777c096b72d1e247c0a01c6127e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__2&#160;&#160;&#160;(0x0001)       /* MCLK Source Divider f(MCLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa70bbab33c3a76d82274f09bbf48dc8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__4&#160;&#160;&#160;(0x0002)       /* MCLK Source Divider f(MCLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81e20620264b0962b2bd17c91bc28047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__8&#160;&#160;&#160;(0x0003)       /* MCLK Source Divider f(MCLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd224fb15d2ba3f1d0efd990fd379d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__16&#160;&#160;&#160;(0x0004)       /* MCLK Source Divider f(MCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa06702f082d3a19a92afc03c7cfc02cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__32&#160;&#160;&#160;(0x0005)       /* MCLK Source Divider f(MCLK)/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27ee871cb6611578014d4d8630ec1e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_0&#160;&#160;&#160;(0x0000)       /* SMCLK Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae27b5aeb7918fcd60dbd876560f50827"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_1&#160;&#160;&#160;(0x0010)       /* SMCLK Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80622b3d880944ec119252938b03f6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_2&#160;&#160;&#160;(0x0020)       /* SMCLK Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0d4e200e4678c65037f15b4179ff2f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_3&#160;&#160;&#160;(0x0030)       /* SMCLK Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af886ecb240932a240798f6c734f6b4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_4&#160;&#160;&#160;(0x0040)       /* SMCLK Source Divider 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79676fc61530c1dc8f907e1c35f97337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_5&#160;&#160;&#160;(0x0050)       /* SMCLK Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a045fc358f5c9223afe48681113460b94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__1&#160;&#160;&#160;(0x0000)       /* SMCLK Source Divider f(SMCLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaeaef6a7aee4c91577816759ca78c6b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__2&#160;&#160;&#160;(0x0010)       /* SMCLK Source Divider f(SMCLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29c7bb4ddfe343d4b1aeef94d3f7b9df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__4&#160;&#160;&#160;(0x0020)       /* SMCLK Source Divider f(SMCLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf9ea8e3d103825d9176da45aa30bd6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__8&#160;&#160;&#160;(0x0030)       /* SMCLK Source Divider f(SMCLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accc9056a7c1e603c839156605b7f5572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__16&#160;&#160;&#160;(0x0040)       /* SMCLK Source Divider f(SMCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1973dc28967666728421be7ac09eb0a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__32&#160;&#160;&#160;(0x0050)       /* SMCLK Source Divider f(SMCLK)/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ec9c8ac9067beef3ae76e33efd64c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_0&#160;&#160;&#160;(0x0000)       /* ACLK Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab873013fc2a9cef3487d2eb49fc48e14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_1&#160;&#160;&#160;(0x0100)       /* ACLK Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcd5687d63c284e9e147c40b09f00961"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_2&#160;&#160;&#160;(0x0200)       /* ACLK Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad745323e830b6cc76f49123d305a8117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_3&#160;&#160;&#160;(0x0300)       /* ACLK Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a709c0852560b6eb4024097c98e051493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_4&#160;&#160;&#160;(0x0400)       /* ACLK Source Divider 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f272989547429dd284f892751a79451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_5&#160;&#160;&#160;(0x0500)       /* ACLK Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca535fb8ffb0262a7cec8b96a14e177b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__1&#160;&#160;&#160;(0x0000)       /* ACLK Source Divider f(ACLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f1e9e927da65fb3ce0df2bfa0404f21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__2&#160;&#160;&#160;(0x0100)       /* ACLK Source Divider f(ACLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad88b16c2b9dbe85c1e2dfdae1acc992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__4&#160;&#160;&#160;(0x0200)       /* ACLK Source Divider f(ACLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a636c6870572b18dbfb94fba68e1938c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__8&#160;&#160;&#160;(0x0300)       /* ACLK Source Divider f(ACLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d7181364fec6250e79535be80a38c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__16&#160;&#160;&#160;(0x0400)       /* ACLK Source Divider f(ACLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4010f24306ace195dfecdd422569d533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__32&#160;&#160;&#160;(0x0500)       /* ACLK Source Divider f(ACLK)/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa335c7bb1d6559033be57c84b6b5c020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1OFF&#160;&#160;&#160;(0x0001)       /* High Frequency Oscillator 1 (XT1) disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga5d5072a8fadb3319c1316b665a0167ce">CS_XT1Off()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, and <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="aabec0a0c3b4b38654b80baaf321475f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMCLKOFF&#160;&#160;&#160;(0x0002)       /* SMCLK Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59239ba4dc54670cbd115a8ad1592003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1BYPASS&#160;&#160;&#160;(0x0010)       /* XT1 bypass mode : 0: internal 1:sourced from external pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, and <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0ff81b5f5230ddce2bd32a979d5ed3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTS&#160;&#160;&#160;(0x0020)       /* 1: Selects high-freq. oscillator */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, and <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a8f84f837002240e227fc2979048e5a92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE0&#160;&#160;&#160;(0x0040)       /* XT1 Drive Level mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91a4c57f7a16bd1c3823a19918409f54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE1&#160;&#160;&#160;(0x0080)       /* XT1 Drive Level mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a052f8b7f8b9dca30943b9523ddee3981"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2OFF&#160;&#160;&#160;(0x0100)       /* High Frequency Oscillator 2 (XT2) disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#gafcf336944e7105d6dfe2bc8c3cf99bd7">CS_XT2Off()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ab27088dda733b5c4fbb469a3a9398da9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2BYPASS&#160;&#160;&#160;(0x1000)       /* XT2 bypass mode : 0: internal 1:sourced from external pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="aac80958960a899f64e8f4ad988ed2147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE0&#160;&#160;&#160;(0x4000)       /* XT2 Drive Level mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd0506fa93d26035d1fa7341c1e05d81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE1&#160;&#160;&#160;(0x8000)       /* XT2 Drive Level mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a266e0f564121b5c3a184253c771e5ca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1OFF_L&#160;&#160;&#160;(0x0001)       /* High Frequency Oscillator 1 (XT1) disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fa79db79aa5b8b209de4eabe10ee2c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMCLKOFF_L&#160;&#160;&#160;(0x0002)       /* SMCLK Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6052d620f31261cdddaaf16f9e8734d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1BYPASS_L&#160;&#160;&#160;(0x0010)       /* XT1 bypass mode : 0: internal 1:sourced from external pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a42fcc76c654b04e5e0eff51d368c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTS_L&#160;&#160;&#160;(0x0020)       /* 1: Selects high-freq. oscillator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab43beb999df22250be921c8e89caf4ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE0_L&#160;&#160;&#160;(0x0040)       /* XT1 Drive Level mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, and <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ab7b0849ee859d589ad9d87610b17e8cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE1_L&#160;&#160;&#160;(0x0080)       /* XT1 Drive Level mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, and <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a798bd21dc8d41ad56f79488aebbb54b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2OFF_H&#160;&#160;&#160;(0x0001)       /* High Frequency Oscillator 2 (XT2) disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0442a2e664bb8bc176023654b883104b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2BYPASS_H&#160;&#160;&#160;(0x0010)       /* XT2 bypass mode : 0: internal 1:sourced from external pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6311c0433e0d4eeb5ce0689759115633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE0_H&#160;&#160;&#160;(0x0040)       /* XT2 Drive Level mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7fba49e8e72d21a638e04d25e2d991c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE1_H&#160;&#160;&#160;(0x0080)       /* XT2 Drive Level mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ab0e8b7a54689d412262465614e716b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE_0&#160;&#160;&#160;(0x0000)       /* XT1 Drive Level mode: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ec43e66327a4474e0347213aa9e44c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE_1&#160;&#160;&#160;(0x0040)       /* XT1 Drive Level mode: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed5a033cf2823cbbec61f82a2ed22621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE_2&#160;&#160;&#160;(0x0080)       /* XT1 Drive Level mode: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e4896183b159c1975a44f13e8d43c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE_3&#160;&#160;&#160;(0x00C0)       /* XT1 Drive Level mode: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, and <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a5d1da5cace8eed8ed6176a6e54bf79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE_0&#160;&#160;&#160;(0x0000)       /* XT2 Drive Level mode: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab230934769bd4d78a016e5a5d3c4dc11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE_1&#160;&#160;&#160;(0x4000)       /* XT2 Drive Level mode: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0431062a8884bba3510ad96807a16c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE_2&#160;&#160;&#160;(0x8000)       /* XT2 Drive Level mode: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f5c6fea12b574bc23b0c21ac002f5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE_3&#160;&#160;&#160;(0xC000)       /* XT2 Drive Level mode: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0e67d8147e99b96c4416aa2e1670d03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1OFFG&#160;&#160;&#160;(0x0001)       /* XT1 Low Frequency Oscillator Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga1a4787d00eda967982814ab9a9541bc9">CS_clearAllOscFlagsWithTimeout()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, and <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a341a38a370737208b3048c45e588ca72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2OFFG&#160;&#160;&#160;(0x0002)       /* High Frequency Oscillator 2 Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga1a4787d00eda967982814ab9a9541bc9">CS_clearAllOscFlagsWithTimeout()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a35d1ca9310e010bb2d9a2c92b67df586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENSTFCNT1&#160;&#160;&#160;(0x0040)       /* Enable start counter for XT1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa26f776602bcdc265005377bd661cfc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENSTFCNT2&#160;&#160;&#160;(0x0080)       /* Enable start counter for XT2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61344ae2190b0e0b9827026d3119d9d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1OFFG_L&#160;&#160;&#160;(0x0001)       /* XT1 Low Frequency Oscillator Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83dd048ffa91cd3000cd52ced9b7f5a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2OFFG_L&#160;&#160;&#160;(0x0002)       /* High Frequency Oscillator 2 Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e9c2dc7e0f1264c61383c302170f432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENSTFCNT1_L&#160;&#160;&#160;(0x0040)       /* Enable start counter for XT1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39aee901b8fd985184d4f3c3fa07c55a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENSTFCNT2_L&#160;&#160;&#160;(0x0080)       /* Enable start counter for XT2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a022012321f1f5b0f3315d398c1d54b66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACLKREQEN&#160;&#160;&#160;(0x0001)       /* ACLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d9611b1a541e083a480d589829c714d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCLKREQEN&#160;&#160;&#160;(0x0002)       /* MCLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace5ddc929dd8a38d5ef2d2597ba90f2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMCLKREQEN&#160;&#160;&#160;(0x0004)       /* SMCLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c258290efcd85bbc772c4de772a0244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKREQEN&#160;&#160;&#160;(0x0008)       /* MODOSC Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae22485a246b41f2fc6752bcd5791d9e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACLKREQEN_L&#160;&#160;&#160;(0x0001)       /* ACLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a02e2f924a69feec195c3d284556c95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCLKREQEN_L&#160;&#160;&#160;(0x0002)       /* MCLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90f8cddabd6540d26c998d040178695f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMCLKREQEN_L&#160;&#160;&#160;(0x0004)       /* SMCLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3755091250f5715c03daa3301bd66280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKREQEN_L&#160;&#160;&#160;(0x0008)       /* MODOSC Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a413bda3c2e6ba2c8cc1545158cf8e14e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL0&#160;&#160;&#160;(0x0000)       /* DMA Module Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60c68b53036c9c1f5ebe5dfa58ecc1dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a6d4767dee3d90d16c3c8dfbccc8e7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac144d2cd05d9ad988394551fb5c0b347"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL1&#160;&#160;&#160;(0x0002)       /* DMA Module Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab06f290438c41c42d7c34d1c7d81b620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36fd129f3d6d3b937372342449098020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bcc5bb18fd3694e43a62483e2e0dcfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL2&#160;&#160;&#160;(0x0004)       /* DMA Module Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d9f6cbc03b656a6aea439ff0e6c1ec6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a553671208743061f9967065bb54c648e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5bdf12f39344a7b02617d097fed8eb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL3&#160;&#160;&#160;(0x0006)       /* DMA Module Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac74fdc91acbdb740e02290c0db8cfe64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b17bf2fe07d71f2b41479e90d9c1c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b4819c16c929cad00258e07af28402b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL4&#160;&#160;&#160;(0x0008)       /* DMA Module Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gabde8653ae33731321a28c4384111e07e">DMA_disableNMIAbort()</a>, <a class="el" href="group__dma__api.html#gac296b24ad5b897d243550dbb4b8963af">DMA_disableRoundRobinPriority()</a>, <a class="el" href="group__dma__api.html#gadebfec1c29feff8437cd447b91328540">DMA_disableTransferDuringReadModifyWrite()</a>, <a class="el" href="group__dma__api.html#gaf40d9ffdcddcafdc554478c97e146a33">DMA_enableNMIAbort()</a>, <a class="el" href="group__dma__api.html#ga647cb6340f6f94b81fc6378984441e1e">DMA_enableRoundRobinPriority()</a>, and <a class="el" href="group__dma__api.html#ga098991216c8eab3a0f425f88315757c9">DMA_enableTransferDuringReadModifyWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a80778e6336824224d7353df225575a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL4_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54559d739f23b50b347f3fa272a88093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL4_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6481f2fe9fb89c611bff9e3313ba6807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMAIV&#160;&#160;&#160;(0x000E)       /* DMA Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54a529e9f1c2c33b343ab9489dfaebb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMAIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a529fa081890bf3796aa062d59b216706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMAIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa52bf63037dcbe9ae8d60e98ef41163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0CTL&#160;&#160;&#160;(0x0010)       /* DMA Channel 0 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#ga8ec605eadf321462a0da936cf7d20f80">DMA_clearInterrupt()</a>, <a class="el" href="group__dma__api.html#ga0b3938ffebaee63b0563bfafb84e7f97">DMA_clearNMIAbort()</a>, <a class="el" href="group__dma__api.html#ga68f25c10683a24b41e9c2785cfd01f78">DMA_disableInterrupt()</a>, <a class="el" href="group__dma__api.html#gabbcd390ba7ad8842bbbad164065e27e1">DMA_disableTransfers()</a>, <a class="el" href="group__dma__api.html#ga2ed95ee05563c2b032a12da4e3b628f6">DMA_enableInterrupt()</a>, <a class="el" href="group__dma__api.html#gadd9b31e34a8d0f8414968c8250bbc90c">DMA_enableTransfers()</a>, <a class="el" href="group__dma__api.html#gad59083df6a9403a89cc8dc2f1b8ad34b">DMA_getInterruptStatus()</a>, <a class="el" href="group__dma__api.html#gae9f53ae5fc197dc7f72aaa28d00f93af">DMA_initialize()</a>, <a class="el" href="group__dma__api.html#ga7cc6ee7d5ef7a3881ea829e5f04807bd">DMA_NMIAbortStatus()</a>, <a class="el" href="group__dma__api.html#gab1ff1fa5053e2574b83350d2b4e96228">DMA_setDstAddress()</a>, <a class="el" href="group__dma__api.html#ga7b0983ac2cdba41d21734ef27838c59f">DMA_setSrcAddress()</a>, and <a class="el" href="group__dma__api.html#gab8192f6c39e410a997a68678389c1b82">DMA_startTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ae950582e85b82b1e6f3e193301d4b29c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2be638ed2e30398556b984282fad5e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81da65c3bc30612de24113d9ea1e149e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0SA&#160;&#160;&#160;(0x0012)       /* DMA Channel 0 Source Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#ga7b0983ac2cdba41d21734ef27838c59f">DMA_setSrcAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e75ddc88371250f224f1708fb1a3392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0DA&#160;&#160;&#160;(0x0016)       /* DMA Channel 0 Destination Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gab1ff1fa5053e2574b83350d2b4e96228">DMA_setDstAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a477cc92f78d396968eed6f44d7c2f624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0SZ&#160;&#160;&#160;(0x001A)       /* DMA Channel 0 Transfer Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gae9f53ae5fc197dc7f72aaa28d00f93af">DMA_initialize()</a>, and <a class="el" href="group__dma__api.html#ga7b47f93dd6aac328b12d8f4173ed74e6">DMA_setTransferSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a3346d8924bd4261d9b27bafbb1b83276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1CTL&#160;&#160;&#160;(0x0020)       /* DMA Channel 1 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46a7484e8296492376d3df6a18b6f19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ae97692f7e975c20237c209bd24349f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a830762e334b9857842f8ecd84453bd28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1SA&#160;&#160;&#160;(0x0022)       /* DMA Channel 1 Source Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabfc4e99335a5ed95ac14ab6df4bdaed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1DA&#160;&#160;&#160;(0x0026)       /* DMA Channel 1 Destination Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c065b0025ebc59c7acd76ee07321060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1SZ&#160;&#160;&#160;(0x002A)       /* DMA Channel 1 Transfer Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae259e5aec1c165596f982fafa57f44a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2CTL&#160;&#160;&#160;(0x0030)       /* DMA Channel 2 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d337c423c5dbc1f923fd3eb272cdd9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab87f2ecefa95b3e749c9b311c639e4c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab31f1da7b568654b6c27d150153cf681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2SA&#160;&#160;&#160;(0x0032)       /* DMA Channel 2 Source Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47d7357054d4e0eabf2169fc2fb311ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2DA&#160;&#160;&#160;(0x0036)       /* DMA Channel 2 Destination Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe50948b4759b57e8811faa4306b9d9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2SZ&#160;&#160;&#160;(0x003A)       /* DMA Channel 2 Transfer Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11a53574274272f5d85fd964c57dd3e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL0&#160;&#160;&#160;(0x0001)       /* DMA channel 0 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8eb004e38060a4292dc846e8376aabb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL1&#160;&#160;&#160;(0x0002)       /* DMA channel 0 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeedc84a2c9f625ca9cf321138a080f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL2&#160;&#160;&#160;(0x0004)       /* DMA channel 0 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59624e59ee2dc0017112f33482b7a18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL3&#160;&#160;&#160;(0x0008)       /* DMA channel 0 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e6bd7a4de9c079ed417d2e47d62a8aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL4&#160;&#160;&#160;(0x0010)       /* DMA channel 0 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a244a44bcb6b780ecacbef9d6ce0159e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL0&#160;&#160;&#160;(0x0100)       /* DMA channel 1 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d882b4e435f492eb3452d3280517cab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL1&#160;&#160;&#160;(0x0200)       /* DMA channel 1 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6626c80e5e333f9d09c1d1e9af71d3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL2&#160;&#160;&#160;(0x0400)       /* DMA channel 1 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabe5b6e8c309497826998c9360a836d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL3&#160;&#160;&#160;(0x0800)       /* DMA channel 1 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa540040d35576af9554bc5cf8adebbf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL4&#160;&#160;&#160;(0x1000)       /* DMA channel 1 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab552d5f50c10d291557a608e3e1af503"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL0_L&#160;&#160;&#160;(0x0001)       /* DMA channel 0 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c7fbdb50d9f408daacb22729f50f64d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL1_L&#160;&#160;&#160;(0x0002)       /* DMA channel 0 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61221a29542bfdf2114c68d28ab8e7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL2_L&#160;&#160;&#160;(0x0004)       /* DMA channel 0 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af34033eb23bea55165c906e760b3fb96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL3_L&#160;&#160;&#160;(0x0008)       /* DMA channel 0 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6dd6cb8cf22cbfb26e52cc41141c805b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL4_L&#160;&#160;&#160;(0x0010)       /* DMA channel 0 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac5325e5219ce199fcb99380901358d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL0_H&#160;&#160;&#160;(0x0001)       /* DMA channel 1 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2392e914cba01600d1a1812aa34d064d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL1_H&#160;&#160;&#160;(0x0002)       /* DMA channel 1 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a36d9d62d5ea53021751986cac89158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL2_H&#160;&#160;&#160;(0x0004)       /* DMA channel 1 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f588b8311a7bb20efc89fcc02add6d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL3_H&#160;&#160;&#160;(0x0008)       /* DMA channel 1 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae386932adcaa1c338e78fd072f7bbfe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL4_H&#160;&#160;&#160;(0x0010)       /* DMA channel 1 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadcfd83dda08a991aed772f3643024a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL0&#160;&#160;&#160;(0x0001)       /* DMA channel 2 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8586ac7d752caff2c0983c6dbc1704cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL1&#160;&#160;&#160;(0x0002)       /* DMA channel 2 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a041e71f735b7a89b889bb47a6c6600da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL2&#160;&#160;&#160;(0x0004)       /* DMA channel 2 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2420c2a665f441a76f34b158c1eeba19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL3&#160;&#160;&#160;(0x0008)       /* DMA channel 2 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77e8d21c836e0455659938acadcc0ed8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL4&#160;&#160;&#160;(0x0010)       /* DMA channel 2 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9cf7ffdceb41e31e69a17b4d6940432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL0_L&#160;&#160;&#160;(0x0001)       /* DMA channel 2 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae175c19da5cc03babc7b43ca1249e3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL1_L&#160;&#160;&#160;(0x0002)       /* DMA channel 2 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0f328886ee91426628414bf29e3d03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL2_L&#160;&#160;&#160;(0x0004)       /* DMA channel 2 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29dda2e25ed5d29b8dbd5801dd918668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL3_L&#160;&#160;&#160;(0x0008)       /* DMA channel 2 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10d440fb5c66d6c1311a80b64a5441e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL4_L&#160;&#160;&#160;(0x0010)       /* DMA channel 2 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02bcb3f230648344ddef03d2ccea19eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENNMI&#160;&#160;&#160;(0x0001)       /* Enable NMI interruption of DMA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gabde8653ae33731321a28c4384111e07e">DMA_disableNMIAbort()</a>, and <a class="el" href="group__dma__api.html#gaf40d9ffdcddcafdc554478c97e146a33">DMA_enableNMIAbort()</a>.</p>

</div>
</div>
<a class="anchor" id="af1d48ecc012cc80477ac9fe804e3775c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROUNDROBIN&#160;&#160;&#160;(0x0002)       /* Round-Robin DMA channel priorities */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gac296b24ad5b897d243550dbb4b8963af">DMA_disableRoundRobinPriority()</a>, and <a class="el" href="group__dma__api.html#ga647cb6340f6f94b81fc6378984441e1e">DMA_enableRoundRobinPriority()</a>.</p>

</div>
</div>
<a class="anchor" id="a504d3ba8de42fb739343b5a2230adcb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMARMWDIS&#160;&#160;&#160;(0x0004)       /* Inhibited DMA transfers during read-modify-write CPU operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gadebfec1c29feff8437cd447b91328540">DMA_disableTransferDuringReadModifyWrite()</a>, and <a class="el" href="group__dma__api.html#ga098991216c8eab3a0f425f88315757c9">DMA_enableTransferDuringReadModifyWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a29ffbf51a7d80bf56d2f730ebd589806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENNMI_L&#160;&#160;&#160;(0x0001)       /* Enable NMI interruption of DMA */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abae9f75a7d05ddf6bc76e8ed982027c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROUNDROBIN_L&#160;&#160;&#160;(0x0002)       /* Round-Robin DMA channel priorities */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7b65913a3f6470fe8297b222c7ebcb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMARMWDIS_L&#160;&#160;&#160;(0x0004)       /* Inhibited DMA transfers during read-modify-write CPU operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e90d17e1521f4f83da649b3bc79b3ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ&#160;&#160;&#160;(0x0001)       /* Initiate DMA transfer with DMATSEL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gab8192f6c39e410a997a68678389c1b82">DMA_startTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="a20d7c9f02bb7e738557accb071509e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAABORT&#160;&#160;&#160;(0x0002)       /* DMA transfer aborted by NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#ga0b3938ffebaee63b0563bfafb84e7f97">DMA_clearNMIAbort()</a>, and <a class="el" href="group__dma__api.html#ga7cc6ee7d5ef7a3881ea829e5f04807bd">DMA_NMIAbortStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b8293f220c6dcf823b6d8220562b81e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIE&#160;&#160;&#160;(0x0004)       /* DMA interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#ga68f25c10683a24b41e9c2785cfd01f78">DMA_disableInterrupt()</a>, and <a class="el" href="group__dma__api.html#ga2ed95ee05563c2b032a12da4e3b628f6">DMA_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a39d2154df69c8c9daee7da94496b9325"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIFG&#160;&#160;&#160;(0x0008)       /* DMA interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#ga8ec605eadf321462a0da936cf7d20f80">DMA_clearInterrupt()</a>, and <a class="el" href="group__dma__api.html#gad59083df6a9403a89cc8dc2f1b8ad34b">DMA_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c55cb8ff888a37e6a2811ef35e1dc8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAEN&#160;&#160;&#160;(0x0010)       /* DMA enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gabbcd390ba7ad8842bbbad164065e27e1">DMA_disableTransfers()</a>, and <a class="el" href="group__dma__api.html#gadd9b31e34a8d0f8414968c8250bbc90c">DMA_enableTransfers()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e45390385e7407c81e332b50484dd8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMALEVEL&#160;&#160;&#160;(0x0020)       /* DMA level sensitive trigger select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86d3fa5c1c9e2369f56580a663815d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCBYTE&#160;&#160;&#160;(0x0040)       /* DMA source byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e8ca78dcd79dfb743c5db01787a1161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTBYTE&#160;&#160;&#160;(0x0080)       /* DMA destination byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc971c59cde15e31ff2aaa132639c5ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR0&#160;&#160;&#160;(0x0100)       /* DMA source increment bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11e46c245e4e27f382294cbc283036ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR1&#160;&#160;&#160;(0x0200)       /* DMA source increment bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ff9870252b55e2c594cfa8cd6bfaf15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR0&#160;&#160;&#160;(0x0400)       /* DMA destination increment bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7be5b1994e7affbefa6eb9f6a7a13abc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR1&#160;&#160;&#160;(0x0800)       /* DMA destination increment bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a000241ed8b078422d87ba5aed5166c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT0&#160;&#160;&#160;(0x1000)       /* DMA transfer mode bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e841538e65196c12d326395425472b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT1&#160;&#160;&#160;(0x2000)       /* DMA transfer mode bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1945111adb1cf4dc33a079580fe6cef9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT2&#160;&#160;&#160;(0x4000)       /* DMA transfer mode bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbe46c7a6f5ccfbd8c421bf4f7003495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_L&#160;&#160;&#160;(0x0001)       /* Initiate DMA transfer with DMATSEL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6241e2286b73f536ac61b417c77a753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAABORT_L&#160;&#160;&#160;(0x0002)       /* DMA transfer aborted by NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae03cdd2e4921b4ac80f2875b2053ea71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIE_L&#160;&#160;&#160;(0x0004)       /* DMA interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af35ff0ce6b47f8d71db18f278af43b38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIFG_L&#160;&#160;&#160;(0x0008)       /* DMA interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2607a06512c3db1df1f17958e2e5a2dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAEN_L&#160;&#160;&#160;(0x0010)       /* DMA enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eb697be63c7513dcb96ddc2e7d75e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMALEVEL_L&#160;&#160;&#160;(0x0020)       /* DMA level sensitive trigger select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe386e7773b9dd71790a72d793481c69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCBYTE_L&#160;&#160;&#160;(0x0040)       /* DMA source byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9edda73d37a2216d098727f992a27384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTBYTE_L&#160;&#160;&#160;(0x0080)       /* DMA destination byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75834c893b7d65d1038e70fa7e28aaa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR0_H&#160;&#160;&#160;(0x0001)       /* DMA source increment bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77d4ca27c0f6a526f1b9622c150c7137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR1_H&#160;&#160;&#160;(0x0002)       /* DMA source increment bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f377cd79cdf2467f168c1d32cb7a1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR0_H&#160;&#160;&#160;(0x0004)       /* DMA destination increment bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a197364ebabf15f9165cb04e07187ef3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR1_H&#160;&#160;&#160;(0x0008)       /* DMA destination increment bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b4a4cacaa7896da9f54946c268bff62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT0_H&#160;&#160;&#160;(0x0010)       /* DMA transfer mode bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9abcd3388068fd5d84acc7d22400ce25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT1_H&#160;&#160;&#160;(0x0020)       /* DMA transfer mode bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5063451bae4f5d134ce7295949308c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT2_H&#160;&#160;&#160;(0x0040)       /* DMA transfer mode bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44c123d946f198a3e8c1fa002f165b06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASWDW&#160;&#160;&#160;(0*0x0040u)    /* DMA transfer: source word to destination word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace456b70b0ba64865983fd1ac3825fc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASBDW&#160;&#160;&#160;(1*0x0040u)    /* DMA transfer: source byte to destination word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaff8f448ef539e7ca001b301fd41ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASWDB&#160;&#160;&#160;(2*0x0040u)    /* DMA transfer: source word to destination byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf13bbafd38741617f3a28c33b33c22a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASBDB&#160;&#160;&#160;(3*0x0040u)    /* DMA transfer: source byte to destination byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3615b03d97e13408d88e3dc08eb713a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR_0&#160;&#160;&#160;(0*0x0100u)    /* DMA source increment 0: source address unchanged */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af29d85bbbad141b96d0fa6c7a82bd3f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR_1&#160;&#160;&#160;(1*0x0100u)    /* DMA source increment 1: source address unchanged */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf4d43af6e8c95d79c90c42f5c0286df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR_2&#160;&#160;&#160;(2*0x0100u)    /* DMA source increment 2: source address decremented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a476f284c870177714d57c3346af18bac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR_3&#160;&#160;&#160;(3*0x0100u)    /* DMA source increment 3: source address incremented */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#ga7b0983ac2cdba41d21734ef27838c59f">DMA_setSrcAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d9a3b6986422feebe24a354ec801845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR_0&#160;&#160;&#160;(0*0x0400u)    /* DMA destination increment 0: destination address unchanged */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4184302beb53c9269bd3c57cb4be8fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR_1&#160;&#160;&#160;(1*0x0400u)    /* DMA destination increment 1: destination address unchanged */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab09e844d001a06c6c1a5338d4fea9c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR_2&#160;&#160;&#160;(2*0x0400u)    /* DMA destination increment 2: destination address decremented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58e552c300474e317ab173257e53ec9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR_3&#160;&#160;&#160;(3*0x0400u)    /* DMA destination increment 3: destination address incremented */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__dma__api.html#gab1ff1fa5053e2574b83350d2b4e96228">DMA_setDstAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a22edf5e5c811f780f7c0d53e62ca2a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_0&#160;&#160;&#160;(0*0x1000u)    /* DMA transfer mode 0: Single transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9859eed4e74637063084d8ade54efe6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_1&#160;&#160;&#160;(1*0x1000u)    /* DMA transfer mode 1: Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c928cf9f8536af2e9939aa52ce1879c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_2&#160;&#160;&#160;(2*0x1000u)    /* DMA transfer mode 2: Burst-Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb2cf0764b84da1b7bd75b6cdfcfcf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_3&#160;&#160;&#160;(3*0x1000u)    /* DMA transfer mode 3: Burst-Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1b03abbfdb6d46263aacf64fbdb9d1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_4&#160;&#160;&#160;(4*0x1000u)    /* DMA transfer mode 4: Repeated Single transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a688e7bbae5f9758f0089b10bc600e825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_5&#160;&#160;&#160;(5*0x1000u)    /* DMA transfer mode 5: Repeated Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5224cb938a85a09b46ca2aafe113f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_6&#160;&#160;&#160;(6*0x1000u)    /* DMA transfer mode 6: Repeated Burst-Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a446e703940355b829e111540fe740a89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_7&#160;&#160;&#160;(7*0x1000u)    /* DMA transfer mode 7: Repeated Burst-Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9a87a40076e4709a2fc39dc6c5d4761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIV_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98095068d988fda7c7470bdd6d97903f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIV_DMA0IFG&#160;&#160;&#160;(0x0002)       /* DMA0IFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a92412944ab558f33b87ed1b4ce207502"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIV_DMA1IFG&#160;&#160;&#160;(0x0004)       /* DMA1IFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5571863dea999b098698e60f8e3eedb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIV_DMA2IFG&#160;&#160;&#160;(0x0006)       /* DMA2IFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af893c91b1920db6a1b124b934be5d5e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FRCTL0&#160;&#160;&#160;(0x0000)       /* FRAM Controller Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__fram__api.html#ga44992586911b6d1f2a6b0ca772510798">FRAM_configureWaitStateControl()</a>, <a class="el" href="group__fram__api.html#ga7fa91cc0babe6edaf29bdcc704c533e0">FRAM_disableInterrupt()</a>, and <a class="el" href="group__fram__api.html#gaf94d1d80eb8c2ae459140b6782c470ac">FRAM_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a963f069cef55eea847cfae8789000010"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FRCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af893c91b1920db6a1b124b934be5d5e4">OFS_FRCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__fram__api.html#ga44992586911b6d1f2a6b0ca772510798">FRAM_configureWaitStateControl()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5472bd46703303834684caad6eaff11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FRCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af893c91b1920db6a1b124b934be5d5e4">OFS_FRCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5a04a88e85c40e2aaf8b2347a5f65e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_GCCTL0&#160;&#160;&#160;(0x0004)       /* General Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__fram__api.html#ga7fa91cc0babe6edaf29bdcc704c533e0">FRAM_disableInterrupt()</a>, and <a class="el" href="group__fram__api.html#gaf94d1d80eb8c2ae459140b6782c470ac">FRAM_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a535a12713135314cd5ba9a17058f5f62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_GCCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5a04a88e85c40e2aaf8b2347a5f65e8">OFS_GCCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7feaf36211c1f51c9ae56bdf3a65ce46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_GCCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5a04a88e85c40e2aaf8b2347a5f65e8">OFS_GCCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb2e6c6253eaf37714ab704b749db1b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_GCCTL1&#160;&#160;&#160;(0x0006)       /* General Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__fram__api.html#ga2b2ee33596adbeededbfd38e5f868a4d">FRAM_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a60c1faf0c517b0a39fa6aa45a0e0016b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_GCCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb2e6c6253eaf37714ab704b749db1b6">OFS_GCCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c6c76ddd7dde0b0bf6b5171b869952c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_GCCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb2e6c6253eaf37714ab704b749db1b6">OFS_GCCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a406466f4e1407b96f79d2237a550357c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRPW&#160;&#160;&#160;(0x9600)       /* FRAM password returned by read */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7738fa59caceee2fc5b93ca2b2edeb6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FWPW&#160;&#160;&#160;(0xA500)       /* FRAM password for write */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__fram__api.html#ga44992586911b6d1f2a6b0ca772510798">FRAM_configureWaitStateControl()</a>, <a class="el" href="group__fram__api.html#ga7fa91cc0babe6edaf29bdcc704c533e0">FRAM_disableInterrupt()</a>, and <a class="el" href="group__fram__api.html#gaf94d1d80eb8c2ae459140b6782c470ac">FRAM_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a3cd86fedd463d9e1f724fcc772cbae56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FXPW&#160;&#160;&#160;(0x3300)       /* for use with XOR instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed1f1702172805cd9793465884461807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG0&#160;&#160;&#160;(0x0001)       /* FRAM Wait state Generator Precharge Time control Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5a7a52ae290c561e773a1feb7340b57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG1&#160;&#160;&#160;(0x0002)       /* FRAM Wait state Generator Precharge Time control Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ea497239dc90393d5b8d0b01a3a102f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG2&#160;&#160;&#160;(0x0004)       /* FRAM Wait state Generator Precharge Time control Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6535f6502743dcb6102ce75f122a610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAUTO&#160;&#160;&#160;(0x0008)       /* FRAM Disables the wait state generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3f60f354d81a14982fa633b2ac3d613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS0&#160;&#160;&#160;(0x0010)       /* FRAM Wait state Generator Access Time control Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e7ec40421212ff7784184a3e488a222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS1&#160;&#160;&#160;(0x0020)       /* FRAM Wait state Generator Access Time control Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1543ce64abc49378d45f3ab0d96004e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS2&#160;&#160;&#160;(0x0040)       /* FRAM Wait state Generator Access Time control Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98c5eccf5a82c04c12b09d9d8331ee77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG0_L&#160;&#160;&#160;(0x0001)       /* FRAM Wait state Generator Precharge Time control Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8845664fee464cd00308edce0c4fd294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG1_L&#160;&#160;&#160;(0x0002)       /* FRAM Wait state Generator Precharge Time control Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac114f8e97443a9dcfadbccc5c76822e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG2_L&#160;&#160;&#160;(0x0004)       /* FRAM Wait state Generator Precharge Time control Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60e9b1037e87bfef91d75eeb7b915ad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAUTO_L&#160;&#160;&#160;(0x0008)       /* FRAM Disables the wait state generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03ccc2daf76616f465c92019a59dbe9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS0_L&#160;&#160;&#160;(0x0010)       /* FRAM Wait state Generator Access Time control Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b0f535d7858382eee85df6e6814adc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS1_L&#160;&#160;&#160;(0x0020)       /* FRAM Wait state Generator Access Time control Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8111748058d42a169c3f685f2a82371e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS2_L&#160;&#160;&#160;(0x0040)       /* FRAM Wait state Generator Access Time control Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a343cfba0fb2f1609d291c113bda8b87d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG_0&#160;&#160;&#160;(0x0000)       /* FRAM Wait state Generator Precharge Time control: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96434e67778d04d95fd4a3c5e0358659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG_1&#160;&#160;&#160;(0x0001)       /* FRAM Wait state Generator Precharge Time control: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90940e7a01ecf02c5ba6429c192d4d96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG_2&#160;&#160;&#160;(0x0002)       /* FRAM Wait state Generator Precharge Time control: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3f15cead42b024f14d12c60e9529e5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG_3&#160;&#160;&#160;(0x0003)       /* FRAM Wait state Generator Precharge Time control: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c1794c753b99f309c662fbdf0cf2d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG_4&#160;&#160;&#160;(0x0004)       /* FRAM Wait state Generator Precharge Time control: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a1f2c87e13bc2e824316dd9d25ce200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG_5&#160;&#160;&#160;(0x0005)       /* FRAM Wait state Generator Precharge Time control: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8884b89e36722f0e28e5005cd2682411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG_6&#160;&#160;&#160;(0x0006)       /* FRAM Wait state Generator Precharge Time control: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac446af6437c1cb6c1ea78102bdd671f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPRECHG_7&#160;&#160;&#160;(0x0007)       /* FRAM Wait state Generator Precharge Time control: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a656d368f0ff1db314f50205be3c18c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS_0&#160;&#160;&#160;(0x0000)       /* FRAM Wait state Generator Access Time control: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5187cde62207ba6a9f39d6f0e7731dd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS_1&#160;&#160;&#160;(0x0010)       /* FRAM Wait state Generator Access Time control: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7250671398576e2788c5ff2a485dfbd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS_2&#160;&#160;&#160;(0x0020)       /* FRAM Wait state Generator Access Time control: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54b1e6f32674e3f386bcbef39f033a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS_3&#160;&#160;&#160;(0x0030)       /* FRAM Wait state Generator Access Time control: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e54fe21588bc0deb9d46355e5656dcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS_4&#160;&#160;&#160;(0x0040)       /* FRAM Wait state Generator Access Time control: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a266a2fed97e54773c1230a392d064dca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS_5&#160;&#160;&#160;(0x0050)       /* FRAM Wait state Generator Access Time control: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2a593c41300a4ef0e9fa9d6309edca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS_6&#160;&#160;&#160;(0x0060)       /* FRAM Wait state Generator Access Time control: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcf8bccc72904140ac9a6623650c1b95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NACCESS_7&#160;&#160;&#160;(0x0070)       /* FRAM Wait state Generator Access Time control: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5be0aaddb58ffb9cb20c12530d66316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY&#160;&#160;&#160;(0x0001)       /* FRAM is currently busy programming */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63fac325cbe9617e590a8e571e0b031c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCTEIE&#160;&#160;&#160;(0x0008)       /* Enable NMI event if Access time error occurs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a364f7874e198c9a39e23c5ed8167a859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIE&#160;&#160;&#160;(0x0010)       /* Enable NMI event if Access Violation occurs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a674c6c1ca4cec4f2ce24312cd6cf0729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBDIE&#160;&#160;&#160;(0x0020)       /* Enable NMI event if correctable bit error detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd74ea32e1eef797c492260a2e9549c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UBDIE&#160;&#160;&#160;(0x0040)       /* Enable NMI event if uncorrectable bit error detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a385a6d603d6ac0c8fadd26da8fb2642d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UBDRSTEN&#160;&#160;&#160;(0x0080)       /* Enable Power Up Clear on uncorrectable bit error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d6e4f4f49068f137500c28f37de87a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_L&#160;&#160;&#160;(0x0001)       /* FRAM is currently busy programming */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f69d26fb3ca00a069acdbd6a1736333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCTEIE_L&#160;&#160;&#160;(0x0008)       /* Enable NMI event if Access time error occurs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5df48f5937a4c2f2c38b45c2295c29b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIE_L&#160;&#160;&#160;(0x0010)       /* Enable NMI event if Access Violation occurs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1026fc5273609ff7fb26adf517405df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBDIE_L&#160;&#160;&#160;(0x0020)       /* Enable NMI event if correctable bit error detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad568d6de82de526b1600f5b2cf187b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UBDIE_L&#160;&#160;&#160;(0x0040)       /* Enable NMI event if uncorrectable bit error detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1a498b9a5c7d7f26a6952e5a91132b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UBDRSTEN_L&#160;&#160;&#160;(0x0080)       /* Enable Power Up Clear on uncorrectable bit error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5bb57b173dd669993784a17417671f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIFG&#160;&#160;&#160;(0x0001)       /* Access Violation Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff85794940ffcaea49f9539edde99fa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBDIFG&#160;&#160;&#160;(0x0002)       /* FRAM correctable bit error flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f87a4056e47ce77a3ffd33432802e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UBDIFG&#160;&#160;&#160;(0x0004)       /* FRAM uncorrectable bit error flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b9bbf0f8d281b1927d5af1148e35312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCTEIFG&#160;&#160;&#160;(0x0008)       /* Access time error flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8d8548da25ece9b496447a3961279e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIFG_L&#160;&#160;&#160;(0x0001)       /* Access Violation Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a871c93cf2d807c0701e49f4888e13bd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBDIFG_L&#160;&#160;&#160;(0x0002)       /* FRAM correctable bit error flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fb6db47e3e11b314428c73071fb532a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UBDIFG_L&#160;&#160;&#160;(0x0004)       /* FRAM uncorrectable bit error flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8137a38712ff2df61ae112f971e0e6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCTEIFG_L&#160;&#160;&#160;(0x0008)       /* Access time error flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6275781647000d9922fce39984e2ffb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SBDIEN&#160;&#160;&#160;(0x0020)       /* Enable NMI event if single bit error detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e790f1c6a83cc5a366e55c39aa6d670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBDIEN&#160;&#160;&#160;(0x0040)       /* Enable NMI event if double bit error detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a912b03ef619865c6e3f569623053c2e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBDRSTEN&#160;&#160;&#160;(0x0080)       /* Enable Power Up Clear on double bit error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6c0577dc8412d6849c859b430078eed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SBDIFG&#160;&#160;&#160;(0x0002)       /* FRAM single bit error flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadfea854ece0d34ad0861f0433cd7cc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBDIFG&#160;&#160;&#160;(0x0004)       /* FRAM double bit error flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae288bd922b60bb1b6e5a63b8c5ee3eea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUCTL0&#160;&#160;&#160;(0x0000)       /* MPU Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gae52c84c7de29cae8b7a8a8e0a059507e">MPU_clearAllInterruptFlags()</a>, <a class="el" href="group__mpu__api.html#gabecea106b20afafb515f13243029f030">MPU_clearInterruptFlag()</a>, <a class="el" href="group__mpu__api.html#ga84698dc486539d3398fa7faf1a3912f4">MPU_disablePUCOnViolation()</a>, <a class="el" href="group__mpu__api.html#gaef9a62447d5a90de5bb0788746119483">MPU_enablePUCOnViolation()</a>, <a class="el" href="group__mpu__api.html#gaa9e32d789c22220a9b2e00a1c3b76349">MPU_initInfoSegment()</a>, <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>, and <a class="el" href="group__mpu__api.html#ga402a7690365e7085cb8400651757d843">MPU_start()</a>.</p>

</div>
</div>
<a class="anchor" id="afa65617dc0aeb0d510704c10d6595a37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae288bd922b60bb1b6e5a63b8c5ee3eea">OFS_MPUCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a923c58251c0d19f2c955194ebe3b5fec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae288bd922b60bb1b6e5a63b8c5ee3eea">OFS_MPUCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gae52c84c7de29cae8b7a8a8e0a059507e">MPU_clearAllInterruptFlags()</a>, <a class="el" href="group__mpu__api.html#gabecea106b20afafb515f13243029f030">MPU_clearInterruptFlag()</a>, <a class="el" href="group__mpu__api.html#ga84698dc486539d3398fa7faf1a3912f4">MPU_disablePUCOnViolation()</a>, <a class="el" href="group__mpu__api.html#gaef9a62447d5a90de5bb0788746119483">MPU_enablePUCOnViolation()</a>, <a class="el" href="group__mpu__api.html#gaa9e32d789c22220a9b2e00a1c3b76349">MPU_initInfoSegment()</a>, <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>, and <a class="el" href="group__mpu__api.html#ga402a7690365e7085cb8400651757d843">MPU_start()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7ef8b5e0cbe16e080b23a60d4107364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUCTL1&#160;&#160;&#160;(0x0002)       /* MPU Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gae52c84c7de29cae8b7a8a8e0a059507e">MPU_clearAllInterruptFlags()</a>, <a class="el" href="group__mpu__api.html#gabecea106b20afafb515f13243029f030">MPU_clearInterruptFlag()</a>, and <a class="el" href="group__mpu__api.html#ga6cacdaa4463adc3fea1088a11e9248ed">MPU_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="afa9a2c30dd78d2e8db2d0e5b57ce2a88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7ef8b5e0cbe16e080b23a60d4107364">OFS_MPUCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96fb030d110b299a46b3789b637161de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7ef8b5e0cbe16e080b23a60d4107364">OFS_MPUCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39f9e7544549cbab2cd7af4c26a6dae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUSEG&#160;&#160;&#160;(0x0004)       /* MPU Segmentation Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e6ba6bb2c0b3937e6027520478d6604"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUSEG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39f9e7544549cbab2cd7af4c26a6dae8">OFS_MPUSEG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae359d98c97c09cd3cdd3b94aab80433e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUSEG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39f9e7544549cbab2cd7af4c26a6dae8">OFS_MPUSEG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe36dc91bcc20c29599dcc955a820723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUSAM&#160;&#160;&#160;(0x0006)       /* MPU Access Management Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#ga84698dc486539d3398fa7faf1a3912f4">MPU_disablePUCOnViolation()</a>, <a class="el" href="group__mpu__api.html#gaef9a62447d5a90de5bb0788746119483">MPU_enablePUCOnViolation()</a>, <a class="el" href="group__mpu__api.html#gaa9e32d789c22220a9b2e00a1c3b76349">MPU_initInfoSegment()</a>, <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="ae7af8bd5ae591fbdceea925a5e8981f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUSAM_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe36dc91bcc20c29599dcc955a820723">OFS_MPUSAM</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8601d427c653ae8401ef6a076d722d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPUSAM_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe36dc91bcc20c29599dcc955a820723">OFS_MPUSAM</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab22a9254a6c787bc0effe5b3580d0c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUENA&#160;&#160;&#160;(0x0001)       /* MPU Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#ga402a7690365e7085cb8400651757d843">MPU_start()</a>.</p>

</div>
</div>
<a class="anchor" id="a79ec872e3e5814341bf9f371e3f51dbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUENA_L&#160;&#160;&#160;(0x0001)       /* MPU Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa16e78d7799562be07b039411cef86fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUPW&#160;&#160;&#160;(0xA500)       /* MPU Access Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gae52c84c7de29cae8b7a8a8e0a059507e">MPU_clearAllInterruptFlags()</a>, <a class="el" href="group__mpu__api.html#gabecea106b20afafb515f13243029f030">MPU_clearInterruptFlag()</a>, <a class="el" href="group__mpu__api.html#ga84698dc486539d3398fa7faf1a3912f4">MPU_disablePUCOnViolation()</a>, <a class="el" href="group__mpu__api.html#gaef9a62447d5a90de5bb0788746119483">MPU_enablePUCOnViolation()</a>, <a class="el" href="group__mpu__api.html#gaa9e32d789c22220a9b2e00a1c3b76349">MPU_initInfoSegment()</a>, <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>, and <a class="el" href="group__mpu__api.html#ga402a7690365e7085cb8400651757d843">MPU_start()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f55203a6af20e76dd9989900ff6b6c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUPW_H&#160;&#160;&#160;(0xA5)         /* MPU Access Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4214e1d9432e15249f7f778719aaabbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1IFG&#160;&#160;&#160;(0x0001)       /* MPU Main Memory Segment 1 violation interupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gae52c84c7de29cae8b7a8a8e0a059507e">MPU_clearAllInterruptFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="a167c650f228ffd3295827a733e101fa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2IFG&#160;&#160;&#160;(0x0002)       /* MPU Main Memory Segment 2 violation interupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gae52c84c7de29cae8b7a8a8e0a059507e">MPU_clearAllInterruptFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="aab936a8a86392296f12537d28002c9e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3IFG&#160;&#160;&#160;(0x0004)       /* MPU Main Memory Segment 3 violation interupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gae52c84c7de29cae8b7a8a8e0a059507e">MPU_clearAllInterruptFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="a3077a0f8bda84e60530eb89599a0f665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIIFG&#160;&#160;&#160;(0x0008)       /* MPU Info Memory Segment violation interupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af59bb4aa41787331fd755ba3f778d648"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1IFG_L&#160;&#160;&#160;(0x0001)       /* MPU Main Memory Segment 1 violation interupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf24befa60b207aa9e5cc7520c6b0d2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2IFG_L&#160;&#160;&#160;(0x0002)       /* MPU Main Memory Segment 2 violation interupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89c6a26a5676e702e815cfe5708c5b9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3IFG_L&#160;&#160;&#160;(0x0004)       /* MPU Main Memory Segment 3 violation interupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a74f0ee52a0370b5b69b04825d1ff7377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIIFG_L&#160;&#160;&#160;(0x0008)       /* MPU Info Memory Segment violation interupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeca9e9571941012cfb8002ae5a8febd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB10&#160;&#160;&#160;(0x0001)       /* MPU Segment Border 1 Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b257fd4b4d5fdabc1767cc4802c7e49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB11&#160;&#160;&#160;(0x0002)       /* MPU Segment Border 1 Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa326095ce193f7658b1300076b293208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB12&#160;&#160;&#160;(0x0004)       /* MPU Segment Border 1 Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c8f626fb9a2c5133cb1c97ab5655e3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB13&#160;&#160;&#160;(0x0008)       /* MPU Segment Border 1 Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaeaf3fede598d9e5e955ec83ee75c8a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB14&#160;&#160;&#160;(0x0010)       /* MPU Segment Border 1 Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a763bcde601128cb3414cc8adbd819992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB20&#160;&#160;&#160;(0x0100)       /* MPU Segment Border 2 Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47d4c959a16d558f47722b634cf0072a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB21&#160;&#160;&#160;(0x0200)       /* MPU Segment Border 2 Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50c4d5b708db3c087a9a2452b4227b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB22&#160;&#160;&#160;(0x0400)       /* MPU Segment Border 2 Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa06720dd7d03a33a335a11e17ebab7fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB23&#160;&#160;&#160;(0x0800)       /* MPU Segment Border 2 Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcf321c9b8450bb9a77e4f763509028d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB24&#160;&#160;&#160;(0x1000)       /* MPU Segment Border 2 Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c1412194975525949827601bcbc12c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB10_L&#160;&#160;&#160;(0x0001)       /* MPU Segment Border 1 Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64b9e3e40d6e452d9773e40527e2f1b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB11_L&#160;&#160;&#160;(0x0002)       /* MPU Segment Border 1 Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a409c7ae470de6416f313be6ae4938103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB12_L&#160;&#160;&#160;(0x0004)       /* MPU Segment Border 1 Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58bef58435102ed6001d2892d90040f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB13_L&#160;&#160;&#160;(0x0008)       /* MPU Segment Border 1 Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a62acf65574089c725eb6619ed5f0fa7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB14_L&#160;&#160;&#160;(0x0010)       /* MPU Segment Border 1 Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a102d3c05b9a8187c8c843c9a98928832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB20_H&#160;&#160;&#160;(0x0001)       /* MPU Segment Border 2 Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a101e7aae5dbf092b40f4671599124f30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB21_H&#160;&#160;&#160;(0x0002)       /* MPU Segment Border 2 Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ac0fb30f145926b6a6845a022f803b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB22_H&#160;&#160;&#160;(0x0004)       /* MPU Segment Border 2 Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98776acc90758f7807ec10d707807aea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB23_H&#160;&#160;&#160;(0x0008)       /* MPU Segment Border 2 Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bfce14536bab08b425f72288a2cf1f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSB24_H&#160;&#160;&#160;(0x0010)       /* MPU Segment Border 2 Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a615335568f564dd0604d7969d450e3aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1RE&#160;&#160;&#160;(0x0001)       /* MPU Main memory Segment 1 Read enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="afef229a2164c297aafdc3a494303a0a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1WE&#160;&#160;&#160;(0x0002)       /* MPU Main memory Segment 1 Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="afc0881af1f0c712db9d96e4add29a8c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1XE&#160;&#160;&#160;(0x0004)       /* MPU Main memory Segment 1 Execute enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="ab861ac0be4b0189c64848d874674ba56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1VS&#160;&#160;&#160;(0x0008)       /* MPU Main memory Segment 1 Violation select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7516ba930e7e57686114466629beb48c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2RE&#160;&#160;&#160;(0x0010)       /* MPU Main memory Segment 2 Read enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="a9903fd44accc21a9b736989bcfd3c163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2WE&#160;&#160;&#160;(0x0020)       /* MPU Main memory Segment 2 Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="a429cefbe2f8d9d749c1662649ea6f1e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2XE&#160;&#160;&#160;(0x0040)       /* MPU Main memory Segment 2 Execute enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0fb790468a997f5eba812d839b749c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2VS&#160;&#160;&#160;(0x0080)       /* MPU Main memory Segment 2 Violation select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b1f40fabaea5f824e6120e28d4ee0e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3RE&#160;&#160;&#160;(0x0100)       /* MPU Main memory Segment 3 Read enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="af246bd910e8fc80eed8e9e4be131ddf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3WE&#160;&#160;&#160;(0x0200)       /* MPU Main memory Segment 3 Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="a327b81f384b2e6cc7c743b25f2eaaf5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3XE&#160;&#160;&#160;(0x0400)       /* MPU Main memory Segment 3 Execute enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gac65629a7720c9be49d55a25f7ed12dc7">MPU_initThreeSegments()</a>, and <a class="el" href="group__mpu__api.html#gadf37a2355bc482ca43e3271f62fb058e">MPU_initTwoSegments()</a>.</p>

</div>
</div>
<a class="anchor" id="a7838c68e4f526e43424c33112a266da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3VS&#160;&#160;&#160;(0x0800)       /* MPU Main memory Segment 3 Violation select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa239dc6ce7bd91fe9e96617add0ca61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIRE&#160;&#160;&#160;(0x1000)       /* MPU Info memory Segment Read enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gaa9e32d789c22220a9b2e00a1c3b76349">MPU_initInfoSegment()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a529882e51c64762d74de48fb757fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIWE&#160;&#160;&#160;(0x2000)       /* MPU Info memory Segment Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gaa9e32d789c22220a9b2e00a1c3b76349">MPU_initInfoSegment()</a>.</p>

</div>
</div>
<a class="anchor" id="a50a74e16cfddecd561a483fbbcd71c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIXE&#160;&#160;&#160;(0x4000)       /* MPU Info memory Segment Execute enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpu__api.html#gaa9e32d789c22220a9b2e00a1c3b76349">MPU_initInfoSegment()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a3c767107d166952f0cad10e802dd05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIVS&#160;&#160;&#160;(0x8000)       /* MPU Info memory Segment Violation select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af931c7ee0f56e00bf27cf63bbc39a026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1RE_L&#160;&#160;&#160;(0x0001)       /* MPU Main memory Segment 1 Read enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4d1b964d38b0c57da84a09cee5fb916"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1WE_L&#160;&#160;&#160;(0x0002)       /* MPU Main memory Segment 1 Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a887a1e8ac1cdc5a378ad59048d23ae04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1XE_L&#160;&#160;&#160;(0x0004)       /* MPU Main memory Segment 1 Execute enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7c953c2dca6e1591c19c1050ea65b7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG1VS_L&#160;&#160;&#160;(0x0008)       /* MPU Main memory Segment 1 Violation select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57cf9b1d373d80cbd0de39f89d067fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2RE_L&#160;&#160;&#160;(0x0010)       /* MPU Main memory Segment 2 Read enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47e1677d6f507f8f9060625df25958be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2WE_L&#160;&#160;&#160;(0x0020)       /* MPU Main memory Segment 2 Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afee7b419389c0fff4c2ac70db69c2793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2XE_L&#160;&#160;&#160;(0x0040)       /* MPU Main memory Segment 2 Execute enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aacd982d5655e927a85581ac2d1425a2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG2VS_L&#160;&#160;&#160;(0x0080)       /* MPU Main memory Segment 2 Violation select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab24ad0cf888d6bf3aaf263533364ba17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3RE_H&#160;&#160;&#160;(0x0001)       /* MPU Main memory Segment 3 Read enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe298c627ab7dc478fecc85dcb857afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3WE_H&#160;&#160;&#160;(0x0002)       /* MPU Main memory Segment 3 Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a661cf4f012cba2192159100290d77c03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3XE_H&#160;&#160;&#160;(0x0004)       /* MPU Main memory Segment 3 Execute enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2e44951131aa7af01d8ea781efcf8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEG3VS_H&#160;&#160;&#160;(0x0008)       /* MPU Main memory Segment 3 Violation select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ff0260cc11b7cffb92f3e69571222e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIRE_H&#160;&#160;&#160;(0x0010)       /* MPU Info memory Segment Read enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82fff5dd18dfa05e5df5898fd5f14953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIWE_H&#160;&#160;&#160;(0x0020)       /* MPU Info memory Segment Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b262adb26e44fa322ca001f9bff99aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIXE_H&#160;&#160;&#160;(0x0040)       /* MPU Info memory Segment Execute enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a097535647aa1e55cbec7a28425e2931a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPUSEGIVS_H&#160;&#160;&#160;(0x0080)       /* MPU Info memory Segment Violation select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43fe78ae12bd4174154f17ea148f9bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY&#160;&#160;&#160;(0x0000)       /* Multiply Unsigned/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gadb373cfefdb32865bff3b52eed143fd8">MPY32_setOperandOne16Bit()</a>, and <a class="el" href="group__mpy32__api.html#ga4e27d31749381782bac863a604668524">MPY32_setOperandOne8Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf2dac5a450b38d44ecb30137c4180fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21403e07a183a524dab9b674ade3da2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20639e10ef4172407b5d3fd482f370cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS&#160;&#160;&#160;(0x0002)       /* Multiply Signed/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae953d3ec7a94d09bad5f24221f8d78c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a928157fbbb1babc533d88dc5ef6e6204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5b6016d98086f963f0cdba3449d30f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC&#160;&#160;&#160;(0x0004)       /* Multiply Unsigned and Accumulate/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac141aba89c16ed4dd2ba16a155ac43af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1862b6222ae14b933d0ba9a58c8bca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc73bfedb3df3a62a64ea086b2556d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS&#160;&#160;&#160;(0x0006)       /* Multiply Signed and Accumulate/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71e5006c7d4d804265932a9bd722dcbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9589dd9be0d5c890c51df002860d2fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a509d66403a096ddf0fefb995a96da985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2&#160;&#160;&#160;(0x0008)       /* Operand 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gac69da60df8cdf6267648842797f6b059">MPY32_setOperandTwo16Bit()</a>, and <a class="el" href="group__mpy32__api.html#gafddd483c1d9df4ba65a2941dd9bfd777">MPY32_setOperandTwo8Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="aebcce4980bb60b8e88201099e31f5e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a468834b32396c5c651a31191a3bff31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfe77f28b188c29f9b6a72007a1d284f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESLO&#160;&#160;&#160;(0x000A)       /* Result Low Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab78bf7f5764c88c4fde13139bdb35ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESLO_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9a3acb7f21add864ad44d8a4cdb9820"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESLO_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af86de4fe0592ee679a3b873ab6bef53e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESHI&#160;&#160;&#160;(0x000C)       /* Result High Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36c2c0e197c1faf1ebabc751f04018d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESHI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a819505312216e409dab0509a66b8d15a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESHI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c58a1706bc517f31759c32458e6d1a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT&#160;&#160;&#160;(0x000E)       /* Sum Extend */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gaee3f8bdcf73babd7444f8af1c43a0bb8">MPY32_getSumExtension()</a>.</p>

</div>
</div>
<a class="anchor" id="a6016ea374749ce82a648d76f3f6fe56d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54bcba707af8fda5db0e79678e2a4945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6273db4bc5bd1150badeb0669d78ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0&#160;&#160;&#160;(0x002C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga692f3a81694e17328584b053b8594bdb">MPY32_clearCarryBitValue()</a>, <a class="el" href="group__mpy32__api.html#ga17d43977c93fcdc23235e2febca9425e">MPY32_getCarryBitValue()</a>, and <a class="el" href="group__mpy32__api.html#gad70a41a50663e0d4aa941db6b7b9417c">MPY32_setWriteDelay()</a>.</p>

</div>
</div>
<a class="anchor" id="a8274aad09c9d869a38382f850b322526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga83c0235a1029d60d0b2156aa564605ae">MPY32_disableFractionalMode()</a>, <a class="el" href="group__mpy32__api.html#gab3b6ffa3f7f02327260ac318c987768e">MPY32_disableSaturationMode()</a>, <a class="el" href="group__mpy32__api.html#gaa305a12c35535913e6f1eef5cf12b993">MPY32_enableFractionalMode()</a>, <a class="el" href="group__mpy32__api.html#ga1fb1ffe9c28d753ac0303ce353486b3b">MPY32_enableSaturationMode()</a>, <a class="el" href="group__mpy32__api.html#ga73024d2ce511f91f5a091eee50b1efb6">MPY32_getFractionalMode()</a>, and <a class="el" href="group__mpy32__api.html#ga81dad36d1470774fbb2cb1da157d333e">MPY32_getSaturationMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d2cc7f0087423874b2168cd0c63752f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23293e7b79758a5385abf0e65532956c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32L&#160;&#160;&#160;(0x0010)       /* 32-bit operand 1 - multiply - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gadf58d2e09383e4e125dc8b39697a028a">MPY32_setOperandOne24Bit()</a>, and <a class="el" href="group__mpy32__api.html#ga44996e5e712ed5dcf8ed60620693bd93">MPY32_setOperandOne32Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d23a68243ee36bb54afaaa2841cbd13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30db8a4cf2f2251e3b2be7fc91f0627d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a991c15c03bb03a644ba68a82a1785581"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32H&#160;&#160;&#160;(0x0012)       /* 32-bit operand 1 - multiply - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gadf58d2e09383e4e125dc8b39697a028a">MPY32_setOperandOne24Bit()</a>, and <a class="el" href="group__mpy32__api.html#ga44996e5e712ed5dcf8ed60620693bd93">MPY32_setOperandOne32Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="ae0fc1d1b2a8f0d8ea3833ba3bb983995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa84e7ed9a2b0eb5969d06dee7b5ecf01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aced3bcc79641c5e0737e4ee4de359c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32L&#160;&#160;&#160;(0x0014)       /* 32-bit operand 1 - signed multiply - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a278a3620b1d0ee1fb1196105aaeac359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8be9fef708a61d8fdc11258d307f5f50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcc6f45060d8c4918ea4f3a9985d0249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32H&#160;&#160;&#160;(0x0016)       /* 32-bit operand 1 - signed multiply - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7203ff3faaee88cb60d7f2fa56b3ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a022e64254bb822f01154deb7e767bbd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f28ce11dc0053df220cadb60953b80a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32L&#160;&#160;&#160;(0x0018)       /* 32-bit operand 1 - multiply accumulate - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8170ee1dff8262dd1d59dee7763225bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a467319cad1655604e5cb7b35eca31fab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51d4654b593c136c17024a233e16c856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32H&#160;&#160;&#160;(0x001A)       /* 32-bit operand 1 - multiply accumulate - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c6084890e10cdb20855866e4a509226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4e78ddb0432c9963f2bcc7bfd2f8d64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad697d71c657c2fe1a922202f04fe3dab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32L&#160;&#160;&#160;(0x001C)       /* 32-bit operand 1 - signed multiply accumulate - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaca91a04dbad94efa8e11d39783e2146"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca26a24923663524b50a0446caa6a1c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abeb1361dbfa47d377b334be4465a8125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32H&#160;&#160;&#160;(0x001E)       /* 32-bit operand 1 - signed multiply accumulate - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c25306cb3008282edac8735b644635a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d2c777953ad8837af1f757514bebc4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1165a23f0179cf0ccaefa3dac6bc356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2L&#160;&#160;&#160;(0x0020)       /* 32-bit operand 2 - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga746d031e3164665e33c1bef60347903b">MPY32_setOperandTwo24Bit()</a>, and <a class="el" href="group__mpy32__api.html#gab579373502692d9038825f237e3b8957">MPY32_setOperandTwo32Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="adada7289b43ebe468bf8f7b3968ce611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b598ef6078bfec7895ec0473feaa317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35a8ac2fb003eceec3299062857f2090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2H&#160;&#160;&#160;(0x0022)       /* 32-bit operand 2 - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga746d031e3164665e33c1bef60347903b">MPY32_setOperandTwo24Bit()</a>, and <a class="el" href="group__mpy32__api.html#gab579373502692d9038825f237e3b8957">MPY32_setOperandTwo32Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="a69bc8c2b701eb5d7718226524a16a677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30a3f4e1b4ee6bc0115efc082c414352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3bd7392d13b9023f7adac21988fb09c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES0&#160;&#160;&#160;(0x0024)       /* 32x32-bit result 0 - least significant word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga00e157318e40a40eb56c3bca91fda200">MPY32_getResult()</a>, <a class="el" href="group__mpy32__api.html#ga9b5b0900b8adbfe119387b957fc1ccb7">MPY32_getResult16Bit()</a>, <a class="el" href="group__mpy32__api.html#ga7fa97b9d8ecaa7cd6ada095806835c2d">MPY32_getResult24Bit()</a>, <a class="el" href="group__mpy32__api.html#ga87da72664f91c2eb7a06e4e2afb5f888">MPY32_getResult32Bit()</a>, <a class="el" href="group__mpy32__api.html#ga69476556370a8abdf97fdc8c3b62da09">MPY32_getResult64Bit()</a>, and <a class="el" href="group__mpy32__api.html#ga5da97fc45c397895c4b521d121e8f69c">MPY32_preloadResult()</a>.</p>

</div>
</div>
<a class="anchor" id="a1427eebc9ef75959ec900c9229900e6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gaa4ac2be337af876b544eddb1ca8ff2a4">MPY32_getResult8Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b0ccf348409a1205ed45774f0940281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b4fc07cb46b3dbe9ed621891655b510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES1&#160;&#160;&#160;(0x0026)       /* 32x32-bit result 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga00e157318e40a40eb56c3bca91fda200">MPY32_getResult()</a>, <a class="el" href="group__mpy32__api.html#ga7fa97b9d8ecaa7cd6ada095806835c2d">MPY32_getResult24Bit()</a>, <a class="el" href="group__mpy32__api.html#ga87da72664f91c2eb7a06e4e2afb5f888">MPY32_getResult32Bit()</a>, <a class="el" href="group__mpy32__api.html#ga69476556370a8abdf97fdc8c3b62da09">MPY32_getResult64Bit()</a>, and <a class="el" href="group__mpy32__api.html#ga5da97fc45c397895c4b521d121e8f69c">MPY32_preloadResult()</a>.</p>

</div>
</div>
<a class="anchor" id="a90fe9f9030188b9e2fd811b0311077e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54975b1ce9aa1195bd14db70d7310d8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a2f54e20accfefdc9cdb6b3ad63d56c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES2&#160;&#160;&#160;(0x0028)       /* 32x32-bit result 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga00e157318e40a40eb56c3bca91fda200">MPY32_getResult()</a>, <a class="el" href="group__mpy32__api.html#ga69476556370a8abdf97fdc8c3b62da09">MPY32_getResult64Bit()</a>, and <a class="el" href="group__mpy32__api.html#ga5da97fc45c397895c4b521d121e8f69c">MPY32_preloadResult()</a>.</p>

</div>
</div>
<a class="anchor" id="a032ab223ba00edeba031ac70f811ff19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5fa8565069ea214b0009a274289d67ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4da581b0109330ebedcab58c5ab897a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES3&#160;&#160;&#160;(0x002A)       /* 32x32-bit result 3 - most significant word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga00e157318e40a40eb56c3bca91fda200">MPY32_getResult()</a>, <a class="el" href="group__mpy32__api.html#ga69476556370a8abdf97fdc8c3b62da09">MPY32_getResult64Bit()</a>, and <a class="el" href="group__mpy32__api.html#ga5da97fc45c397895c4b521d121e8f69c">MPY32_preloadResult()</a>.</p>

</div>
</div>
<a class="anchor" id="a72a0127c0c6307f35de92841ebf4c3d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a333438ff9a3e013c1f66fb60b57f96ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c58a1706bc517f31759c32458e6d1a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT&#160;&#160;&#160;(0x000E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6016ea374749ce82a648d76f3f6fe56d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54bcba707af8fda5db0e79678e2a4945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6273db4bc5bd1150badeb0669d78ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0&#160;&#160;&#160;(0x002C)       /* MPY32 Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8274aad09c9d869a38382f850b322526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d2cc7f0087423874b2168cd0c63752f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3f8762715ab839833e45715cdd877eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPY_B&#160;&#160;&#160;MPY_L          /* Multiply Unsigned/Operand 1 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcaf7caeb67e8ca4cf610c57fc5ba400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYS_B&#160;&#160;&#160;MPYS_L         /* Multiply Signed/Operand 1 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabb4e74d9186009d4c57ff3de5c967e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC_B&#160;&#160;&#160;MAC_L          /* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6be4c8028e309ddb26fa4998006a68df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MACS_B&#160;&#160;&#160;MACS_L         /* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cf3f557520146d81b61f5c16f3aab27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2_B&#160;&#160;&#160;OP2_L          /* Operand 2 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02d3e80e92da4a0c609e6eea0b5fabd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPY32L_B&#160;&#160;&#160;MPY32L_L       /* 32-bit operand 1 - multiply - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36802ba9dfbf6bd68c1e4153a103effb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPY32H_B&#160;&#160;&#160;MPY32H_L       /* 32-bit operand 1 - multiply - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0fb78d92774b74f3ba4e3e288c45f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYS32L_B&#160;&#160;&#160;MPYS32L_L      /* 32-bit operand 1 - signed multiply - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23082fd580733d39c859bd2973f250a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYS32H_B&#160;&#160;&#160;MPYS32H_L      /* 32-bit operand 1 - signed multiply - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29604cf1162b1ea76486d503ed92bb82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC32L_B&#160;&#160;&#160;MAC32L_L       /* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8410a25abd99d78251403b3478b8734e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC32H_B&#160;&#160;&#160;MAC32H_L       /* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad08c0969a6456b29f30c0a9a98f1f376"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MACS32L_B&#160;&#160;&#160;MACS32L_L      /* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a718871821cb3841d85001809133fdc2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MACS32H_B&#160;&#160;&#160;MACS32H_L      /* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2d1b885729df6c52972e3199b72b43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2L_B&#160;&#160;&#160;OP2L_L         /* 32-bit operand 2 - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02730e5c67ec959081ef597d21eccc02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2H_B&#160;&#160;&#160;OP2H_L         /* 32-bit operand 2 - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f809a04b35cc070e23387e9f13e2da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYC&#160;&#160;&#160;(0x0001)       /* Carry of the multiplier */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga692f3a81694e17328584b053b8594bdb">MPY32_clearCarryBitValue()</a>, and <a class="el" href="group__mpy32__api.html#ga17d43977c93fcdc23235e2febca9425e">MPY32_getCarryBitValue()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c767b9435083f1e7d4d84e2b8db78d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYFRAC&#160;&#160;&#160;(0x0004)       /* Fractional mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#ga83c0235a1029d60d0b2156aa564605ae">MPY32_disableFractionalMode()</a>, <a class="el" href="group__mpy32__api.html#gaa305a12c35535913e6f1eef5cf12b993">MPY32_enableFractionalMode()</a>, and <a class="el" href="group__mpy32__api.html#ga73024d2ce511f91f5a091eee50b1efb6">MPY32_getFractionalMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a24894360345ef1ad8f534cb144f5eceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYSAT&#160;&#160;&#160;(0x0008)       /* Saturation mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gab3b6ffa3f7f02327260ac318c987768e">MPY32_disableSaturationMode()</a>, <a class="el" href="group__mpy32__api.html#ga1fb1ffe9c28d753ac0303ce353486b3b">MPY32_enableSaturationMode()</a>, and <a class="el" href="group__mpy32__api.html#ga81dad36d1470774fbb2cb1da157d333e">MPY32_getSaturationMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a6a78a0d7c6b600a94b28354c57984408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM0&#160;&#160;&#160;(0x0010)       /* Multiplier mode Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3da12e08149500229bd2ff69d108f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM1&#160;&#160;&#160;(0x0020)       /* Multiplier mode Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a317baf25b83723ce0784e615bf2d82c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP1_32&#160;&#160;&#160;(0x0040)       /* Bit-width of operand 1 0:16Bit / 1:32Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a675588748a931c45eb9f05067f93160e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2_32&#160;&#160;&#160;(0x0080)       /* Bit-width of operand 2 0:16Bit / 1:32Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5ad0a15e60b79e3fc62fcf81b9e859f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYDLYWRTEN&#160;&#160;&#160;(0x0100)       /* Delayed write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gad70a41a50663e0d4aa941db6b7b9417c">MPY32_setWriteDelay()</a>.</p>

</div>
</div>
<a class="anchor" id="a1065e6be583835c75c3546daa406b270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYDLY32&#160;&#160;&#160;(0x0200)       /* Delayed write mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy32__api.html#gad70a41a50663e0d4aa941db6b7b9417c">MPY32_setWriteDelay()</a>.</p>

</div>
</div>
<a class="anchor" id="ada7837e56418ee2dc0a61b51a702094d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYC_L&#160;&#160;&#160;(0x0001)       /* Carry of the multiplier */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYFRAC_L&#160;&#160;&#160;(0x0004)       /* Fractional mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac0667f089eb8091a0cf228a6f7861af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYSAT_L&#160;&#160;&#160;(0x0008)       /* Saturation mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd6e00d82be94b71faa7b27b6591ed02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM0_L&#160;&#160;&#160;(0x0010)       /* Multiplier mode Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c364e73d70f1b047ff97cf5dd1d6c9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM1_L&#160;&#160;&#160;(0x0020)       /* Multiplier mode Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08606b563fb3c93dd6d991be84160f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP1_32_L&#160;&#160;&#160;(0x0040)       /* Bit-width of operand 1 0:16Bit / 1:32Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5874a979f310c898310bdb8f2a943cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2_32_L&#160;&#160;&#160;(0x0080)       /* Bit-width of operand 2 0:16Bit / 1:32Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a3b33e4251f62b6e23cde980126d4b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYDLYWRTEN_H&#160;&#160;&#160;(0x0001)       /* Delayed write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6e79910c316464a44eddf08e7a06373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYDLY32_H&#160;&#160;&#160;(0x0002)       /* Delayed write mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b0fcf19a97d3c20c34d5f7f32221786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM_0&#160;&#160;&#160;(0x0000)       /* Multiplier mode: MPY */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9bc5dae03b0f222386f3995527a54d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM_1&#160;&#160;&#160;(0x0010)       /* Multiplier mode: MPYS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af82c1eb4f6e152bc4a336bb1ee944da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM_2&#160;&#160;&#160;(0x0020)       /* Multiplier mode: MAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59b1ebf7b8a94ea37f2345f839a95388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM_3&#160;&#160;&#160;(0x0030)       /* Multiplier mode: MACS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98839ecd26856ff99477792e4ab660df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM__MPY&#160;&#160;&#160;(0x0000)       /* Multiplier mode: MPY */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60c9f521f0785ebcc60fdaeb1f627338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM__MPYS&#160;&#160;&#160;(0x0010)       /* Multiplier mode: MPYS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d89be5b989a16ad21e2c5f5c1e4d46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM__MAC&#160;&#160;&#160;(0x0020)       /* Multiplier mode: MAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964dae3bc24c08f6b2402485a81c9cf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM__MACS&#160;&#160;&#160;(0x0030)       /* Multiplier mode: MACS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a918a328e128fcafd45859d04f39ff2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0&#160;&#160;&#160;(0x0000)       /* PMM Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#ga9ef5f1e637a6d8bf9c5ba342d8645dd8">PMM_disableSVSL()</a>, <a class="el" href="group__pmm__api.html#ga89c2b7332ae1e5d9f3bfa6781a5051c9">PMM_enableSVSL()</a>, <a class="el" href="group__pmm__api.html#ga50641fa93937287bdbdcb43cbec0edcf">PMM_regOff()</a>, <a class="el" href="group__pmm__api.html#ga6f0dfb37605671b13219399f3536a741">PMM_regOn()</a>, <a class="el" href="group__pmm__api.html#ga03d46294f3c73c45fb29e325e735bb22">PMM_trigBOR()</a>, and <a class="el" href="group__pmm__api.html#ga4c656429edcd08b64194da1ba98db8ba">PMM_trigPOR()</a>.</p>

</div>
</div>
<a class="anchor" id="ad5001fb6217e362ca03c82bcbc374bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#gaad7f58be8b1a258fe8c4b4f0f91dead8">PMM_disableSVSH()</a>, and <a class="el" href="group__pmm__api.html#ga6a5e35c657c6eb620cae54e41e4eda76">PMM_enableSVSH()</a>.</p>

</div>
</div>
<a class="anchor" id="aa76255f4ccf1ea0069b6d7affa855199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#gab01550a8e5d4f41cbc0219ef8d7c460a">PMM_clearInterrupt()</a>, <a class="el" href="group__pmm__api.html#gaad7f58be8b1a258fe8c4b4f0f91dead8">PMM_disableSVSH()</a>, <a class="el" href="group__pmm__api.html#ga9ef5f1e637a6d8bf9c5ba342d8645dd8">PMM_disableSVSL()</a>, <a class="el" href="group__pmm__api.html#ga6a5e35c657c6eb620cae54e41e4eda76">PMM_enableSVSH()</a>, <a class="el" href="group__pmm__api.html#ga89c2b7332ae1e5d9f3bfa6781a5051c9">PMM_enableSVSL()</a>, <a class="el" href="group__pmm__api.html#ga50641fa93937287bdbdcb43cbec0edcf">PMM_regOff()</a>, <a class="el" href="group__pmm__api.html#ga6f0dfb37605671b13219399f3536a741">PMM_regOn()</a>, <a class="el" href="group__pmm__api.html#ga03d46294f3c73c45fb29e325e735bb22">PMM_trigBOR()</a>, and <a class="el" href="group__pmm__api.html#ga4c656429edcd08b64194da1ba98db8ba">PMM_trigPOR()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7bf5f26319b532d2a37739118c1f8a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG&#160;&#160;&#160;(0x000A)       /* PMM Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#gab01550a8e5d4f41cbc0219ef8d7c460a">PMM_clearInterrupt()</a>, and <a class="el" href="group__pmm__api.html#ga7cc4f16df542698a2e7f6f4ed3b8373e">PMM_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a393d2e46fcb6019acc18701b4218abbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ac4c1c145da86e66711ead4bcfc60da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a565a1c82cdc5578ad1db1881ad752cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PM5CTL0&#160;&#160;&#160;(0x0010)       /* PMM Power Mode 5 Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#ga2cc11a3f58d59c5b053fcf805bf8925f">PMM_unlockLPM5()</a>.</p>

</div>
</div>
<a class="anchor" id="a4f3eaa49de29afb7f8ca957c7f962663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PM5CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40a3423d59623fd9d1c23fc1bdea2f74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PM5CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2192f26122894bc395b49dfccbb0eeb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPW&#160;&#160;&#160;(0xA500)       /* PMM Register Write Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49e3c0233887d13ad743b4fe9c0c8b6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPW_H&#160;&#160;&#160;(0xA5)         /* PMM Register Write Password for high word access */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#gab01550a8e5d4f41cbc0219ef8d7c460a">PMM_clearInterrupt()</a>, <a class="el" href="group__pmm__api.html#gaad7f58be8b1a258fe8c4b4f0f91dead8">PMM_disableSVSH()</a>, <a class="el" href="group__pmm__api.html#ga9ef5f1e637a6d8bf9c5ba342d8645dd8">PMM_disableSVSL()</a>, <a class="el" href="group__pmm__api.html#ga6a5e35c657c6eb620cae54e41e4eda76">PMM_enableSVSH()</a>, <a class="el" href="group__pmm__api.html#ga89c2b7332ae1e5d9f3bfa6781a5051c9">PMM_enableSVSL()</a>, <a class="el" href="group__pmm__api.html#ga50641fa93937287bdbdcb43cbec0edcf">PMM_regOff()</a>, <a class="el" href="group__pmm__api.html#ga6f0dfb37605671b13219399f3536a741">PMM_regOn()</a>, <a class="el" href="group__pmm__api.html#ga03d46294f3c73c45fb29e325e735bb22">PMM_trigBOR()</a>, and <a class="el" href="group__pmm__api.html#ga4c656429edcd08b64194da1ba98db8ba">PMM_trigPOR()</a>.</p>

</div>
</div>
<a class="anchor" id="a9510e7e43812d174f09da846a2a6c0c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWBOR&#160;&#160;&#160;(0x0004)       /* PMM Software BOR */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#ga03d46294f3c73c45fb29e325e735bb22">PMM_trigBOR()</a>.</p>

</div>
</div>
<a class="anchor" id="a4ca726de821b83c3a85b10d06770cd1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWPOR&#160;&#160;&#160;(0x0008)       /* PMM Software POR */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#ga4c656429edcd08b64194da1ba98db8ba">PMM_trigPOR()</a>.</p>

</div>
</div>
<a class="anchor" id="a1e4f8f522dd962a55aade291cc6f5318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREGOFF&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#ga50641fa93937287bdbdcb43cbec0edcf">PMM_regOff()</a>, and <a class="el" href="group__pmm__api.html#ga6f0dfb37605671b13219399f3536a741">PMM_regOn()</a>.</p>

</div>
</div>
<a class="anchor" id="a775b67a8c2df6ecf7225c8de70631ead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLE&#160;&#160;&#160;(0x0020)       /* SVS low side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#ga9ef5f1e637a6d8bf9c5ba342d8645dd8">PMM_disableSVSL()</a>, and <a class="el" href="group__pmm__api.html#ga89c2b7332ae1e5d9f3bfa6781a5051c9">PMM_enableSVSL()</a>.</p>

</div>
</div>
<a class="anchor" id="aa303492df56594c301a5d90a85dfcfce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHE&#160;&#160;&#160;(0x0040)       /* SVS high side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#gaad7f58be8b1a258fe8c4b4f0f91dead8">PMM_disableSVSH()</a>, and <a class="el" href="group__pmm__api.html#ga6a5e35c657c6eb620cae54e41e4eda76">PMM_enableSVSH()</a>.</p>

</div>
</div>
<a class="anchor" id="a3eec5806996058502840ce19a8dc808d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWBOR_L&#160;&#160;&#160;(0x0004)       /* PMM Software BOR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3fac143314ee136a8c0a19d166845b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWPOR_L&#160;&#160;&#160;(0x0008)       /* PMM Software POR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab2167ed0abe167dea36d883600390bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREGOFF_L&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94cc583f6d118228bb26073b53726781"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLE_L&#160;&#160;&#160;(0x0020)       /* SVS low side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a92ab7db2d8c5c85512c75dc2e79287c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHE_L&#160;&#160;&#160;(0x0040)       /* SVS high side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a922687c524dc555a97196bfe15d87480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMBORIFG&#160;&#160;&#160;(0x0100)       /* PMM Software BOR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMRSTIFG&#160;&#160;&#160;(0x0200)       /* PMM RESET pin interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30419e5f57aab47772be0961ce2d7ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPORIFG&#160;&#160;&#160;(0x0400)       /* PMM Software POR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47f96fae6add6c73834cf9474e21d462"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLIFG&#160;&#160;&#160;(0x1000)       /* SVS high side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04a325e715ac13f501c494ceafbe7f87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHIFG&#160;&#160;&#160;(0x2000)       /* SVS low side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a621a9e4ea9556495805e22c0cd216ab2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMLPM5IFG&#160;&#160;&#160;(0x8000)       /* LPM5 indication Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9885927e3bcad2479d03c4d2f7d1372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMBORIFG_H&#160;&#160;&#160;(0x0001)       /* PMM Software BOR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaff51d0a4584279ae080d630bd2987b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMRSTIFG_H&#160;&#160;&#160;(0x0002)       /* PMM RESET pin interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e827223c0ab842cdd5e27655663d71d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPORIFG_H&#160;&#160;&#160;(0x0004)       /* PMM Software POR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a900a746ddf92a6783a89faa3efa06fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLIFG_H&#160;&#160;&#160;(0x0010)       /* SVS high side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcbb2b8791e5e899b5a446c0bfc29c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHIFG_H&#160;&#160;&#160;(0x0020)       /* SVS low side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adedfae44d9fb08ba87f07ef373f11241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMLPM5IFG_H&#160;&#160;&#160;(0x0080)       /* LPM5 indication Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5ced65b3157bff07c84be399063da5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKLPM5&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__pmm__api.html#ga2cc11a3f58d59c5b053fcf805bf8925f">PMM_unlockLPM5()</a>.</p>

</div>
</div>
<a class="anchor" id="a194a6447299b8f5ea178b7b096a2013b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKLPM5_L&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a918a328e128fcafd45859d04f39ff2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0&#160;&#160;&#160;(0x0000)       /* PMM Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5001fb6217e362ca03c82bcbc374bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa76255f4ccf1ea0069b6d7affa855199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7bf5f26319b532d2a37739118c1f8a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG&#160;&#160;&#160;(0x000A)       /* PMM Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a393d2e46fcb6019acc18701b4218abbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ac4c1c145da86e66711ead4bcfc60da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a565a1c82cdc5578ad1db1881ad752cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PM5CTL0&#160;&#160;&#160;(0x0010)       /* PMM Power Mode 5 Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f3eaa49de29afb7f8ca957c7f962663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PM5CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40a3423d59623fd9d1c23fc1bdea2f74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PM5CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0">OFS_PM5CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2192f26122894bc395b49dfccbb0eeb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPW&#160;&#160;&#160;(0xA500)       /* PMM Register Write Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49e3c0233887d13ad743b4fe9c0c8b6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPW_H&#160;&#160;&#160;(0xA5)         /* PMM Register Write Password for high word access */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9510e7e43812d174f09da846a2a6c0c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWBOR&#160;&#160;&#160;(0x0004)       /* PMM Software BOR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ca726de821b83c3a85b10d06770cd1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWPOR&#160;&#160;&#160;(0x0008)       /* PMM Software POR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e4f8f522dd962a55aade291cc6f5318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREGOFF&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a775b67a8c2df6ecf7225c8de70631ead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLE&#160;&#160;&#160;(0x0020)       /* SVS low side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa303492df56594c301a5d90a85dfcfce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHE&#160;&#160;&#160;(0x0040)       /* SVS high side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3eec5806996058502840ce19a8dc808d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWBOR_L&#160;&#160;&#160;(0x0004)       /* PMM Software BOR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3fac143314ee136a8c0a19d166845b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWPOR_L&#160;&#160;&#160;(0x0008)       /* PMM Software POR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab2167ed0abe167dea36d883600390bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREGOFF_L&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94cc583f6d118228bb26073b53726781"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLE_L&#160;&#160;&#160;(0x0020)       /* SVS low side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a92ab7db2d8c5c85512c75dc2e79287c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHE_L&#160;&#160;&#160;(0x0040)       /* SVS high side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a922687c524dc555a97196bfe15d87480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMBORIFG&#160;&#160;&#160;(0x0100)       /* PMM Software BOR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMRSTIFG&#160;&#160;&#160;(0x0200)       /* PMM RESET pin interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30419e5f57aab47772be0961ce2d7ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPORIFG&#160;&#160;&#160;(0x0400)       /* PMM Software POR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47f96fae6add6c73834cf9474e21d462"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLIFG&#160;&#160;&#160;(0x1000)       /* SVS high side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04a325e715ac13f501c494ceafbe7f87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHIFG&#160;&#160;&#160;(0x2000)       /* SVS low side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a621a9e4ea9556495805e22c0cd216ab2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMLPM5IFG&#160;&#160;&#160;(0x8000)       /* LPM5 indication Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9885927e3bcad2479d03c4d2f7d1372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMBORIFG_H&#160;&#160;&#160;(0x0001)       /* PMM Software BOR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaff51d0a4584279ae080d630bd2987b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMRSTIFG_H&#160;&#160;&#160;(0x0002)       /* PMM RESET pin interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e827223c0ab842cdd5e27655663d71d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPORIFG_H&#160;&#160;&#160;(0x0004)       /* PMM Software POR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a900a746ddf92a6783a89faa3efa06fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLIFG_H&#160;&#160;&#160;(0x0010)       /* SVS high side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcbb2b8791e5e899b5a446c0bfc29c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHIFG_H&#160;&#160;&#160;(0x0020)       /* SVS low side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adedfae44d9fb08ba87f07ef373f11241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMLPM5IFG_H&#160;&#160;&#160;(0x0080)       /* LPM5 indication Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5ced65b3157bff07c84be399063da5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKLPM5&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a194a6447299b8f5ea178b7b096a2013b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKLPM5_L&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac765e9aaba9178d4d62c20f5667e327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0&#160;&#160;&#160;(0x0000)       /* REF Shared Reference control register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#gaa43cca55f8bdc0eb3e718f61d4fb6bdc">REF_getBandgapMode()</a>, and <a class="el" href="group__ref__api.html#gac02ddfcd5475ee14814ac40e603ed2e3">REF_isRefGenBusy()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8a6c96807a31d11adb15bf763e81372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#gaef47c61972d73832a0e20c1e7d41d297">REF_disableReferenceVoltage()</a>, <a class="el" href="group__ref__api.html#ga73664b60021103862af97f29c374f17f">REF_disableTempSensor()</a>, <a class="el" href="group__ref__api.html#ga90e2346a8988ead5041f90c7035b6716">REF_enableReferenceVoltage()</a>, <a class="el" href="group__ref__api.html#gaed283e9f01f55350e47dd464aa968751">REF_enableTempSensor()</a>, and <a class="el" href="group__ref__api.html#ga5a89675e7473dda13409a7aa16981196">REF_setReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="af53d28b16aac750af91eeffcb72c2f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#gaa8eba1d548a8272374c4993e6bb42f8f">REF_isBandgapActive()</a>, and <a class="el" href="group__ref__api.html#gae45896149362492d1715b544d60f18e5">REF_isRefGenActive()</a>.</p>

</div>
</div>
<a class="anchor" id="a34aaea1d5a06d754c951bac82bb57f5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFON&#160;&#160;&#160;(0x0001)       /* REF Reference On */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#gaef47c61972d73832a0e20c1e7d41d297">REF_disableReferenceVoltage()</a>, and <a class="el" href="group__ref__api.html#ga90e2346a8988ead5041f90c7035b6716">REF_enableReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="a71ca0da5a3b1bf36fb9f35139a60b052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFTCOFF&#160;&#160;&#160;(0x0008)       /* REF Temp.Sensor off */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#ga73664b60021103862af97f29c374f17f">REF_disableTempSensor()</a>, and <a class="el" href="group__ref__api.html#gaed283e9f01f55350e47dd464aa968751">REF_enableTempSensor()</a>.</p>

</div>
</div>
<a class="anchor" id="adecd624280ab1d05fa09b631af4fe0ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL0&#160;&#160;&#160;(0x0010)       /* REF Reference Voltage Level Select Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad95b8fa0a77d0e31bf3c89024c299b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL1&#160;&#160;&#160;(0x0020)       /* REF Reference Voltage Level Select Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad963394541e13dd4fc0bf80a45d4b5b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENACT&#160;&#160;&#160;(0x0100)       /* REF Reference generator active */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#gae45896149362492d1715b544d60f18e5">REF_isRefGenActive()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8a930896d7b7d9dedd58a6362c840d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFBGACT&#160;&#160;&#160;(0x0200)       /* REF Reference bandgap active */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#gaa8eba1d548a8272374c4993e6bb42f8f">REF_isBandgapActive()</a>.</p>

</div>
</div>
<a class="anchor" id="af4c4bc332b1066052e84743fe96f431c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENBUSY&#160;&#160;&#160;(0x0400)       /* REF Reference generator busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#gac02ddfcd5475ee14814ac40e603ed2e3">REF_isRefGenBusy()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f7dbedd35c982b53fb3776e8dfac020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGMODE&#160;&#160;&#160;(0x0800)       /* REF Bandgap mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#gaa43cca55f8bdc0eb3e718f61d4fb6bdc">REF_getBandgapMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a1eac0c8a61d71804f3453207ab9cf2bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFON_L&#160;&#160;&#160;(0x0001)       /* REF Reference On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a921788b882da0f827a839e285ef76016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFTCOFF_L&#160;&#160;&#160;(0x0008)       /* REF Temp.Sensor off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67b59b613ec0fa98dfc564f136eb8aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL0_L&#160;&#160;&#160;(0x0010)       /* REF Reference Voltage Level Select Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b3ed4742085b77d89e210ba67637ad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL1_L&#160;&#160;&#160;(0x0020)       /* REF Reference Voltage Level Select Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1454baf8f0365a96c3495193101943e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENACT_H&#160;&#160;&#160;(0x0001)       /* REF Reference generator active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedc48fcc68d28fdd678b7ec353f8a73c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFBGACT_H&#160;&#160;&#160;(0x0002)       /* REF Reference bandgap active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a745c5f4212d5ef1a5f6241ca3a57be2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENBUSY_H&#160;&#160;&#160;(0x0004)       /* REF Reference generator busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab97508389b85513e9062f16a827eb59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGMODE_H&#160;&#160;&#160;(0x0008)       /* REF Bandgap mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40730b1610fceefe214715737d4e79f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_0&#160;&#160;&#160;(0x0000)       /* REF Reference Voltage Level Select 1.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63bcd29b829e2b68bbf201d1e910380f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_1&#160;&#160;&#160;(0x0010)       /* REF Reference Voltage Level Select 2.0V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afacafde54c368ab048c7618191ebb27e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_2&#160;&#160;&#160;(0x0020)       /* REF Reference Voltage Level Select 2.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42d145f1286120ff179881cf594cb042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_3&#160;&#160;&#160;(0x0030)       /* REF Reference Voltage Level Select 2.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__ref__api.html#ga5a89675e7473dda13409a7aa16981196">REF_setReferenceVoltage()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ddce15bf65329a143d6d6e46fa08f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01&#160;&#160;&#160;(0x0000)       /* Real Timer Control 0/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>, <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>, and <a class="el" href="group__rtc__b__api.html#ga0800dec4edce3cb1febda4ca02296771">RTC_B_setCalendarEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4786d033077a692344a2b10f3dd9624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a7ce6522ab27003178e474ac28a0ac856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#ga5fddb3c9fc56dc6274b4f45291b71e67">RTC_B_holdClock()</a>, <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>, and <a class="el" href="group__rtc__b__api.html#ga12cc97b922358d871596baf91318683e">RTC_B_startClock()</a>.</p>

</div>
</div>
<a class="anchor" id="a851478fbc80bbfc51eb044544a05c7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23&#160;&#160;&#160;(0x0002)       /* Real Timer Control 2/3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga0bd0a28ade68a688d7ae134c1641a26b">RTC_B_setCalibrationFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4237cfd9e849b25da24a670736f78b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga6c8e36df012cae6e6dd28a2c56f40b3a">RTC_B_setCalibrationData()</a>.</p>

</div>
</div>
<a class="anchor" id="ad69f773842fb2824af94f6d14a56af62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18d6345a60a513cfecf151d96f045351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL&#160;&#160;&#160;(0x0008)       /* Real Timer Prescale Timer 0 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4765ee2f28111917d327caaddc36202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga9aad7b446db719424175aa6f6e06479e">RTC_B_definePrescaleEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a1e6035928cf3509f8cb3364fab59513b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd682b2251a50b1115d72493d16c4f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL&#160;&#160;&#160;(0x000A)       /* Real Timer Prescale Timer 1 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="aee37b40816c3fed48e004a88599f11fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b0a0f3de8435dc62974f318a8f5a8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa74cd53b1cf46cc1ce6a64e5de0892e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS&#160;&#160;&#160;(0x000C)       /* Real Timer Prescale Timer Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a383e8970eb543c22271883e1fdc062a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gaf1e08a0378002c3bbd4d6d2688e25bc2">RTC_B_getPrescaleValue()</a>, and <a class="el" href="group__rtc__b__api.html#gac5fe149840467bbe80039b7baf878a91">RTC_B_setPrescaleValue()</a>.</p>

</div>
</div>
<a class="anchor" id="ae76ecee745619ea2aab69c3986feefaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gaf1e08a0378002c3bbd4d6d2688e25bc2">RTC_B_getPrescaleValue()</a>, and <a class="el" href="group__rtc__b__api.html#gac5fe149840467bbe80039b7baf878a91">RTC_B_setPrescaleValue()</a>.</p>

</div>
</div>
<a class="anchor" id="ac03f2d0e839b1f9d382a65a07aed49f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCIV&#160;&#160;&#160;(0x000E)       /* Real Time Clock Interrupt Vector */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b8aed962f0912d4485db3ff7c4265a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0&#160;&#160;&#160;(0x0010)       /* Real Time Clock Time 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4f47fdd57208ede177faeca72279077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>, and <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>.</p>

</div>
</div>
<a class="anchor" id="a477ee46c2074515e0eb3d251f47d0627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>, and <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6aaf699d62c041b7a7faa9fafe8c6d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1&#160;&#160;&#160;(0x0012)       /* Real Time Clock Time 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aece3cbb57773ce79fa9f8c10de4d9803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>, and <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bd09d2be0f2b68a14ec9bf39112f173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>, and <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>.</p>

</div>
</div>
<a class="anchor" id="a5961d9110dde2bfec1210fe0a3052bc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE&#160;&#160;&#160;(0x0014)       /* Real Time Clock Date */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adec7563a910a78ad7161ffc5da958976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>, and <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f804f3c487092c219285a9339326d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>, and <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>.</p>

</div>
</div>
<a class="anchor" id="a6040c837cc41cce374323c32c70f7c1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR&#160;&#160;&#160;(0x0016)       /* Real Time Clock Year */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>, and <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ac4438707d387df085358fbbb161bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9a8f9e45a26997d8f1d4c034ced3dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4eeb6a19048760528cb4fe46f887c658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR&#160;&#160;&#160;(0x0018)       /* Real Time Clock Alarm Min/Hour */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64136618e951f68e2dfe2b2e03761dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gad7f8160482527c1bafdacb97dee0056e">RTC_B_configureCalendarAlarm()</a>.</p>

</div>
</div>
<a class="anchor" id="ac68db334c95627593f1140933aaa85c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gad7f8160482527c1bafdacb97dee0056e">RTC_B_configureCalendarAlarm()</a>.</p>

</div>
</div>
<a class="anchor" id="ae53f74cdde62c7f30167a688b55d3428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY&#160;&#160;&#160;(0x001A)       /* Real Time Clock Alarm day of week/day */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84ba2c91544533110f58db6c8d5f9414"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gad7f8160482527c1bafdacb97dee0056e">RTC_B_configureCalendarAlarm()</a>.</p>

</div>
</div>
<a class="anchor" id="a891517dd85f61e448ee3566f1b7a4b92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gad7f8160482527c1bafdacb97dee0056e">RTC_B_configureCalendarAlarm()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e4f5f3aec622a6fe251ebe9dc88ba81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BIN2BCD&#160;&#160;&#160;(0x001C)       /* Real Time Binary-to-BCD conversion register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gaa9bda479342bf259b682a3773b2e160a">RTC_B_convertBinaryToBCD()</a>.</p>

</div>
</div>
<a class="anchor" id="a51f8edfd711cb194fa958b245b63079d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BCD2BIN&#160;&#160;&#160;(0x001E)       /* Real Time BCD-to-binary conversion register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga173e6ac0cb69f4377065df22099d8fbd">RTC_B_convertBCDToBinary()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3c550de2fee3ffa349ea3deaafe01ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCSEC&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a052fcd57d54f09775a9086412a2ccb8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCMIN&#160;&#160;&#160;(0x0011)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac527536fc22248c8bb87a60ad3d2c671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCHOUR&#160;&#160;&#160;(0x0012)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9aff83db53b86c8ac90e430ffa79d417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDOW&#160;&#160;&#160;(0x0013)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a051ad170c9e1b994292872799022ee4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDAY&#160;&#160;&#160;(0x0014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c17a79fbfe19d093c5b57c65f2cf584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCMON&#160;&#160;&#160;(0x0015)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b9114d35587582f468d384ef0fe79ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMIN&#160;&#160;&#160;(0x0018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad37d3c32dc537db121dbcab15260bcf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAHOUR&#160;&#160;&#160;(0x0019)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a471fe81287745db0065b8d37fb2a16a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOW&#160;&#160;&#160;(0x001A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae606951f63e5db095fb49c5d2b1803ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADAY&#160;&#160;&#160;(0x001B)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b161c75a30b4cea5241b85be0e53ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL0&#160;&#160;&#160;RTCCTL01_L     /* Real Time Clock Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb57ef4ce1664374ac01b0ade542b19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL1&#160;&#160;&#160;RTCCTL01_H     /* Real Time Clock Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af40b6154c845f212a7bd8de83c548c30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL2&#160;&#160;&#160;RTCCTL23_L     /* Real Time Clock Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82cca142f4871899036057173fafcf79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL3&#160;&#160;&#160;RTCCTL23_H     /* Real Time Clock Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a904f601e78ef49e1dd7cd94ca377d992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT12&#160;&#160;&#160;RTCTIM0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a07b2c6928b0ebfabd9005833ca95d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT34&#160;&#160;&#160;RTCTIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a050d2d08acb5d5b4c0a6c3f11c8b5f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT1&#160;&#160;&#160;RTCTIM0_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49466c2c7288053c30c9c12ddb754114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT2&#160;&#160;&#160;RTCTIM0_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f06dd20d54303ed68c48585cdde8adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT3&#160;&#160;&#160;RTCTIM1_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4073b990c512b9b2c2c59c9a57cbe39a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT4&#160;&#160;&#160;RTCTIM1_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6bf21b5a694fa6902ff474b15092254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSEC&#160;&#160;&#160;RTCTIM0_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0150d9e65ef842a5636b60239fbc936c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMIN&#160;&#160;&#160;RTCTIM0_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bada5c628434fc86acaf3e6bee945aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOUR&#160;&#160;&#160;RTCTIM1_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88bb9d5598b88ec9306fddbf48b72692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDOW&#160;&#160;&#160;RTCTIM1_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fcd74e19a0dbc557fea266e623e2a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDAY&#160;&#160;&#160;RTCDATE_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30a9e3e0e70e8b7fe5d6f2b27c445ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMON&#160;&#160;&#160;RTCDATE_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3232ec86753b738fc0da37ea870b486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCYEARL&#160;&#160;&#160;RTCYEAR_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeeafc9319915ce334bdb03f182944cc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCYEARH&#160;&#160;&#160;RTCYEAR_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e887956f69029530681b194cee8c263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PS&#160;&#160;&#160;RTCPS_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0142c5639a800931fcc7b326a494ccf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PS&#160;&#160;&#160;RTCPS_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2179d9442fc323b80f580156a261f51a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAMIN&#160;&#160;&#160;RTCAMINHR_L    /* Real Time Clock Alarm Min */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f994670fa3f5a4798ce9e901ed5fd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAHOUR&#160;&#160;&#160;RTCAMINHR_H    /* Real Time Clock Alarm Hour */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964dbe6596422ae78777e7e769c494fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCADOW&#160;&#160;&#160;RTCADOWDAY_L   /* Real Time Clock Alarm day of week */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46047a7c32a80557bcd9146157dc8817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCADAY&#160;&#160;&#160;RTCADOWDAY_H   /* Real Time Clock Alarm day */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2030a9fe75e4765abcbb0dbdd804b556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCBCD&#160;&#160;&#160;(0x8000)       /* RTC BCD  0:Binary / 1:BCD */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, and <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>.</p>

</div>
</div>
<a class="anchor" id="abb02d92660cdbd16e0808f8d14faefeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOLD&#160;&#160;&#160;(0x4000)       /* RTC Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fe04b27e6c34e304cb01369fc23b60a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDY&#160;&#160;&#160;(0x1000)       /* RTC Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gac24f1bd2af4db40e48cce3003cd9c0da">RTC_B_getCalendarTime()</a>.</p>

</div>
</div>
<a class="anchor" id="afe8bfc578c7f1beedc1888791c7f3482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV1&#160;&#160;&#160;(0x0200)       /* RTC Time Event 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aebd96ae27dd3e8310dc79eac4fcec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV0&#160;&#160;&#160;(0x0100)       /* RTC Time Event 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa7920abcb56e58b0bc25aacf82b451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIE&#160;&#160;&#160;(0x0080)       /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="ac3f6f251c8b4a00ce4f758791b85600b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIE&#160;&#160;&#160;(0x0040)       /* RTC Time Event Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f00f14a4103fd3910fa8cc6527766df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIE&#160;&#160;&#160;(0x0020)       /* RTC Alarm Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b4a560a78ad909cbea5598cb6126313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIE&#160;&#160;&#160;(0x0010)       /* RTC Ready Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a5cce00d1de0803de8c314f6cd6bed01b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIFG&#160;&#160;&#160;(0x0008)       /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a0cbd04cd883cab2804ce24fb9fc41ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIFG&#160;&#160;&#160;(0x0004)       /* RTC Time Event Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ad186139939be7841a27151671f9bf4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIFG&#160;&#160;&#160;(0x0002)       /* RTC Alarm Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a7620975046d940e2b1b581dd68c19f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIFG&#160;&#160;&#160;(0x0001)       /* RTC Ready Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d8dff3abe2bce19b8fbac7ea029ed2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIE_L&#160;&#160;&#160;(0x0080)       /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95b460482c4fdb4d3ad4b574cb5514bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIE_L&#160;&#160;&#160;(0x0040)       /* RTC Time Event Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a01d385b118428379b8463c4d2fa34a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIE_L&#160;&#160;&#160;(0x0020)       /* RTC Alarm Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7585ee841a8a6c20da80a1bea93f362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIE_L&#160;&#160;&#160;(0x0010)       /* RTC Ready Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1f5dfea7af04ef730636886108b460c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIFG_L&#160;&#160;&#160;(0x0008)       /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a312784c65afa6eb5e9908c7202c3ab37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIFG_L&#160;&#160;&#160;(0x0004)       /* RTC Time Event Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a716755159216bafbde6b1b1f68a2582a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIFG_L&#160;&#160;&#160;(0x0002)       /* RTC Alarm Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae03c9f11aa6b2330272494f7dbf25b9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIFG_L&#160;&#160;&#160;(0x0001)       /* RTC Ready Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad5eed82533988992af2bb9a18fa46a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCBCD_H&#160;&#160;&#160;(0x0080)       /* RTC BCD  0:Binary / 1:BCD */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c99106a9cf94c825c6ecd480942d980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOLD_H&#160;&#160;&#160;(0x0040)       /* RTC Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga96658f11dd9fafb1afd205cde13b1655">RTC_B_calendarInit()</a>, <a class="el" href="group__rtc__b__api.html#ga5fddb3c9fc56dc6274b4f45291b71e67">RTC_B_holdClock()</a>, <a class="el" href="group__rtc__b__api.html#gab2fb733368e87019d8f964e989b94003">RTC_B_initCalendar()</a>, and <a class="el" href="group__rtc__b__api.html#ga12cc97b922358d871596baf91318683e">RTC_B_startClock()</a>.</p>

</div>
</div>
<a class="anchor" id="a42427c40d69b940b9e31d63a12697c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDY_H&#160;&#160;&#160;(0x0010)       /* RTC Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01ad04f17774da0c47ce92fa566d84f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV1_H&#160;&#160;&#160;(0x0002)       /* RTC Time Event 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a697d112ed2ef859ccc300bc8ea3a09d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV0_H&#160;&#160;&#160;(0x0001)       /* RTC Time Event 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a155c3f7aca7fde221f766475cd26d4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_0&#160;&#160;&#160;(0x0000)       /* RTC Time Event: 0 (Min. changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a1b9c88348f09cdd59890d359f0f115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_1&#160;&#160;&#160;(0x0100)       /* RTC Time Event: 1 (Hour changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaaabdf54bc6b21789def8bbfe5fef95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_2&#160;&#160;&#160;(0x0200)       /* RTC Time Event: 2 (12:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a153d8d015cc2396d7b081d2e0ba3bee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_3&#160;&#160;&#160;(0x0300)       /* RTC Time Event: 3 (00:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga0800dec4edce3cb1febda4ca02296771">RTC_B_setCalendarEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="aee424c44ba80d854572beb7677966244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__MIN&#160;&#160;&#160;(0x0000)       /* RTC Time Event: 0 (Min. changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44b1260136198f8e3a529eb40e1c7a91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__HOUR&#160;&#160;&#160;(0x0100)       /* RTC Time Event: 1 (Hour changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c34965599ace8aa0608d2ce49ea6086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__0000&#160;&#160;&#160;(0x0200)       /* RTC Time Event: 2 (00:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd2a8fee0c47789c6237b24f7740a71e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__1200&#160;&#160;&#160;(0x0300)       /* RTC Time Event: 3 (12:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31bf0dc99a1d8a5d77311fafc13f2b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF1&#160;&#160;&#160;(0x0200)       /* RTC Calibration Frequency Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5ed6b05efe5b92abd77af1f02dcd8c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF0&#160;&#160;&#160;(0x0100)       /* RTC Calibration Frequency Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a997217f19beea1021bd14e220880e775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALS&#160;&#160;&#160;(0x0080)       /* RTC Calibration Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea956a13427c2e5a10983d2aa54752d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL5&#160;&#160;&#160;(0x0020)       /* RTC Calibration Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d08b1b702bb8329bf99e1e80486b6fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL4&#160;&#160;&#160;(0x0010)       /* RTC Calibration Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f1dba548663cf1a29ce25a9e3552cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL3&#160;&#160;&#160;(0x0008)       /* RTC Calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81ebf0c34c94a20be76a88fef46aa663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL2&#160;&#160;&#160;(0x0004)       /* RTC Calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c0f886f4cc67e40baabaf09205f7b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL1&#160;&#160;&#160;(0x0002)       /* RTC Calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e800bd0450f06b630baab23539a084f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL0&#160;&#160;&#160;(0x0001)       /* RTC Calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae865257e69c7f925c85dd3dff4af915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALS_L&#160;&#160;&#160;(0x0080)       /* RTC Calibration Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34d199ca61599a7512133aca813c7fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL5_L&#160;&#160;&#160;(0x0020)       /* RTC Calibration Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a617290fcd6763a87c1b740741ca3a46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL4_L&#160;&#160;&#160;(0x0010)       /* RTC Calibration Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97f77f9a0460313eb046b2804ea219f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL3_L&#160;&#160;&#160;(0x0008)       /* RTC Calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b3017c4aaadab68c10174c37e631ebe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL2_L&#160;&#160;&#160;(0x0004)       /* RTC Calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1622a6a7b7ebf4d6d8e449dae6c1b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL1_L&#160;&#160;&#160;(0x0002)       /* RTC Calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95f2f00b1b7a1e3bcd180f7ca6a7f925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL0_L&#160;&#160;&#160;(0x0001)       /* RTC Calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d5129e69d3a967f75f2c425b4af9386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF1_H&#160;&#160;&#160;(0x0002)       /* RTC Calibration Frequency Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29ef5a9738fd75560a271aae1c5d26bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF0_H&#160;&#160;&#160;(0x0001)       /* RTC Calibration Frequency Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abed403866d53132f688951dded9492e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_0&#160;&#160;&#160;(0x0000)       /* RTC Calibration Frequency: No Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a984ef4044cfd13b50cc3a58a92d03775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_1&#160;&#160;&#160;(0x0100)       /* RTC Calibration Frequency: 512 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b61b4352caf5f00b61060e22a5176f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_2&#160;&#160;&#160;(0x0200)       /* RTC Calibration Frequency: 256 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69596bd3760b6f25332dd55314b50059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_3&#160;&#160;&#160;(0x0300)       /* RTC Calibration Frequency: 1 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga0bd0a28ade68a688d7ae134c1641a26b">RTC_B_setCalibrationFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a84d8dd5061c60cf4ec7aaf26f45cf35a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAE&#160;&#160;&#160;(0x80)         /* Real Time Clock Alarm enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8df540a1b771cc337fad101d5e652bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP2&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80a624384d9c1a27789263cb91aca1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP1&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f3e3a68929ede6af6c884121f8af180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP0&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a739b7de6c7ee2986ceb5c32e2d325dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIE&#160;&#160;&#160;(0x0002)       /* RTC Prescale Timer 0 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a353de96b0083615a72a29bec48838c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIFG&#160;&#160;&#160;(0x0001)       /* RTC Prescale Timer 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ab7df5c8acbfd81e7e37f186eab096bca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP2_L&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ccb8d85394bf76b6a4bef75c2add1c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP1_L&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab12cd83d6c13080785cfbcfe9b0dc28a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP0_L&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa7d6ff8d4649059a0246ff66a1c5b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIE_L&#160;&#160;&#160;(0x0002)       /* RTC Prescale Timer 0 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a690db286ec3ec7f981c5ba2904aa275b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIFG_L&#160;&#160;&#160;(0x0001)       /* RTC Prescale Timer 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49b91f57249723afeff5b46124acd510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_0&#160;&#160;&#160;(0x0000)       /* RTC Prescale Timer 0 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99150fa82b59ef7f6a4001749d582034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_1&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 0 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa682448376f9bf9ba94d155af2729d5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_2&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 0 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d602e36864e87dbafb28882c85e7933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_3&#160;&#160;&#160;(0x000C)       /* RTC Prescale Timer 0 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6fef48e0f35ee1640149ea68dea99c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_4&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 0 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79aafe44119b27513e9d2e33b99d369d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_5&#160;&#160;&#160;(0x0014)       /* RTC Prescale Timer 0 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a991860554488c62b6ff17762847279e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_6&#160;&#160;&#160;(0x0018)       /* RTC Prescale Timer 0 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cc85af88552d737aeeedd1212f828d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_7&#160;&#160;&#160;(0x001C)       /* RTC Prescale Timer 0 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga9aad7b446db719424175aa6f6e06479e">RTC_B_definePrescaleEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="af53438e7f9f37d824b1d2809d9242309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__2&#160;&#160;&#160;(0x0000)       /* RTC Prescale Timer 0 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86f4dbf044879346310e1e4b21c74e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__4&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 0 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb5b4587c8a50224d4f87c253fe3f3fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__8&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 0 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a812d1db6ce449c4c6bfdaf333bc81014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__16&#160;&#160;&#160;(0x000C)       /* RTC Prescale Timer 0 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadf3d0e2c34139752ec3d5fbccd4b544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__32&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 0 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5c1446b0bd262d2ebb8b9ec16c604a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__64&#160;&#160;&#160;(0x0014)       /* RTC Prescale Timer 0 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cb28ff767ae37c885e4adf71af6d769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__128&#160;&#160;&#160;(0x0018)       /* RTC Prescale Timer 0 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e1fc265c7f04d70dc41793eb791acce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__256&#160;&#160;&#160;(0x001C)       /* RTC Prescale Timer 0 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3157982f465304ead10028351803a229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP2&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33268db844853c351d507192bce69115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP1&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2ce5078897e9e5742f6fb1d97e68d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP0&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6298dd14e6cc5368f6717a8832649e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIE&#160;&#160;&#160;(0x0002)       /* RTC Prescale Timer 1 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#gae5c6f4ab0c6bb617fca807ed6245f5d1">RTC_B_disableInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad7450a5d0d29f03fa04e37b9f13f5cfd">RTC_B_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="ab0f50da5338a47ca2c58f09f6a2ec2c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIFG&#160;&#160;&#160;(0x0001)       /* RTC Prescale Timer 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__rtc__b__api.html#ga8e5a6eee3e5fa21695db032c57ca70a0">RTC_B_clearInterrupt()</a>, and <a class="el" href="group__rtc__b__api.html#gad0b2bbceb0a3857fa83107dab145086d">RTC_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf5b1fa50ac81d910c042fb993d9f89e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP2_L&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adde344bfc9ab9cee71bd7c3c1166f738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP1_L&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae72b296ea33e6a93cc3c92ba9966c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP0_L&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bc5d9e7719ed3f3f92133c8278b6a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIE_L&#160;&#160;&#160;(0x0002)       /* RTC Prescale Timer 1 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57fb6f392fedbd36f2e5f231beea06a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIFG_L&#160;&#160;&#160;(0x0001)       /* RTC Prescale Timer 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2365b5e8b31825bc8b24206d84f5d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_0&#160;&#160;&#160;(0x0000)       /* RTC Prescale Timer 1 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d79f36d40336d8889d8f1d2e723477b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_1&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 1 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed68aa96a094d209cc824f30c3f9298e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_2&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 1 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5ea58c1f8d7f56f163aaca4cfa9b8c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_3&#160;&#160;&#160;(0x000C)       /* RTC Prescale Timer 1 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81a79b9f3e8e73fc1df5951a48210ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_4&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 1 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98475ccefdef43152a0eab0aad5b514c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_5&#160;&#160;&#160;(0x0014)       /* RTC Prescale Timer 1 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adfc775ba97b610b642629f7fc112c10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_6&#160;&#160;&#160;(0x0018)       /* RTC Prescale Timer 1 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dd97b54dd1fd4234fd3ad499521c76c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_7&#160;&#160;&#160;(0x001C)       /* RTC Prescale Timer 1 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4939f48ca90973948ff20a09179a1bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__2&#160;&#160;&#160;(0x0000)       /* RTC Prescale Timer 1 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49a271cb3a953ca64daa4c77431248c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__4&#160;&#160;&#160;(0x0004)       /* RTC Prescale Timer 1 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d4d7a087691a3b61e916106ef9179a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__8&#160;&#160;&#160;(0x0008)       /* RTC Prescale Timer 1 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af81a89efbb5ace2e790356007f713a7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__16&#160;&#160;&#160;(0x000C)       /* RTC Prescale Timer 1 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5fba4509ab5849d6edfbaca450d55221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__32&#160;&#160;&#160;(0x0010)       /* RTC Prescale Timer 1 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35550403ae047bd48e96a698a081f1ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__64&#160;&#160;&#160;(0x0014)       /* RTC Prescale Timer 1 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e548aaf979f728b27e0067d49e5521a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__128&#160;&#160;&#160;(0x0018)       /* RTC Prescale Timer 1 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b91ccb4f682007d64a2f27fda62f215"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__256&#160;&#160;&#160;(0x001C)       /* RTC Prescale Timer 1 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22d13d48cd82bde3ffdec106ac3b6856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5734d7c4fc2f5654e0ec37cc29f3f227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCRDYIFG&#160;&#160;&#160;(0x0002)       /* RTC ready: RTCRDYIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a97ba9e19816cb8644cd3381d0a4020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCTEVIFG&#160;&#160;&#160;(0x0004)       /* RTC interval timer: RTCTEVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71e95875f5aaf4f6e9930366ce5b35a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCAIFG&#160;&#160;&#160;(0x0006)       /* RTC user alarm: RTCAIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad2fa6290cbfd32551d75478b9fe17b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RT0PSIFG&#160;&#160;&#160;(0x0008)       /* RTC prescaler 0: RT0PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f6274959c834437bc6d044213af0525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RT1PSIFG&#160;&#160;&#160;(0x000A)       /* RTC prescaler 1: RT1PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac38b62abd0fa22121793e0e0ff464988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCOFIFG&#160;&#160;&#160;(0x000C)       /* RTC Oscillator fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d9736cf9a8625de2b2b4d432df7ea60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="addcb9d30a1feceec836f1b4def919e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCRDYIFG&#160;&#160;&#160;(0x0002)       /* RTC ready: RTCRDYIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59244f3880918d55bb07a75546a6a501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCTEVIFG&#160;&#160;&#160;(0x0004)       /* RTC interval timer: RTCTEVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeae074045be5962e4f297ff365fc6536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCAIFG&#160;&#160;&#160;(0x0006)       /* RTC user alarm: RTCAIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa43fdc0a3415202cacce24eff1834c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RT0PSIFG&#160;&#160;&#160;(0x0008)       /* RTC prescaler 0: RT0PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7399d4125d679ac49be87ebd57948247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RT1PSIFG&#160;&#160;&#160;(0x000A)       /* RTC prescaler 1: RT1PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad302f37e8bc5ff097e48268f39ad2294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCOFIFG&#160;&#160;&#160;(0x000C)       /* RTC Oscillator fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ed2d20072c6cffec659eff367789144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIE1&#160;&#160;&#160;(0x0000)       /* Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9917ce8ebba1f54aa524077d89a0524b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIE1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga768a39484cfad4105ab43d6293a9ca90">SFR_disableInterrupt()</a>, and <a class="el" href="group__sfr__api.html#ga975ae446a2adf3a0cf53b3ad7dc6488f">SFR_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a96f031032d20f9f27e5f96bd301d30a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIE1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab74209efcc9b0d273e44515c09ca9219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIE&#160;&#160;&#160;(0x0001)       /* WDT Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab066cf7af33154ecefe4d60258c88819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIE&#160;&#160;&#160;(0x0002)       /* Osc Fault Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d4c0233fc8e918dda795706fbdf1fb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMAIE&#160;&#160;&#160;(0x0008)       /* Vacant Memory Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a118048d5ce4a24dacaed04244c16a935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIE&#160;&#160;&#160;(0x0010)       /* NMI Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82176a431ba3ae1b79ef5e367316409f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBINIE&#160;&#160;&#160;(0x0040)       /* JTAG Mail Box input Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af438ec95f1dd9dee70d673cb1443fbc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUTIE&#160;&#160;&#160;(0x0080)       /* JTAG Mail Box output Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36436a2ccfa78c9b68e181b1a231afa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIE_L&#160;&#160;&#160;(0x0001)       /* WDT Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7c3c6b51e60d8aef049136277716dd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIE_L&#160;&#160;&#160;(0x0002)       /* Osc Fault Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31e8e6c82fc78816fa0eb6cfdaa58cfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMAIE_L&#160;&#160;&#160;(0x0008)       /* Vacant Memory Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9e7e25df69b48df018aea3c086b8e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIE_L&#160;&#160;&#160;(0x0010)       /* NMI Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ad7e4c24154ddeb50da66f7ecb48e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBINIE_L&#160;&#160;&#160;(0x0040)       /* JTAG Mail Box input Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e0eb3d84b72c6126edeb82bd5de8652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUTIE_L&#160;&#160;&#160;(0x0080)       /* JTAG Mail Box output Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac02f1f805304c565935951ab151fff63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIFG1&#160;&#160;&#160;(0x0002)       /* Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga1a4787d00eda967982814ab9a9541bc9">CS_clearAllOscFlagsWithTimeout()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d51b56111159d8eed1ab8906c1c3099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIFG1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga4649ae1b6c7f6cfbde0b7e37a8818e35">SFR_clearInterrupt()</a>, and <a class="el" href="group__sfr__api.html#gac742322d8fc99fc78c224874eb480983">SFR_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="aaefa64d09ff9c575d868fbb68d128db2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIFG1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9ed659059eee81941b3ee453c84968c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIFG&#160;&#160;&#160;(0x0001)       /* WDT Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5ea12efc56ad0fb6afcd9a6c3dd134b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIFG&#160;&#160;&#160;(0x0002)       /* Osc Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__cs__api.html#ga14aab64fc9fe9b7e9d154fd220782cfd">CS_bypassXT1()</a>, <a class="el" href="group__cs__api.html#ga200d654e97f792ee30ddda3497c8744c">CS_bypassXT1WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga59b53cb2d63c8a05bfc83e4dc52ad858">CS_bypassXT2()</a>, <a class="el" href="group__cs__api.html#gaf06f71ba2d0674dd8e382bf749948b5d">CS_bypassXT2WithTimeout()</a>, <a class="el" href="group__cs__api.html#ga1a4787d00eda967982814ab9a9541bc9">CS_clearAllOscFlagsWithTimeout()</a>, <a class="el" href="group__cs__api.html#gac35b193bcfed947124e47856d4112549">CS_XT1Start()</a>, <a class="el" href="group__cs__api.html#ga6000090a71b9c065629f392b0e59efea">CS_XT1StartWithTimeout()</a>, <a class="el" href="group__cs__api.html#ga547777075795ca8a877fb118f065ffa5">CS_XT2Start()</a>, and <a class="el" href="group__cs__api.html#gabe11e6d2a7d8bbd45fda9bc38067d692">CS_XT2StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a81e0b319f0d45759e0aa1f4a10f8fac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMAIFG&#160;&#160;&#160;(0x0008)       /* Vacant Memory Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab030e9aac536543b4d68ffa923bf7a30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIFG&#160;&#160;&#160;(0x0010)       /* NMI Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac35c554afd4aed29d9b18890d4b33fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBINIFG&#160;&#160;&#160;(0x0040)       /* JTAG Mail Box input Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf5d0fcabb799bc4774b7f5261812da8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUTIFG&#160;&#160;&#160;(0x0080)       /* JTAG Mail Box output Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc61fe0a1970368a90c8ccc48b3ccff5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIFG_L&#160;&#160;&#160;(0x0001)       /* WDT Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2d52c21362999d6d6dc877bf35d8663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIFG_L&#160;&#160;&#160;(0x0002)       /* Osc Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b05971a3a9567131e6beb1a6a4eda04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMAIFG_L&#160;&#160;&#160;(0x0008)       /* Vacant Memory Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27642a1c20a4f23538215198f774ea06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIFG_L&#160;&#160;&#160;(0x0010)       /* NMI Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedd08455635591870e6a72c543a7c4c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBINIFG_L&#160;&#160;&#160;(0x0040)       /* JTAG Mail Box input Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaa7ff4c123bad10d53572e32afa2718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUTIFG_L&#160;&#160;&#160;(0x0080)       /* JTAG Mail Box output Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd660f2dfb7bd21787670366c4f2aa67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRRPCR&#160;&#160;&#160;(0x0004)       /* RESET Pin Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4de258eebc8a48e1809111925fa3b46e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRRPCR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga5514d7ad75edbafed8abf5584ae4fa98">SFR_setNMIEdge()</a>, <a class="el" href="group__sfr__api.html#ga1f42456118fb2beb1902b2bc9bac275f">SFR_setResetNMIPinFunction()</a>, and <a class="el" href="group__sfr__api.html#ga2c33618ac7d717f71e40bbd08b22cbb9">SFR_setResetPinPullResistor()</a>.</p>

</div>
</div>
<a class="anchor" id="ae82dec804d53803dd06bc9c1ee8e8f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRRPCR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafc76cd3e63443c3a5fd18e7b33ed8b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSNMI&#160;&#160;&#160;(0x0001)       /* NMI select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga1f42456118fb2beb1902b2bc9bac275f">SFR_setResetNMIPinFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a667c3f3d869b58df0171dbb66693bd6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSNMIIES&#160;&#160;&#160;(0x0002)       /* NMI edge select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga5514d7ad75edbafed8abf5584ae4fa98">SFR_setNMIEdge()</a>.</p>

</div>
</div>
<a class="anchor" id="a10656af97e427ad597da2aabe8a6c755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRSTUP&#160;&#160;&#160;(0x0004)       /* RESET Pin pull down/up select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga2c33618ac7d717f71e40bbd08b22cbb9">SFR_setResetPinPullResistor()</a>.</p>

</div>
</div>
<a class="anchor" id="a009aedc37e00666459fbcecf5dba2c6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRSTRE&#160;&#160;&#160;(0x0008)       /* RESET Pin Resistor enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga2c33618ac7d717f71e40bbd08b22cbb9">SFR_setResetPinPullResistor()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4c6bd0107a98693637a1945cc2f1f0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSNMI_L&#160;&#160;&#160;(0x0001)       /* NMI select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80378895b885ed7ba64ed0155df87a96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSNMIIES_L&#160;&#160;&#160;(0x0002)       /* NMI edge select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab138176fe6b85905e92df6f015de01ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRSTUP_L&#160;&#160;&#160;(0x0004)       /* RESET Pin pull down/up select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c10b408fce6721d4c4f588fb9df54fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRSTRE_L&#160;&#160;&#160;(0x0008)       /* RESET Pin Resistor enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a4b6e8f203c1ff2cb52e2738bab8bb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSCTL&#160;&#160;&#160;(0x0000)       /* System control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a62d724705315307ee395ded73100eb40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga9d814cabc9819cfaaa11fc4152af4c07">SYS_disableRAMBasedInterruptVectors()</a>, <a class="el" href="group__sys__api.html#ga2e40720a6295bc9ba3f09977cfffb5a2">SYS_enableDedicatedJTAGPins()</a>, <a class="el" href="group__sys__api.html#ga1a318fcb6fd9547fd1a0cbec2f3a0e9d">SYS_enablePMMAccessProtect()</a>, <a class="el" href="group__sys__api.html#ga9b3fcd4472ea7c672ad1fb5f832d4628">SYS_enableRAMBasedInterruptVectors()</a>, and <a class="el" href="group__sys__api.html#gacf5379ba44720f3522e6463029758745">SYS_getBSLEntryIndication()</a>.</p>

</div>
</div>
<a class="anchor" id="a30d579dabaa1fe0ac112a88dfed578d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac827cac688a1e87e5c28255af6f9bb9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBSLC&#160;&#160;&#160;(0x0002)       /* Boot strap configuration area */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#gaa3f76a5722e751c23459fcba099c58fe">SYS_disableBSLMemory()</a>, <a class="el" href="group__sys__api.html#gac16022ad3e3d8f2ff30eb2ffdaab2593">SYS_disableBSLProtect()</a>, <a class="el" href="group__sys__api.html#gaa2a403e9f2ef0039267201f9c3bd4890">SYS_enableBSLMemory()</a>, and <a class="el" href="group__sys__api.html#ga43faf384a44daa50373737932fe4b00d">SYS_enableBSLProtect()</a>.</p>

</div>
</div>
<a class="anchor" id="abbdd29c186e34c9ffecb1ba842f106d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBSLC_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#gac0a202d672b858704eaf810144213cb8">SYS_setBSLSize()</a>, and <a class="el" href="group__sys__api.html#ga3d4efe5add47d7517dbb78c20734bcf9">SYS_setRAMAssignedToBSL()</a>.</p>

</div>
</div>
<a class="anchor" id="a407a3cd21d63836a04753bdbba714167"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBSLC_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f2ea62ed9887a5e6cdd279f4c51fc8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBC&#160;&#160;&#160;(0x0006)       /* JTAG mailbox control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ed9be3d79d0f37462b77d3b3b7c80fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBC_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga231fe59d508b2befd20a78bb1eb12359">SYS_clearJTAGMailboxFlagStatus()</a>, <a class="el" href="group__sys__api.html#ga0a122a3afb034566966ab61952768d3b">SYS_getJTAGMailboxFlagStatus()</a>, and <a class="el" href="group__sys__api.html#ga62877dce83be20a3441d906ed3c9ae25">SYS_JTAGMailboxInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a53268c5457db10041780aa9eead39bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBC_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cc29bac48114e664c7797cec1ca4fa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI0&#160;&#160;&#160;(0x0008)       /* JTAG mailbox input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga20c94911acd744458a21b28bc0259bce">SYS_getJTAGInboxMessage16Bit()</a>, and <a class="el" href="group__sys__api.html#ga4ff4d4cab54cbb86ab3f71d904bdc9b8">SYS_getJTAGInboxMessage32Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="ab37c7ed5db197d9c3337a5954acd8460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7354b5c1f2e076771641a4985485ac1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f4a493cd6d6762aa04d65b79a2c147d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI1&#160;&#160;&#160;(0x000A)       /* JTAG mailbox input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga4ff4d4cab54cbb86ab3f71d904bdc9b8">SYS_getJTAGInboxMessage32Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="af73e8b48f7caccb76589e18f94c2e4d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe47c942c302ba5d0ee9d2ea1d6a4a3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84a3b059eb52c98f30b9ed772681d33a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO0&#160;&#160;&#160;(0x000C)       /* JTAG mailbox output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga62916238ee80b8ddc976761459c5545e">SYS_setJTAGOutgoingMessage16Bit()</a>, and <a class="el" href="group__sys__api.html#ga8eed4e8c27ab6815fd032a497beafa07">SYS_setJTAGOutgoingMessage32Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="ae22fee6f55adc41ec722327838be9d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c766d0c0c4d65804d18ba4bbddfe890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93276d6d82accec069ed541519ef4f57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO1&#160;&#160;&#160;(0x000E)       /* JTAG mailbox output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga8eed4e8c27ab6815fd032a497beafa07">SYS_setJTAGOutgoingMessage32Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1282a15a14114d16d01f07368a8409b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d7acba0097ccc8294afe2f5664e6281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73eb7128df5ea6232c2dfe08efd28910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBERRIV&#160;&#160;&#160;(0x0018)       /* Bus Error vector generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4815419be4c7491cdb0bc667e4d34e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBERRIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4fcb82b13fbee59528f254fa0997a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBERRIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad96bac11125b13f6df5c307eb0d6b7db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSUNIV&#160;&#160;&#160;(0x001A)       /* User NMI vector generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5b2897a07ffb9bc833e97dced849acf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSUNIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0506da51c1f11626834e4a8819d4991d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSUNIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a149a2c266a3e9caa7accafdfa9cc9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSSNIV&#160;&#160;&#160;(0x001C)       /* System NMI vector generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15aaf972748c004920b4af305e41259c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSSNIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4e335f6ba88abeaa6a14615212813a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSSNIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75f3bb50f06e39b9b7a18a51c1bdc241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSRSTIV&#160;&#160;&#160;(0x001E)       /* Reset vector generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acae0d5bb36b89dfab67481fb327b3bf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSRSTIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a789f91f011ad5067788619dec3b8f68e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSRSTIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4eb76842b7864e05e8f677d60931e258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRIVECT&#160;&#160;&#160;(0x0001)       /* SYS - RAM based interrupt vectors */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga9d814cabc9819cfaaa11fc4152af4c07">SYS_disableRAMBasedInterruptVectors()</a>, and <a class="el" href="group__sys__api.html#ga9b3fcd4472ea7c672ad1fb5f832d4628">SYS_enableRAMBasedInterruptVectors()</a>.</p>

</div>
</div>
<a class="anchor" id="a27d1609a871d5a60e1e30c5d698da779"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSPMMPE&#160;&#160;&#160;(0x0004)       /* SYS - PMM access protect */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga1a318fcb6fd9547fd1a0cbec2f3a0e9d">SYS_enablePMMAccessProtect()</a>.</p>

</div>
</div>
<a class="anchor" id="aabcbbe1f502c1636b0e0e51e4c3524d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLIND&#160;&#160;&#160;(0x0010)       /* SYS - TCK/RST indication detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#gacf5379ba44720f3522e6463029758745">SYS_getBSLEntryIndication()</a>.</p>

</div>
</div>
<a class="anchor" id="a2585aaa2ee293d488f33c783168bc45d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSJTAGPIN&#160;&#160;&#160;(0x0020)       /* SYS - Dedicated JTAG pins enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga2e40720a6295bc9ba3f09977cfffb5a2">SYS_enableDedicatedJTAGPins()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bfb28f112c2708086a45629cfce0ec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRIVECT_L&#160;&#160;&#160;(0x0001)       /* SYS - RAM based interrupt vectors */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a6d0b7d635972c646c4131f8c04302b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSPMMPE_L&#160;&#160;&#160;(0x0004)       /* SYS - PMM access protect */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa64542ff9d89211e0f6121b239692575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLIND_L&#160;&#160;&#160;(0x0010)       /* SYS - TCK/RST indication detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f7ae0621c87b0df028f418051ec2b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSJTAGPIN_L&#160;&#160;&#160;(0x0020)       /* SYS - Dedicated JTAG pins enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4266a4a221efef078dcd07689c9535b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLSIZE0&#160;&#160;&#160;(0x0001)       /* SYS - BSL Protection Size 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#gac0a202d672b858704eaf810144213cb8">SYS_setBSLSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d49a0cf51a58454f1b3c15a83623b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLSIZE1&#160;&#160;&#160;(0x0002)       /* SYS - BSL Protection Size 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#gac0a202d672b858704eaf810144213cb8">SYS_setBSLSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a071df8043bf164b240d377e6acfe06e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLR&#160;&#160;&#160;(0x0004)       /* SYS - RAM assigned to BSL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga3d4efe5add47d7517dbb78c20734bcf9">SYS_setRAMAssignedToBSL()</a>.</p>

</div>
</div>
<a class="anchor" id="a6a129d7a4103693cec3bd0ee9daef6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLOFF&#160;&#160;&#160;(0x4000)       /* SYS - BSL Memory disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#gaa3f76a5722e751c23459fcba099c58fe">SYS_disableBSLMemory()</a>, and <a class="el" href="group__sys__api.html#gaa2a403e9f2ef0039267201f9c3bd4890">SYS_enableBSLMemory()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b4f66a4d099686c674cc9588843c71c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLPE&#160;&#160;&#160;(0x8000)       /* SYS - BSL Memory protection enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#gac16022ad3e3d8f2ff30eb2ffdaab2593">SYS_disableBSLProtect()</a>, and <a class="el" href="group__sys__api.html#ga43faf384a44daa50373737932fe4b00d">SYS_enableBSLProtect()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa6ce80b0e7e2ca4bb5a45f2392db4c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLSIZE0_L&#160;&#160;&#160;(0x0001)       /* SYS - BSL Protection Size 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12fed764ab179801004136ba069cc4d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLSIZE1_L&#160;&#160;&#160;(0x0002)       /* SYS - BSL Protection Size 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea4499a21ea73758d20d76e358cc41c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLR_L&#160;&#160;&#160;(0x0004)       /* SYS - RAM assigned to BSL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab768a33b5411eae552f71bd9ae97185b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLOFF_H&#160;&#160;&#160;(0x0040)       /* SYS - BSL Memory disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cd3cf672e3ea2aea13b9b2ff30cd148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLPE_H&#160;&#160;&#160;(0x0080)       /* SYS - BSL Memory protection enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afef4e3b022cb5d66af65e7e025183484"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBIN0FG&#160;&#160;&#160;(0x0001)       /* SYS - Incoming JTAG Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6fb4648dd4de775646a4f0ea4daef3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBIN1FG&#160;&#160;&#160;(0x0002)       /* SYS - Incoming JTAG Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67bba6fe75e41c3824d0c9166c15fcb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUT0FG&#160;&#160;&#160;(0x0004)       /* SYS - Outgoing JTAG Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a518929196965c424dcf873193986f3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUT1FG&#160;&#160;&#160;(0x0008)       /* SYS - Outgoing JTAG Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cd7d5e854e69ea2db9ac39c2148a06f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBMODE&#160;&#160;&#160;(0x0010)       /* SYS - JMB 16/32 Bit Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga62877dce83be20a3441d906ed3c9ae25">SYS_JTAGMailboxInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a6947ab4ae35277711d7db4fcea706b0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBCLR0OFF&#160;&#160;&#160;(0x0040)       /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga62877dce83be20a3441d906ed3c9ae25">SYS_JTAGMailboxInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a25f329db5b762104981e46048be11170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBCLR1OFF&#160;&#160;&#160;(0x0080)       /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sys__api.html#ga62877dce83be20a3441d906ed3c9ae25">SYS_JTAGMailboxInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a22e47470e1b8259a85ec075e8f4b5eee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBIN0FG_L&#160;&#160;&#160;(0x0001)       /* SYS - Incoming JTAG Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab72671a4300f770472444fe2f0347728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBIN1FG_L&#160;&#160;&#160;(0x0002)       /* SYS - Incoming JTAG Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a642a9bdb3907bb85c3cded68cdf58d07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUT0FG_L&#160;&#160;&#160;(0x0004)       /* SYS - Outgoing JTAG Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a802cb991cee12ba0b13886225b3657d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUT1FG_L&#160;&#160;&#160;(0x0008)       /* SYS - Outgoing JTAG Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd75c82b5cea9e368c6d948ef590dae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBMODE_L&#160;&#160;&#160;(0x0010)       /* SYS - JMB 16/32 Bit Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd43100008baf56dca3fb1f4f6e4474b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBCLR0OFF_L&#160;&#160;&#160;(0x0040)       /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a830d408d5a2e1b3eaf02f487f03b748e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBCLR1OFF_L&#160;&#160;&#160;(0x0080)       /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a904a6b9dfdde23aa1075fb7a0402c808"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCTL&#160;&#160;&#160;(0x0000)       /* Timerx_A7 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#gacce1cd840b1e55a59081752d93acbbc9">TIMER_A_clear()</a>, <a class="el" href="group__timer__a__api.html#ga9e09f0685e76ef010e1f5a534cdd223f">TIMER_A_clearTimerInterruptFlag()</a>, <a class="el" href="group__timer__a__api.html#ga639757e950b5959ddabf4162fdc6d884">TIMER_A_disableInterrupt()</a>, <a class="el" href="group__timer__a__api.html#ga127914dba5762c8212ae25293405bef8">TIMER_A_enableInterrupt()</a>, <a class="el" href="group__timer__a__api.html#ga2667c688888e6b7746ea74b5e8f9484e">TIMER_A_getInterruptStatus()</a>, <a class="el" href="group__timer__a__api.html#gac7f2b4db5140bbc1959e110acd03b4e2">TIMER_A_initContinuousMode()</a>, <a class="el" href="group__timer__a__api.html#ga301d97999ece91d07655d51a64e0bcf6">TIMER_A_initUpDownMode()</a>, <a class="el" href="group__timer__a__api.html#gaff4d610bedbb2877ecdc03fed55ae39c">TIMER_A_initUpMode()</a>, <a class="el" href="group__timer__a__api.html#ga3de6f6723d1159072bc0b8626ab6969b">TIMER_A_outputPWM()</a>, <a class="el" href="group__timer__a__api.html#gaf224d18560baa0473a01895bff9b91b7">TIMER_A_startCounter()</a>, and <a class="el" href="group__timer__a__api.html#ga44db1a979ae85a0124cb2ff06f69e1a8">TIMER_A_stop()</a>.</p>

</div>
</div>
<a class="anchor" id="aeef6e065270c70186030bee17cccc319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL0&#160;&#160;&#160;(0x0002)       /* Timerx_A7 Capture/Compare Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga301d97999ece91d07655d51a64e0bcf6">TIMER_A_initUpDownMode()</a>, <a class="el" href="group__timer__a__api.html#gaff4d610bedbb2877ecdc03fed55ae39c">TIMER_A_initUpMode()</a>, and <a class="el" href="group__timer__a__api.html#ga3de6f6723d1159072bc0b8626ab6969b">TIMER_A_outputPWM()</a>.</p>

</div>
</div>
<a class="anchor" id="abd4827f0ee28c460fdd400e79aab612c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL1&#160;&#160;&#160;(0x0004)       /* Timerx_A7 Capture/Compare Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5513bf176c6cfd8f84f9fb2d6fc006a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL2&#160;&#160;&#160;(0x0006)       /* Timerx_A7 Capture/Compare Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abeaa170b7c856cde20c7a5d8f58986fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL3&#160;&#160;&#160;(0x0008)       /* Timerx_A7 Capture/Compare Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3549194ce0cd1ff0a93014294ea74ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL4&#160;&#160;&#160;(0x000A)       /* Timerx_A7 Capture/Compare Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a620461532b7763081155224c7a7f2d77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL5&#160;&#160;&#160;(0x000C)       /* Timerx_A7 Capture/Compare Control 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e5fd49816e281d4093b57376e319614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL6&#160;&#160;&#160;(0x000E)       /* Timerx_A7 Capture/Compare Control 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a801df62fcb2e7940e48954c22ae04c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxR&#160;&#160;&#160;(0x0010)       /* Timerx_A7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#gae512290e7faae3e5bebbdfba7b421858">TIMER_A_getCaptureCompareCount()</a>, <a class="el" href="group__timer__a__api.html#ga5cfc4d8bdf4b8a3d124355d31b573b1e">TIMER_A_getCounterValue()</a>, <a class="el" href="group__timer__a__api.html#gac0152d0f612d3d121a73a8e71696c7c0">TIMER_A_initCompareMode()</a>, <a class="el" href="group__timer__a__api.html#ga3de6f6723d1159072bc0b8626ab6969b">TIMER_A_outputPWM()</a>, and <a class="el" href="group__timer__a__api.html#ga1bf9ca6dda8cd7e31820eb6a5f40ed5a">TIMER_A_setCompareValue()</a>.</p>

</div>
</div>
<a class="anchor" id="a39092db9a4cb16ee44cf22cd1fc78a43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR0&#160;&#160;&#160;(0x0012)       /* Timerx_A7 Capture/Compare 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga301d97999ece91d07655d51a64e0bcf6">TIMER_A_initUpDownMode()</a>, <a class="el" href="group__timer__a__api.html#gaff4d610bedbb2877ecdc03fed55ae39c">TIMER_A_initUpMode()</a>, and <a class="el" href="group__timer__a__api.html#ga3de6f6723d1159072bc0b8626ab6969b">TIMER_A_outputPWM()</a>.</p>

</div>
</div>
<a class="anchor" id="a60857a8ac3b064bb47445b2eea9292d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR1&#160;&#160;&#160;(0x0014)       /* Timerx_A7 Capture/Compare 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adea72971963e396685951c64e82081ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR2&#160;&#160;&#160;(0x0016)       /* Timerx_A7 Capture/Compare 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a959d2b8dd8bb69a05c933869b1c8cb9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR3&#160;&#160;&#160;(0x0018)       /* Timerx_A7 Capture/Compare 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0829825ed9e23b78fe05214cabf8b6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR4&#160;&#160;&#160;(0x001A)       /* Timerx_A7 Capture/Compare 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e5c7bd509fdfc83a64a778935cffa3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR5&#160;&#160;&#160;(0x001C)       /* Timerx_A7 Capture/Compare 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a3ca93da7ac24daa1eb2d121e46e054"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR6&#160;&#160;&#160;(0x001E)       /* Timerx_A7 Capture/Compare 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cd0ad3a3f26716ff3b39d451ba124ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxIV&#160;&#160;&#160;(0x002E)       /* Timerx_A7 Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ff7aef19427380dc0afffd37fec16ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxEX0&#160;&#160;&#160;(0x0020)       /* Timerx_A7 Expansion Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#gac7f2b4db5140bbc1959e110acd03b4e2">TIMER_A_initContinuousMode()</a>, <a class="el" href="group__timer__a__api.html#ga301d97999ece91d07655d51a64e0bcf6">TIMER_A_initUpDownMode()</a>, <a class="el" href="group__timer__a__api.html#gaff4d610bedbb2877ecdc03fed55ae39c">TIMER_A_initUpMode()</a>, and <a class="el" href="group__timer__a__api.html#ga3de6f6723d1159072bc0b8626ab6969b">TIMER_A_outputPWM()</a>.</p>

</div>
</div>
<a class="anchor" id="ae1bc4cb999b79a68db06bffb618bdb67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6181a23fb5356367653f0be74725a78c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR1&#160;&#160;&#160;(0x0002)       /* TAxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e9c232647c8908a66c8a12ce1a37d97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR2&#160;&#160;&#160;(0x0004)       /* TAxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a522eebab3674767a6853e66a66c55c81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR3&#160;&#160;&#160;(0x0006)       /* TAxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44a75339df79fd194bd2f17a857d4ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR4&#160;&#160;&#160;(0x0008)       /* TAxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50caec3a83bf6976054aa049ebac9ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR5&#160;&#160;&#160;(0x000A)       /* TAxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9559e3760b74ea9788eac21685cadd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR6&#160;&#160;&#160;(0x000C)       /* TAxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a202fa7a78140a562861742eadff903"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAIFG&#160;&#160;&#160;(0x000E)       /* TAxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab48757dfaea4690ade2304f737278290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR1&#160;&#160;&#160;(0x0002)       /* TAxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f59d4019527da0fd7cfefb7acc90d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR2&#160;&#160;&#160;(0x0004)       /* TAxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9d2706cd9e29c9b606d4312872d71b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR3&#160;&#160;&#160;(0x0006)       /* TAxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3048cb365fc215bd81a16385898c85d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR4&#160;&#160;&#160;(0x0008)       /* TAxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33dbebfc2177af3a4b766ab3ba57c00e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR5&#160;&#160;&#160;(0x000A)       /* TAxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d2131dba8e7a8cdb52a60d4902c4645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR6&#160;&#160;&#160;(0x000C)       /* TAxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2756b7d212f3b3c0cf6cf47bebc1b5b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxIFG&#160;&#160;&#160;(0x000E)       /* TAxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b0e68d18ef37d739c0e227c52628d08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL1&#160;&#160;&#160;(0x0200)       /* Timer A clock source select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c30b6b10dac8bf5dd1f6493a9462ca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL0&#160;&#160;&#160;(0x0100)       /* Timer A clock source select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9e0e1185f86f6ae7aa50b109fc423cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID1&#160;&#160;&#160;(0x0080)       /* Timer A clock input divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a021046fa13e45fe71b336b6bb4d00853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID0&#160;&#160;&#160;(0x0040)       /* Timer A clock input divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a605de8bd4c1e03b12e8acdc7f940315a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC1&#160;&#160;&#160;(0x0020)       /* Timer A mode control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbabe68524253053e23c4335c4c23006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC0&#160;&#160;&#160;(0x0010)       /* Timer A mode control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7607a8cc10f5baee93b1238d067d6660"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TACLR&#160;&#160;&#160;(0x0004)       /* Timer A counter clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#gacce1cd840b1e55a59081752d93acbbc9">TIMER_A_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="a02ea12e4823f3e8d6d432b3b14a88014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIE&#160;&#160;&#160;(0x0002)       /* Timer A counter interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga639757e950b5959ddabf4162fdc6d884">TIMER_A_disableInterrupt()</a>, and <a class="el" href="group__timer__a__api.html#ga127914dba5762c8212ae25293405bef8">TIMER_A_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="ad9ab8a5f37e34bbf12c70385c51fec85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIFG&#160;&#160;&#160;(0x0001)       /* Timer A counter interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga9e09f0685e76ef010e1f5a534cdd223f">TIMER_A_clearTimerInterruptFlag()</a>, and <a class="el" href="group__timer__a__api.html#ga2667c688888e6b7746ea74b5e8f9484e">TIMER_A_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a3b2ed176100dbd3914f8d0a6a1da50fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_0&#160;&#160;&#160;(0*0x10u)      /* Timer A mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga44db1a979ae85a0124cb2ff06f69e1a8">TIMER_A_stop()</a>, and <a class="el" href="group__timer__b__api.html#gae8f7046ad9aa19ab52e1b9be439dcfd5">TIMER_B_stop()</a>.</p>

</div>
</div>
<a class="anchor" id="ac74d5cf24d8aeca91ba722e5229657f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_1&#160;&#160;&#160;(1*0x10u)      /* Timer A mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad367be228fa82c3f35290c9141138710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_2&#160;&#160;&#160;(2*0x10u)      /* Timer A mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5870c8117eb8e885036a6cb254f07716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_3&#160;&#160;&#160;(3*0x10u)      /* Timer A mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga44db1a979ae85a0124cb2ff06f69e1a8">TIMER_A_stop()</a>, and <a class="el" href="group__timer__b__api.html#gae8f7046ad9aa19ab52e1b9be439dcfd5">TIMER_B_stop()</a>.</p>

</div>
</div>
<a class="anchor" id="af427c62226a83d08842f752d7a478394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_0&#160;&#160;&#160;(0*0x40u)      /* Timer A input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a340ae0fcd839f336e6174c275bfca131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_1&#160;&#160;&#160;(1*0x40u)      /* Timer A input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9299cab2bdde6c3c3bb272b0cb5530b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_2&#160;&#160;&#160;(2*0x40u)      /* Timer A input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a598923d302dfb7410d59cd349a022c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_3&#160;&#160;&#160;(3*0x40u)      /* Timer A input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9aaa836fa69872a02ff5ee34acc02b4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL_0&#160;&#160;&#160;(0*0x100u)     /* Timer A clock source select: 0 - TACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49bfbda859edc7236f16819ab9144039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL_1&#160;&#160;&#160;(1*0x100u)     /* Timer A clock source select: 1 - ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a486e5a5ea3e899fff65c28faf305c8c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL_2&#160;&#160;&#160;(2*0x100u)     /* Timer A clock source select: 2 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e36fa1ab2cf6df4d23a279e033559e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL_3&#160;&#160;&#160;(3*0x100u)     /* Timer A clock source select: 3 - INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54863c9fc1ef5c1f5a78463be763b60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__STOP&#160;&#160;&#160;(0*0x10u)      /* Timer A mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71ad6e9743ac726669082e8d0a32ab62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UP&#160;&#160;&#160;(1*0x10u)      /* Timer A mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbce775909a378317f79785d08faed79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINUOUS&#160;&#160;&#160;(2*0x10u)      /* Timer A mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afeb5838239c020cd90d31e0429b6159e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINOUS&#160;&#160;&#160;(2*0x10u)      /* Legacy define */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ccba23925ecf96b721cf5fae8e3ef90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UPDOWN&#160;&#160;&#160;(3*0x10u)      /* Timer A mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc6c90c44f1d1ba635a0a99cfb1ccbb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__1&#160;&#160;&#160;(0*0x40u)      /* Timer A input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a458481f046f7f88323874b1bb416f40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__2&#160;&#160;&#160;(1*0x40u)      /* Timer A input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86bdf84d42f0606ad81106f74c2078e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__4&#160;&#160;&#160;(2*0x40u)      /* Timer A input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77b0534fd6be1c88d078e585c249fde0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__8&#160;&#160;&#160;(3*0x40u)      /* Timer A input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#gac7f2b4db5140bbc1959e110acd03b4e2">TIMER_A_initContinuousMode()</a>, <a class="el" href="group__timer__a__api.html#ga301d97999ece91d07655d51a64e0bcf6">TIMER_A_initUpDownMode()</a>, <a class="el" href="group__timer__a__api.html#gaff4d610bedbb2877ecdc03fed55ae39c">TIMER_A_initUpMode()</a>, <a class="el" href="group__timer__a__api.html#ga3de6f6723d1159072bc0b8626ab6969b">TIMER_A_outputPWM()</a>, and <a class="el" href="group__timer__b__api.html#ga242a8524f80ffa5a9571fa4d69886373">TIMER_B_initContinuousMode()</a>.</p>

</div>
</div>
<a class="anchor" id="aa067c27543bed6e2c3d8eca00e0c27d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL__TACLK&#160;&#160;&#160;(0*0x100u)     /* Timer A clock source select: 0 - TACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f96332f6515bc86ed194126da7d82b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL__ACLK&#160;&#160;&#160;(1*0x100u)     /* Timer A clock source select: 1 - ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd295defc3847b9e454d1033804e1d8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL__SMCLK&#160;&#160;&#160;(2*0x100u)     /* Timer A clock source select: 2 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a16bd0c2dcc683f59175541cc6b39addb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL__INCLK&#160;&#160;&#160;(3*0x100u)     /* Timer A clock source select: 3 - INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab007bdb892562f6c5f7c4198b99caa57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM1&#160;&#160;&#160;(0x8000)       /* Capture mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb028d575f70b61a80d0e87a9f8200cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM0&#160;&#160;&#160;(0x4000)       /* Capture mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9c8f17f2a87ad2845779b4923eaa935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS1&#160;&#160;&#160;(0x2000)       /* Capture input select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e8056d10a025188ff958a69f6917e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS0&#160;&#160;&#160;(0x1000)       /* Capture input select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d06a9e6a8f5abc296f987d4552894c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS&#160;&#160;&#160;(0x0800)       /* Capture sychronize */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88c8d8afb2796d7b1864df203e7fb5d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCCI&#160;&#160;&#160;(0x0400)       /* Latched capture signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa216f6d9b942391fc15090d23256e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAP&#160;&#160;&#160;(0x0100)       /* Capture mode: 1 /Compare mode : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga96428fe0d5a112e8cf4f537b7de9d1c6">TIMER_A_initCaptureMode()</a>, <a class="el" href="group__timer__a__api.html#gac0152d0f612d3d121a73a8e71696c7c0">TIMER_A_initCompareMode()</a>, <a class="el" href="group__timer__b__api.html#ga6260bb99f1ace7894cd73224199c6323">TIMER_B_initCaptureMode()</a>, and <a class="el" href="group__timer__b__api.html#ga0e959a87382d372fa10f9d7eaec4beee">TIMER_B_initCompareMode()</a>.</p>

</div>
</div>
<a class="anchor" id="aa49d939c4ca20b7a5ee1324af8d0254a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD2&#160;&#160;&#160;(0x0080)       /* Output mode 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08afb72e7571d1c9380175eca0a5349c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD1&#160;&#160;&#160;(0x0040)       /* Output mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a489b35c385ecc427fe8ed149779ff8d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD0&#160;&#160;&#160;(0x0020)       /* Output mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add8c598d5197e4a93d162b92886a4ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIE&#160;&#160;&#160;(0x0010)       /* Capture/compare interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga4c139b6a3b35a5723724c9971aff8e3e">TIMER_A_disableCaptureCompareInterrupt()</a>, <a class="el" href="group__timer__a__api.html#gaa69c4e29ebaaa0a28436cc221becebc5">TIMER_A_enableCaptureCompareInterrupt()</a>, <a class="el" href="group__timer__b__api.html#ga48e6f15cfc8137ff9946b4e350e76dcc">TIMER_B_disableCaptureCompareInterrupt()</a>, and <a class="el" href="group__timer__b__api.html#ga75170b1b1803580403a4f303de13f8ae">TIMER_B_enableCaptureCompareInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="afb6b7d45cb8d55b36621b55eb3ef5d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCI&#160;&#160;&#160;(0x0008)       /* Capture input signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec78e7a9e90a406a56f859ee456e8eae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUT&#160;&#160;&#160;(0x0004)       /* PWM Output signal if output mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga479edb7144396c37a330ddd218aee05c">TIMER_A_getOutputForOutputModeOutBitValue()</a>, <a class="el" href="group__timer__a__api.html#ga793acd1ebb127059ac8afab54c293240">TIMER_A_setOutputForOutputModeOutBitValue()</a>, <a class="el" href="group__timer__b__api.html#ga0211eec63a63663e7ba2d52a0ed0a17d">TIMER_B_getOutputForOutputModeOutBitValue()</a>, and <a class="el" href="group__timer__b__api.html#ga0204a408685b70db16914c668bbed7f0">TIMER_B_setOutputForOutputModeOutBitValue()</a>.</p>

</div>
</div>
<a class="anchor" id="a1b0fda8ba947077492614595b1371c99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COV&#160;&#160;&#160;(0x0002)       /* Capture/compare overflow flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55f8164d2f3c7c021c080c7733dd5b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIFG&#160;&#160;&#160;(0x0001)       /* Capture/compare interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga9826179209dc0b1fd6bc0df1c94d697c">TIMER_A_clearCaptureCompareInterruptFlag()</a>, and <a class="el" href="group__timer__b__api.html#ga1fde8f65ea33022f3bd6c2d4c82ca1e8">TIMER_B_clearCaptureCompareInterruptFlag()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6b5a1275a8a4f3b423735be13cfd088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_0&#160;&#160;&#160;(0*0x20u)      /* PWM output mode: 0 - output only */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2569da73cf82b4b56598b4aaaaa7b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_1&#160;&#160;&#160;(1*0x20u)      /* PWM output mode: 1 - set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0826d934613ae687a76908aef84a1e07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_2&#160;&#160;&#160;(2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa16e48c1b1804f8dc5a2696d4185549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_3&#160;&#160;&#160;(3*0x20u)      /* PWM output mode: 3 - PWM set/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7571c82b1e1603ad944f6ea1c8ef1c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_4&#160;&#160;&#160;(4*0x20u)      /* PWM output mode: 4 - toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af64a3dd5ad57a9cb6b6ea631c74d77c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_5&#160;&#160;&#160;(5*0x20u)      /* PWM output mode: 5 - Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1452bc24eed82a51a5d2c08563454d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_6&#160;&#160;&#160;(6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04e3415b67621a5ec3077e821a4767c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_7&#160;&#160;&#160;(7*0x20u)      /* PWM output mode: 7 - PWM reset/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ba6a151f54a33e229f22f57bba8c7f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_0&#160;&#160;&#160;(0*0x1000u)    /* Capture input select: 0 - CCIxA */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaab9ff42b856835386744831ae42aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_1&#160;&#160;&#160;(1*0x1000u)    /* Capture input select: 1 - CCIxB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26c18e08c3435e4213ff28a7ec1f3f23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_2&#160;&#160;&#160;(2*0x1000u)    /* Capture input select: 2 - GND */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf7be74196631e38799cdff9b8699115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_3&#160;&#160;&#160;(3*0x1000u)    /* Capture input select: 3 - Vcc */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4ac4996357d9a077b9dd574bf68ce81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_0&#160;&#160;&#160;(0*0x4000u)    /* Capture mode: 0 - disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87b9b380895c28ba129dcb85d222f13c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_1&#160;&#160;&#160;(1*0x4000u)    /* Capture mode: 1 - pos. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b1b82d027be49a47ecead06bf6e8750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_2&#160;&#160;&#160;(2*0x4000u)    /* Capture mode: 1 - neg. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a1110659312c37b3e6ed09d8b6d83f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_3&#160;&#160;&#160;(3*0x4000u)    /* Capture mode: 1 - both edges */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#ga96428fe0d5a112e8cf4f537b7de9d1c6">TIMER_A_initCaptureMode()</a>, and <a class="el" href="group__timer__b__api.html#ga6260bb99f1ace7894cd73224199c6323">TIMER_B_initCaptureMode()</a>.</p>

</div>
</div>
<a class="anchor" id="af3786bb344b573190aa5cc0c0a1b7585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX0&#160;&#160;&#160;(0x0001)       /* Timer A Input divider expansion Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace0013c244fb31847c0a9a1803158a26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX1&#160;&#160;&#160;(0x0002)       /* Timer A Input divider expansion Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe8d4e87136e22495a49adcf875bbb0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX2&#160;&#160;&#160;(0x0004)       /* Timer A Input divider expansion Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a873123b2d3d7922a4aeee0c0550bcfc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_0&#160;&#160;&#160;(0*0x0001u)    /* Timer A Input divider expansion : /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84f64ded9f8aa1cae18c708e1f63e286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_1&#160;&#160;&#160;(1*0x0001u)    /* Timer A Input divider expansion : /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1f8014cb2b9cb1f1b26401ac9b13b47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_2&#160;&#160;&#160;(2*0x0001u)    /* Timer A Input divider expansion : /3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f68674f5032e454a610fc499289e9c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_3&#160;&#160;&#160;(3*0x0001u)    /* Timer A Input divider expansion : /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b8e062c74e33efe3c93f1e69c08a30c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_4&#160;&#160;&#160;(4*0x0001u)    /* Timer A Input divider expansion : /5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0e4eda482f0e5bd4b8eb99926c2c4cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_5&#160;&#160;&#160;(5*0x0001u)    /* Timer A Input divider expansion : /6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab778a02f12dd56c34da71d2696678a86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_6&#160;&#160;&#160;(6*0x0001u)    /* Timer A Input divider expansion : /7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99048dbdd8ae1329fd961a6bfaf85e0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_7&#160;&#160;&#160;(7*0x0001u)    /* Timer A Input divider expansion : /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__a__api.html#gac7f2b4db5140bbc1959e110acd03b4e2">TIMER_A_initContinuousMode()</a>, <a class="el" href="group__timer__a__api.html#ga301d97999ece91d07655d51a64e0bcf6">TIMER_A_initUpDownMode()</a>, <a class="el" href="group__timer__a__api.html#gaff4d610bedbb2877ecdc03fed55ae39c">TIMER_A_initUpMode()</a>, and <a class="el" href="group__timer__a__api.html#ga3de6f6723d1159072bc0b8626ab6969b">TIMER_A_outputPWM()</a>.</p>

</div>
</div>
<a class="anchor" id="a3dfa8d7d37effd39f82fcf097c15861b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCTL&#160;&#160;&#160;(0x0000)       /* Timerx_B7 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#gaac46b5c9e8bae14edb860dda6bc7a2d5">TIMER_B_clear()</a>, <a class="el" href="group__timer__b__api.html#gacf8d0d8855e9317f6fd5f56b437781f4">TIMER_B_clearTimerInterruptFlag()</a>, <a class="el" href="group__timer__b__api.html#gaf6074e5d5c9c3642a5d9a2e0d4508e3b">TIMER_B_disableInterrupt()</a>, <a class="el" href="group__timer__b__api.html#ga93ba3a385fd67b205b547ef8bb29d6c3">TIMER_B_enableInterrupt()</a>, <a class="el" href="group__timer__b__api.html#gade2eb21d4ecf9a758e25c6d8492e5f4d">TIMER_B_getInterruptStatus()</a>, <a class="el" href="group__timer__b__api.html#ga242a8524f80ffa5a9571fa4d69886373">TIMER_B_initContinuousMode()</a>, <a class="el" href="group__timer__b__api.html#gac4331a57e138b8720686ee4a40cf8c2a">TIMER_B_initUpDownMode()</a>, <a class="el" href="group__timer__b__api.html#gadbb48909add056fa85376e5620e6d433">TIMER_B_initUpMode()</a>, <a class="el" href="group__timer__b__api.html#ga35d31a28f9a7376793f3654ab393ec9f">TIMER_B_outputPWM()</a>, <a class="el" href="group__timer__b__api.html#ga098b05d38a0d50ccf6e5a9c99d786564">TIMER_B_selectCounterLength()</a>, <a class="el" href="group__timer__b__api.html#gab5753c80c9a360f6e12a753ffca9e334">TIMER_B_selectLatchingGroup()</a>, <a class="el" href="group__timer__b__api.html#ga4c056ab4d47e60ffc5932a2be6633c79">TIMER_B_startCounter()</a>, and <a class="el" href="group__timer__b__api.html#gae8f7046ad9aa19ab52e1b9be439dcfd5">TIMER_B_stop()</a>.</p>

</div>
</div>
<a class="anchor" id="a2abf440ffad7e27e0f7f44759f1d3118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL0&#160;&#160;&#160;(0x0002)       /* Timerx_B7 Capture/Compare Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#gac4331a57e138b8720686ee4a40cf8c2a">TIMER_B_initUpDownMode()</a>, <a class="el" href="group__timer__b__api.html#gadbb48909add056fa85376e5620e6d433">TIMER_B_initUpMode()</a>, and <a class="el" href="group__timer__b__api.html#ga35d31a28f9a7376793f3654ab393ec9f">TIMER_B_outputPWM()</a>.</p>

</div>
</div>
<a class="anchor" id="aec1e22473299d61aaecddd6bcf5ad90b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL1&#160;&#160;&#160;(0x0004)       /* Timerx_B7 Capture/Compare Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a1f52295c24cd185f4c921db8528728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL2&#160;&#160;&#160;(0x0006)       /* Timerx_B7 Capture/Compare Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a610ff30faed304e7e195144cc6abf086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL3&#160;&#160;&#160;(0x0008)       /* Timerx_B7 Capture/Compare Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0592d047d23dc4cddfd29f8fccf02a01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL4&#160;&#160;&#160;(0x000A)       /* Timerx_B7 Capture/Compare Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac63b7804bd10743690727bf210094d5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL5&#160;&#160;&#160;(0x000C)       /* Timerx_B7 Capture/Compare Control 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7761bd1b55f00933fb69ba306a47620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL6&#160;&#160;&#160;(0x000E)       /* Timerx_B7 Capture/Compare Control 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3570f79e13c31c850567e58a23d2ee6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxR&#160;&#160;&#160;(0x0010)       /* Timerx_B7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#gaf1878f7d4b20e75d7c9ddf521ce422cb">TIMER_B_getCaptureCompareCount()</a>, <a class="el" href="group__timer__b__api.html#ga53c97b6774dc870587abd4f791dcc1c0">TIMER_B_getCounterValue()</a>, <a class="el" href="group__timer__b__api.html#ga0e959a87382d372fa10f9d7eaec4beee">TIMER_B_initCompareMode()</a>, <a class="el" href="group__timer__b__api.html#ga35d31a28f9a7376793f3654ab393ec9f">TIMER_B_outputPWM()</a>, and <a class="el" href="group__timer__b__api.html#ga9882533b5ec794b39bd7c7f44ebc14fd">TIMER_B_setCompareValue()</a>.</p>

</div>
</div>
<a class="anchor" id="af5b2074d9c9a5cf1beb1b56ec6187810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR0&#160;&#160;&#160;(0x0012)       /* Timerx_B7 Capture/Compare 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#gac4331a57e138b8720686ee4a40cf8c2a">TIMER_B_initUpDownMode()</a>, <a class="el" href="group__timer__b__api.html#gadbb48909add056fa85376e5620e6d433">TIMER_B_initUpMode()</a>, and <a class="el" href="group__timer__b__api.html#ga35d31a28f9a7376793f3654ab393ec9f">TIMER_B_outputPWM()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa9ab3c5d9678daa06eaeb34a2661897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR1&#160;&#160;&#160;(0x0014)       /* Timerx_B7 Capture/Compare 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a527f322672949d44793f795b9b084527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR2&#160;&#160;&#160;(0x0016)       /* Timerx_B7 Capture/Compare 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a729b236b6d6e8b4dad7ae34a1a004a83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR3&#160;&#160;&#160;(0x0018)       /* Timerx_B7 Capture/Compare 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc5f5df2f517403fd197bb7f57a1f0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR4&#160;&#160;&#160;(0x001A)       /* Timerx_B7 Capture/Compare 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78b13b3d20cf50cca39325e08bf30ac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR5&#160;&#160;&#160;(0x001C)       /* Timerx_B7 Capture/Compare 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fcb635c994433d080556d8929e02869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR6&#160;&#160;&#160;(0x001E)       /* Timerx_B7 Capture/Compare 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabbe5f0397e1151c94b50833b9e0fcf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxIV&#160;&#160;&#160;(0x002E)       /* Timerx_B7 Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ebe1e45d671659e650b822272f205f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxEX0&#160;&#160;&#160;(0x0020)       /* Timerx_B7 Expansion Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#ga242a8524f80ffa5a9571fa4d69886373">TIMER_B_initContinuousMode()</a>, <a class="el" href="group__timer__b__api.html#gac4331a57e138b8720686ee4a40cf8c2a">TIMER_B_initUpDownMode()</a>, <a class="el" href="group__timer__b__api.html#gadbb48909add056fa85376e5620e6d433">TIMER_B_initUpMode()</a>, and <a class="el" href="group__timer__b__api.html#ga35d31a28f9a7376793f3654ab393ec9f">TIMER_B_outputPWM()</a>.</p>

</div>
</div>
<a class="anchor" id="a18f2457eed70c67fab47dc6352ef625e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12f01bc171f1d4140619113d0bd9040e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR1&#160;&#160;&#160;(0x0002)       /* TBxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3165effcaff242299764f6761dc0dc0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR2&#160;&#160;&#160;(0x0004)       /* TBxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24bdddf2eca596f6db815f7ec75fefa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR3&#160;&#160;&#160;(0x0006)       /* TBxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeccf762d0725434c91d2318aa8c01e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR4&#160;&#160;&#160;(0x0008)       /* TBxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abfe78f1a7a5934253f88b14e96026559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR5&#160;&#160;&#160;(0x000A)       /* TBxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a777e3c002b80c61c1b055473d87dda83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR6&#160;&#160;&#160;(0x000C)       /* TBxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a9d63e846c06b09c5963333b2c14291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBIFG&#160;&#160;&#160;(0x000E)       /* TBxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4a7a264d737da372a4396fe4e733aad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR1&#160;&#160;&#160;(0x0002)       /* TBxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e0cef9a66921a5202cd12f2a7f8bf28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR2&#160;&#160;&#160;(0x0004)       /* TBxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c8702c65d05e8ab04aa30bb523bc49a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR3&#160;&#160;&#160;(0x0006)       /* TBxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6237264a290eb3c25f5dda135f2778c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR4&#160;&#160;&#160;(0x0008)       /* TBxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a16cfce0ac9799e966848ed8e470911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR5&#160;&#160;&#160;(0x000A)       /* TBxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa765ba42fec19eb32fc30b6aee61a162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR6&#160;&#160;&#160;(0x000C)       /* TBxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a425e8cdd2b274ef430486b944a3fecad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxIFG&#160;&#160;&#160;(0x000E)       /* TBxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21d4442aec3398954340f8dba4783bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP1&#160;&#160;&#160;(0x4000)       /* Timer_B7 Compare latch load group 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0d99bd1dc4b4f56e587e95f9f30079c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP0&#160;&#160;&#160;(0x2000)       /* Timer_B7 Compare latch load group 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f0e20e7c9fdb1310edb00fa0a18cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL1&#160;&#160;&#160;(0x1000)       /* Counter lenght 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab34a6b25056e8ca34dfed4765b0de252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL0&#160;&#160;&#160;(0x0800)       /* Counter lenght 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae49710ed11c17f5370ff3fbb630bfec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL1&#160;&#160;&#160;(0x0200)       /* Clock source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa278f2eb78879be207bb67bd6765b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL0&#160;&#160;&#160;(0x0100)       /* Clock source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1db4abc5cbdcc8cab4bad4d9dc85fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLR&#160;&#160;&#160;(0x0004)       /* Timer_B7 counter clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#gaac46b5c9e8bae14edb860dda6bc7a2d5">TIMER_B_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="a507d5cafa45714068c27b8b8f0b54392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIE&#160;&#160;&#160;(0x0002)       /* Timer_B7 interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#gaf6074e5d5c9c3642a5d9a2e0d4508e3b">TIMER_B_disableInterrupt()</a>, and <a class="el" href="group__timer__b__api.html#ga93ba3a385fd67b205b547ef8bb29d6c3">TIMER_B_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e5699a01cb00e7a311d287759d80c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIFG&#160;&#160;&#160;(0x0001)       /* Timer_B7 interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#gacf8d0d8855e9317f6fd5f56b437781f4">TIMER_B_clearTimerInterruptFlag()</a>, and <a class="el" href="group__timer__b__api.html#gade2eb21d4ecf9a758e25c6d8492e5f4d">TIMER_B_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a42248c96c074104ad2b888092a33fec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR1&#160;&#160;&#160;(0x4000)       /* Timer_B7 Compare latch load group 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8f77cd2fdd87fe092e634a2ec00f7f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR0&#160;&#160;&#160;(0x2000)       /* Timer_B7 Compare latch load group 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68ce5b91da7a9e2bcf2a1f461a30a65e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL_0&#160;&#160;&#160;(0*0x0100u)    /* Clock Source: TBCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bbc7555b6671fa5034cbdb868db18b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL_1&#160;&#160;&#160;(1*0x0100u)    /* Clock Source: ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a225c7b32e23f89e7f4815e3033f24123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL_2&#160;&#160;&#160;(2*0x0100u)    /* Clock Source: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0f650542019484ab98adf29b62303b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL_3&#160;&#160;&#160;(3*0x0100u)    /* Clock Source: INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b207bd240b8efb093c18d82eae04b43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_0&#160;&#160;&#160;(0*0x0800u)    /* Counter lenght: 16 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964a2188c29274fa686cf8b782c2499e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_1&#160;&#160;&#160;(1*0x0800u)    /* Counter lenght: 12 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8317a5c70fe228a493481dfbc498cf44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_2&#160;&#160;&#160;(2*0x0800u)    /* Counter lenght: 10 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ec68fb67e572f60764f24cd04783dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_3&#160;&#160;&#160;(3*0x0800u)    /* Counter lenght:  8 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#ga242a8524f80ffa5a9571fa4d69886373">TIMER_B_initContinuousMode()</a>, <a class="el" href="group__timer__b__api.html#gac4331a57e138b8720686ee4a40cf8c2a">TIMER_B_initUpDownMode()</a>, <a class="el" href="group__timer__b__api.html#gadbb48909add056fa85376e5620e6d433">TIMER_B_initUpMode()</a>, and <a class="el" href="group__timer__b__api.html#ga098b05d38a0d50ccf6e5a9c99d786564">TIMER_B_selectCounterLength()</a>.</p>

</div>
</div>
<a class="anchor" id="acf4a3a3f1150dfd3106c0c6754d4de21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_0&#160;&#160;&#160;(0*0x2000u)    /* Timer_B7 Group: 0 - individually */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ae59800be6e825b5223694cd4c4f76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_1&#160;&#160;&#160;(1*0x2000u)    /* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e21ba8d9c0ce9af7523feb0cd67164f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_2&#160;&#160;&#160;(2*0x2000u)    /* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0e924b777719a680b7254711654bcfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_3&#160;&#160;&#160;(3*0x2000u)    /* Timer_B7 Group: 3 - 1 group (all) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a85aade1071ad222ecdf710f36e1815ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP_0&#160;&#160;&#160;(0*0x2000u)    /* Timer_B7 Group: 0 - individually */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b8276a74625d75a328e5fa45ec5a944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP_1&#160;&#160;&#160;(1*0x2000u)    /* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="addf43a3d9808ce9a5d6afb8347461254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP_2&#160;&#160;&#160;(2*0x2000u)    /* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aefd0c2abee4b9b10657023ea2e2687b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP_3&#160;&#160;&#160;(3*0x2000u)    /* Timer_B7 Group: 3 - 1 group (all) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#gab5753c80c9a360f6e12a753ffca9e334">TIMER_B_selectLatchingGroup()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c30d4b47913d1da7dc219746515c9c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__TBCLK&#160;&#160;&#160;(0*0x100u)     /* Timer0_B7 clock source select: 0 - TBCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc6a828df4f306d9c0d1ecd66cddb7b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__TACLK&#160;&#160;&#160;(0*0x100u)     /* Timer0_B7 clock source select: 0 - TBCLK (legacy) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9d5bb452814f34426de984d76defb8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__ACLK&#160;&#160;&#160;(1*0x100u)     /* Timer_B7 clock source select: 1 - ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96523df016c0e41205f0e3d82467831a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__SMCLK&#160;&#160;&#160;(2*0x100u)     /* Timer_B7 clock source select: 2 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98d0ca2759945b6df5a4f60548d8073b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__INCLK&#160;&#160;&#160;(3*0x100u)     /* Timer_B7 clock source select: 3 - INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6f2743a7bfe9a25d2ee46f5f5c38053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__16&#160;&#160;&#160;(0*0x0800u)    /* Counter lenght: 16 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa812d0393dc07bb57eaf30d9196d1406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__12&#160;&#160;&#160;(1*0x0800u)    /* Counter lenght: 12 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee7aa78147c955b33aa18f7151c961cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__10&#160;&#160;&#160;(2*0x0800u)    /* Counter lenght: 10 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6e605fa7b951212b518ee0bc9e5210c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__8&#160;&#160;&#160;(3*0x0800u)    /* Counter lenght:  8 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b8e5b5e6594c304be4ac9f1d3efafd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD1&#160;&#160;&#160;(0x0400)       /* Compare latch load source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03fbf2595d525d86138abc2f6c4c13f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD0&#160;&#160;&#160;(0x0200)       /* Compare latch load source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78c66bafe06d6d928abcb729a0e81af8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR1&#160;&#160;&#160;(0x0400)       /* Compare latch load source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6b4de4549e12c5e1166c90e244c65a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR0&#160;&#160;&#160;(0x0200)       /* Compare latch load source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8d05ff094101d3a2c16fa6bda180f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_0&#160;&#160;&#160;(0*0x0200u)    /* Compare latch load sourec : 0 - immediate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5533c4a654006de20900508c7d35d00b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_1&#160;&#160;&#160;(1*0x0200u)    /* Compare latch load sourec : 1 - TBR counts to 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af409eb4347989e77310efa574bc5d717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_2&#160;&#160;&#160;(2*0x0200u)    /* Compare latch load sourec : 2 - up/down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4260cf4c9c2317984d873b16ba0080ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_3&#160;&#160;&#160;(3*0x0200u)    /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72ac24e9922f4b1575695dbc347b60e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_0&#160;&#160;&#160;(0*0x0200u)    /* Compare latch load sourec : 0 - immediate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21dd401dd8d5e1327e754183097157b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_1&#160;&#160;&#160;(1*0x0200u)    /* Compare latch load sourec : 1 - TBR counts to 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25a27fc4761f67e8a7dbbc4ba8fabbf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_2&#160;&#160;&#160;(2*0x0200u)    /* Compare latch load sourec : 2 - up/down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa17a8da15ce9d45d20ee8b54f2ca64f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_3&#160;&#160;&#160;(3*0x0200u)    /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#ga2c164195a99ded1e551a1cabd8350ab4">TIMER_B_initCompareLatchLoadEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="aa292a112fb1c357056f6244d4cbbc716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX0&#160;&#160;&#160;(0x0001)       /* Timer_B7 Input divider expansion Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e20f394a501845759ef8f95b8728061"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX1&#160;&#160;&#160;(0x0002)       /* Timer_B7 Input divider expansion Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b74794ad2b3b44b4884604ee7244e82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX2&#160;&#160;&#160;(0x0004)       /* Timer_B7 Input divider expansion Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7f9a169ea9b7dd8ff780954fc7be63f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_0&#160;&#160;&#160;(0*0x0001u)    /* Timer_B7 Input divider expansion : /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad03c1c86f180694bb1bda30a1ff1e716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_1&#160;&#160;&#160;(1*0x0001u)    /* Timer_B7 Input divider expansion : /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f996bf6755607c88a33dea2ed811171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_2&#160;&#160;&#160;(2*0x0001u)    /* Timer_B7 Input divider expansion : /3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa078f11d22a687ea1dec44e6a7757542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_3&#160;&#160;&#160;(3*0x0001u)    /* Timer_B7 Input divider expansion : /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3dd691259694092a66800762b16fd6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_4&#160;&#160;&#160;(4*0x0001u)    /* Timer_B7 Input divider expansion : /5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a785308727a6c8d9a0df9c1533c6a9283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_5&#160;&#160;&#160;(5*0x0001u)    /* Timer_B7 Input divider expansion : /6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22330090209d3a90896a5e5d33d6e67c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_6&#160;&#160;&#160;(6*0x0001u)    /* Timer_B7 Input divider expansion : /7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bbbb61918c23ccaad7ae1f40fb96d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_7&#160;&#160;&#160;(7*0x0001u)    /* Timer_B7 Input divider expansion : /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__timer__b__api.html#ga242a8524f80ffa5a9571fa4d69886373">TIMER_B_initContinuousMode()</a>, <a class="el" href="group__timer__b__api.html#gac4331a57e138b8720686ee4a40cf8c2a">TIMER_B_initUpDownMode()</a>, <a class="el" href="group__timer__b__api.html#gadbb48909add056fa85376e5620e6d433">TIMER_B_initUpMode()</a>, and <a class="el" href="group__timer__b__api.html#ga35d31a28f9a7376793f3654ab393ec9f">TIMER_B_outputPWM()</a>.</p>

</div>
</div>
<a class="anchor" id="a488fbe76b6a60456ee6ec94596b733c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__1&#160;&#160;&#160;(0*0x0001u)    /* Timer_B7 Input divider expansion : /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cd360f667be28571b4e4b3a74b6c6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__2&#160;&#160;&#160;(1*0x0001u)    /* Timer_B7 Input divider expansion : /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8596155a8b32eedb86ae721e8b2d9e7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__3&#160;&#160;&#160;(2*0x0001u)    /* Timer_B7 Input divider expansion : /3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94e74988025b9f85717e06cbcecc7a08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__4&#160;&#160;&#160;(3*0x0001u)    /* Timer_B7 Input divider expansion : /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aacf3f6839bb4a07fcfc5aa51414ba794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__5&#160;&#160;&#160;(4*0x0001u)    /* Timer_B7 Input divider expansion : /5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8341cc5bacec47b736b7b4eb5b968c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__6&#160;&#160;&#160;(5*0x0001u)    /* Timer_B7 Input divider expansion : /6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a184262b9998b4fdeda457293d5060332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__7&#160;&#160;&#160;(6*0x0001u)    /* Timer_B7 Input divider expansion : /7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff466581461e34c42e3629528f463350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__8&#160;&#160;&#160;(7*0x0001u)    /* Timer_B7 Input divider expansion : /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9e0e1185f86f6ae7aa50b109fc423cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID1&#160;&#160;&#160;(0x0080)       /* Timer B clock input divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a021046fa13e45fe71b336b6bb4d00853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID0&#160;&#160;&#160;(0x0040)       /* Timer B clock input divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a605de8bd4c1e03b12e8acdc7f940315a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC1&#160;&#160;&#160;(0x0020)       /* Timer B mode control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbabe68524253053e23c4335c4c23006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC0&#160;&#160;&#160;(0x0010)       /* Timer B mode control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54863c9fc1ef5c1f5a78463be763b60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__STOP&#160;&#160;&#160;(0*0x10u)      /* Timer B mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71ad6e9743ac726669082e8d0a32ab62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UP&#160;&#160;&#160;(1*0x10u)      /* Timer B mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbce775909a378317f79785d08faed79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINUOUS&#160;&#160;&#160;(2*0x10u)      /* Timer B mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afeb5838239c020cd90d31e0429b6159e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINOUS&#160;&#160;&#160;(2*0x10u)      /* Legacy define */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ccba23925ecf96b721cf5fae8e3ef90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UPDOWN&#160;&#160;&#160;(3*0x10u)      /* Timer B mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab007bdb892562f6c5f7c4198b99caa57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM1&#160;&#160;&#160;(0x8000)       /* Capture mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb028d575f70b61a80d0e87a9f8200cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM0&#160;&#160;&#160;(0x4000)       /* Capture mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b2ed176100dbd3914f8d0a6a1da50fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_0&#160;&#160;&#160;(0*0x10u)      /* Timer B mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac74d5cf24d8aeca91ba722e5229657f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_1&#160;&#160;&#160;(1*0x10u)      /* Timer B mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad367be228fa82c3f35290c9141138710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_2&#160;&#160;&#160;(2*0x10u)      /* Timer B mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5870c8117eb8e885036a6cb254f07716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_3&#160;&#160;&#160;(3*0x10u)      /* Timer B mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa216f6d9b942391fc15090d23256e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAP&#160;&#160;&#160;(0x0100)       /* Capture mode: 1 /Compare mode : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add8c598d5197e4a93d162b92886a4ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIE&#160;&#160;&#160;(0x0010)       /* Capture/compare interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55f8164d2f3c7c021c080c7733dd5b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIFG&#160;&#160;&#160;(0x0001)       /* Capture/compare interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ba6a151f54a33e229f22f57bba8c7f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_0&#160;&#160;&#160;(0*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaab9ff42b856835386744831ae42aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_1&#160;&#160;&#160;(1*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26c18e08c3435e4213ff28a7ec1f3f23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_2&#160;&#160;&#160;(2*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf7be74196631e38799cdff9b8699115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_3&#160;&#160;&#160;(3*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4ac4996357d9a077b9dd574bf68ce81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_0&#160;&#160;&#160;(0*0x4000u)    /* Capture mode: 0 - disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87b9b380895c28ba129dcb85d222f13c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_1&#160;&#160;&#160;(1*0x4000u)    /* Capture mode: 1 - pos. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b1b82d027be49a47ecead06bf6e8750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_2&#160;&#160;&#160;(2*0x4000u)    /* Capture mode: 1 - neg. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a1110659312c37b3e6ed09d8b6d83f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_3&#160;&#160;&#160;(3*0x4000u)    /* Capture mode: 1 - both edges */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec78e7a9e90a406a56f859ee456e8eae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUT&#160;&#160;&#160;(0x0004)       /* PWM Output signal if output mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6b5a1275a8a4f3b423735be13cfd088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_0&#160;&#160;&#160;(0*0x20u)      /* PWM output mode: 0 - output only */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2569da73cf82b4b56598b4aaaaa7b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_1&#160;&#160;&#160;(1*0x20u)      /* PWM output mode: 1 - set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0826d934613ae687a76908aef84a1e07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_2&#160;&#160;&#160;(2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa16e48c1b1804f8dc5a2696d4185549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_3&#160;&#160;&#160;(3*0x20u)      /* PWM output mode: 3 - PWM set/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7571c82b1e1603ad944f6ea1c8ef1c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_4&#160;&#160;&#160;(4*0x20u)      /* PWM output mode: 4 - toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af64a3dd5ad57a9cb6b6ea631c74d77c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_5&#160;&#160;&#160;(5*0x20u)      /* PWM output mode: 5 - Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1452bc24eed82a51a5d2c08563454d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_6&#160;&#160;&#160;(6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04e3415b67621a5ec3077e821a4767c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_7&#160;&#160;&#160;(7*0x20u)      /* PWM output mode: 7 - PWM reset/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88c8d8afb2796d7b1864df203e7fb5d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCCI&#160;&#160;&#160;(0x0400)       /* Latched capture signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d06a9e6a8f5abc296f987d4552894c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS&#160;&#160;&#160;(0x0800)       /* Capture sychronize */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb6b7d45cb8d55b36621b55eb3ef5d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCI&#160;&#160;&#160;(0x0008)       /* Capture input signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc6c90c44f1d1ba635a0a99cfb1ccbb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__1&#160;&#160;&#160;(0*0x40u)      /* Timer B input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a458481f046f7f88323874b1bb416f40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__2&#160;&#160;&#160;(1*0x40u)      /* Timer B input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86bdf84d42f0606ad81106f74c2078e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__4&#160;&#160;&#160;(2*0x40u)      /* Timer B input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77b0534fd6be1c88d078e585c249fde0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__8&#160;&#160;&#160;(3*0x40u)      /* Timer B input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af427c62226a83d08842f752d7a478394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_0&#160;&#160;&#160;(0*0x40u)      /* Timer B input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a340ae0fcd839f336e6174c275bfca131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_1&#160;&#160;&#160;(1*0x40u)      /* Timer B input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9299cab2bdde6c3c3bb272b0cb5530b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_2&#160;&#160;&#160;(2*0x40u)      /* Timer B input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a598923d302dfb7410d59cd349a022c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_3&#160;&#160;&#160;(3*0x40u)      /* Timer B input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ab86a5598521128cd9270955d4b1cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0&#160;&#160;&#160;(0x0000)       /* USCI Ax Control Word Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gae566374a62c75e9ea74cea2a84287226">EUSCI_A_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__a__spi__api.html#gaede23884d973a7bcaf4203b39b1b0fdf">EUSCI_A_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga9a75a79ce93830e157147b1eff1c82c9">EUSCI_A_SPI_disable()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga887a169b3b6bb10316576f04a43e212d">EUSCI_A_SPI_enable()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__a__spi__api.html#gacc3a03a1689c77be07c4275e2622e848">EUSCI_A_SPI_select4PinFunctionality()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaae82375105abc8655ef50f8c36ffcf13">EUSCI_A_UART_disable()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf1c34e38356e6918732151dc92b47b50">EUSCI_A_UART_disableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf2bd04f23261ebafd4890c35945a7877">EUSCI_A_UART_enable()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga8264a417944411b5fbe988d94ae21d20">EUSCI_A_UART_enableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga36bc7fc49217a06c33a397cd71c571ee">EUSCI_A_UART_resetDormant()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga929c7fbd7c476127cd511beea6d01294">EUSCI_A_UART_setDormant()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga1b4fa41e9447eef4c5f270369b8902c7">EUSCI_A_UART_transmitAddress()</a>, <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, <a class="el" href="group__eusci__spi__api.html#gaa085e2ee1ee36ffa826c651f5f5d0c29">EUSCI_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__spi__api.html#ga09affa89fc469804752c985d0aa6acaf">EUSCI_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__spi__api.html#ga058c9d2a776985cfe124c51e03a12e92">EUSCI_SPI_disable()</a>, <a class="el" href="group__eusci__spi__api.html#gad43a031df2cadc58eb5fb445ba34ee8a">EUSCI_SPI_enable()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#ga2096c0b7f3951fd37150e9b4bbcc51a5">EUSCI_SPI_select4PinFunctionality()</a>, <a class="el" href="group__eusci__uart__api.html#ga692e450a5ed500bd704b684236cf8fa5">EUSCI_UART_disable()</a>, <a class="el" href="group__eusci__uart__api.html#ga0599eedae3355ae60e7a826b3d374d3b">EUSCI_UART_disableInterrupt()</a>, <a class="el" href="group__eusci__uart__api.html#ga764b1c65508d4818d0fd135de9452ab4">EUSCI_UART_enable()</a>, <a class="el" href="group__eusci__uart__api.html#gabc70c7a329b473796de85ea6d50f83ca">EUSCI_UART_enableInterrupt()</a>, <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>, <a class="el" href="group__eusci__uart__api.html#gae6fda30239e3feee7545fb27f838bea3">EUSCI_UART_resetDormant()</a>, <a class="el" href="group__eusci__uart__api.html#gafbc28c95e7b3881c8f8bedb1d3fcaba6">EUSCI_UART_setDormant()</a>, <a class="el" href="group__eusci__uart__api.html#gae94b655c37df5f2165d3140a196973c1">EUSCI_UART_transmitAddress()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa2c78bc800fd04b7a901d83b75dd6ac5">EUSCI_UART_transmitBreak()</a>.</p>

</div>
</div>
<a class="anchor" id="af3c6355cea7ace48c98e7a503fca73f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6cf3554628c946dc5e1bc1921ac5755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36ec4a7d7148a6a6732cb137b829b532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL0&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdac4af93a50fac2a7f74de4a0360249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL1&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af396abaeff770866497e753364c379dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxCTL1&#160;&#160;&#160;UCAxCTLW0_L    /* USCI Ax Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6684b9d3ee5b249b9c96a208eabe2c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxCTL0&#160;&#160;&#160;UCAxCTLW0_H    /* USCI Ax Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd0bd9443a80f96da95850610092c793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1&#160;&#160;&#160;(0x0002)       /* USCI Ax Control Word Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga09f2b714ce0556e210b5c054b3138eaa">EUSCI_A_UART_selectDeglitchTime()</a>, and <a class="el" href="group__eusci__uart__api.html#ga468614dc062d2cc1f381f2c38bef7cfb">EUSCI_UART_selectDeglitchTime()</a>.</p>

</div>
</div>
<a class="anchor" id="a726357c890f85c6d17af9eab59be7e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a593280d2852ee03d8d9f7da5d853aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba3b79c48e09574d5825aa305590b709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW&#160;&#160;&#160;(0x0006)       /* USCI Ax Baud Word Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gaede23884d973a7bcaf4203b39b1b0fdf">EUSCI_A_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__spi__api.html#ga09affa89fc469804752c985d0aa6acaf">EUSCI_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a5be5c0c34bf38a3774cc386d66a4b750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bc8614e9964c9d5d8d5a1f3e1b5da86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ce1b646515453e3a5d0bf518372ebfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR0&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47741caf04dcbc03e45348aefd09b206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR1&#160;&#160;&#160;(0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b8c594dfa352408bde261e2b422b944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxBR0&#160;&#160;&#160;UCAxBRW_L      /* USCI Ax Baud Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64269a445d788a89eb48e0f85d55a68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxBR1&#160;&#160;&#160;UCAxBRW_H      /* USCI Ax Baud Rate 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a719c113d31cdb7e55ad62d0cbbd7c68c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW&#160;&#160;&#160;(0x0008)       /* USCI Ax Modulation Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a58349ad63b0d8ea1b6ad8c6ad92230fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27d132633972c218bbf8b787f49661a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a193dec2a4713072e1bdeb19ac180e71c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxSTATW&#160;&#160;&#160;(0x000A)       /* USCI Ax Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga4c2a3af00d3f109afc6bbf6f98445a4d">EUSCI_A_SPI_isBusy()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga8c4cf3e29c3200191506e8d576393c26">EUSCI_A_UART_queryStatusFlags()</a>, <a class="el" href="group__eusci__spi__api.html#gabd7e28f5a8109a22e93c12c81523372b">EUSCI_SPI_isBusy()</a>, and <a class="el" href="group__eusci__uart__api.html#ga637e82ad3d1654ff7fcf61674737aa6a">EUSCI_UART_queryStatusFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="ab61adf23c0746df96a079cbd3d5a64a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF&#160;&#160;&#160;(0x000C)       /* USCI Ax Receive Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga4e64e21421f0952074484ab116124d02">EUSCI_A_SPI_getReceiveBufferAddress()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga78ea9ababaf4161809dfa1de8bf5062f">EUSCI_A_SPI_receiveData()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga97ed7748495844b3506d778ecdbb5dfa">EUSCI_A_UART_getReceiveBufferAddress()</a>, <a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData()</a>, <a class="el" href="group__eusci__spi__api.html#ga7c6e0190c3fb596da8c91774e0c4ca7e">EUSCI_SPI_getReceiveBufferAddress()</a>, <a class="el" href="group__eusci__spi__api.html#ga159429504c07735f5b788934f785e21b">EUSCI_SPI_receiveData()</a>, <a class="el" href="group__eusci__uart__api.html#ga7aa60aadd9fb2116c6390ca5ede90fd7">EUSCI_UART_getReceiveBufferAddress()</a>, and <a class="el" href="group__eusci__uart__api.html#gaed4eb1125e2c2ec939bc554cee2c13f0">EUSCI_UART_receiveData()</a>.</p>

</div>
</div>
<a class="anchor" id="a6822509986c1e251b9b20617ad81fac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93afe7ce8a28bc308a09de4ceb048b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a814a477e90226bc66c3fce40f022d762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF&#160;&#160;&#160;(0x000E)       /* USCI Ax Transmit Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gac170dfce3401bd736c7eec0da58e494b">EUSCI_A_SPI_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__a__spi__api.html#gaad64c84c41eeed8eb2b391c5a5e4b88c">EUSCI_A_SPI_transmitData()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf873d22baa0ed6b207b5f3aebbea1a4c">EUSCI_A_UART_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga1b4fa41e9447eef4c5f270369b8902c7">EUSCI_A_UART_transmitAddress()</a>, <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData()</a>, <a class="el" href="group__eusci__spi__api.html#gab600b8835e6f5817de2f2ce8af1ac25e">EUSCI_SPI_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__spi__api.html#gafbc644f3ef91bbd3e436934eb40d0b19">EUSCI_SPI_transmitData()</a>, <a class="el" href="group__eusci__uart__api.html#gaaee6b6fa8de1930ca1e05cf0caefd9ed">EUSCI_UART_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__uart__api.html#gae94b655c37df5f2165d3140a196973c1">EUSCI_UART_transmitAddress()</a>, <a class="el" href="group__eusci__uart__api.html#gaa2c78bc800fd04b7a901d83b75dd6ac5">EUSCI_UART_transmitBreak()</a>, and <a class="el" href="group__eusci__uart__api.html#gaf4efdc1481eb60a46cc2c9c7be8153fb">EUSCI_UART_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="a371607443d0f70a716a6b2a769cc1f9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97dfc64e35fe1541efdeb2e04e6d84c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad871fc772f53a852bb9734b56799819d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxABCTL&#160;&#160;&#160;(0x0010)       /* USCI Ax LIN Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acca2ba1b3973ee5b4c2c9265a79306ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL&#160;&#160;&#160;(0x0012)       /* USCI Ax IrDA Transmit Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72de0e9c0ac946ba17025929890a24e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b65f82264f4906e8706b89d5cfe1487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e8630cb1814f615e414169b5191fed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRTCTL&#160;&#160;&#160;(0x0012)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a2ba45d130782dce5c8b180b23f7009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRRCTL&#160;&#160;&#160;(0x0013)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82386af05739bbe2b3e6a39340f8c8b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIRTCTL&#160;&#160;&#160;UCAxIRCTL_L    /* USCI Ax IrDA Transmit Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e737012bc262f9c5823d954eef84f51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIRRCTL&#160;&#160;&#160;UCAxIRCTL_H    /* USCI Ax IrDA Receive Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4c49a7a244d5c3a19d373ec7f79470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE&#160;&#160;&#160;(0x001A)       /* USCI Ax Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gab2d3afb337e2966e9bc5273fcadade59">EUSCI_A_SPI_disableInterrupt()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga0494b51f3cfe976a070a256fce3ca4fa">EUSCI_A_SPI_enableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf1c34e38356e6918732151dc92b47b50">EUSCI_A_UART_disableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga8264a417944411b5fbe988d94ae21d20">EUSCI_A_UART_enableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData()</a>, <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData()</a>, <a class="el" href="group__eusci__spi__api.html#gacb77fd4123e1bebe97a27b7ae4199f67">EUSCI_SPI_disableInterrupt()</a>, <a class="el" href="group__eusci__spi__api.html#gad3ea1bb95b3022c32358e7336071d141">EUSCI_SPI_enableInterrupt()</a>, <a class="el" href="group__eusci__uart__api.html#ga0599eedae3355ae60e7a826b3d374d3b">EUSCI_UART_disableInterrupt()</a>, <a class="el" href="group__eusci__uart__api.html#gabc70c7a329b473796de85ea6d50f83ca">EUSCI_UART_enableInterrupt()</a>, <a class="el" href="group__eusci__uart__api.html#gaed4eb1125e2c2ec939bc554cee2c13f0">EUSCI_UART_receiveData()</a>, <a class="el" href="group__eusci__uart__api.html#gaa2c78bc800fd04b7a901d83b75dd6ac5">EUSCI_UART_transmitBreak()</a>, and <a class="el" href="group__eusci__uart__api.html#gaf4efdc1481eb60a46cc2c9c7be8153fb">EUSCI_UART_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9cbbdedfd4fb55a21d6fccc86cf479c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a853c9630d20c38ae383a280f4b324d11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5be3758d2457f5e3513208582d2030f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG&#160;&#160;&#160;(0x001C)       /* USCI Ax Interrupt Flags Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gac9380eac4f0717c608ece7709c1c8fc6">EUSCI_A_SPI_clearInterruptFlag()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga346b242110d8fa7117a30df56b43dfea">EUSCI_A_SPI_getInterruptStatus()</a>, <a class="el" href="group__eusci__a__uart__api.html#gacec66a5ffbc9c60bb52b7a1dacc445ad">EUSCI_A_UART_clearInterruptFlag()</a>, <a class="el" href="group__eusci__a__uart__api.html#gab10882f5122070c22250ab4241ea7a6f">EUSCI_A_UART_getInterruptStatus()</a>, <a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData()</a>, <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData()</a>, <a class="el" href="group__eusci__spi__api.html#ga4177f44bfd18cde0450dec1e891dbf91">EUSCI_SPI_clearInterruptFlag()</a>, <a class="el" href="group__eusci__spi__api.html#ga7424f5469017664195bac1a97667f4af">EUSCI_SPI_getInterruptStatus()</a>, <a class="el" href="group__eusci__uart__api.html#gabf182c3d6fc9ebcfb76616d53c50d7e5">EUSCI_UART_clearInterruptFlag()</a>, <a class="el" href="group__eusci__uart__api.html#ga746ce48e8910461ac5b29f6bf5613062">EUSCI_UART_getInterruptStatus()</a>, <a class="el" href="group__eusci__uart__api.html#gaed4eb1125e2c2ec939bc554cee2c13f0">EUSCI_UART_receiveData()</a>, <a class="el" href="group__eusci__uart__api.html#gaa2c78bc800fd04b7a901d83b75dd6ac5">EUSCI_UART_transmitBreak()</a>, and <a class="el" href="group__eusci__uart__api.html#gaf4efdc1481eb60a46cc2c9c7be8153fb">EUSCI_UART_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6dc90ea9bf40956e088a7ecc9fc3361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acdd602855ae1016921dec1da2153d98c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a008dc3073533eacec47d073e78aafb25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART&#160;&#160;&#160;(0x001A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac49655a54167eab32535734ca216b52f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e98ca30ba881b3a5819de508b38b733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e784d501d8aaba759b9cf0fdefb4b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART&#160;&#160;&#160;(0x001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4956d8fb4a36562deafb7402277da70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7599ed7e68462e403916fb36c32d35e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76f56e31e51662cba2fb08f0c629b91b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIV&#160;&#160;&#160;(0x001E)       /* USCI Ax Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02d91e2d6876f4f3c7c14c8a61a91617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9e6cef5791f82c7b1f3104493c4858b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a670e192419b026c3211de596e4ca1bd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadf6820632b09d500a8482112947c8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL0__SPI&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa97acb658cf42164f723264e1aba1937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL1__SPI&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace430f953b96334cf1f9639a9e676c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c6f5fa62ec82a06dac959b0d3b20917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71b910a30af8d11b60d25f789453acc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabda61a042693563ed455794f82f7b16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR0__SPI&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56b30a9fef29904d45ddeaaf4c648804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR1__SPI&#160;&#160;&#160;(0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab3160e1464221ad57d5ec28cbf4c0b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxSTATW__SPI&#160;&#160;&#160;(0x000A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0823a601f8826b0f0b1358ef8b320c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI&#160;&#160;&#160;(0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8ededfa7420483ef23394aaf185d741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a164fb8e2383b1fa719a02f062685768c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7a4c6bbb54b0f5272bde4e545658694"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI&#160;&#160;&#160;(0x000E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04a6b4f3cb93bea9c5f9acd26346042c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47459defe879eb616497a9237fd33767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97717a8a7c0f2c4668736f2d694937f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__SPI&#160;&#160;&#160;(0x001A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a94327b6700a6986ea23f3d487b26bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__SPI&#160;&#160;&#160;(0x001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e7b6b3f049ab9bd56dce1f3de0ddc66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIV__SPI&#160;&#160;&#160;(0x001E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2ad9365c8d69203e096b5335ca02ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26b9887f1d951195d3b83dadfef76655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5dd37faedb942a5e126c3cc3fb0b8cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a356276a03290e0dd6b2d13d38a02f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL0__SPI&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38f672c533109f3ad443a3ae67deea93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL1__SPI&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f2c8e5ea8af3fcd446cf7301146c05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6f7f43851c7b697c8818d810f3e1bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f197cb50962e2f4a45ee7a7de5e7f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a500c87d7e55290ad0a96fd2d355314c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR0__SPI&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbb5eade8f981e5d2d1a00c3b8852fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR1__SPI&#160;&#160;&#160;(0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40b1afc5fb4ff6b7a922ce5cf64c3d05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8bea863d4a8946dc863729c9be81452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a408ec20658efefd807d8ff61e590f93e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acce953b222f039b124d264b3fd24aa1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI&#160;&#160;&#160;(0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab754fb01cbe2b108df196f5c6a1391c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0e225d1e90175e19989dbf644545c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26798c2aecc80db4b7b862f9eed93ac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI&#160;&#160;&#160;(0x000E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91da03309b8e0770ca86c8be2e23d3d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf39d1276bc4cd2ed22996bb8c0ec111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae76b9444480e97b1b278c44b7f0f5a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI&#160;&#160;&#160;(0x002A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29037a3ba6840059d6ff60589cc53e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49fb99127d3cd7a7f9ec7c4fd5c6a467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83aa0cfbbdb76b1afd251657b4c8d47c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI&#160;&#160;&#160;(0x002C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e35c21a48d38600c1580b43d8722bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0baec68b56e76102dd553673ce39b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c3c007588a9632bb72540e83f69c879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIV__SPI&#160;&#160;&#160;(0x002E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06c03726ba5ccaf7985cb43e67be0761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0&#160;&#160;&#160;(0x0000)       /* USCI Bx Control Word Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga1566d542d05cd0022501c482821a8af1">EUSCI_B_I2C_disable()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gabdb3f2891ff4d79a2d032671446ae92c">EUSCI_B_I2C_disableMultiMasterMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6c068fa93e7df171077d967c08835656">EUSCI_B_I2C_enable()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga65e4d906257c71881cfbf87c18561f8f">EUSCI_B_I2C_enableMultiMasterMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga576b4647b551d71202d79a8db904c9eb">EUSCI_B_I2C_getMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga192fcc01db124a886901523bfe793379">EUSCI_B_I2C_initSlave()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a4bd43e5302e32f8b1bea79ead2379b">EUSCI_B_I2C_masterIsStartSent()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gae45ee9c8bfb4156333f20d486d336271">EUSCI_B_I2C_masterIsStopSent()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaae17ba061886d050cb7528316aac9585">EUSCI_B_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a7fa1b8b1b5e811065aec1d76662b4d">EUSCI_B_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga9df425f9d01aca65642c7a8116ff052e">EUSCI_B_I2C_masterMultiByteReceiveStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga2bf2eb4c44b7b12ad8e2d6e3f1af0fa1">EUSCI_B_I2C_masterReceiveStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga9b87172cf71cdfa2617aa9eaf512f855">EUSCI_B_I2C_masterSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga72a1ce27a6b6c8a31fbdaa875a6a3434">EUSCI_B_I2C_setMode()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga0956e03b07c7bd9ef470520b3cc629ec">EUSCI_B_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga42caef5502406076a1ad04e1d4f23b29">EUSCI_B_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga90b76b02da1da4358e3ce0bf5f23b422">EUSCI_B_SPI_disable()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga72e65c23c4b857b24778623d22e3acf0">EUSCI_B_SPI_enable()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga0af8a2608105d46bf2535cf66955f9e8">EUSCI_B_SPI_select4PinFunctionality()</a>, <a class="el" href="group__eusci__i2c__api.html#gaeb927e1ce49acb3b90ae20bc286d2cda">EUSCI_I2C_disable()</a>, <a class="el" href="group__eusci__i2c__api.html#ga9d76e81b6fa36a27951337a809a56701">EUSCI_I2C_disableMultiMasterMode()</a>, <a class="el" href="group__eusci__i2c__api.html#ga6bb5a626c5792369eee56fbc8340d648">EUSCI_I2C_enable()</a>, <a class="el" href="group__eusci__i2c__api.html#gad34e48fdd3e5ecdadc98433cd78c39fc">EUSCI_I2C_enableMultiMasterMode()</a>, <a class="el" href="group__eusci__i2c__api.html#ga5b5ff1bbe2104943bf65d7584496fd22">EUSCI_I2C_getMode()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99939d144976a79ec0eb2f2c5ffe8be0">EUSCI_I2C_initSlave()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf43bae122b0698da2ce361b6be9fe0b3">EUSCI_I2C_masterIsStartSent()</a>, <a class="el" href="group__eusci__i2c__api.html#ga797fd389068ce34cf63c7a18794a189d">EUSCI_I2C_masterIsStopSent()</a>, <a class="el" href="group__eusci__i2c__api.html#gad7d7019da9b6a8e0b73997bc30a4da14">EUSCI_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#ga043c9452d6ca1639cb4fd109cdf8ac61">EUSCI_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga71a3566b89147750b0f1a9335582d45c">EUSCI_I2C_masterMultiByteReceiveStop()</a>, <a class="el" href="group__eusci__i2c__api.html#ga011209fe62ceaeb770bb6bc0f6022652">EUSCI_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf92a124ce7c7e5598be918b34ec30802">EUSCI_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gacdc153ef1c37f3546c5e19d256b9db8b">EUSCI_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2ca4db65ea8ce4c5bb78459384bfe266">EUSCI_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf737660a4cb3170f8ec4b0452c1973b6">EUSCI_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__i2c__api.html#ga052c773d4fecf33e313ccedc7adf398f">EUSCI_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99efef84ce09b30bbc19213017c3aa2f">EUSCI_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga9feb70e1e0379ef1b1537e648388d5cc">EUSCI_I2C_masterReceiveStart()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gab97a231aec9e1063b3f8b10c293105f1">EUSCI_I2C_masterSendStart()</a>, and <a class="el" href="group__eusci__i2c__api.html#ga0c81d7465e239086e1e23b8a5c4bbaac">EUSCI_I2C_setMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a00d0bc7f764b54f2dc07e285b8613f22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9edaf10dceb8d4294e20296fe85663dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a371f5305eafd8f08b97969dab2351627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL0&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa44bd49e3af9caf3ce3e9005c7318eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL1&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aee76ea210b57f376ea5ecf8ea90655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxCTL1&#160;&#160;&#160;UCBxCTLW0_L    /* USCI Bx Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5ad20b2123ddfbe31c9a5ce540fbfc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxCTL0&#160;&#160;&#160;UCBxCTLW0_H    /* USCI Bx Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5214b348fae2457c3f78a6bb5607679d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1&#160;&#160;&#160;(0x0002)       /* USCI Bx Control Word Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, and <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>.</p>

</div>
</div>
<a class="anchor" id="acac03ad3bac9acbbea54bfcd0467829a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e2ce358cf4ce75e42e0f5dc0fbf94dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2dd1dd8f9fbde1b7a60725d5b701db06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW&#160;&#160;&#160;(0x0006)       /* USCI Bx Baud Word Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga42caef5502406076a1ad04e1d4f23b29">EUSCI_B_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, and <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>.</p>

</div>
</div>
<a class="anchor" id="abe89872aefe60617ac21f42402d28db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a0806f7da0d6f0f1e5a99ea226a89e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70af776a998ffaee4e57e8d1a24914f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR0&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abdc4b6bcbf73a62f10503f609824c795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR1&#160;&#160;&#160;(0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3beeacbb80bcf3b5df8cafaa468a84ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBR0&#160;&#160;&#160;UCBxBRW_L      /* USCI Bx Baud Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d66f8b9a1459017249bb3aa26daccfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBR1&#160;&#160;&#160;UCBxBRW_H      /* USCI Bx Baud Rate 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a723fb32b6641d53ffa76f22a0dcc174d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW&#160;&#160;&#160;(0x0008)       /* USCI Bx Status Word Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gac891873a0a211186a3b4841765825f0e">EUSCI_B_I2C_isBusBusy()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga2a1983e938844a55b61392b511948e95">EUSCI_B_SPI_isBusy()</a>, and <a class="el" href="group__eusci__i2c__api.html#ga123bfacf5560e13b3f29653bb7042ecc">EUSCI_I2C_isBusBusy()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3764e8aa427027e71cdee40ba6efcd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ce58cea0c326d03f7f1166be569b03f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7dc7486273820883a9a703cd2987fc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__I2C&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3c46c2850bda8dfceb28b27d45289cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTAT__I2C&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8604ff6e88c3683c6db8e6cf0aac1776"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBCNT__I2C&#160;&#160;&#160;(0x0009)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ab190f5ce6337364e9cd122bd5d3303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxSTAT&#160;&#160;&#160;UCBxSTATW_L    /* USCI Bx Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fabcb4a17e5c8559e4f747aa5649254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBCNT&#160;&#160;&#160;UCBxSTATW_H    /* USCI Bx Byte Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40328014a78c8ae8cece266788091ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT&#160;&#160;&#160;(0x000A)       /* USCI Bx Byte Counter Threshold Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, and <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>.</p>

</div>
</div>
<a class="anchor" id="ade1f61733167df4e0ed79d1c7c7b0d8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac736bb0916deb8e63328c541f6c5598f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857d0ad560c22248331d38f16d7092f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF&#160;&#160;&#160;(0x000C)       /* USCI Bx Receive Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga9d8895927876c43dd6d2c55584aefc2e">EUSCI_B_I2C_getReceiveBufferAddress()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaae17ba061886d050cb7528316aac9585">EUSCI_B_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a7fa1b8b1b5e811065aec1d76662b4d">EUSCI_B_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga064d111e9836e95df6e6125ff4890b0e">EUSCI_B_I2C_masterMultiByteReceiveNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac7a06abc601bb203c2b69c0867ae1e2e">EUSCI_B_I2C_masterSingleReceive()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga660ab44391559a923e7268702a49514f">EUSCI_B_I2C_slaveDataGet()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga17ac731bf7574e7d304f491ba6544b46">EUSCI_B_SPI_getReceiveBufferAddress()</a>, <a class="el" href="group__eusci__b__spi__api.html#gadb08b8aed76fc888a65e04b305bac146">EUSCI_B_SPI_receiveData()</a>, <a class="el" href="group__eusci__i2c__api.html#ga9995c77680b9b65df6f595fcb1830943">EUSCI_I2C_getReceiveBufferAddress()</a>, <a class="el" href="group__eusci__i2c__api.html#gad7d7019da9b6a8e0b73997bc30a4da14">EUSCI_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#ga043c9452d6ca1639cb4fd109cdf8ac61">EUSCI_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gab9eb64323a75512ea8b269e3ab6857af">EUSCI_I2C_masterMultiByteReceiveNext()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99efef84ce09b30bbc19213017c3aa2f">EUSCI_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#gae58d35866acd3d4fbb122ee7e4725634">EUSCI_I2C_masterSingleReceive()</a>, and <a class="el" href="group__eusci__i2c__api.html#ga8e7dbb5103efc0ac24cf4aaa0ea5ddf7">EUSCI_I2C_slaveDataGet()</a>.</p>

</div>
</div>
<a class="anchor" id="a95e5881a7538fe39c159673c37c13ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a360abc49c6b944cb588e654c6ebf3417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a754d0fb67d3fca33f0411d5f46a683d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF&#160;&#160;&#160;(0x000E)       /* USCI Bx Transmit Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga73662743450ae6e7e7dc802ed2ee26a1">EUSCI_B_I2C_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac45a5cdd56af3ac5d76cf3bf8dd20577">EUSCI_B_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga14c095d144e4f4310d93f2f3a58977e1">EUSCI_B_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga06f8cbb496bcf40a78995892e2e82637">EUSCI_B_I2C_slaveDataPut()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga5ee08ebc3ff91a2d6f1cbc5ffeb6285a">EUSCI_B_SPI_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga378725ad1d2a3ac56a28a344970dc441">EUSCI_B_SPI_transmitData()</a>, <a class="el" href="group__eusci__i2c__api.html#ga420f75a02b45a5707757b208f657237d">EUSCI_I2C_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__i2c__api.html#ga011209fe62ceaeb770bb6bc0f6022652">EUSCI_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf92a124ce7c7e5598be918b34ec30802">EUSCI_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga30be6aa99253498552f26ded7df6c075">EUSCI_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__i2c__api.html#ga932ebe528347b32247d61150c9391bb3">EUSCI_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gacdc153ef1c37f3546c5e19d256b9db8b">EUSCI_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2ca4db65ea8ce4c5bb78459384bfe266">EUSCI_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>, and <a class="el" href="group__eusci__i2c__api.html#ga7bcfed37b9cdf5436932d3cec082847e">EUSCI_I2C_slaveDataPut()</a>.</p>

</div>
</div>
<a class="anchor" id="af5f4dc46477e7c97284eca13be6fd211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02bdae5612af84959fc13c45b5d7f287"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4b38448c776d37b3fcb9b0d0d42ea83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0&#160;&#160;&#160;(0x0014)       /* USCI Bx I2C Own Address 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga192fcc01db124a886901523bfe793379">EUSCI_B_I2C_initSlave()</a>, and <a class="el" href="group__eusci__i2c__api.html#ga99939d144976a79ec0eb2f2c5ffe8be0">EUSCI_I2C_initSlave()</a>.</p>

</div>
</div>
<a class="anchor" id="a78fab9c77f085bcca2a6103c991ad898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5c21900d9128f2c13202112ad32f6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb0498c1e43a856ad0506b81c06ec813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1&#160;&#160;&#160;(0x0016)       /* USCI Bx I2C Own Address 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71c8fc2c6c94abd5686933263c02c8d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb8eac44e7342ee34e8c8f55fa6f8e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44cf9cbecb662da96e1fc69fde10a9d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2&#160;&#160;&#160;(0x0018)       /* USCI Bx I2C Own Address 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5cbcc2288fef362dc3cc1890ac27448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4857c3ea5be0dc0b34cd0cf0a523e474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e1f32836949e88a9045263b17311bab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3&#160;&#160;&#160;(0x001A)       /* USCI Bx I2C Own Address 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a512a862c316dc81103f20a8101bdf232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5026e826b4d1b99721fcf4707c25d955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c3fcc5724ff4bc6375031a3d942972c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX&#160;&#160;&#160;(0x001C)       /* USCI Bx Received Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8ac4edef6f35c9355fb63090494c318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89c3bc397ae9123d149ccd37b8f4ced4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac457f7f46b4f754996b84de0c0c5c555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK&#160;&#160;&#160;(0x001E)       /* USCI Bx Address Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6f37b5a71f3d8927c3b95c18dbab599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a608a3c32f45fe0acdf002aa7047e8711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7cf9338656bb86d8ad1ec938b9c24962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA&#160;&#160;&#160;(0x0020)       /* USCI Bx I2C Slave Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gac389d3e08214769c8df793b79377be95">EUSCI_B_I2C_setSlaveAddress()</a>, and <a class="el" href="group__eusci__i2c__api.html#gafe99877752625160e6812f420fbbd04b">EUSCI_I2C_setSlaveAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="acfb0a4819eb2657514069574fb8d49d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4df5ae9d5e9489e846af0c6bf67229b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab358e6f685aacf496912341db6679c82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE&#160;&#160;&#160;(0x002A)       /* USCI Bx Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gaff58ca7965a5f201db823e7ee81f0d1b">EUSCI_B_I2C_disableInterrupt()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga67f4b5139adece5a9050ee832c388757">EUSCI_B_I2C_enableInterrupt()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac45a5cdd56af3ac5d76cf3bf8dd20577">EUSCI_B_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga14c095d144e4f4310d93f2f3a58977e1">EUSCI_B_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac7a06abc601bb203c2b69c0867ae1e2e">EUSCI_B_I2C_masterSingleReceive()</a>, <a class="el" href="group__eusci__b__spi__api.html#gac753bb7a04151a31ae789076bac29cbe">EUSCI_B_SPI_disableInterrupt()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga5e82fba6d057eeace8b997573f4c76ba">EUSCI_B_SPI_enableInterrupt()</a>, <a class="el" href="group__eusci__i2c__api.html#ga096e5f760f5b5dadcf96b1edfdf32ea0">EUSCI_I2C_disableInterrupt()</a>, <a class="el" href="group__eusci__i2c__api.html#ga1ca56b90ea91937209e6eef085e09a6e">EUSCI_I2C_enableInterrupt()</a>, <a class="el" href="group__eusci__i2c__api.html#ga011209fe62ceaeb770bb6bc0f6022652">EUSCI_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf92a124ce7c7e5598be918b34ec30802">EUSCI_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga30be6aa99253498552f26ded7df6c075">EUSCI_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__i2c__api.html#ga932ebe528347b32247d61150c9391bb3">EUSCI_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gacdc153ef1c37f3546c5e19d256b9db8b">EUSCI_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2ca4db65ea8ce4c5bb78459384bfe266">EUSCI_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf737660a4cb3170f8ec4b0452c1973b6">EUSCI_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__i2c__api.html#ga052c773d4fecf33e313ccedc7adf398f">EUSCI_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>, and <a class="el" href="group__eusci__i2c__api.html#gae58d35866acd3d4fbb122ee7e4725634">EUSCI_I2C_masterSingleReceive()</a>.</p>

</div>
</div>
<a class="anchor" id="ada16816c16c8dcf93adc8a310f412348"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd4aa48c7a0165e8446c2f4161174741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fa6ac94204d41c99b88ebcc6a055ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG&#160;&#160;&#160;(0x002C)       /* USCI Bx Interrupt Flags Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gaa720c54563a3fa747d1e9847c42f9cf9">EUSCI_B_I2C_clearInterruptFlag()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gae15cc38fc4db01e744f666a44211c72e">EUSCI_B_I2C_getInterruptStatus()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaae17ba061886d050cb7528316aac9585">EUSCI_B_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a7fa1b8b1b5e811065aec1d76662b4d">EUSCI_B_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac45a5cdd56af3ac5d76cf3bf8dd20577">EUSCI_B_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga14c095d144e4f4310d93f2f3a58977e1">EUSCI_B_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac7a06abc601bb203c2b69c0867ae1e2e">EUSCI_B_I2C_masterSingleReceive()</a>, <a class="el" href="group__eusci__b__spi__api.html#gac5a6c9710d70b15b8e045bceefd4e169">EUSCI_B_SPI_clearInterruptFlag()</a>, <a class="el" href="group__eusci__b__spi__api.html#gad15613f58cc934d947b2466e1d4c6101">EUSCI_B_SPI_getInterruptStatus()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2031630a554e0c775e534104d22d38fc">EUSCI_I2C_clearInterruptFlag()</a>, <a class="el" href="group__eusci__i2c__api.html#ga6b068db0f1f16ff4b47d3a43ce3dea0d">EUSCI_I2C_getInterruptStatus()</a>, <a class="el" href="group__eusci__i2c__api.html#gad7d7019da9b6a8e0b73997bc30a4da14">EUSCI_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#ga043c9452d6ca1639cb4fd109cdf8ac61">EUSCI_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga011209fe62ceaeb770bb6bc0f6022652">EUSCI_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf92a124ce7c7e5598be918b34ec30802">EUSCI_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga30be6aa99253498552f26ded7df6c075">EUSCI_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__i2c__api.html#ga932ebe528347b32247d61150c9391bb3">EUSCI_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gacdc153ef1c37f3546c5e19d256b9db8b">EUSCI_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2ca4db65ea8ce4c5bb78459384bfe266">EUSCI_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf737660a4cb3170f8ec4b0452c1973b6">EUSCI_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__i2c__api.html#ga052c773d4fecf33e313ccedc7adf398f">EUSCI_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99efef84ce09b30bbc19213017c3aa2f">EUSCI_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>, and <a class="el" href="group__eusci__i2c__api.html#gae58d35866acd3d4fbb122ee7e4725634">EUSCI_I2C_masterSingleReceive()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1767f01b85c1d7cc6a6e77b7ba6e467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e4823ac0e18692f7a40ee5c96af75e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9aff7c640b798f8d8ae66f6fb5360a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C&#160;&#160;&#160;(0x002A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8de32715cec579cf00fa0f5250b0d1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabb1c21eb41b4581586af9a595edaa94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaff2f6c81eb021bbd28b3aede4c5dd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C&#160;&#160;&#160;(0x002C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7d70fa7a11d88d7c488bc8a892cbad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4ba41de9c453a73b38c1c67c8d8826f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7214df9d541d04b35d1bfe081caa545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIV&#160;&#160;&#160;(0x002E)       /* USCI Bx Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPEN&#160;&#160;&#160;(0x8000)       /* Async. Mode: Parity enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a05da44320219dcbc56214c9fd424a219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPAR&#160;&#160;&#160;(0x4000)       /* Async. Mode: Parity     0:odd / 1:even */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a199ca0dc5cd21e551af5c23d9beec934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMSB&#160;&#160;&#160;(0x2000)       /* Async. Mode: MSB first  0:LSB / 1:MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ad69178fe7f891cc7fa438e804cbf92a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UC7BIT&#160;&#160;&#160;(0x1000)       /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a17059906b161d93c430b7ee875e0f356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSPB&#160;&#160;&#160;(0x0800)       /* Async. Mode: Stop Bits  0:one / 1: two */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a42f9ff56e2a51f5f23172d9e022eb9d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE1&#160;&#160;&#160;(0x0400)       /* Async. Mode: USCI Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7c62a73b40e065045c7ce2c2dc4ee54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE0&#160;&#160;&#160;(0x0200)       /* Async. Mode: USCI Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13fabf0a0544eb82d9e0896ef8e818c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSYNC&#160;&#160;&#160;(0x0100)       /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga192fcc01db124a886901523bfe793379">EUSCI_B_I2C_initSlave()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99939d144976a79ec0eb2f2c5ffe8be0">EUSCI_I2C_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a847437387b4f7e066bece3a6d16dd629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL1&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf16135c2738ff3fc116ad82cf48c196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL0&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae54706b57b264155a533ba8673b8ed96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXEIE&#160;&#160;&#160;(0x0020)       /* RX Error interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac4f7aaa4d67ed80a4099d40e2dde3ccc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRKIE&#160;&#160;&#160;(0x0010)       /* Break interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d58a8e741c77478dafc016c41fd57b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDORM&#160;&#160;&#160;(0x0008)       /* Dormant (Sleep) Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga36bc7fc49217a06c33a397cd71c571ee">EUSCI_A_UART_resetDormant()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga929c7fbd7c476127cd511beea6d01294">EUSCI_A_UART_setDormant()</a>, <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>, <a class="el" href="group__eusci__uart__api.html#gae6fda30239e3feee7545fb27f838bea3">EUSCI_UART_resetDormant()</a>, and <a class="el" href="group__eusci__uart__api.html#gafbc28c95e7b3881c8f8bedb1d3fcaba6">EUSCI_UART_setDormant()</a>.</p>

</div>
</div>
<a class="anchor" id="acaeea39b1576322937c0b9fb40f25def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXADDR&#160;&#160;&#160;(0x0004)       /* Send next Data as Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga1b4fa41e9447eef4c5f270369b8902c7">EUSCI_A_UART_transmitAddress()</a>, <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>, and <a class="el" href="group__eusci__uart__api.html#gae94b655c37df5f2165d3140a196973c1">EUSCI_UART_transmitAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a0cabfd22bb4e9eeec238096778f3481a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXBRK&#160;&#160;&#160;(0x0002)       /* Send next Data as Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa2c78bc800fd04b7a901d83b75dd6ac5">EUSCI_UART_transmitBreak()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ed16d537b5b0bc2315389cea834a1a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWRST&#160;&#160;&#160;(0x0001)       /* USCI Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gae566374a62c75e9ea74cea2a84287226">EUSCI_A_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__a__spi__api.html#gaede23884d973a7bcaf4203b39b1b0fdf">EUSCI_A_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga9a75a79ce93830e157147b1eff1c82c9">EUSCI_A_SPI_disable()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga887a169b3b6bb10316576f04a43e212d">EUSCI_A_SPI_enable()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaae82375105abc8655ef50f8c36ffcf13">EUSCI_A_UART_disable()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf2bd04f23261ebafd4890c35945a7877">EUSCI_A_UART_enable()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga1566d542d05cd0022501c482821a8af1">EUSCI_B_I2C_disable()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gabdb3f2891ff4d79a2d032671446ae92c">EUSCI_B_I2C_disableMultiMasterMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6c068fa93e7df171077d967c08835656">EUSCI_B_I2C_enable()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga65e4d906257c71881cfbf87c18561f8f">EUSCI_B_I2C_enableMultiMasterMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga192fcc01db124a886901523bfe793379">EUSCI_B_I2C_initSlave()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga0956e03b07c7bd9ef470520b3cc629ec">EUSCI_B_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga42caef5502406076a1ad04e1d4f23b29">EUSCI_B_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga90b76b02da1da4358e3ce0bf5f23b422">EUSCI_B_SPI_disable()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga72e65c23c4b857b24778623d22e3acf0">EUSCI_B_SPI_enable()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__i2c__api.html#gaeb927e1ce49acb3b90ae20bc286d2cda">EUSCI_I2C_disable()</a>, <a class="el" href="group__eusci__i2c__api.html#ga9d76e81b6fa36a27951337a809a56701">EUSCI_I2C_disableMultiMasterMode()</a>, <a class="el" href="group__eusci__i2c__api.html#ga6bb5a626c5792369eee56fbc8340d648">EUSCI_I2C_enable()</a>, <a class="el" href="group__eusci__i2c__api.html#gad34e48fdd3e5ecdadc98433cd78c39fc">EUSCI_I2C_enableMultiMasterMode()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99939d144976a79ec0eb2f2c5ffe8be0">EUSCI_I2C_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#gaa085e2ee1ee36ffa826c651f5f5d0c29">EUSCI_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__spi__api.html#ga09affa89fc469804752c985d0aa6acaf">EUSCI_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__spi__api.html#ga058c9d2a776985cfe124c51e03a12e92">EUSCI_SPI_disable()</a>, <a class="el" href="group__eusci__spi__api.html#gad43a031df2cadc58eb5fb445ba34ee8a">EUSCI_SPI_enable()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>, <a class="el" href="group__eusci__uart__api.html#ga692e450a5ed500bd704b684236cf8fa5">EUSCI_UART_disable()</a>, <a class="el" href="group__eusci__uart__api.html#ga764b1c65508d4818d0fd135de9452ab4">EUSCI_UART_enable()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ad21136e361b888d22330da22af809e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL1_L&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90f24e03349142905c48d72610eaa7d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL0_L&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4913f71d3ad6a689345ca64ab3a9815a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXEIE_L&#160;&#160;&#160;(0x0020)       /* RX Error interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73ee51d61bdb3d9df1f05e8e36fff01c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRKIE_L&#160;&#160;&#160;(0x0010)       /* Break interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cd4603aea7a1f2f97fe341108e3649d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDORM_L&#160;&#160;&#160;(0x0008)       /* Dormant (Sleep) Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b78b4e0d70bbb64687107fbdb5fe927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXADDR_L&#160;&#160;&#160;(0x0004)       /* Send next Data as Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ec3388fe3a1fd66bbf192dbc57d5528"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXBRK_L&#160;&#160;&#160;(0x0002)       /* Send next Data as Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9de182e755fc7ffd9b3f543fc6f52f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWRST_L&#160;&#160;&#160;(0x0001)       /* USCI Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34a25e4ba8c2573e3a658e30f882c110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPEN_H&#160;&#160;&#160;(0x0080)       /* Async. Mode: Parity enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40feb435070c3e94cc11bdd9011e8b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPAR_H&#160;&#160;&#160;(0x0040)       /* Async. Mode: Parity     0:odd / 1:even */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6562daedbc1af28302e85e1777483fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMSB_H&#160;&#160;&#160;(0x0020)       /* Async. Mode: MSB first  0:LSB / 1:MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf5e51ac1412af742c2647ea69eb3be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UC7BIT_H&#160;&#160;&#160;(0x0010)       /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4655f7900a8bc3bc6b9f13f4f152116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSPB_H&#160;&#160;&#160;(0x0008)       /* Async. Mode: Stop Bits  0:one / 1: two */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec79a2e94f6de6d5ffdcace34f7ad8f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE1_H&#160;&#160;&#160;(0x0004)       /* Async. Mode: USCI Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8da843935b66d01d92a8ab534acfb1f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE0_H&#160;&#160;&#160;(0x0002)       /* Async. Mode: USCI Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8baa5a3b2ac5e0b1407e178918a0d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSYNC_H&#160;&#160;&#160;(0x0001)       /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51ab25e3e65cd1bb9863b0e6d0b7b6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCKPH&#160;&#160;&#160;(0x8000)       /* Sync. Mode: Clock Phase */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gae566374a62c75e9ea74cea2a84287226">EUSCI_A_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga0956e03b07c7bd9ef470520b3cc629ec">EUSCI_B_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#gaa085e2ee1ee36ffa826c651f5f5d0c29">EUSCI_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, and <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4313a6c37c97ba5cdba16c4ca56b517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCKPL&#160;&#160;&#160;(0x4000)       /* Sync. Mode: Clock Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gae566374a62c75e9ea74cea2a84287226">EUSCI_A_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga0956e03b07c7bd9ef470520b3cc629ec">EUSCI_B_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#gaa085e2ee1ee36ffa826c651f5f5d0c29">EUSCI_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, and <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>.</p>

</div>
</div>
<a class="anchor" id="a83010f7d75e7283b79244ce5a4fa7870"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMST&#160;&#160;&#160;(0x0800)       /* Sync. Mode: Master Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga192fcc01db124a886901523bfe793379">EUSCI_B_I2C_initSlave()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99939d144976a79ec0eb2f2c5ffe8be0">EUSCI_I2C_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, and <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>.</p>

</div>
</div>
<a class="anchor" id="a79ee71255420290478cab23fbce237f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTEM&#160;&#160;&#160;(0x0002)       /* USCI STE Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gacc3a03a1689c77be07c4275e2622e848">EUSCI_A_SPI_select4PinFunctionality()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga0af8a2608105d46bf2535cf66955f9e8">EUSCI_B_SPI_select4PinFunctionality()</a>, and <a class="el" href="group__eusci__spi__api.html#ga2096c0b7f3951fd37150e9b4bbcc51a5">EUSCI_SPI_select4PinFunctionality()</a>.</p>

</div>
</div>
<a class="anchor" id="a7aaa4e5d0a84cda0e759fe84dc059a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCA10&#160;&#160;&#160;(0x8000)       /* 10-bit Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eb866cf9b13ba1891a0184afa7ca19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSLA10&#160;&#160;&#160;(0x4000)       /* 10-bit Slave Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a678176f3eb3226c0bb5bd5812e553b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMM&#160;&#160;&#160;(0x2000)       /* Multi-Master Environment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gabdb3f2891ff4d79a2d032671446ae92c">EUSCI_B_I2C_disableMultiMasterMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga65e4d906257c71881cfbf87c18561f8f">EUSCI_B_I2C_enableMultiMasterMode()</a>, <a class="el" href="group__eusci__i2c__api.html#ga9d76e81b6fa36a27951337a809a56701">EUSCI_I2C_disableMultiMasterMode()</a>, and <a class="el" href="group__eusci__i2c__api.html#gad34e48fdd3e5ecdadc98433cd78c39fc">EUSCI_I2C_enableMultiMasterMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a9fbef7c6bc9c25d0823ecdba5178877a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXACK&#160;&#160;&#160;(0x0020)       /* Transmit ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a311c1dc057c97e3b6e6e8fafaa82ffcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTR&#160;&#160;&#160;(0x0010)       /* Transmit/Receive Select/Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga576b4647b551d71202d79a8db904c9eb">EUSCI_B_I2C_getMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga2bf2eb4c44b7b12ad8e2d6e3f1af0fa1">EUSCI_B_I2C_masterReceiveStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga5b5ff1bbe2104943bf65d7584496fd22">EUSCI_I2C_getMode()</a>, <a class="el" href="group__eusci__i2c__api.html#gacdc153ef1c37f3546c5e19d256b9db8b">EUSCI_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2ca4db65ea8ce4c5bb78459384bfe266">EUSCI_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99efef84ce09b30bbc19213017c3aa2f">EUSCI_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga9feb70e1e0379ef1b1537e648388d5cc">EUSCI_I2C_masterReceiveStart()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, and <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a9047505c0b45bd40203b5bcb99c0f9e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXNACK&#160;&#160;&#160;(0x0008)       /* Transmit NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f09a606879b645c1a3fd42d9cf30b97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTP&#160;&#160;&#160;(0x0004)       /* Transmit STOP */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gae45ee9c8bfb4156333f20d486d336271">EUSCI_B_I2C_masterIsStopSent()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaae17ba061886d050cb7528316aac9585">EUSCI_B_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a7fa1b8b1b5e811065aec1d76662b4d">EUSCI_B_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga9df425f9d01aca65642c7a8116ff052e">EUSCI_B_I2C_masterMultiByteReceiveStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga797fd389068ce34cf63c7a18794a189d">EUSCI_I2C_masterIsStopSent()</a>, <a class="el" href="group__eusci__i2c__api.html#gad7d7019da9b6a8e0b73997bc30a4da14">EUSCI_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#ga043c9452d6ca1639cb4fd109cdf8ac61">EUSCI_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga71a3566b89147750b0f1a9335582d45c">EUSCI_I2C_masterMultiByteReceiveStop()</a>, <a class="el" href="group__eusci__i2c__api.html#ga011209fe62ceaeb770bb6bc0f6022652">EUSCI_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf92a124ce7c7e5598be918b34ec30802">EUSCI_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf737660a4cb3170f8ec4b0452c1973b6">EUSCI_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__i2c__api.html#ga052c773d4fecf33e313ccedc7adf398f">EUSCI_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99efef84ce09b30bbc19213017c3aa2f">EUSCI_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, and <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a29b01fc2d0d6715b33ba6f2d2a4e5e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTT&#160;&#160;&#160;(0x0002)       /* Transmit START */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga3a4bd43e5302e32f8b1bea79ead2379b">EUSCI_B_I2C_masterIsStartSent()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga2bf2eb4c44b7b12ad8e2d6e3f1af0fa1">EUSCI_B_I2C_masterReceiveStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga9b87172cf71cdfa2617aa9eaf512f855">EUSCI_B_I2C_masterSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf43bae122b0698da2ce361b6be9fe0b3">EUSCI_I2C_masterIsStartSent()</a>, <a class="el" href="group__eusci__i2c__api.html#gacdc153ef1c37f3546c5e19d256b9db8b">EUSCI_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2ca4db65ea8ce4c5bb78459384bfe266">EUSCI_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99efef84ce09b30bbc19213017c3aa2f">EUSCI_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga9feb70e1e0379ef1b1537e648388d5cc">EUSCI_I2C_masterReceiveStart()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>, and <a class="el" href="group__eusci__i2c__api.html#gab97a231aec9e1063b3f8b10c293105f1">EUSCI_I2C_masterSendStart()</a>.</p>

</div>
</div>
<a class="anchor" id="ab05bd019eedee5df8b37f9f894edb868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXACK_L&#160;&#160;&#160;(0x0020)       /* Transmit ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86a94f451679111344a4acd7c8a661a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTR_L&#160;&#160;&#160;(0x0010)       /* Transmit/Receive Select/Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f159a3f085c2c18b9e3dfc07d96a5a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXNACK_L&#160;&#160;&#160;(0x0008)       /* Transmit NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12f96208f0501aabdb8a0b4a45079774"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTP_L&#160;&#160;&#160;(0x0004)       /* Transmit STOP */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad87be2c58cc91c9830bf24f4a3d934cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTT_L&#160;&#160;&#160;(0x0002)       /* Transmit START */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ba9f907dade4f19739ea291d64ae3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCA10_H&#160;&#160;&#160;(0x0080)       /* 10-bit Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a4ba73a83a70f37db61844942a561f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSLA10_H&#160;&#160;&#160;(0x0040)       /* 10-bit Slave Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cc956ab165e98bcd2473b08c3245e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMM_H&#160;&#160;&#160;(0x0020)       /* Multi-Master Environment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f02e983d228152bb8491fb6cb0f1228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_0&#160;&#160;&#160;(0x0000)       /* Sync. Mode: USCI Mode: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a207fbbe8ef93ccdd9774348ba0794b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_1&#160;&#160;&#160;(0x0200)       /* Sync. Mode: USCI Mode: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57df40fcf2c24a4605e30a900d2b239e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_2&#160;&#160;&#160;(0x0400)       /* Sync. Mode: USCI Mode: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a760c41f322f6e332a3bf8c5a269e1837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_3&#160;&#160;&#160;(0x0600)       /* Sync. Mode: USCI Mode: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga192fcc01db124a886901523bfe793379">EUSCI_B_I2C_initSlave()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99939d144976a79ec0eb2f2c5ffe8be0">EUSCI_I2C_initSlave()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, <a class="el" href="group__eusci__spi__api.html#ga1222786f5e6db23e9e06077013d59245">EUSCI_SPI_initSlave()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="afc67af00f443bcf35e6864137fc64056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_0&#160;&#160;&#160;(0x0000)       /* USCI 0 Clock Source: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73c578a990628e924d98da6dffaf0629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_1&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d80b08053e2c8dcad61e17d520da303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_2&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae659974d98f91adde08c264fe5fa8165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_3&#160;&#160;&#160;(0x00C0)       /* USCI 0 Clock Source: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__spi__api.html#ga1c5663a4916da86f57952d4a5907e5f4">EUSCI_SPI_initMaster()</a>, and <a class="el" href="group__eusci__uart__api.html#gaa547b7b75cee0c1f6782ea7d09bd2628">EUSCI_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a13fa9b9ab47cb8ae4eec8a0ab529b585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__UCLK&#160;&#160;&#160;(0x0000)       /* USCI 0 Clock Source: UCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f626fe9582cd1346b2f6835b7b10925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__ACLK&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source: ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe57498c220324a8ac4e7e4a46328216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__SMCLK&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2090ac8c5d7f806402d48542fa9628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1&#160;&#160;&#160;(0x0002)       /* USCI Deglitch Time Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga09f2b714ce0556e210b5c054b3138eaa">EUSCI_A_UART_selectDeglitchTime()</a>, and <a class="el" href="group__eusci__uart__api.html#ga468614dc062d2cc1f381f2c38bef7cfb">EUSCI_UART_selectDeglitchTime()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e93cf72362993adb61beced50672bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0&#160;&#160;&#160;(0x0001)       /* USCI Deglitch Time Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga09f2b714ce0556e210b5c054b3138eaa">EUSCI_A_UART_selectDeglitchTime()</a>, and <a class="el" href="group__eusci__uart__api.html#ga468614dc062d2cc1f381f2c38bef7cfb">EUSCI_UART_selectDeglitchTime()</a>.</p>

</div>
</div>
<a class="anchor" id="a29d79cfd4ee60bfd941a04621ad4ae15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1_L&#160;&#160;&#160;(0x0002)       /* USCI Deglitch Time Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee8e9e0091d583f36a73c2faa72ec8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0_L&#160;&#160;&#160;(0x0001)       /* USCI Deglitch Time Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a099ec0912beccfe702f247e15ef23245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCETXINT&#160;&#160;&#160;(0x0100)       /* USCI Early UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e319f36da133c9a18ce7ac8bff1f4a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO1&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c1288af80493511552cc1bc9ee480cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO0&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7daacac5d5dca8927d61b83a7c65900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPNACK&#160;&#160;&#160;(0x0020)       /* USCI Acknowledge Stop last byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6876e7802640c4966395f74e6a0c6c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWACK&#160;&#160;&#160;(0x0010)       /* USCI Software controlled ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04500b38737a54221405205c552680dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP1&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee0eb64e4d2777c8aaa1d38d3cdf599c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP0&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2090ac8c5d7f806402d48542fa9628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e93cf72362993adb61beced50672bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76d8a38d7a208aded44a67fdef0b5392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO1_L&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca1cf5887a67b6b3f23ee786c1db7660"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO0_L&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa88e3f2c7d34b1b6cdba8c4b6653209c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPNACK_L&#160;&#160;&#160;(0x0020)       /* USCI Acknowledge Stop last byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c303450a66bab5780a67a11727fd8ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWACK_L&#160;&#160;&#160;(0x0010)       /* USCI Software controlled ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a668476a2fbca32c476e5d9529fea0d9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP1_L&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5909592b6ff0188b051012f66f0e79a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP0_L&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29d79cfd4ee60bfd941a04621ad4ae15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1_L&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee8e9e0091d583f36a73c2faa72ec8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0_L&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2615cfc5a90b1b0838dcb94be5f89df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCETXINT_H&#160;&#160;&#160;(0x0001)       /* USCI Early UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a152878110822bf8d0d88196cdee1e41b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_0&#160;&#160;&#160;(0x0000)       /* USCI Deglitch time: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac384e49c6f2331d312d7332b528e2faa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_1&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d703e5046307a5f96f650de7f44af28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_2&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6010003e3ba1204f793fbe2e97c4189d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_3&#160;&#160;&#160;(0x0003)       /* USCI Deglitch time: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a435325b518f7a4c0822549764d414564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_0&#160;&#160;&#160;(0x0000)       /* USCI Automatic Stop condition generation: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43981b2d12cf3da73977c82e3699afa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_1&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d2676ef49d86296e31b29af402b7df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_2&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3c4be716e6eb890c25e9c050f31e2dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_3&#160;&#160;&#160;(0x000C)       /* USCI Automatic Stop condition generation: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, and <a class="el" href="group__eusci__i2c__api.html#gaf4234a4a5da076d2cd09360b28f8378a">EUSCI_I2C_initMaster()</a>.</p>

</div>
</div>
<a class="anchor" id="aa55df3e567715561f8c7954e04fc06a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_0&#160;&#160;&#160;(0x0000)       /* USCI Clock low timeout: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33ee9efbf324dd75bc9ded49faff923a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_1&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bbc054809f7d60ef744802f11e6d7ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_2&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58c582c078ad396a44751d8f1dc8ef60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_3&#160;&#160;&#160;(0x00C0)       /* USCI Clock low timeout: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0ff9df1df88074e62f26d8a6b61e0ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS7&#160;&#160;&#160;(0x8000)       /* USCI Second Stage Modulation Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8b5658ec246032fa93e33de53096a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS6&#160;&#160;&#160;(0x4000)       /* USCI Second Stage Modulation Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae05b67dced193417b51dc98f1a302ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS5&#160;&#160;&#160;(0x2000)       /* USCI Second Stage Modulation Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc9f7776a09f3bf517e69aae5b8664c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS4&#160;&#160;&#160;(0x1000)       /* USCI Second Stage Modulation Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7637d87a9e5d13e39bdaf7eece2a633b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS3&#160;&#160;&#160;(0x0800)       /* USCI Second Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc6701b0c6d9c81ae08c96bd7e225aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS2&#160;&#160;&#160;(0x0400)       /* USCI Second Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac076b7ebd3abd116ea62a8936d517500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS1&#160;&#160;&#160;(0x0200)       /* USCI Second Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae27903702e6f9ebd4dfbf8fd323c0a88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS0&#160;&#160;&#160;(0x0100)       /* USCI Second Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4408d07b05a23e57068b1d285503ce60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF3&#160;&#160;&#160;(0x0080)       /* USCI First Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40a2661da2e5244abfe5e1c74a3aac4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF2&#160;&#160;&#160;(0x0040)       /* USCI First Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17208d428772ae7445f645966181217a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF1&#160;&#160;&#160;(0x0020)       /* USCI First Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36581e17f67455f5dc03be51ca47025c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF0&#160;&#160;&#160;(0x0010)       /* USCI First Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b03700b79b767caf7154e4e96d61276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOS16&#160;&#160;&#160;(0x0001)       /* USCI 16-times Oversampling enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2205d0f23adae25d6806d1b4c59ccfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF3_L&#160;&#160;&#160;(0x0080)       /* USCI First Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67ea6ac1b764b2535018ccf0585f80e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF2_L&#160;&#160;&#160;(0x0040)       /* USCI First Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa60e1d35ad51f480642ff2fcef8048de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF1_L&#160;&#160;&#160;(0x0020)       /* USCI First Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2392ae21d66c80b91c5fe1d9b70ccec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF0_L&#160;&#160;&#160;(0x0010)       /* USCI First Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a919db13b38c062a685b27f9c47a2411f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOS16_L&#160;&#160;&#160;(0x0001)       /* USCI 16-times Oversampling enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83ed827a086ad87ed9f31e8a891fc6dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS7_H&#160;&#160;&#160;(0x0080)       /* USCI Second Stage Modulation Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a248a0ed661de569020d082c74e3c3a8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS6_H&#160;&#160;&#160;(0x0040)       /* USCI Second Stage Modulation Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a724998aebb3007f13e998c6d6c44d53b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS5_H&#160;&#160;&#160;(0x0020)       /* USCI Second Stage Modulation Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc680a41114ca5eb92d12cf927758864"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS4_H&#160;&#160;&#160;(0x0010)       /* USCI Second Stage Modulation Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2541bc27c1a32b603a39806cbf423456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS3_H&#160;&#160;&#160;(0x0008)       /* USCI Second Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa185729e5d5195f429400b42307ce7ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS2_H&#160;&#160;&#160;(0x0004)       /* USCI Second Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f91e3ebb44c594896cc637c1b77434a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS1_H&#160;&#160;&#160;(0x0002)       /* USCI Second Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a498d088f81eda28fbb95de40c3a5da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS0_H&#160;&#160;&#160;(0x0001)       /* USCI Second Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fc653be8a64ea940d2cf2471d293dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_0&#160;&#160;&#160;(0x00)         /* USCI First Stage Modulation: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc7c7c82c39a1bfc744c7cc70fcf5538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_1&#160;&#160;&#160;(0x10)         /* USCI First Stage Modulation: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a963b53bdf37504320ec6a5139cc7938a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_2&#160;&#160;&#160;(0x20)         /* USCI First Stage Modulation: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a880cc6131eea504b1d153b8914651c22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_3&#160;&#160;&#160;(0x30)         /* USCI First Stage Modulation: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a361fac0c8b173e09cc852e023b6428dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_4&#160;&#160;&#160;(0x40)         /* USCI First Stage Modulation: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8035233f6f1e30ece00703060422490b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_5&#160;&#160;&#160;(0x50)         /* USCI First Stage Modulation: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add3ba091a140acdf8173f6f0585d6785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_6&#160;&#160;&#160;(0x60)         /* USCI First Stage Modulation: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d84224ce1273bb07de0fc61e3f0e4cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_7&#160;&#160;&#160;(0x70)         /* USCI First Stage Modulation: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa5a4206271567279ffe60427e7674e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_8&#160;&#160;&#160;(0x80)         /* USCI First Stage Modulation: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a93826ded110a057038c77b6f6505d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_9&#160;&#160;&#160;(0x90)         /* USCI First Stage Modulation: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf607b8775ece328fafb1c841a2d8959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_10&#160;&#160;&#160;(0xA0)         /* USCI First Stage Modulation: A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a245fe9b5eeaea55856bcb9528196942c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_11&#160;&#160;&#160;(0xB0)         /* USCI First Stage Modulation: B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1833b13696cdde3098b048b8cfcbcc3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_12&#160;&#160;&#160;(0xC0)         /* USCI First Stage Modulation: C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e0c5e3778ca4add4e180ad11f972836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_13&#160;&#160;&#160;(0xD0)         /* USCI First Stage Modulation: D */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22ee82a97b0f09bc0369ee12dd785267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_14&#160;&#160;&#160;(0xE0)         /* USCI First Stage Modulation: E */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9c004757456785ee5c65b5e16d69bf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_15&#160;&#160;&#160;(0xF0)         /* USCI First Stage Modulation: F */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae085d44dc023baad3b7c17e8da7aa6a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCLISTEN&#160;&#160;&#160;(0x0080)       /* USCI Listen mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8eba4323e39b8f5b2fc6120b58310ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCFE&#160;&#160;&#160;(0x0040)       /* USCI Frame Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6cb2162cfafbf147ec28f39bc356ba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOE&#160;&#160;&#160;(0x0020)       /* USCI Overrun Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5eed65048711c570c134f944a13ab57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPE&#160;&#160;&#160;(0x0010)       /* USCI Parity Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7b81fb11a9cafee09d8cdddbd1bd8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRK&#160;&#160;&#160;(0x0008)       /* USCI Break received */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84ad357d23c96c81325f76fcd79c646f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXERR&#160;&#160;&#160;(0x0004)       /* USCI RX Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada5d77bcc1b35c10a0bcc18eb29862eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDR&#160;&#160;&#160;(0x0002)       /* USCI Address received Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ae5503cf88ab5680e1bbb5f49e59e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBUSY&#160;&#160;&#160;(0x0001)       /* USCI Busy Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga4c2a3af00d3f109afc6bbf6f98445a4d">EUSCI_A_SPI_isBusy()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga2a1983e938844a55b61392b511948e95">EUSCI_B_SPI_isBusy()</a>, and <a class="el" href="group__eusci__spi__api.html#gabd7e28f5a8109a22e93c12c81523372b">EUSCI_SPI_isBusy()</a>.</p>

</div>
</div>
<a class="anchor" id="a83c683af4314d47842847c90c289f449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIDLE&#160;&#160;&#160;(0x0002)       /* USCI Idle line detected Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7cef8438ec42f18bbbb4f0d6783aa6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT7&#160;&#160;&#160;(0x8000)       /* USCI Byte Counter Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc5d18ed4829928bb1ed36cbb4ed81a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT6&#160;&#160;&#160;(0x4000)       /* USCI Byte Counter Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2da59215bcddefe18166ea94ec03a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT5&#160;&#160;&#160;(0x2000)       /* USCI Byte Counter Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a062da7a045e94b9e810f52f116b3f613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT4&#160;&#160;&#160;(0x1000)       /* USCI Byte Counter Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21d3ec36724ab8b3e966b9ec7e37a105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT3&#160;&#160;&#160;(0x0800)       /* USCI Byte Counter Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2aba6fde74a54bd59aa1f1c25e40f425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT2&#160;&#160;&#160;(0x0400)       /* USCI Byte Counter Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14d80b0636ab8522005c87725725be71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT1&#160;&#160;&#160;(0x0200)       /* USCI Byte Counter Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40c95c9fdbe0f45bcd521d43f9cfb458"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT0&#160;&#160;&#160;(0x0100)       /* USCI Byte Counter Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34cb4b920b18fde5c1f2a2fe00a9fa89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSCLLOW&#160;&#160;&#160;(0x0040)       /* SCL low */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a365242c9fc30f5ee5135968394e580f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGC&#160;&#160;&#160;(0x0020)       /* General Call address received Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d9592d79881ade638e6bbe2f5d19efa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBBUSY&#160;&#160;&#160;(0x0010)       /* Bus Busy Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gac891873a0a211186a3b4841765825f0e">EUSCI_B_I2C_isBusBusy()</a>, and <a class="el" href="group__eusci__i2c__api.html#ga123bfacf5560e13b3f29653bb7042ecc">EUSCI_I2C_isBusBusy()</a>.</p>

</div>
</div>
<a class="anchor" id="a27f1fb62a0d2f2e4acf9e132478bf39d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT7&#160;&#160;&#160;(0x0080)       /* USCI Byte Counter Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad477d4045cf7e09b9bbe65e632ef13ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT6&#160;&#160;&#160;(0x0040)       /* USCI Byte Counter Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e098b0e392bf606ad70bb8f28973c61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT5&#160;&#160;&#160;(0x0020)       /* USCI Byte Counter Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a1e15492d7f03701be53d57f61d84c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT4&#160;&#160;&#160;(0x0010)       /* USCI Byte Counter Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4f26f5ef43b63d9e33f516389110b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT3&#160;&#160;&#160;(0x0008)       /* USCI Byte Counter Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8378a3791b037c131d300a1c638739bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT2&#160;&#160;&#160;(0x0004)       /* USCI Byte Counter Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbcc44a6d1568863b0267213fe129cce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT1&#160;&#160;&#160;(0x0002)       /* USCI Byte Counter Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6081adecca2a04c8179b9ad8833d27c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT0&#160;&#160;&#160;(0x0001)       /* USCI Byte Counter Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87d3b2fdebe96ec52bfc65000d765f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL5&#160;&#160;&#160;(0x8000)       /* IRDA Receive Filter Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa83fd3a68ad9430c72c124964829d647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL4&#160;&#160;&#160;(0x4000)       /* IRDA Receive Filter Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8861eba5f1e56d2d7b3d92dc9b38493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL3&#160;&#160;&#160;(0x2000)       /* IRDA Receive Filter Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d4128ac2bf039306346144a065be92b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL2&#160;&#160;&#160;(0x1000)       /* IRDA Receive Filter Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae14cc4e637b513c43f90f2ad9c27d8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL1&#160;&#160;&#160;(0x0800)       /* IRDA Receive Filter Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd5376421befbeaaff0989659acb89a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL0&#160;&#160;&#160;(0x0400)       /* IRDA Receive Filter Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff6da73b1dfca37a6994b6239a41d3e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXPL&#160;&#160;&#160;(0x0200)       /* IRDA Receive Input Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e49a3dac01669021d009ae679dc5d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFE&#160;&#160;&#160;(0x0100)       /* IRDA Receive Filter enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4af2a43b89e2a5d5da389ddddab7862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL5&#160;&#160;&#160;(0x0080)       /* IRDA Transmit Pulse Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a91974e5e0e11d5f1f6621871b2aee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL4&#160;&#160;&#160;(0x0040)       /* IRDA Transmit Pulse Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14deb1ebc9bb5db24444a90a7f47fea2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL3&#160;&#160;&#160;(0x0020)       /* IRDA Transmit Pulse Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8ddc881f9612939211f21663b873a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL2&#160;&#160;&#160;(0x0010)       /* IRDA Transmit Pulse Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2923815fcf54a0c125fa6e165ef09d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL1&#160;&#160;&#160;(0x0008)       /* IRDA Transmit Pulse Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fe03ec309cde7e68fcd071a5e4dc965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL0&#160;&#160;&#160;(0x0004)       /* IRDA Transmit Pulse Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91913c7686c3db97a2fcd5362b697d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXCLK&#160;&#160;&#160;(0x0002)       /* IRDA Transmit Pulse Clock Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79bc9df6c8baa0e2cd1929e2244c8fc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIREN&#160;&#160;&#160;(0x0001)       /* IRDA Encoder/Decoder enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d239fb4158910ecc08d3109b94f91ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL5_L&#160;&#160;&#160;(0x0080)       /* IRDA Transmit Pulse Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30e14fd4aba980b4b286de539ce1558e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL4_L&#160;&#160;&#160;(0x0040)       /* IRDA Transmit Pulse Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab10f2d707c3357d11075b8917ce8c24d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL3_L&#160;&#160;&#160;(0x0020)       /* IRDA Transmit Pulse Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a361496bae3e6aaf31d66d9559f1bf94b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL2_L&#160;&#160;&#160;(0x0010)       /* IRDA Transmit Pulse Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9852d2aa8b627c3d30a0515a54e1423f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL1_L&#160;&#160;&#160;(0x0008)       /* IRDA Transmit Pulse Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1400ad36e6632ece0797e52d836b11b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL0_L&#160;&#160;&#160;(0x0004)       /* IRDA Transmit Pulse Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d9dac50f30980303c7add08b58c4dcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXCLK_L&#160;&#160;&#160;(0x0002)       /* IRDA Transmit Pulse Clock Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab7584aad452f9497d1bfa397b6f69c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIREN_L&#160;&#160;&#160;(0x0001)       /* IRDA Encoder/Decoder enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c11f7bbeff2ab59bd4d5d53629d868c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL5_H&#160;&#160;&#160;(0x0080)       /* IRDA Receive Filter Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f300707123fa09ea6424e54684eb158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL4_H&#160;&#160;&#160;(0x0040)       /* IRDA Receive Filter Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e3ff6519f767f3f33bd0fb73d9d772d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL3_H&#160;&#160;&#160;(0x0020)       /* IRDA Receive Filter Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad433e68d880a955c3cd0997d8923fe94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL2_H&#160;&#160;&#160;(0x0010)       /* IRDA Receive Filter Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ed78e2816cc75cfd021afd0f7b07443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL1_H&#160;&#160;&#160;(0x0008)       /* IRDA Receive Filter Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3c2e184756fe97644b1a55472072094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL0_H&#160;&#160;&#160;(0x0004)       /* IRDA Receive Filter Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8aa964173900e467e4def6d3d3076fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXPL_H&#160;&#160;&#160;(0x0002)       /* IRDA Receive Input Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e89323bb0e15263076ce7f3a71684fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFE_H&#160;&#160;&#160;(0x0001)       /* IRDA Receive Filter enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb5328c617d763ceccd98432daacab20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDELIM1&#160;&#160;&#160;(0x20)         /* Break Sync Delimiter 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5f69bbf65646554040de549c8eec3f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDELIM0&#160;&#160;&#160;(0x10)         /* Break Sync Delimiter 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a330c3954a27b153b17b4a83815eb502b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTOE&#160;&#160;&#160;(0x08)         /* Sync-Field Timeout error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa02211aae2addea00ba79924f3b19045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBTOE&#160;&#160;&#160;(0x04)         /* Break Timeout error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeeeeed290c44855540b9ca36d71978f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCABDEN&#160;&#160;&#160;(0x01)         /* Auto Baud Rate detect enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ca82d1b80751597351fb7f9e7a42a19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGCEN&#160;&#160;&#160;(0x8000)       /* I2C General Call enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a453e0b858cdb1a3e2dcf9f92432bdd76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN&#160;&#160;&#160;(0x0400)       /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1267b49d9249bf11e74031be96e31b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9&#160;&#160;&#160;(0x0200)       /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702a180caec4004d3f9b0d010cd9ffd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8&#160;&#160;&#160;(0x0100)       /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33df4713e6d3a7f213eab756bd4ad92f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0724c1818b59a7fa568da48f3a50983a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca78f8b03492172d593c6a272533a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a076aebed65faeef44c4ffc1ac92a0c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18c433d1f5cc8c90b57b06e6906def36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c4b733295c5cd896c79638eaeae0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedf7d29569e22eaf504e9d19852edf27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71eac9172783e6d6d757eee9a2e1529a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d192c17d0e940a51e28a03bfe38b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7_L&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a708c06ddda05d2a740e3242bdb304d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6_L&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d03c06d7bbdcca2be15e039f2cde027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5_L&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e63f53590870c6c2f4a918c3c4df29e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4_L&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eb93c32f6d99a59240bdb634f38ae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3_L&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39910f39ddebb891b0b1ab1b12419ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2_L&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21c0cecedb7de23aeb61a5fac461b328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1_L&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a787f05608b7e54253d67637bc2eddf8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0_L&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1e9c50f01b78a7afe062d32bc12a30e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGCEN_H&#160;&#160;&#160;(0x0080)       /* I2C General Call enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a42df07223aa10f61f8007e830b2229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN_H&#160;&#160;&#160;(0x0004)       /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd56c75a1fb025ab9e88e26a90b0f7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9_H&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09862b727f612fb2a85bfd7e4309dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8_H&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a453e0b858cdb1a3e2dcf9f92432bdd76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN&#160;&#160;&#160;(0x0400)       /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1267b49d9249bf11e74031be96e31b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9&#160;&#160;&#160;(0x0200)       /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702a180caec4004d3f9b0d010cd9ffd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8&#160;&#160;&#160;(0x0100)       /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33df4713e6d3a7f213eab756bd4ad92f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0724c1818b59a7fa568da48f3a50983a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca78f8b03492172d593c6a272533a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a076aebed65faeef44c4ffc1ac92a0c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18c433d1f5cc8c90b57b06e6906def36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c4b733295c5cd896c79638eaeae0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedf7d29569e22eaf504e9d19852edf27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71eac9172783e6d6d757eee9a2e1529a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d192c17d0e940a51e28a03bfe38b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7_L&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a708c06ddda05d2a740e3242bdb304d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6_L&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d03c06d7bbdcca2be15e039f2cde027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5_L&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e63f53590870c6c2f4a918c3c4df29e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4_L&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eb93c32f6d99a59240bdb634f38ae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3_L&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39910f39ddebb891b0b1ab1b12419ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2_L&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21c0cecedb7de23aeb61a5fac461b328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1_L&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a787f05608b7e54253d67637bc2eddf8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0_L&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a42df07223aa10f61f8007e830b2229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN_H&#160;&#160;&#160;(0x0004)       /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd56c75a1fb025ab9e88e26a90b0f7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9_H&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09862b727f612fb2a85bfd7e4309dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8_H&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a424c034edf16f22a49d8df97fb429f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX9&#160;&#160;&#160;(0x0200)       /* I2C Receive Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a4590fd7addbe1d631f76f74d4c6a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX8&#160;&#160;&#160;(0x0100)       /* I2C Receive Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4cc236b98a6c9440d6c53382971644a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX7&#160;&#160;&#160;(0x0080)       /* I2C Receive Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9415b835ffd4ff7aed94a4dfeeb567c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX6&#160;&#160;&#160;(0x0040)       /* I2C Receive Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a494f77f92d3bfd17d544bee2ffd7a6b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX5&#160;&#160;&#160;(0x0020)       /* I2C Receive Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49c2b4676ca8f2c8c1446024d7827464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX4&#160;&#160;&#160;(0x0010)       /* I2C Receive Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1afc1e49a1b23ccc4192a2c7c2dd05a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX3&#160;&#160;&#160;(0x0008)       /* I2C Receive Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ddb048b2f4901a9804df6b83064a461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX2&#160;&#160;&#160;(0x0004)       /* I2C Receive Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3951e8ea7ae7cb545c657f2a1a11fb51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX1&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a107cdf1a4104cc05802904ab7cdacd8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX0&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3b9bf253948b8b870fe6bfb05425e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX7_L&#160;&#160;&#160;(0x0080)       /* I2C Receive Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bc487bac859a4900f462d2c1df7c43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX6_L&#160;&#160;&#160;(0x0040)       /* I2C Receive Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56aeda9458b9dd3e873f76fa8bb62331"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX5_L&#160;&#160;&#160;(0x0020)       /* I2C Receive Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab221554751cca65ca96852443e7e4f24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX4_L&#160;&#160;&#160;(0x0010)       /* I2C Receive Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a537ae4efc2e8a2f82902ccdbe30d6d86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX3_L&#160;&#160;&#160;(0x0008)       /* I2C Receive Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0006d0a31b50c8cf37c45e3dad8fef0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX2_L&#160;&#160;&#160;(0x0004)       /* I2C Receive Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e59e46221201c365610f9dccb4e71c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX1_L&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2581a211f2ae4ba92ba202f9a56170ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX0_L&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae81f280e7bd049393f0db24a2cff2443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX9_H&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31d6e60fa4affcbdeaf61feea771f388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX8_H&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6be3c92090bb9da45dd2d440b40f73a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK9&#160;&#160;&#160;(0x0200)       /* I2C Address Mask Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a934a946cb326f5e257ed37bbfd36a76a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK8&#160;&#160;&#160;(0x0100)       /* I2C Address Mask Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34fca3a1bb8991fca6628b37212d1956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK7&#160;&#160;&#160;(0x0080)       /* I2C Address Mask Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af98df2a47411b3a2cc8608dcbad11ceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK6&#160;&#160;&#160;(0x0040)       /* I2C Address Mask Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a031fe87f7e2dcae6be19d98b736edda8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK5&#160;&#160;&#160;(0x0020)       /* I2C Address Mask Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae784f9ff59cb31fb7bffb64263f423c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK4&#160;&#160;&#160;(0x0010)       /* I2C Address Mask Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f77dd39d1acf9be2018e391d161799e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK3&#160;&#160;&#160;(0x0008)       /* I2C Address Mask Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcb2888ea11c3b42bd3b45bcebe6c584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK2&#160;&#160;&#160;(0x0004)       /* I2C Address Mask Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6455dae83b1a1469d7b8426aabb85341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK1&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b878e773238ce34d895d96b9c760be1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK0&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56d79f7ecf5e135a2f262e21d54c2c22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK7_L&#160;&#160;&#160;(0x0080)       /* I2C Address Mask Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afefa901f943f5de58749cf6effe824c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK6_L&#160;&#160;&#160;(0x0040)       /* I2C Address Mask Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac10ddb049b3254274bb5ee87ca4af72f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK5_L&#160;&#160;&#160;(0x0020)       /* I2C Address Mask Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f9f748bddf1bc6d625ae1f4be6354c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK4_L&#160;&#160;&#160;(0x0010)       /* I2C Address Mask Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae30bfe45aed1f2ddef30e6036d5c9b8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK3_L&#160;&#160;&#160;(0x0008)       /* I2C Address Mask Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a463e00cc55eb37be4d78c5f4d63f7ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK2_L&#160;&#160;&#160;(0x0004)       /* I2C Address Mask Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0414a2c1b3eddbe4b35cc76cd7705f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK1_L&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09dfe49673cacbb888781e5caf035645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK0_L&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10ba6b0ef99e345813a24218d1820471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK9_H&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6cdb557d69554e85bb74c210b7497601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK8_H&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f2c05616fa7a6f40976bfcfdb26484b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA9&#160;&#160;&#160;(0x0200)       /* I2C Slave Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c0e8b37403f927740711a4b6e96c587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA8&#160;&#160;&#160;(0x0100)       /* I2C Slave Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4785e47a3bd98904891307075358506b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA7&#160;&#160;&#160;(0x0080)       /* I2C Slave Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41536b70ab3f0d5c8f44a21aa1c28fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA6&#160;&#160;&#160;(0x0040)       /* I2C Slave Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef723f772b964be95b1111c343454ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA5&#160;&#160;&#160;(0x0020)       /* I2C Slave Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a813c806a3731761ac8a946585a44250d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA4&#160;&#160;&#160;(0x0010)       /* I2C Slave Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1fd0206b817f75b420b231e3c00659ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA3&#160;&#160;&#160;(0x0008)       /* I2C Slave Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad2fe387d794752fd2629628cd7f26aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA2&#160;&#160;&#160;(0x0004)       /* I2C Slave Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5daaad6fd339addfb7fb9718d931bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA1&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae299acfa6145b342f61f66151b69de10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA0&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2d3afa1acc5767930194c099c13dd5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA7_L&#160;&#160;&#160;(0x0080)       /* I2C Slave Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56f059d88e0fc75da9a145c05f51fa63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA6_L&#160;&#160;&#160;(0x0040)       /* I2C Slave Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2eb2fa656cb84e44317d23f6e625b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA5_L&#160;&#160;&#160;(0x0020)       /* I2C Slave Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a903b4f417728853b35198686a347d495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA4_L&#160;&#160;&#160;(0x0010)       /* I2C Slave Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7944488b1efae23bce5120523def3be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA3_L&#160;&#160;&#160;(0x0008)       /* I2C Slave Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e378ef2f3f39d946d5925c51b7b665c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA2_L&#160;&#160;&#160;(0x0004)       /* I2C Slave Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fa579d6fe4d918bfa58eb9370d30991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA1_L&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa0a87b720017eabdf49647c7838b39b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA0_L&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaed3b240a46db34396f1b7ad2afd85a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA9_H&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7f2aed244b5c504fbd361c59db90b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA8_H&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab06e4879e63387314239b1d5456f505f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXCPTIE&#160;&#160;&#160;(0x0008)       /* UART Transmit Complete Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac42e8480323eb6fb27540dbc63c4683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIE&#160;&#160;&#160;(0x0004)       /* UART Start Bit Interrupt Enalble */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ca4c79c701e7f5505d1297702b1deb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE&#160;&#160;&#160;(0x0002)       /* UART Transmit Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac45a5cdd56af3ac5d76cf3bf8dd20577">EUSCI_B_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga14c095d144e4f4310d93f2f3a58977e1">EUSCI_B_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga011209fe62ceaeb770bb6bc0f6022652">EUSCI_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf92a124ce7c7e5598be918b34ec30802">EUSCI_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga30be6aa99253498552f26ded7df6c075">EUSCI_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__i2c__api.html#ga932ebe528347b32247d61150c9391bb3">EUSCI_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gacdc153ef1c37f3546c5e19d256b9db8b">EUSCI_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2ca4db65ea8ce4c5bb78459384bfe266">EUSCI_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf737660a4cb3170f8ec4b0452c1973b6">EUSCI_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__i2c__api.html#ga052c773d4fecf33e313ccedc7adf398f">EUSCI_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__uart__api.html#gaa2c78bc800fd04b7a901d83b75dd6ac5">EUSCI_UART_transmitBreak()</a>, and <a class="el" href="group__eusci__uart__api.html#gaf4efdc1481eb60a46cc2c9c7be8153fb">EUSCI_UART_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="ad98473de149e0c0eafdfe9c1d4e4bc13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE&#160;&#160;&#160;(0x0001)       /* UART Receive Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData()</a>, and <a class="el" href="group__eusci__uart__api.html#gaed4eb1125e2c2ec939bc554cee2c13f0">EUSCI_UART_receiveData()</a>.</p>

</div>
</div>
<a class="anchor" id="a57be624e4818c758e4b1911c05cf85e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBIT9IE&#160;&#160;&#160;(0x4000)       /* I2C Bit 9 Position Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1642445ea92106e134418b532f51e731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE3&#160;&#160;&#160;(0x2000)       /* I2C Transmit Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a727801517f9df1011f147058fc242c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE3&#160;&#160;&#160;(0x1000)       /* I2C Receive Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cdbceb5b234b66acfa3d02062411a16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE2&#160;&#160;&#160;(0x0800)       /* I2C Transmit Interrupt Enable 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a369f3fdabdb5c5ffcb193591234077dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE2&#160;&#160;&#160;(0x0400)       /* I2C Receive Interrupt Enable 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc10813672358dd5be129019e315f0ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE1&#160;&#160;&#160;(0x0200)       /* I2C Transmit Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add37ee6fd8640a309a275e6ba226efa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE1&#160;&#160;&#160;(0x0100)       /* I2C Receive Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab25c3ecbe623bfab3597f86354812d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTOIE&#160;&#160;&#160;(0x0080)       /* I2C Clock Low Timeout interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af56a167f12767f17cfef268d93dfd6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNTIE&#160;&#160;&#160;(0x0040)       /* I2C Automatic stop assertion interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a807b95c77966b1a98602f758dd3574c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIE&#160;&#160;&#160;(0x0020)       /* I2C NACK Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af15d0aea857d03c13db91c4a9cc09d30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIE&#160;&#160;&#160;(0x0010)       /* I2C Arbitration Lost interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5582dba1b54706acaef2ee956de19b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIE&#160;&#160;&#160;(0x0008)       /* I2C STOP Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac42e8480323eb6fb27540dbc63c4683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIE&#160;&#160;&#160;(0x0004)       /* I2C START Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa41617538d722931e262fcf255ead024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE0&#160;&#160;&#160;(0x0002)       /* I2C Transmit Interrupt Enable 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f4cd872738ebaf2d8c5eacf886c15b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE0&#160;&#160;&#160;(0x0001)       /* I2C Receive Interrupt Enable 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gac7a06abc601bb203c2b69c0867ae1e2e">EUSCI_B_I2C_masterSingleReceive()</a>, and <a class="el" href="group__eusci__i2c__api.html#gae58d35866acd3d4fbb122ee7e4725634">EUSCI_I2C_masterSingleReceive()</a>.</p>

</div>
</div>
<a class="anchor" id="ad6bd2a160b43ecac27ad4f8597258cba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXCPTIFG&#160;&#160;&#160;(0x0008)       /* UART Transmit Complete Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb0fe432e6af4f5e1e8074c10cfae5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIFG&#160;&#160;&#160;(0x0004)       /* UART Start Bit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75aabfe7574015e407c4c33a8ed39b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG&#160;&#160;&#160;(0x0002)       /* UART Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac45a5cdd56af3ac5d76cf3bf8dd20577">EUSCI_B_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga14c095d144e4f4310d93f2f3a58977e1">EUSCI_B_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga011209fe62ceaeb770bb6bc0f6022652">EUSCI_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf92a124ce7c7e5598be918b34ec30802">EUSCI_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga30be6aa99253498552f26ded7df6c075">EUSCI_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__i2c__api.html#ga932ebe528347b32247d61150c9391bb3">EUSCI_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gacdc153ef1c37f3546c5e19d256b9db8b">EUSCI_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__i2c__api.html#ga2ca4db65ea8ce4c5bb78459384bfe266">EUSCI_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gaf737660a4cb3170f8ec4b0452c1973b6">EUSCI_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__i2c__api.html#ga052c773d4fecf33e313ccedc7adf398f">EUSCI_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#gada1d0209847b8d9a1674e23081659d3e">EUSCI_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#ga61163871fb1478e94c07ac8653995f00">EUSCI_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__uart__api.html#gaa2c78bc800fd04b7a901d83b75dd6ac5">EUSCI_UART_transmitBreak()</a>, and <a class="el" href="group__eusci__uart__api.html#gaf4efdc1481eb60a46cc2c9c7be8153fb">EUSCI_UART_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="aec002d2c3f94454804b4438c0cddafe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG&#160;&#160;&#160;(0x0001)       /* UART Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaae17ba061886d050cb7528316aac9585">EUSCI_B_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a7fa1b8b1b5e811065aec1d76662b4d">EUSCI_B_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__i2c__api.html#gad7d7019da9b6a8e0b73997bc30a4da14">EUSCI_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__i2c__api.html#ga043c9452d6ca1639cb4fd109cdf8ac61">EUSCI_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__i2c__api.html#ga99efef84ce09b30bbc19213017c3aa2f">EUSCI_I2C_masterReceiveSingleByte()</a>, and <a class="el" href="group__eusci__uart__api.html#gaed4eb1125e2c2ec939bc554cee2c13f0">EUSCI_UART_receiveData()</a>.</p>

</div>
</div>
<a class="anchor" id="a75aabfe7574015e407c4c33a8ed39b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG&#160;&#160;&#160;(0x0002)       /* SPI Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec002d2c3f94454804b4438c0cddafe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG&#160;&#160;&#160;(0x0001)       /* SPI Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0739ef436ba3ffa7c211b019ddbf524c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBIT9IFG&#160;&#160;&#160;(0x4000)       /* I2C Bit 9 Possition Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e916c9ab951a1dbcd6c70fbf51dd7ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG3&#160;&#160;&#160;(0x2000)       /* I2C Transmit Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af82f51253135bfb50715140a02dcb407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG3&#160;&#160;&#160;(0x1000)       /* I2C Receive Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c73697d52e3e6cd3a3bd5bce0e5dcf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG2&#160;&#160;&#160;(0x0800)       /* I2C Transmit Interrupt Flag 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ce38d51b051ee05720adea37d2798df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG2&#160;&#160;&#160;(0x0400)       /* I2C Receive Interrupt Flag 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a826b92d6da7ac533292b802de22ed6ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG1&#160;&#160;&#160;(0x0200)       /* I2C Transmit Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1935981de3064d0488b4a1bfccdcc79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG1&#160;&#160;&#160;(0x0100)       /* I2C Receive Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ae6248557136f9398cea3e4251339ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTOIFG&#160;&#160;&#160;(0x0080)       /* I2C Clock low Timeout interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a609fa01b94dc3b06861dbf0ea2a32307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNTIFG&#160;&#160;&#160;(0x0040)       /* I2C Byte counter interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcf889d04bb8c7e834a6c97919a27206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIFG&#160;&#160;&#160;(0x0020)       /* I2C NACK Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1110f82dacad8e86491fe3a183ca6767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIFG&#160;&#160;&#160;(0x0010)       /* I2C Arbitration Lost interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58eea93e916c37e9a53b1a867a952460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIFG&#160;&#160;&#160;(0x0008)       /* I2C STOP Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb0fe432e6af4f5e1e8074c10cfae5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIFG&#160;&#160;&#160;(0x0004)       /* I2C START Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef2318afb8008ff546c3a84c00863344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG0&#160;&#160;&#160;(0x0002)       /* I2C Transmit Interrupt Flag 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee25ddb379c33829a03433af934bdd7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG0&#160;&#160;&#160;(0x0001)       /* I2C Receive Interrupt Flag 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gac7a06abc601bb203c2b69c0867ae1e2e">EUSCI_B_I2C_masterSingleReceive()</a>, and <a class="el" href="group__eusci__i2c__api.html#gae58d35866acd3d4fbb122ee7e4725634">EUSCI_I2C_masterSingleReceive()</a>.</p>

</div>
</div>
<a class="anchor" id="a46f6de64041bdd0523af9d653bd3d939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4774554e16714f447f43e917413e73af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCRXIFG&#160;&#160;&#160;(0x0002)       /* USCI UCRXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40ab1fd995e5dd45d7b2264d7882c0a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCTXIFG&#160;&#160;&#160;(0x0004)       /* USCI UCTXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b004407145f98a46a558de25541f881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCSTTIFG&#160;&#160;&#160;(0x0006)       /* USCI UCSTTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8662f6231a596d23d498d73b890e165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCTXCPTIFG&#160;&#160;&#160;(0x0008)       /* USCI UCTXCPTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeedbb8c2537fda4307cde48b272b9103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_SPI_UCRXIFG&#160;&#160;&#160;(0x0002)       /* USCI UCRXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d8fbd96560e1146a9890b6087726c4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_SPI_UCTXIFG&#160;&#160;&#160;(0x0004)       /* USCI UCTXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8224b68ea3728b2f506e8866b7ebc805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCALIFG&#160;&#160;&#160;(0x0002)       /* USCI I2C Mode: UCALIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a596ff18ecfb547771443b154de66750f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCNACKIFG&#160;&#160;&#160;(0x0004)       /* USCI I2C Mode: UCNACKIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf6bc5e7c75434543c77f0feb69bfe6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCSTTIFG&#160;&#160;&#160;(0x0006)       /* USCI I2C Mode: UCSTTIFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5c1c13d3c62c626e11cffba71cad0ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCSTPIFG&#160;&#160;&#160;(0x0008)       /* USCI I2C Mode: UCSTPIFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e8f516aad8259936da766f8b4093f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG3&#160;&#160;&#160;(0x000A)       /* USCI I2C Mode: UCRXIFG3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ff4e463d9c3ea789361113775c34ada"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG3&#160;&#160;&#160;(0x000C)       /* USCI I2C Mode: UCTXIFG3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82c93ba2ae6f926cf5d4c6eefff9750d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG2&#160;&#160;&#160;(0x000E)       /* USCI I2C Mode: UCRXIFG2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a631f062d8d50ff40b9956dccf5d2eef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG2&#160;&#160;&#160;(0x0010)       /* USCI I2C Mode: UCTXIFG2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab33b81ceb0321a3aee5c1419a4422be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG1&#160;&#160;&#160;(0x0012)       /* USCI I2C Mode: UCRXIFG1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e8c573d21174018d886085aad486686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG1&#160;&#160;&#160;(0x0014)       /* USCI I2C Mode: UCTXIFG1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3a1403eee38b94e39b1a837451c6240"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG0&#160;&#160;&#160;(0x0016)       /* USCI I2C Mode: UCRXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9432fb2b91c053289e71b33338ec97e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG0&#160;&#160;&#160;(0x0018)       /* USCI I2C Mode: UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf0348e728c3934e9e858570f3450144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCBCNTIFG&#160;&#160;&#160;(0x001A)       /* USCI I2C Mode: UCBCNTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade5a5696805599105b7e5584fd57f582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCCLTOIFG&#160;&#160;&#160;(0x001C)       /* USCI I2C Mode: UCCLTOIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06ade0875f7cb0e2d93817f87b0e6010"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCBIT9IFG&#160;&#160;&#160;(0x001E)       /* USCI I2C Mode: UCBIT9IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2f66d5f7365b9a0577db65376442c5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_WDTCTL&#160;&#160;&#160;(0x000C)       /* Watchdog Timer Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__wdt__a__api.html#ga66c871265f65d4d49e67a31c74438aaa">WDT_A_hold()</a>, <a class="el" href="group__wdt__a__api.html#ga8bbf885e99706779361c67e8122d1110">WDT_A_intervalTimerInit()</a>, <a class="el" href="group__wdt__a__api.html#ga690798edfac35462678f2a6e152e079b">WDT_A_resetTimer()</a>, <a class="el" href="group__wdt__a__api.html#gae0a66efec2166b1a6faf45a44ab6f1f6">WDT_A_start()</a>, and <a class="el" href="group__wdt__a__api.html#ga8bebd2347ada2561cf3d4f98119f8e6a">WDT_A_watchdogTimerInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ad65c94424e3031e60d3b49463ff4f466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_WDTCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d5bf66992071a3ca73295768e6e3b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_WDTCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48d95a61a18a31b3b1f58d4dd748dc36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS0&#160;&#160;&#160;(0x0001)       /* WDT - Timer Interval Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7267af954dbc64c6569376baf2624fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS1&#160;&#160;&#160;(0x0002)       /* WDT - Timer Interval Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81136418b6577d7314f0b47d32093401"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS2&#160;&#160;&#160;(0x0004)       /* WDT - Timer Interval Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f55bcfc2520cbd26b4caad641ae1c94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTCNTCL&#160;&#160;&#160;(0x0008)       /* WDT - Timer Clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__wdt__a__api.html#ga8bbf885e99706779361c67e8122d1110">WDT_A_intervalTimerInit()</a>, <a class="el" href="group__wdt__a__api.html#ga690798edfac35462678f2a6e152e079b">WDT_A_resetTimer()</a>, and <a class="el" href="group__wdt__a__api.html#ga8bebd2347ada2561cf3d4f98119f8e6a">WDT_A_watchdogTimerInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a8515ee8943dee4b6402faffe8482266f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTTMSEL&#160;&#160;&#160;(0x0010)       /* WDT - Timer Mode Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__wdt__a__api.html#ga8bbf885e99706779361c67e8122d1110">WDT_A_intervalTimerInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a0206b1a722f01da26652f8b9403bf706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL0&#160;&#160;&#160;(0x0020)       /* WDT - Timer Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fa491348630f0b0001a24ec9a0d2df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL1&#160;&#160;&#160;(0x0040)       /* WDT - Timer Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a828ad95ff2264e83fff9d2442e11d0a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTHOLD&#160;&#160;&#160;(0x0080)       /* WDT - Timer hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__wdt__a__api.html#ga66c871265f65d4d49e67a31c74438aaa">WDT_A_hold()</a>, <a class="el" href="group__wdt__a__api.html#ga8bbf885e99706779361c67e8122d1110">WDT_A_intervalTimerInit()</a>, <a class="el" href="group__wdt__a__api.html#gae0a66efec2166b1a6faf45a44ab6f1f6">WDT_A_start()</a>, and <a class="el" href="group__wdt__a__api.html#ga8bebd2347ada2561cf3d4f98119f8e6a">WDT_A_watchdogTimerInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a114d6cf83a00f06631ef737d9924a9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS0_L&#160;&#160;&#160;(0x0001)       /* WDT - Timer Interval Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadb79f695639192192b31748b58d4f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS1_L&#160;&#160;&#160;(0x0002)       /* WDT - Timer Interval Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb4754dce12bd3d0beb711f1ed586597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS2_L&#160;&#160;&#160;(0x0004)       /* WDT - Timer Interval Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acabd203a418fdb3b55f4d39936e0ef00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTCNTCL_L&#160;&#160;&#160;(0x0008)       /* WDT - Timer Clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbf5c47b2c1b495728a47fca4cf218c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTTMSEL_L&#160;&#160;&#160;(0x0010)       /* WDT - Timer Mode Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68f120130540cb8b5a16b7308905618b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL0_L&#160;&#160;&#160;(0x0020)       /* WDT - Timer Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcb1db0be8f682de13462aaab6828a66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL1_L&#160;&#160;&#160;(0x0040)       /* WDT - Timer Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae608f8908c8b88d33c871e8eb1f08809"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTHOLD_L&#160;&#160;&#160;(0x0080)       /* WDT - Timer hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23abcd1f3bd7f79a552481e21dc97f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTPW&#160;&#160;&#160;(0x5A00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__wdt__a__api.html#ga66c871265f65d4d49e67a31c74438aaa">WDT_A_hold()</a>, <a class="el" href="group__wdt__a__api.html#ga8bbf885e99706779361c67e8122d1110">WDT_A_intervalTimerInit()</a>, <a class="el" href="group__wdt__a__api.html#ga690798edfac35462678f2a6e152e079b">WDT_A_resetTimer()</a>, <a class="el" href="group__wdt__a__api.html#gae0a66efec2166b1a6faf45a44ab6f1f6">WDT_A_start()</a>, and <a class="el" href="group__wdt__a__api.html#ga8bebd2347ada2561cf3d4f98119f8e6a">WDT_A_watchdogTimerInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ad4344e99513ef0c97fe3d82e5f19fbce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_0&#160;&#160;&#160;(0*0x0001u)    /* WDT - Timer Interval Select: /2G */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad419fd7daba845f5a844bb312128942d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_1&#160;&#160;&#160;(1*0x0001u)    /* WDT - Timer Interval Select: /128M */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f7c07569badf9caaa17c92878b60f79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_2&#160;&#160;&#160;(2*0x0001u)    /* WDT - Timer Interval Select: /8192k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa486b8fb8a6c389a281ad295be2112e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_3&#160;&#160;&#160;(3*0x0001u)    /* WDT - Timer Interval Select: /512k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc674820fbf1a5caf571a0f1f1e561d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_4&#160;&#160;&#160;(4*0x0001u)    /* WDT - Timer Interval Select: /32k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad436e5db9e5d4644d0fea5e9e8974121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_5&#160;&#160;&#160;(5*0x0001u)    /* WDT - Timer Interval Select: /8192 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59cdc6b85521efbc5670a68a322f9c59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_6&#160;&#160;&#160;(6*0x0001u)    /* WDT - Timer Interval Select: /512 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71542fd9695a3cfec3db23112cf9c73d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_7&#160;&#160;&#160;(7*0x0001u)    /* WDT - Timer Interval Select: /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace554c323bb109ac5eeb11331face467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__2G&#160;&#160;&#160;(0*0x0001u)    /* WDT - Timer Interval Select: /2G */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e20ac12d3387bea286e5727221231f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__128M&#160;&#160;&#160;(1*0x0001u)    /* WDT - Timer Interval Select: /128M */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a112e314dca55be7d8a165b98035695ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__8192K&#160;&#160;&#160;(2*0x0001u)    /* WDT - Timer Interval Select: /8192k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd6f768026df1be247dce267b9acf01f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__512K&#160;&#160;&#160;(3*0x0001u)    /* WDT - Timer Interval Select: /512k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4e447b7eb99626de9023dfd45a7ff24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__32K&#160;&#160;&#160;(4*0x0001u)    /* WDT - Timer Interval Select: /32k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0441912e98d06ff722fa49df8497d118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__8192&#160;&#160;&#160;(5*0x0001u)    /* WDT - Timer Interval Select: /8192 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cd332ff8ac6ea6470703013eefd5d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__512&#160;&#160;&#160;(6*0x0001u)    /* WDT - Timer Interval Select: /512 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2be71b51892d0d8df2970df699f4d45f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__64&#160;&#160;&#160;(7*0x0001u)    /* WDT - Timer Interval Select: /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3e5e48fd896c1bb1b5a8f5a87aacbd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL_0&#160;&#160;&#160;(0*0x0020u)    /* WDT - Timer Clock Source Select: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3823c38958f53abb4cdcae9ad063471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL_1&#160;&#160;&#160;(1*0x0020u)    /* WDT - Timer Clock Source Select: ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b0f69147bc04a806056d23711d3e883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL_2&#160;&#160;&#160;(2*0x0020u)    /* WDT - Timer Clock Source Select: VLO_CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae34548009de80f955195f27ecf843dea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL_3&#160;&#160;&#160;(3*0x0020u)    /* WDT - Timer Clock Source Select: reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a85cee2c94cc958d2b37b8944d071e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL__SMCLK&#160;&#160;&#160;(0*0x0020u)    /* WDT - Timer Clock Source Select: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a894b918149fa06ef63d0a4ca835287f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL__ACLK&#160;&#160;&#160;(1*0x0020u)    /* WDT - Timer Clock Source Select: ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61e6baec23528e9b6eb9a2ba37a7fa38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL__VLO&#160;&#160;&#160;(2*0x0020u)    /* WDT - Timer Clock Source Select: VLO_CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ad7fce92237f747de12fe7c4b39bc04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_32&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                         /* 32ms interval (default) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ec025dd4289bf1e2083e0563136268b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_8&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 8ms     &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace11c301d6e1e3162b1239d645e97c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_0_5&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 0.5ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab02c656e88af035996ea5917077426bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_0_064&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 0.064ms &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1344f6dc6d787174163e1b46473428b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_1000&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>)                /* 1000ms  &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1031d4a9a951dd04b6c2bafe5875ac2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_250&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)         /* 250ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a125e7b704eaea55d87677f75bdb29feb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_16&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)         /* 16ms    &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58991561855e4927b3ffb5c407765859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_1_9&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)  /* 1.9ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b86276617a1a7feebb81218ab4cd3b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_32&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                                  /* 32ms interval (default) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15214cc0e5d6c6834399c3a7c40386e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_8&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                           /* 8ms     &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e377d6605a1694ad61a723b8941b206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_0_5&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                           /* 0.5ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a799f88f6dae1d6cb6fb57b6e61fdefef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_0_064&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                    /* 0.064ms &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8076d3f6c36282c3e866c910717b3ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_1000&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                         /* 1000ms  &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4545588dd3b5430f07b9b3397c70698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_250&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 250ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3dd4fb072594e97a48042f9716180c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_16&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 16ms    &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac28cfe91830b1e7f71269bf39f307928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_1_9&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 1.9ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bc48132eb990536a25383fd032baeec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_TLV__&#160;&#160;&#160;/* Definition to show that Module is available */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90ebe81c73e5c54216ddfd624972a1e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_BASE&#160;&#160;&#160;__MSP430_BASEADDRESS_TLV__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f2902197dc6ef9f691916b1454006ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_START&#160;&#160;&#160;(0x1A08)       /* Start Address of the TLV structure */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__tlv__api.html#gaec263d70207a7ee223de5cb3ce13bffe">TLV_getInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ac95ecb647a4c1f1cc41685af4248b58d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_END&#160;&#160;&#160;(0x1AFF)       /* End Address of the TLV structure */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__tlv__api.html#gaec263d70207a7ee223de5cb3ce13bffe">TLV_getInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="adfce44c423e1a442442325211403dbd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_LDTAG&#160;&#160;&#160;(0x01)         /*  Legacy descriptor (1xx, 2xx, 4xx families) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aece20c9fedfc40f829fba7bbe11c4772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_PDTAG&#160;&#160;&#160;(0x02)         /*  Peripheral discovery descriptor */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__tlv__api.html#gad1b011f0f05f212262e4202b90faf507">TLV_getInterrupt()</a>, <a class="el" href="group__tlv__api.html#gae92f5e1006b095968b94ec49c2e11095">TLV_getMemory()</a>, and <a class="el" href="group__tlv__api.html#ga988d7b9ab92c419a04b3e41a2fa52754">TLV_getPeripheral()</a>.</p>

</div>
</div>
<a class="anchor" id="afc5e3f9b2bccb75bad5652c44e395dac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_Reserved3&#160;&#160;&#160;(0x03)         /*  Future usage */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4741ab60ec343caf1f262d2aa942f43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_Reserved4&#160;&#160;&#160;(0x04)         /*  Future usage */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe47d4196e2c9ea6638a7e946b4d43a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_BLANK&#160;&#160;&#160;(0x05)         /*  Blank descriptor */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae44afc4b678039295dddb989012aa0c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_Reserved6&#160;&#160;&#160;(0x06)         /*  Future usage */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22a9fa59a7d8e3727234864bcb82c316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_Reserved7&#160;&#160;&#160;(0x07)         /*  Serial Number */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaec1507ca60b9cefdd050d3d8760778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DIERECORD&#160;&#160;&#160;(0x08)         /*  Die Record  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a74b01a17793b5bde9e6e16001996e3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_ADCCAL&#160;&#160;&#160;(0x11)         /*  ADC12 calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a705977844312a275696f04a03d0f8342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_ADC12CAL&#160;&#160;&#160;(0x11)         /*  ADC12 calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee14810940aa9ee4f2543886d1cb2253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_REFCAL&#160;&#160;&#160;(0x12)         /*  REF calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a437b56896ac8bbd6a752a8a41c9af769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_ADC10CAL&#160;&#160;&#160;(0x13)         /*  ADC10 calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4673c48d6981b108694ce0085ca04170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_TIMERDCAL&#160;&#160;&#160;(0x15)         /*  TIMER_D calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace35a875a10e42a450af150d7ee54788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_TAGEXT&#160;&#160;&#160;(0xFE)         /*  Tag extender */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a5e6daa859fbdab835deb50cc02d935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_TAGEND&#160;&#160;&#160;(0xFF)         /*  Tag End of Table */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__tlv__api.html#gaec263d70207a7ee223de5cb3ce13bffe">TLV_getInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="af5d9b2ff8a57d56b639d3ad670116757"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VECTOR_NAME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">name</td><td>)</td>
          <td>&#160;&#160;&#160;name##_ptr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1dc596b181345ba4a55863d2b9d20270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMIT_PRAGMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;_Pragma(#x)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd0fe1696cf4ad417a75a631c780a32f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CREATE_VECTOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">name</td><td>)</td>
          <td>&#160;&#160;&#160;void * const <a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a>(name) = (void *)(long)&amp;name</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afca7bef61e92acd9c422728386d2c46b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLACE_VECTOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vector, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">section&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(DATA_SECTION(vector,section))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a584631e796a416e96df9346eab62dd3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLACE_INTERRUPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(CODE_SECTION(func,&quot;.text:_isr&quot;))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab94346c461d7b7df781f7c5216d4bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_VECTOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afd0fe1696cf4ad417a75a631c780a32f">CREATE_VECTOR</a>(func); <a class="code" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b">\</a></div>
<div class="line"><a class="code" href="_c_c_s_2msp430fr57xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b">                                      PLACE_VECTOR</a>(<a class="code" href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a>(func), offset) <a class="code" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b">\</a></div>
<div class="line"><a class="code" href="_c_c_s_2msp430fr57xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b">                                      PLACE_INTERRUPT</a>(func)</div>
<div class="ttc" id="_c_c_s_2msp430fr57xxgeneric_8h_html_afca7bef61e92acd9c422728386d2c46b"><div class="ttname"><a href="_c_c_s_2msp430fr57xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b">PLACE_VECTOR</a></div><div class="ttdeci">#define PLACE_VECTOR(vector, section)</div><div class="ttdef"><b>Definition:</b> CCS/msp430fr57xxgeneric.h:4021</div></div>
<div class="ttc" id="_c_c_s_2msp430fr57xxgeneric_8h_html_af5d9b2ff8a57d56b639d3ad670116757"><div class="ttname"><a href="_c_c_s_2msp430fr57xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a></div><div class="ttdeci">#define VECTOR_NAME(name)</div><div class="ttdef"><b>Definition:</b> CCS/msp430fr57xxgeneric.h:4018</div></div>
<div class="ttc" id="_c_c_s_2msp430fr57xxgeneric_8h_html_a584631e796a416e96df9346eab62dd3b"><div class="ttname"><a href="_c_c_s_2msp430fr57xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b">PLACE_INTERRUPT</a></div><div class="ttdeci">#define PLACE_INTERRUPT(func)</div><div class="ttdef"><b>Definition:</b> CCS/msp430fr57xxgeneric.h:4022</div></div>
<div class="ttc" id="_c_c_s_2msp430fr57xxgeneric_8h_html_afd0fe1696cf4ad417a75a631c780a32f"><div class="ttname"><a href="_c_c_s_2msp430fr57xxgeneric_8h.html#afd0fe1696cf4ad417a75a631c780a32f">CREATE_VECTOR</a></div><div class="ttdeci">#define CREATE_VECTOR(name)</div><div class="ttdef"><b>Definition:</b> CCS/msp430fr57xxgeneric.h:4020</div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="a9e6f5a2032fd69c81e069503a01bf9f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(*  __SFR_FARPTR)()</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
