// Seed: 2682625957
module module_0 (
    output supply1 id_0
    , id_6,
    input tri id_1,
    output wor id_2,
    output uwire id_3,
    output wor id_4
);
  logic id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1
);
  logic id_3, id_4, id_5;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
  wire  id_6;
  logic id_7;
  always @(posedge -1'b0) if (1 == (-1 >= 1) || 1 || 1) id_4 <= #id_1 id_4;
endmodule
