###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Mon May 16 19:03:09 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin U1_RST_SYNC/meta_flop_reg/CK 
Endpoint:   U1_RST_SYNC/meta_flop_reg/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.002
  Slack Time                   -0.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                              |      |         |           |       |  Time   |   Time   | 
     |------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                      |  ^   | SCAN_EN |           |       |   0.000 |    0.618 | 
     | U1_RST_SYNC/meta_flop_reg/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.002 |   0.002 |    0.620 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.618 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.618 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.599 | 
     | SCAN_CLK__L2_I1/A            |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.598 | 
     | SCAN_CLK__L2_I1/Y            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.550 | 
     | SCAN_CLK__L3_I0/A            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.550 | 
     | SCAN_CLK__L3_I0/Y            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.494 | 
     | SCAN_CLK__L4_I0/A            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.493 | 
     | SCAN_CLK__L4_I0/Y            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.435 | 
     | SCAN_CLK__L5_I0/A            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.434 | 
     | SCAN_CLK__L5_I0/Y            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.377 | 
     | SCAN_CLK__L6_I0/A            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.377 | 
     | SCAN_CLK__L6_I0/Y            |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.309 | 
     | SCAN_CLK__L7_I0/A            |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.306 | 
     | SCAN_CLK__L7_I0/Y            |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.283 | 
     | U27/B                        |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.282 | 
     | U27/Y                        |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.209 | 
     | ref_scan_clk__L1_I0/A        |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.209 | 
     | ref_scan_clk__L1_I0/Y        |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.147 | 
     | ref_scan_clk__L2_I0/A        |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.145 | 
     | ref_scan_clk__L2_I0/Y        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.108 | 
     | ref_scan_clk__L3_I1/A        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.103 | 
     | ref_scan_clk__L3_I1/Y        |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.058 | 
     | U1_RST_SYNC/meta_flop_reg/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |   -0.052 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin U0_ref_sync/sync_bus_reg[5]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[5]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.003
  Slack Time                   -0.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.618 | 
     | U0_ref_sync/sync_bus_reg[5]/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.003 |   0.003 |    0.620 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.618 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.618 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.599 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.598 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.550 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.550 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.494 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.493 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.435 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.434 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.377 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.377 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.309 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.306 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.283 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.282 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.209 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.209 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.145 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.108 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.103 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_ref_sync/sync_bus_reg[5]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin U0_ref_sync/sync_bus_reg[1]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[1]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.003
  Slack Time                   -0.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.618 | 
     | U0_ref_sync/sync_bus_reg[1]/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.003 |   0.003 |    0.620 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.618 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.618 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.599 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.598 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.550 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.550 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.494 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.493 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.435 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.433 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.309 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.306 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.283 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.282 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.145 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.108 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.103 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_ref_sync/sync_bus_reg[1]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin U0_SYS_CTRL/U0_CTRL_RX/current_state_
reg[2]/CK 
Endpoint:   U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SE (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.567
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.621
  Arrival Time                  0.003
  Slack Time                   -0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                        |  ^   | SCAN_EN |           |       |   0.000 |    0.617 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.003 |   0.003 |    0.621 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                     |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/A                              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/Y                              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.598 | 
     | SCAN_CLK__L2_I1/A                              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.597 | 
     | SCAN_CLK__L2_I1/Y                              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/A                              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/Y                              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.494 | 
     | SCAN_CLK__L4_I0/A                              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.493 | 
     | SCAN_CLK__L4_I0/Y                              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.434 | 
     | SCAN_CLK__L5_I0/A                              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.433 | 
     | SCAN_CLK__L5_I0/Y                              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/A                              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/Y                              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.309 | 
     | SCAN_CLK__L7_I0/A                              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.306 | 
     | SCAN_CLK__L7_I0/Y                              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.283 | 
     | U27/B                                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.282 | 
     | U27/Y                                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/A                          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/Y                          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A                          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.145 | 
     | ref_scan_clk__L2_I0/Y                          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.107 | 
     | ref_scan_clk__L3_I1/A                          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.103 | 
     | ref_scan_clk__L3_I1/Y                          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.567 |   -0.051 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin U0_ref_sync/sync_flop_reg/CK 
Endpoint:   U0_ref_sync/sync_flop_reg/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.003
  Slack Time                   -0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                              |      |         |           |       |  Time   |   Time   | 
     |------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                      |  ^   | SCAN_EN |           |       |   0.000 |    0.617 | 
     | U0_ref_sync/sync_flop_reg/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.003 |   0.003 |    0.620 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.598 | 
     | SCAN_CLK__L2_I1/A            |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.597 | 
     | SCAN_CLK__L2_I1/Y            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/A            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/Y            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.494 | 
     | SCAN_CLK__L4_I0/A            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.492 | 
     | SCAN_CLK__L4_I0/Y            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.434 | 
     | SCAN_CLK__L5_I0/A            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.433 | 
     | SCAN_CLK__L5_I0/Y            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/A            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/Y            |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.308 | 
     | SCAN_CLK__L7_I0/A            |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.306 | 
     | SCAN_CLK__L7_I0/Y            |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.283 | 
     | U27/B                        |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.282 | 
     | U27/Y                        |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/A        |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/Y        |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A        |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.145 | 
     | ref_scan_clk__L2_I0/Y        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.107 | 
     | ref_scan_clk__L3_I1/A        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.102 | 
     | ref_scan_clk__L3_I1/Y        |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_ref_sync/sync_flop_reg/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |   -0.051 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin U0_ref_sync/sync_bus_reg[4]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[4]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.003
  Slack Time                   -0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.617 | 
     | U0_ref_sync/sync_bus_reg[4]/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.003 |   0.003 |    0.620 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.598 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.597 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.494 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.492 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.434 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.433 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.308 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.306 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.283 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.282 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.145 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.107 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.102 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_ref_sync/sync_bus_reg[4]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin U0_ref_sync/sync_bus_reg[0]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[0]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.003
  Slack Time                   -0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.617 | 
     | U0_ref_sync/sync_bus_reg[0]/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.003 |   0.003 |    0.620 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.598 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.597 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.494 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.492 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.434 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.433 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.308 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.306 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.283 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.282 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.145 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.107 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.102 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_ref_sync/sync_bus_reg[0]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin U0_SYS_CTRL/U0_CTRL_RX/current_state_
reg[3]/CK 
Endpoint:   U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SE (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.567
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.621
  Arrival Time                  0.003
  Slack Time                   -0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                        |  ^   | SCAN_EN |           |       |   0.000 |    0.617 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.004 |   0.003 |    0.621 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                     |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/A                              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/Y                              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.598 | 
     | SCAN_CLK__L2_I1/A                              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.597 | 
     | SCAN_CLK__L2_I1/Y                              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/A                              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/Y                              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.494 | 
     | SCAN_CLK__L4_I0/A                              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.492 | 
     | SCAN_CLK__L4_I0/Y                              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.434 | 
     | SCAN_CLK__L5_I0/A                              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.433 | 
     | SCAN_CLK__L5_I0/Y                              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/A                              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/Y                              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.308 | 
     | SCAN_CLK__L7_I0/A                              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.306 | 
     | SCAN_CLK__L7_I0/Y                              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.283 | 
     | U27/B                                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.282 | 
     | U27/Y                                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/A                          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/Y                          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A                          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.145 | 
     | ref_scan_clk__L2_I0/Y                          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.107 | 
     | ref_scan_clk__L3_I1/A                          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.102 | 
     | ref_scan_clk__L3_I1/Y                          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.567 |   -0.051 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin U0_ref_sync/sync_bus_reg[6]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[6]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.003
  Slack Time                   -0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.617 | 
     | U0_ref_sync/sync_bus_reg[6]/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.003 |   0.003 |    0.620 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.598 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.597 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.493 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.492 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.434 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.433 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.308 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.305 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.282 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.281 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.144 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.107 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.102 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_ref_sync/sync_bus_reg[6]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin U0_ref_sync/sync_bus_reg[2]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[2]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.003
  Slack Time                   -0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.617 | 
     | U0_ref_sync/sync_bus_reg[2]/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.003 |   0.003 |    0.620 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.617 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.598 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.597 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.549 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.493 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.492 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.434 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.433 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.376 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.308 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.305 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.282 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.281 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.208 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.146 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.144 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.107 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.102 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.057 | 
     | U0_ref_sync/sync_bus_reg[2]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin U1_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U1_RST_SYNC/sync_flop_reg/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.616
  Arrival Time                  0.003
  Slack Time                   -0.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                              |      |         |           |       |  Time   |   Time   | 
     |------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                      |  ^   | SCAN_EN |           |       |   0.000 |    0.614 | 
     | U1_RST_SYNC/sync_flop_reg/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.003 |   0.003 |    0.616 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.614 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.614 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.595 | 
     | SCAN_CLK__L2_I1/A            |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.594 | 
     | SCAN_CLK__L2_I1/Y            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.546 | 
     | SCAN_CLK__L3_I0/A            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.546 | 
     | SCAN_CLK__L3_I0/Y            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.490 | 
     | SCAN_CLK__L4_I0/A            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.489 | 
     | SCAN_CLK__L4_I0/Y            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.431 | 
     | SCAN_CLK__L5_I0/A            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.430 | 
     | SCAN_CLK__L5_I0/Y            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.373 | 
     | SCAN_CLK__L6_I0/A            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.373 | 
     | SCAN_CLK__L6_I0/Y            |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.305 | 
     | SCAN_CLK__L7_I0/A            |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.302 | 
     | SCAN_CLK__L7_I0/Y            |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.279 | 
     | U27/B                        |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.278 | 
     | U27/Y                        |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.205 | 
     | ref_scan_clk__L1_I0/A        |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.205 | 
     | ref_scan_clk__L1_I0/Y        |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.143 | 
     | ref_scan_clk__L2_I0/A        |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.141 | 
     | ref_scan_clk__L2_I0/Y        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.104 | 
     | ref_scan_clk__L3_I1/A        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.099 | 
     | ref_scan_clk__L3_I1/Y        |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.054 | 
     | U1_RST_SYNC/sync_flop_reg/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.006 |   0.566 |   -0.048 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin U0_ref_sync/sync_bus_reg[7]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[7]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.616
  Arrival Time                  0.003
  Slack Time                   -0.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.613 | 
     | U0_ref_sync/sync_bus_reg[7]/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.003 |   0.003 |    0.616 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.594 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.593 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.490 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.489 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.430 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.429 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.305 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.302 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.279 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.278 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.142 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.141 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.103 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.099 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.053 | 
     | U0_ref_sync/sync_bus_reg[7]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.006 |   0.566 |   -0.047 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin U0_ref_sync/sync_bus_reg[3]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[3]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.616
  Arrival Time                  0.003
  Slack Time                   -0.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.613 | 
     | U0_ref_sync/sync_bus_reg[3]/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.003 |   0.003 |    0.616 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.594 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.593 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.490 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.489 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.430 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.429 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.305 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.302 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.279 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.278 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.142 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.141 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.103 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.099 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.053 | 
     | U0_ref_sync/sync_bus_reg[3]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.006 |   0.566 |   -0.047 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                           (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.617
  Arrival Time                  0.003
  Slack Time                   -0.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                   |      |         |           |       |  Time   |   Time   | 
     |-----------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                           |  ^   | SCAN_EN |           |       |   0.000 |    0.613 | 
     | U0_ref_sync/enable_pulse_d_reg/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.003 |   0.003 |    0.617 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                          |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/A                 |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/Y                 |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.594 | 
     | SCAN_CLK__L2_I1/A                 |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.593 | 
     | SCAN_CLK__L2_I1/Y                 |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/A                 |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/Y                 |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.490 | 
     | SCAN_CLK__L4_I0/A                 |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.489 | 
     | SCAN_CLK__L4_I0/Y                 |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.430 | 
     | SCAN_CLK__L5_I0/A                 |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.429 | 
     | SCAN_CLK__L5_I0/Y                 |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/A                 |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/Y                 |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.305 | 
     | SCAN_CLK__L7_I0/A                 |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.302 | 
     | SCAN_CLK__L7_I0/Y                 |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.279 | 
     | U27/B                             |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.278 | 
     | U27/Y                             |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/A             |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/Y             |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.142 | 
     | ref_scan_clk__L2_I0/A             |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.141 | 
     | ref_scan_clk__L2_I0/Y             |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.103 | 
     | ref_scan_clk__L3_I1/A             |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.099 | 
     | ref_scan_clk__L3_I1/Y             |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.053 | 
     | U0_ref_sync/enable_pulse_d_reg/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.006 |   0.566 |   -0.047 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin U0_ref_sync/meta_flop_reg/CK 
Endpoint:   U0_ref_sync/meta_flop_reg/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.617
  Arrival Time                  0.003
  Slack Time                   -0.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                              |      |         |           |       |  Time   |   Time   | 
     |------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                      |  ^   | SCAN_EN |           |       |   0.000 |    0.613 | 
     | U0_ref_sync/meta_flop_reg/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.003 |   0.003 |    0.617 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.594 | 
     | SCAN_CLK__L2_I1/A            |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.593 | 
     | SCAN_CLK__L2_I1/Y            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/A            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/Y            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.490 | 
     | SCAN_CLK__L4_I0/A            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.489 | 
     | SCAN_CLK__L4_I0/Y            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.430 | 
     | SCAN_CLK__L5_I0/A            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.429 | 
     | SCAN_CLK__L5_I0/Y            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/A            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/Y            |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.305 | 
     | SCAN_CLK__L7_I0/A            |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.302 | 
     | SCAN_CLK__L7_I0/Y            |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.279 | 
     | U27/B                        |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.278 | 
     | U27/Y                        |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/A        |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/Y        |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.142 | 
     | ref_scan_clk__L2_I0/A        |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.141 | 
     | ref_scan_clk__L2_I0/Y        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.103 | 
     | ref_scan_clk__L3_I1/A        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.099 | 
     | ref_scan_clk__L3_I1/Y        |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.053 | 
     | U0_ref_sync/meta_flop_reg/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.006 |   0.566 |   -0.047 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.617
  Arrival Time                  0.003
  Slack Time                   -0.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.613 | 
     | U0_ref_sync/enable_flop_reg/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.004 |   0.003 |    0.617 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.594 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.593 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.490 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.488 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.430 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.429 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.304 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.302 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.279 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.278 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.142 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.141 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.103 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.098 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.053 | 
     | U0_ref_sync/enable_flop_reg/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.006 |   0.566 |   -0.047 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin U0_RegFile/regArr_reg[7][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][2]/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.563
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.613
  Arrival Time                  0.001
  Slack Time                   -0.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                |      |         |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                        |  ^   | SCAN_EN |           |       |   0.000 |    0.613 | 
     | U0_RegFile/regArr_reg[7][2]/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.001 |   0.001 |    0.613 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.613 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.594 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.593 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.545 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.489 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.488 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.430 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.429 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.372 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.304 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.301 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.278 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.277 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.204 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.142 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.140 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.103 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.098 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.053 | 
     | U0_RegFile/regArr_reg[7][2]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.003 |   0.563 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_
reg[1]/CK 
Endpoint:   U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SI (^) checked with 
leading edge of 'SCAN_CLK'
Beginpoint: SCAN_IN[0]                                         (^) triggered by 
leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.605
  Arrival Time                  0.000
  Slack Time                   -0.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | SCAN_IN[0]                                         |  ^   | SCAN_IN[0] |           |       |   0.000 |    0.605 | 
     | U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SI |  ^   | SCAN_IN[0] | SDFFRQX1M | 0.000 |   0.000 |    0.605 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.605 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.605 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.586 | 
     | SCAN_CLK__L2_I1/A                                  |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.585 | 
     | SCAN_CLK__L2_I1/Y                                  |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.537 | 
     | SCAN_CLK__L3_I0/A                                  |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.537 | 
     | SCAN_CLK__L3_I0/Y                                  |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.481 | 
     | SCAN_CLK__L4_I0/A                                  |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.480 | 
     | SCAN_CLK__L4_I0/Y                                  |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.422 | 
     | SCAN_CLK__L5_I0/A                                  |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.420 | 
     | SCAN_CLK__L5_I0/Y                                  |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.363 | 
     | SCAN_CLK__L6_I0/A                                  |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.363 | 
     | SCAN_CLK__L6_I0/Y                                  |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.296 | 
     | SCAN_CLK__L7_I0/A                                  |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.293 | 
     | SCAN_CLK__L7_I0/Y                                  |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.270 | 
     | U27/B                                              |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.269 | 
     | U27/Y                                              |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.195 | 
     | ref_scan_clk__L1_I0/A                              |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.195 | 
     | ref_scan_clk__L1_I0/Y                              |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.133 | 
     | ref_scan_clk__L2_I0/A                              |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.132 | 
     | ref_scan_clk__L2_I0/Y                              |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.095 | 
     | ref_scan_clk__L3_I0/A                              |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.001 |   0.511 |   -0.093 | 
     | ref_scan_clk__L3_I0/Y                              |  ^   | ref_scan_clk__L3_N0 | CLKINVX40M | 0.049 |   0.561 |   -0.044 | 
     | U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/CK |  ^   | ref_scan_clk__L3_N0 | SDFFRQX1M  | 0.006 |   0.566 |   -0.038 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin U0_RST_SYNC/meta_flop_reg/CK 
Endpoint:   U0_RST_SYNC/meta_flop_reg/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.604
  Arrival Time                  0.002
  Slack Time                   -0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                              |      |         |           |       |  Time   |   Time   | 
     |------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                      |  ^   | SCAN_EN |           |       |   0.000 |    0.602 | 
     | U0_RST_SYNC/meta_flop_reg/SE |  ^   | SCAN_EN | SDFFRQX2M | 0.002 |   0.002 |    0.604 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                              |      |                      |            |       |  Time   |   Time   | 
     |------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.602 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.602 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.583 | 
     | SCAN_CLK__L2_I0/A            |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.582 | 
     | SCAN_CLK__L2_I0/Y            |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.569 | 
     | U28/B                        |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.569 | 
     | U28/Y                        |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.483 | 
     | uart_scan_clk__L1_I0/A       |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.483 | 
     | uart_scan_clk__L1_I0/Y       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.426 | 
     | uart_scan_clk__L2_I0/A       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.426 | 
     | uart_scan_clk__L2_I0/Y       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.378 | 
     | uart_scan_clk__L3_I0/A       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.378 | 
     | uart_scan_clk__L3_I0/Y       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.331 | 
     | uart_scan_clk__L4_I0/A       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.331 | 
     | uart_scan_clk__L4_I0/Y       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.283 | 
     | uart_scan_clk__L5_I0/A       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.283 | 
     | uart_scan_clk__L5_I0/Y       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.230 | 
     | uart_scan_clk__L6_I0/A       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.229 | 
     | uart_scan_clk__L6_I0/Y       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.174 | 
     | uart_scan_clk__L7_I0/A       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.172 | 
     | uart_scan_clk__L7_I0/Y       |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.108 | 
     | uart_scan_clk__L8_I0/A       |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.106 | 
     | uart_scan_clk__L8_I0/Y       |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.083 | 
     | uart_scan_clk__L9_I0/A       |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.083 | 
     | uart_scan_clk__L9_I0/Y       |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.053 | 
     | U0_RST_SYNC/meta_flop_reg/CK |  ^   | uart_scan_clk__L9_N0 | SDFFRQX2M  | 0.001 |   0.550 |   -0.052 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin U0_RegFile/regArr_reg[7][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][2]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_IN[1]                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.563
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.601
  Arrival Time                  0.000
  Slack Time                   -0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |            |           |       |  Time   |   Time   | 
     |--------------------------------+------+------------+-----------+-------+---------+----------| 
     | SCAN_IN[1]                     |  ^   | SCAN_IN[1] |           |       |   0.000 |    0.601 | 
     | U0_RegFile/regArr_reg[7][2]/SI |  ^   | SCAN_IN[1] | SDFFRQX1M | 0.000 |   0.000 |    0.601 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.601 | 
     | SCAN_CLK__L1_I0/A              |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.601 | 
     | SCAN_CLK__L1_I0/Y              |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.582 | 
     | SCAN_CLK__L2_I1/A              |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.581 | 
     | SCAN_CLK__L2_I1/Y              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.533 | 
     | SCAN_CLK__L3_I0/A              |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.533 | 
     | SCAN_CLK__L3_I0/Y              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.478 | 
     | SCAN_CLK__L4_I0/A              |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.476 | 
     | SCAN_CLK__L4_I0/Y              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.418 | 
     | SCAN_CLK__L5_I0/A              |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.417 | 
     | SCAN_CLK__L5_I0/Y              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.360 | 
     | SCAN_CLK__L6_I0/A              |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.360 | 
     | SCAN_CLK__L6_I0/Y              |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.292 | 
     | SCAN_CLK__L7_I0/A              |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.290 | 
     | SCAN_CLK__L7_I0/Y              |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.267 | 
     | U27/B                          |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.266 | 
     | U27/Y                          |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.192 | 
     | ref_scan_clk__L1_I0/A          |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.192 | 
     | ref_scan_clk__L1_I0/Y          |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.130 | 
     | ref_scan_clk__L2_I0/A          |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.129 | 
     | ref_scan_clk__L2_I0/Y          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |   -0.091 | 
     | ref_scan_clk__L3_I1/A          |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |   -0.086 | 
     | ref_scan_clk__L3_I1/Y          |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |   -0.041 | 
     | U0_RegFile/regArr_reg[7][2]/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.003 |   0.563 |   -0.038 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/
bit_count_reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SE (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.603
  Arrival Time                  0.004
  Slack Time                   -0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.599 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | SCAN_EN | SDFFRQX2M | 0.004 |   0.004 |    0.603 | 
     | eg[0]/SE                                           |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.599 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.599 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.581 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.580 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.566 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.566 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.480 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.480 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.424 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.424 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.376 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.376 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.329 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.329 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.281 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.281 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.228 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.227 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.172 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.170 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.106 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.103 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.081 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.081 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.050 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | uart_scan_clk__L9_N0 | SDFFRQX2M  | 0.001 |   0.550 |   -0.050 | 
     | eg[0]/CK                                           |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin U0_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U0_RST_SYNC/sync_flop_reg/SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_EN                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.600
  Arrival Time                  0.003
  Slack Time                   -0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                              |      |         |           |       |  Time   |   Time   | 
     |------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                      |  ^   | SCAN_EN |           |       |   0.000 |    0.597 | 
     | U0_RST_SYNC/sync_flop_reg/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.003 |   0.003 |    0.600 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                              |      |                      |            |       |  Time   |   Time   | 
     |------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.597 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.597 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.578 | 
     | SCAN_CLK__L2_I0/A            |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.578 | 
     | SCAN_CLK__L2_I0/Y            |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.564 | 
     | U28/B                        |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.564 | 
     | U28/Y                        |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.478 | 
     | uart_scan_clk__L1_I0/A       |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.478 | 
     | uart_scan_clk__L1_I0/Y       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.422 | 
     | uart_scan_clk__L2_I0/A       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.422 | 
     | uart_scan_clk__L2_I0/Y       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.374 | 
     | uart_scan_clk__L3_I0/A       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.374 | 
     | uart_scan_clk__L3_I0/Y       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.327 | 
     | uart_scan_clk__L4_I0/A       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.327 | 
     | uart_scan_clk__L4_I0/Y       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.279 | 
     | uart_scan_clk__L5_I0/A       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.279 | 
     | uart_scan_clk__L5_I0/Y       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.226 | 
     | uart_scan_clk__L6_I0/A       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.225 | 
     | uart_scan_clk__L6_I0/Y       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.170 | 
     | uart_scan_clk__L7_I0/A       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.168 | 
     | uart_scan_clk__L7_I0/Y       |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.104 | 
     | uart_scan_clk__L8_I0/A       |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.101 | 
     | uart_scan_clk__L8_I0/Y       |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.079 | 
     | uart_scan_clk__L9_I0/A       |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.079 | 
     | uart_scan_clk__L9_I0/Y       |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.048 | 
     | U0_RST_SYNC/sync_flop_reg/CK |  ^   | uart_scan_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.550 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/
bit_count_reg[3]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SE (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.600
  Arrival Time                  0.004
  Slack Time                   -0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |         |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |          |       |   0.000 |    0.596 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | SCAN_EN | SDFFRX1M | 0.004 |   0.004 |    0.600 | 
     | eg[3]/SE                                           |      |         |          |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.596 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.596 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.577 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.576 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.563 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.563 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.477 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.477 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.420 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.420 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.372 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.372 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.325 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.325 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.277 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.277 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.224 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.223 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.168 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.166 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.102 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.100 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.077 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.077 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.047 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | uart_scan_clk__L9_N0 | SDFFRX1M   | 0.001 |   0.550 |   -0.046 | 
     | eg[3]/CK                                           |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/
CK 
Endpoint:   U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SE (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.549
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.004
  Slack Time                   -0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                              |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                      |  ^   | SCAN_EN |           |       |   0.000 |    0.595 | 
     | U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.004 |   0.004 |    0.599 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                     |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.595 | 
     | SCAN_CLK__L1_I0/A                            |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.595 | 
     | SCAN_CLK__L1_I0/Y                            |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.576 | 
     | SCAN_CLK__L2_I0/A                            |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.576 | 
     | SCAN_CLK__L2_I0/Y                            |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.562 | 
     | U28/B                                        |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.562 | 
     | U28/Y                                        |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.476 | 
     | uart_scan_clk__L1_I0/A                       |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.476 | 
     | uart_scan_clk__L1_I0/Y                       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.420 | 
     | uart_scan_clk__L2_I0/A                       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.420 | 
     | uart_scan_clk__L2_I0/Y                       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.372 | 
     | uart_scan_clk__L3_I0/A                       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.372 | 
     | uart_scan_clk__L3_I0/Y                       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.325 | 
     | uart_scan_clk__L4_I0/A                       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.325 | 
     | uart_scan_clk__L4_I0/Y                       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.277 | 
     | uart_scan_clk__L5_I0/A                       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.277 | 
     | uart_scan_clk__L5_I0/Y                       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.224 | 
     | uart_scan_clk__L6_I0/A                       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.223 | 
     | uart_scan_clk__L6_I0/Y                       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.168 | 
     | uart_scan_clk__L7_I0/A                       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.166 | 
     | uart_scan_clk__L7_I0/Y                       |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.102 | 
     | uart_scan_clk__L8_I0/A                       |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.099 | 
     | uart_scan_clk__L8_I0/Y                       |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.077 | 
     | uart_scan_clk__L9_I0/A                       |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.077 | 
     | uart_scan_clk__L9_I0/Y                       |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.046 | 
     | U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK |  ^   | uart_scan_clk__L9_N0 | SDFFRQX1M  | 0.000 |   0.549 |   -0.046 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/
CK 
Endpoint:   U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SE (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.549
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.004
  Slack Time                   -0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                              |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                      |  ^   | SCAN_EN |           |       |   0.000 |    0.595 | 
     | U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SE |  ^   | SCAN_EN | SDFFRQX1M | 0.004 |   0.004 |    0.599 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                     |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.595 | 
     | SCAN_CLK__L1_I0/A                            |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.595 | 
     | SCAN_CLK__L1_I0/Y                            |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.576 | 
     | SCAN_CLK__L2_I0/A                            |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.575 | 
     | SCAN_CLK__L2_I0/Y                            |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.562 | 
     | U28/B                                        |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.562 | 
     | U28/Y                                        |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.476 | 
     | uart_scan_clk__L1_I0/A                       |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.476 | 
     | uart_scan_clk__L1_I0/Y                       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.420 | 
     | uart_scan_clk__L2_I0/A                       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.420 | 
     | uart_scan_clk__L2_I0/Y                       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.372 | 
     | uart_scan_clk__L3_I0/A                       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.372 | 
     | uart_scan_clk__L3_I0/Y                       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.325 | 
     | uart_scan_clk__L4_I0/A                       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.325 | 
     | uart_scan_clk__L4_I0/Y                       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.277 | 
     | uart_scan_clk__L5_I0/A                       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.277 | 
     | uart_scan_clk__L5_I0/Y                       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.224 | 
     | uart_scan_clk__L6_I0/A                       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.223 | 
     | uart_scan_clk__L6_I0/Y                       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.168 | 
     | uart_scan_clk__L7_I0/A                       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.166 | 
     | uart_scan_clk__L7_I0/Y                       |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.102 | 
     | uart_scan_clk__L8_I0/A                       |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.099 | 
     | uart_scan_clk__L8_I0/Y                       |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.077 | 
     | uart_scan_clk__L9_I0/A                       |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.077 | 
     | uart_scan_clk__L9_I0/Y                       |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.046 | 
     | U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK |  ^   | uart_scan_clk__L9_N0 | SDFFRQX1M  | 0.000 |   0.549 |   -0.046 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_DATA_
reg[1]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.597
  Arrival Time                  0.003
  Slack Time                   -0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.594 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/S |  ^   | SCAN_EN | SDFFSRX2M | 0.003 |   0.003 |    0.597 | 
     | E                                                  |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.594 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.594 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.575 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.574 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.561 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.561 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.475 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.475 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.418 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.418 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.323 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.323 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.223 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.221 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.166 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.164 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.101 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.098 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.075 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.075 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.045 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.044 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_DATA_
reg[3]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.597
  Arrival Time                  0.003
  Slack Time                   -0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.594 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/S |  ^   | SCAN_EN | SDFFSRX2M | 0.003 |   0.003 |    0.597 | 
     | E                                                  |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.594 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.594 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.575 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.574 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.561 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.561 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.475 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.475 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.418 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.418 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.323 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.323 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.223 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.221 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.166 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.164 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.101 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.098 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.075 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.075 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.045 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.044 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_DATA_
reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.597
  Arrival Time                  0.003
  Slack Time                   -0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.594 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/S |  ^   | SCAN_EN | SDFFSRX2M | 0.003 |   0.003 |    0.597 | 
     | E                                                  |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.594 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.594 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.575 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.574 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.561 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.561 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.475 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.475 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.418 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.418 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.323 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.323 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.222 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.221 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.166 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.164 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.101 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.098 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.075 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.075 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.045 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.044 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_DATA_
reg[5]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.597
  Arrival Time                  0.003
  Slack Time                   -0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.593 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/S |  ^   | SCAN_EN | SDFFSRX2M | 0.003 |   0.003 |    0.597 | 
     | E                                                  |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.574 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.574 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.560 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.560 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.418 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.418 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.323 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.323 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.222 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.221 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.166 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.164 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.100 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.097 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.075 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.075 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.044 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.044 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_DATA_
reg[4]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.597
  Arrival Time                  0.003
  Slack Time                   -0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.593 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/S |  ^   | SCAN_EN | SDFFSRX2M | 0.004 |   0.003 |    0.597 | 
     | E                                                  |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.574 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.573 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.560 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.560 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.370 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.275 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.222 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.220 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.165 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.163 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.100 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.097 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.044 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.043 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_DATA_
reg[6]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.596
  Arrival Time                  0.004
  Slack Time                   -0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.593 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/S |  ^   | SCAN_EN | SDFFSRX2M | 0.004 |   0.004 |    0.596 | 
     | E                                                  |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.574 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.573 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.560 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.560 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.222 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.220 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.165 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.163 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.100 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.097 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.044 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.043 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_DATA_
reg[7]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.549
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.596
  Arrival Time                  0.004
  Slack Time                   -0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.593 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/S |  ^   | SCAN_EN | SDFFSRX2M | 0.004 |   0.004 |    0.596 | 
     | E                                                  |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.574 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.573 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.560 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.560 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.221 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.220 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.165 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.163 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.100 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.097 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.044 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.000 |   0.549 |   -0.043 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_DATA_
reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.596
  Arrival Time                  0.004
  Slack Time                   -0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.593 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/S |  ^   | SCAN_EN | SDFFSRX2M | 0.004 |   0.004 |    0.596 | 
     | E                                                  |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.593 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.574 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.573 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.560 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.560 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.474 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.221 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.220 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.165 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.163 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.099 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.097 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.044 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.043 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/
bit_count_reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SE (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.596
  Arrival Time                  0.004
  Slack Time                   -0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.592 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | SCAN_EN | SDFFSRX2M | 0.004 |   0.004 |    0.596 | 
     | eg[2]/SE                                           |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.592 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.592 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.573 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.572 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.559 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.559 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.473 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.473 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.322 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.221 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.220 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.165 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.163 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.099 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.096 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.074 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.043 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.043 | 
     | eg[2]/CK                                           |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_uart_fsm/current_
state_reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                                (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.596
  Arrival Time                  0.004
  Slack Time                   -0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.592 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0 |  ^   | SCAN_EN | SDFFSRX2M | 0.004 |   0.004 |    0.596 | 
     | ]/SE                                               |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.592 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.592 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.573 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.572 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.559 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.559 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.473 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.473 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.417 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.369 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.321 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.321 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.274 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.221 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.220 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.165 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.163 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.099 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.096 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.073 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.073 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.043 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0 |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |   -0.043 | 
     | ]/CK                                               |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_strt_chk/strt_
glitch_reg/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SE (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                           (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.593
  Arrival Time                  0.004
  Slack Time                   -0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |         |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                           |  ^   | SCAN_EN |           |       |   0.000 |    0.589 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SE |  ^   | SCAN_EN | SDFFSRX1M | 0.004 |   0.004 |    0.593 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                      |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                          |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.589 | 
     | SCAN_CLK__L1_I0/A                                 |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.589 | 
     | SCAN_CLK__L1_I0/Y                                 |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.570 | 
     | SCAN_CLK__L2_I0/A                                 |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.569 | 
     | SCAN_CLK__L2_I0/Y                                 |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.556 | 
     | U28/B                                             |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.556 | 
     | U28/Y                                             |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.470 | 
     | uart_scan_clk__L1_I0/A                            |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.470 | 
     | uart_scan_clk__L1_I0/Y                            |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.413 | 
     | uart_scan_clk__L2_I0/A                            |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.413 | 
     | uart_scan_clk__L2_I0/Y                            |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.366 | 
     | uart_scan_clk__L3_I0/A                            |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.366 | 
     | uart_scan_clk__L3_I0/Y                            |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.318 | 
     | uart_scan_clk__L4_I0/A                            |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.318 | 
     | uart_scan_clk__L4_I0/Y                            |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.271 | 
     | uart_scan_clk__L5_I0/A                            |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.271 | 
     | uart_scan_clk__L5_I0/Y                            |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.218 | 
     | uart_scan_clk__L6_I0/A                            |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.216 | 
     | uart_scan_clk__L6_I0/Y                            |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.161 | 
     | uart_scan_clk__L7_I0/A                            |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.159 | 
     | uart_scan_clk__L7_I0/Y                            |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.096 | 
     | uart_scan_clk__L8_I0/A                            |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.093 | 
     | uart_scan_clk__L8_I0/Y                            |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.070 | 
     | uart_scan_clk__L9_I0/A                            |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.070 | 
     | uart_scan_clk__L9_I0/Y                            |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.040 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK |  ^   | uart_scan_clk__L9_N0 | SDFFSRX1M  | 0.001 |   0.550 |   -0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/
sampled_bit_reg/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SE (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_EN                                                (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.593
  Arrival Time                  0.004
  Slack Time                   -0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------+-----------+-------+---------+----------| 
     | SCAN_EN                                            |  ^   | SCAN_EN |           |       |   0.000 |    0.589 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_re |  ^   | SCAN_EN | SDFFSRX1M | 0.004 |   0.004 |    0.593 | 
     | g/SE                                               |      |         |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.589 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.589 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.570 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.569 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.556 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.556 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.470 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.470 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.413 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.413 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.366 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.366 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.318 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.318 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.271 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.271 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.218 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.216 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.161 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.159 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |   -0.096 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |   -0.093 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |   -0.070 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |   -0.070 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |   -0.040 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_re |  ^   | uart_scan_clk__L9_N0 | SDFFSRX1M  | 0.001 |   0.550 |   -0.039 | 
     | g/CK                                               |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin U1_RST_SYNC/meta_flop_reg/CK 
Endpoint:   U1_RST_SYNC/meta_flop_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: TEST_MODE                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Removal                      -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.594
  Arrival Time                  0.108
  Slack Time                   -0.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | TEST_MODE                    |  ^   | TEST_MODE      |           |       |   0.000 |    0.486 | 
     | U22/S0                       |  ^   | TEST_MODE      | MX2X2M    | 0.001 |   0.001 |    0.487 | 
     | U22/Y                        |  ^   | ref_n_scan_rst | MX2X2M    | 0.107 |   0.108 |    0.594 | 
     | U1_RST_SYNC/meta_flop_reg/RN |  ^   | ref_n_scan_rst | SDFFRQX2M | 0.000 |   0.108 |    0.594 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.486 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.486 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.467 | 
     | SCAN_CLK__L2_I1/A            |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.466 | 
     | SCAN_CLK__L2_I1/Y            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.418 | 
     | SCAN_CLK__L3_I0/A            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.418 | 
     | SCAN_CLK__L3_I0/Y            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.363 | 
     | SCAN_CLK__L4_I0/A            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.362 | 
     | SCAN_CLK__L4_I0/Y            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.303 | 
     | SCAN_CLK__L5_I0/A            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.302 | 
     | SCAN_CLK__L5_I0/Y            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.245 | 
     | SCAN_CLK__L6_I0/A            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.245 | 
     | SCAN_CLK__L6_I0/Y            |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.178 | 
     | SCAN_CLK__L7_I0/A            |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.175 | 
     | SCAN_CLK__L7_I0/Y            |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.152 | 
     | U27/B                        |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.151 | 
     | U27/Y                        |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.077 | 
     | ref_scan_clk__L1_I0/A        |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.077 | 
     | ref_scan_clk__L1_I0/Y        |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.015 | 
     | ref_scan_clk__L2_I0/A        |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.014 | 
     | ref_scan_clk__L2_I0/Y        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |    0.024 | 
     | ref_scan_clk__L3_I1/A        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |    0.028 | 
     | ref_scan_clk__L3_I1/Y        |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |    0.074 | 
     | U1_RST_SYNC/meta_flop_reg/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX2M  | 0.006 |   0.566 |    0.080 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin U1_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U1_RST_SYNC/sync_flop_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: TEST_MODE                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.566
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  0.108
  Slack Time                   -0.483
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | TEST_MODE                    |  ^   | TEST_MODE      |           |       |   0.000 |    0.483 | 
     | U22/S0                       |  ^   | TEST_MODE      | MX2X2M    | 0.001 |   0.001 |    0.484 | 
     | U22/Y                        |  ^   | ref_n_scan_rst | MX2X2M    | 0.107 |   0.108 |    0.590 | 
     | U1_RST_SYNC/sync_flop_reg/RN |  ^   | ref_n_scan_rst | SDFFRQX1M | 0.000 |   0.108 |    0.590 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK            |            |       |   0.000 |   -0.483 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK            | CLKINVX40M | 0.000 |   0.000 |   -0.483 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0     | CLKINVX40M | 0.019 |   0.019 |   -0.464 | 
     | SCAN_CLK__L2_I1/A            |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M | 0.001 |   0.020 |   -0.463 | 
     | SCAN_CLK__L2_I1/Y            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.048 |   0.068 |   -0.415 | 
     | SCAN_CLK__L3_I0/A            |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M | 0.000 |   0.068 |   -0.415 | 
     | SCAN_CLK__L3_I0/Y            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.056 |   0.124 |   -0.359 | 
     | SCAN_CLK__L4_I0/A            |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M | 0.001 |   0.125 |   -0.358 | 
     | SCAN_CLK__L4_I0/Y            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.058 |   0.183 |   -0.300 | 
     | SCAN_CLK__L5_I0/A            |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M | 0.001 |   0.184 |   -0.299 | 
     | SCAN_CLK__L5_I0/Y            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.057 |   0.241 |   -0.242 | 
     | SCAN_CLK__L6_I0/A            |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M | 0.000 |   0.241 |   -0.242 | 
     | SCAN_CLK__L6_I0/Y            |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M | 0.068 |   0.309 |   -0.174 | 
     | SCAN_CLK__L7_I0/A            |  v   | SCAN_CLK__L6_N0     | CLKINVX40M | 0.003 |   0.312 |   -0.171 | 
     | SCAN_CLK__L7_I0/Y            |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M | 0.023 |   0.335 |   -0.148 | 
     | U27/B                        |  ^   | SCAN_CLK__L7_N0     | MX2X6M     | 0.001 |   0.336 |   -0.147 | 
     | U27/Y                        |  ^   | ref_scan_clk        | MX2X6M     | 0.074 |   0.409 |   -0.074 | 
     | ref_scan_clk__L1_I0/A        |  ^   | ref_scan_clk        | CLKBUFX32M | 0.000 |   0.409 |   -0.074 | 
     | ref_scan_clk__L1_I0/Y        |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M | 0.062 |   0.471 |   -0.011 | 
     | ref_scan_clk__L2_I0/A        |  ^   | ref_scan_clk__L1_N0 | CLKINVX40M | 0.001 |   0.473 |   -0.010 | 
     | ref_scan_clk__L2_I0/Y        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.037 |   0.510 |    0.027 | 
     | ref_scan_clk__L3_I1/A        |  v   | ref_scan_clk__L2_N0 | CLKINVX40M | 0.005 |   0.515 |    0.032 | 
     | ref_scan_clk__L3_I1/Y        |  ^   | ref_scan_clk__L3_N1 | CLKINVX40M | 0.045 |   0.560 |    0.078 | 
     | U1_RST_SYNC/sync_flop_reg/CK |  ^   | ref_scan_clk__L3_N1 | SDFFRQX1M  | 0.006 |   0.566 |    0.084 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin U0_RST_SYNC/meta_flop_reg/CK 
Endpoint:   U0_RST_SYNC/meta_flop_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: TEST_MODE                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.577
  Arrival Time                  0.108
  Slack Time                   -0.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | TEST_MODE                    |  ^   | TEST_MODE      |           |       |   0.000 |    0.469 | 
     | U22/S0                       |  ^   | TEST_MODE      | MX2X2M    | 0.001 |   0.001 |    0.470 | 
     | U22/Y                        |  ^   | ref_n_scan_rst | MX2X2M    | 0.107 |   0.108 |    0.577 | 
     | U0_RST_SYNC/meta_flop_reg/RN |  ^   | ref_n_scan_rst | SDFFRQX2M | 0.000 |   0.108 |    0.577 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                              |      |                      |            |       |  Time   |   Time   | 
     |------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.469 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.469 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.450 | 
     | SCAN_CLK__L2_I0/A            |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.450 | 
     | SCAN_CLK__L2_I0/Y            |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.436 | 
     | U28/B                        |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.436 | 
     | U28/Y                        |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.350 | 
     | uart_scan_clk__L1_I0/A       |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.350 | 
     | uart_scan_clk__L1_I0/Y       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.294 | 
     | uart_scan_clk__L2_I0/A       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.294 | 
     | uart_scan_clk__L2_I0/Y       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.246 | 
     | uart_scan_clk__L3_I0/A       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.246 | 
     | uart_scan_clk__L3_I0/Y       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.199 | 
     | uart_scan_clk__L4_I0/A       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.199 | 
     | uart_scan_clk__L4_I0/Y       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.151 | 
     | uart_scan_clk__L5_I0/A       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.151 | 
     | uart_scan_clk__L5_I0/Y       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.098 | 
     | uart_scan_clk__L6_I0/A       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.097 | 
     | uart_scan_clk__L6_I0/Y       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.042 | 
     | uart_scan_clk__L7_I0/A       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.040 | 
     | uart_scan_clk__L7_I0/Y       |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.024 | 
     | uart_scan_clk__L8_I0/A       |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.027 | 
     | uart_scan_clk__L8_I0/Y       |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.049 | 
     | uart_scan_clk__L9_I0/A       |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.049 | 
     | uart_scan_clk__L9_I0/Y       |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.080 | 
     | U0_RST_SYNC/meta_flop_reg/CK |  ^   | uart_scan_clk__L9_N0 | SDFFRQX2M  | 0.001 |   0.550 |    0.080 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin U0_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U0_RST_SYNC/sync_flop_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: TEST_MODE                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.573
  Arrival Time                  0.108
  Slack Time                   -0.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | TEST_MODE                    |  ^   | TEST_MODE      |           |       |   0.000 |    0.466 | 
     | U22/S0                       |  ^   | TEST_MODE      | MX2X2M    | 0.001 |   0.001 |    0.466 | 
     | U22/Y                        |  ^   | ref_n_scan_rst | MX2X2M    | 0.107 |   0.108 |    0.573 | 
     | U0_RST_SYNC/sync_flop_reg/RN |  ^   | ref_n_scan_rst | SDFFRQX1M | 0.000 |   0.108 |    0.573 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                              |      |                      |            |       |  Time   |   Time   | 
     |------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                     |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.466 | 
     | SCAN_CLK__L1_I0/A            |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.466 | 
     | SCAN_CLK__L1_I0/Y            |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.447 | 
     | SCAN_CLK__L2_I0/A            |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.446 | 
     | SCAN_CLK__L2_I0/Y            |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.433 | 
     | U28/B                        |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.433 | 
     | U28/Y                        |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.347 | 
     | uart_scan_clk__L1_I0/A       |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.347 | 
     | uart_scan_clk__L1_I0/Y       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.290 | 
     | uart_scan_clk__L2_I0/A       |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.290 | 
     | uart_scan_clk__L2_I0/Y       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.242 | 
     | uart_scan_clk__L3_I0/A       |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.242 | 
     | uart_scan_clk__L3_I0/Y       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.195 | 
     | uart_scan_clk__L4_I0/A       |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.195 | 
     | uart_scan_clk__L4_I0/Y       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |   -0.147 | 
     | uart_scan_clk__L5_I0/A       |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |   -0.147 | 
     | uart_scan_clk__L5_I0/Y       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |   -0.094 | 
     | uart_scan_clk__L6_I0/A       |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |   -0.093 | 
     | uart_scan_clk__L6_I0/Y       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |   -0.038 | 
     | uart_scan_clk__L7_I0/A       |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |   -0.036 | 
     | uart_scan_clk__L7_I0/Y       |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.028 | 
     | uart_scan_clk__L8_I0/A       |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.030 | 
     | uart_scan_clk__L8_I0/Y       |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.053 | 
     | uart_scan_clk__L9_I0/A       |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.053 | 
     | uart_scan_clk__L9_I0/Y       |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.083 | 
     | U0_RST_SYNC/sync_flop_reg/CK |  ^   | uart_scan_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.550 |    0.084 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Clock Gating Hold Check with Pin U0_CLK_GATE/U0_TLATNCAX12M/
CK 
Endpoint:   U0_CLK_GATE/U0_TLATNCAX12M/E (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: TEST_MODE                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.473
+ Clock Gating Hold             0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.605
  Arrival Time                  0.181
  Slack Time                   -0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                              |      |                     |             |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | TEST_MODE                    |  v   | TEST_MODE           |             |       |   0.000 |    0.424 | 
     | U19/B                        |  v   | TEST_MODE           | OR2X2M      | 0.002 |   0.002 |    0.427 | 
     | U19/Y                        |  v   | _3_net_             | OR2X2M      | 0.072 |   0.074 |    0.498 | 
     | U0_CLK_GATE/U1/A             |  v   | _3_net_             | OR2X2M      | 0.000 |   0.074 |    0.498 | 
     | U0_CLK_GATE/U1/Y             |  v   | U0_CLK_GATE/_0_net_ | OR2X2M      | 0.107 |   0.181 |    0.605 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/E |  v   | U0_CLK_GATE/_0_net_ | TLATNCAX20M | 0.000 |   0.181 |    0.605 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin              | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                               |      |                     |             |       |  Time   |   Time   | 
     |-------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | SCAN_CLK                      |  ^   | SCAN_CLK            |             |       |   0.000 |   -0.424 | 
     | SCAN_CLK__L1_I0/A             |  ^   | SCAN_CLK            | CLKINVX40M  | 0.000 |   0.000 |   -0.424 | 
     | SCAN_CLK__L1_I0/Y             |  v   | SCAN_CLK__L1_N0     | CLKINVX40M  | 0.019 |   0.019 |   -0.405 | 
     | SCAN_CLK__L2_I1/A             |  v   | SCAN_CLK__L1_N0     | CLKBUFX20M  | 0.001 |   0.020 |   -0.404 | 
     | SCAN_CLK__L2_I1/Y             |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M  | 0.048 |   0.068 |   -0.356 | 
     | SCAN_CLK__L3_I0/A             |  v   | SCAN_CLK__L2_N1     | CLKBUFX20M  | 0.000 |   0.068 |   -0.356 | 
     | SCAN_CLK__L3_I0/Y             |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M  | 0.056 |   0.124 |   -0.301 | 
     | SCAN_CLK__L4_I0/A             |  v   | SCAN_CLK__L3_N0     | CLKBUFX20M  | 0.001 |   0.125 |   -0.300 | 
     | SCAN_CLK__L4_I0/Y             |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M  | 0.058 |   0.183 |   -0.241 | 
     | SCAN_CLK__L5_I0/A             |  v   | SCAN_CLK__L4_N0     | CLKBUFX20M  | 0.001 |   0.184 |   -0.240 | 
     | SCAN_CLK__L5_I0/Y             |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M  | 0.057 |   0.241 |   -0.183 | 
     | SCAN_CLK__L6_I0/A             |  v   | SCAN_CLK__L5_N0     | CLKBUFX20M  | 0.000 |   0.241 |   -0.183 | 
     | SCAN_CLK__L6_I0/Y             |  v   | SCAN_CLK__L6_N0     | CLKBUFX20M  | 0.068 |   0.309 |   -0.116 | 
     | SCAN_CLK__L7_I0/A             |  v   | SCAN_CLK__L6_N0     | CLKINVX40M  | 0.003 |   0.312 |   -0.113 | 
     | SCAN_CLK__L7_I0/Y             |  ^   | SCAN_CLK__L7_N0     | CLKINVX40M  | 0.023 |   0.335 |   -0.090 | 
     | U27/B                         |  ^   | SCAN_CLK__L7_N0     | MX2X6M      | 0.001 |   0.336 |   -0.089 | 
     | U27/Y                         |  ^   | ref_scan_clk        | MX2X6M      | 0.074 |   0.409 |   -0.015 | 
     | ref_scan_clk__L1_I0/A         |  ^   | ref_scan_clk        | CLKBUFX32M  | 0.000 |   0.409 |   -0.015 | 
     | ref_scan_clk__L1_I0/Y         |  ^   | ref_scan_clk__L1_N0 | CLKBUFX32M  | 0.062 |   0.471 |    0.047 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK |  ^   | ref_scan_clk__L1_N0 | TLATNCAX20M | 0.002 |   0.473 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_
DATA_reg[1]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: TEST_MODE                                           (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.622
  Arrival Time                  0.303
  Slack Time                   -0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | TEST_MODE                                          |  ^   | TEST_MODE     |           |       |   0.000 |    0.319 | 
     | U24/S0                                             |  ^   | TEST_MODE     | MX2X6M    | 0.001 |   0.001 |    0.320 | 
     | U24/Y                                              |  ^   | uart_scan_rst | MX2X6M    | 0.298 |   0.300 |    0.618 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/R |  ^   | uart_scan_rst | SDFFSRX2M | 0.004 |   0.303 |    0.622 | 
     | N                                                  |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.319 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.319 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.300 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.299 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.286 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.286 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.200 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.200 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.143 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.143 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.095 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.095 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.048 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.048 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |    0.000 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.000 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |    0.053 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |    0.054 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |    0.109 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |    0.111 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.175 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.177 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.200 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.200 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.230 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |    0.231 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_
DATA_reg[3]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: TEST_MODE                                           (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.622
  Arrival Time                  0.304
  Slack Time                   -0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | TEST_MODE                                          |  ^   | TEST_MODE     |           |       |   0.000 |    0.318 | 
     | U24/S0                                             |  ^   | TEST_MODE     | MX2X6M    | 0.001 |   0.001 |    0.319 | 
     | U24/Y                                              |  ^   | uart_scan_rst | MX2X6M    | 0.298 |   0.300 |    0.618 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/R |  ^   | uart_scan_rst | SDFFSRX2M | 0.004 |   0.304 |    0.622 | 
     | N                                                  |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.318 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.318 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.299 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.298 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.285 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.285 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.199 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.199 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.142 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.142 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.094 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.094 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.047 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.047 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |    0.001 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.001 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |    0.053 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |    0.055 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |    0.110 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |    0.112 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.175 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.178 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.201 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.201 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.231 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |    0.232 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_
DATA_reg[4]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: TEST_MODE                                           (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.621
  Arrival Time                  0.304
  Slack Time                   -0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | TEST_MODE                                          |  ^   | TEST_MODE     |           |       |   0.000 |    0.318 | 
     | U24/S0                                             |  ^   | TEST_MODE     | MX2X6M    | 0.001 |   0.001 |    0.319 | 
     | U24/Y                                              |  ^   | uart_scan_rst | MX2X6M    | 0.298 |   0.300 |    0.617 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/R |  ^   | uart_scan_rst | SDFFSRX2M | 0.004 |   0.304 |    0.621 | 
     | N                                                  |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.318 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.318 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.299 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.298 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.285 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.285 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.199 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.199 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.142 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.142 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.094 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.094 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.047 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.047 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |    0.001 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.001 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |    0.053 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |    0.055 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |    0.110 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |    0.112 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.175 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.178 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.201 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.201 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.231 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |    0.232 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_
DATA_reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: TEST_MODE                                           (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.622
  Arrival Time                  0.304
  Slack Time                   -0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | TEST_MODE                                          |  ^   | TEST_MODE     |           |       |   0.000 |    0.318 | 
     | U24/S0                                             |  ^   | TEST_MODE     | MX2X6M    | 0.001 |   0.001 |    0.319 | 
     | U24/Y                                              |  ^   | uart_scan_rst | MX2X6M    | 0.298 |   0.300 |    0.617 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/R |  ^   | uart_scan_rst | SDFFSRX2M | 0.004 |   0.304 |    0.622 | 
     | N                                                  |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.318 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.318 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.299 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.298 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.285 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.285 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.199 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.199 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.142 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.142 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.094 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.094 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.047 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.047 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |    0.001 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.001 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |    0.054 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |    0.055 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |    0.110 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |    0.112 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.175 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.178 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.201 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.201 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.231 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |    0.232 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_
DATA_reg[5]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: TEST_MODE                                           (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.622
  Arrival Time                  0.305
  Slack Time                   -0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | TEST_MODE                                          |  ^   | TEST_MODE     |           |       |   0.000 |    0.316 | 
     | U24/S0                                             |  ^   | TEST_MODE     | MX2X6M    | 0.001 |   0.001 |    0.318 | 
     | U24/Y                                              |  ^   | uart_scan_rst | MX2X6M    | 0.298 |   0.300 |    0.616 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/R |  ^   | uart_scan_rst | SDFFSRX2M | 0.006 |   0.305 |    0.622 | 
     | N                                                  |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.316 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.316 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.297 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.296 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.283 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.283 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.197 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.197 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.141 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.141 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.093 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.093 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.046 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.046 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |    0.002 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.002 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |    0.055 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |    0.056 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |    0.111 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |    0.113 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.177 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.180 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.202 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.202 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.233 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |    0.233 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_
DATA_reg[6]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: TEST_MODE                                           (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.621
  Arrival Time                  0.306
  Slack Time                   -0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | TEST_MODE                                          |  ^   | TEST_MODE     |           |       |   0.000 |    0.315 | 
     | U24/S0                                             |  ^   | TEST_MODE     | MX2X6M    | 0.001 |   0.001 |    0.317 | 
     | U24/Y                                              |  ^   | uart_scan_rst | MX2X6M    | 0.298 |   0.300 |    0.615 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/R |  ^   | uart_scan_rst | SDFFSRX2M | 0.007 |   0.306 |    0.621 | 
     | N                                                  |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.315 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.315 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.296 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.295 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.282 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.282 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.196 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.196 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.140 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.140 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.092 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.092 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.045 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.045 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |    0.003 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.003 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |    0.056 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |    0.057 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |    0.112 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |    0.114 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.178 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.181 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.203 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.203 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.234 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |    0.234 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_
DATA_reg[7]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: TEST_MODE                                           (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.549
+ Removal                      -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.621
  Arrival Time                  0.307
  Slack Time                   -0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | TEST_MODE                                          |  ^   | TEST_MODE     |           |       |   0.000 |    0.314 | 
     | U24/S0                                             |  ^   | TEST_MODE     | MX2X6M    | 0.001 |   0.001 |    0.316 | 
     | U24/Y                                              |  ^   | uart_scan_rst | MX2X6M    | 0.298 |   0.300 |    0.614 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/R |  ^   | uart_scan_rst | SDFFSRX2M | 0.007 |   0.307 |    0.621 | 
     | N                                                  |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.314 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.314 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.295 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.294 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.281 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.281 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.195 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.195 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.139 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.139 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.091 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.091 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.044 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.044 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |    0.004 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.004 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |    0.057 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |    0.058 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |    0.113 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |    0.115 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.179 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.182 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.204 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.204 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.235 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.000 |   0.549 |    0.235 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin U0_UART/U0_UART_RX/U0_deserializer/P_
DATA_reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: TEST_MODE                                           (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: hold_analysis_view
Other End Arrival Time          0.550
+ Removal                      -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.621
  Arrival Time                  0.307
  Slack Time                   -0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | TEST_MODE                                          |  ^   | TEST_MODE     |           |       |   0.000 |    0.314 | 
     | U24/S0                                             |  ^   | TEST_MODE     | MX2X6M    | 0.001 |   0.001 |    0.315 | 
     | U24/Y                                              |  ^   | uart_scan_rst | MX2X6M    | 0.298 |   0.300 |    0.614 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/R |  ^   | uart_scan_rst | SDFFSRX2M | 0.008 |   0.307 |    0.621 | 
     | N                                                  |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK             |            |       |   0.000 |   -0.314 | 
     | SCAN_CLK__L1_I0/A                                  |  ^   | SCAN_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.314 | 
     | SCAN_CLK__L1_I0/Y                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX40M | 0.019 |   0.019 |   -0.295 | 
     | SCAN_CLK__L2_I0/A                                  |  v   | SCAN_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.020 |   -0.294 | 
     | SCAN_CLK__L2_I0/Y                                  |  ^   | SCAN_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.033 |   -0.281 | 
     | U28/B                                              |  ^   | SCAN_CLK__L2_N0      | MX2X8M     | 0.000 |   0.033 |   -0.281 | 
     | U28/Y                                              |  ^   | uart_scan_clk        | MX2X8M     | 0.086 |   0.119 |   -0.195 | 
     | uart_scan_clk__L1_I0/A                             |  ^   | uart_scan_clk        | CLKBUFX24M | 0.000 |   0.119 |   -0.195 | 
     | uart_scan_clk__L1_I0/Y                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.176 |   -0.138 | 
     | uart_scan_clk__L2_I0/A                             |  ^   | uart_scan_clk__L1_N0 | CLKBUFX24M | 0.000 |   0.176 |   -0.138 | 
     | uart_scan_clk__L2_I0/Y                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.048 |   0.224 |   -0.090 | 
     | uart_scan_clk__L3_I0/A                             |  ^   | uart_scan_clk__L2_N0 | CLKBUFX24M | 0.000 |   0.224 |   -0.090 | 
     | uart_scan_clk__L3_I0/Y                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.047 |   0.271 |   -0.043 | 
     | uart_scan_clk__L4_I0/A                             |  ^   | uart_scan_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.271 |   -0.043 | 
     | uart_scan_clk__L4_I0/Y                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.048 |   0.319 |    0.005 | 
     | uart_scan_clk__L5_I0/A                             |  ^   | uart_scan_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.005 | 
     | uart_scan_clk__L5_I0/Y                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.053 |   0.371 |    0.057 | 
     | uart_scan_clk__L6_I0/A                             |  ^   | uart_scan_clk__L5_N0 | CLKBUFX24M | 0.001 |   0.373 |    0.059 | 
     | uart_scan_clk__L6_I0/Y                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX24M | 0.055 |   0.428 |    0.114 | 
     | uart_scan_clk__L7_I0/A                             |  ^   | uart_scan_clk__L6_N0 | CLKBUFX20M | 0.002 |   0.430 |    0.116 | 
     | uart_scan_clk__L7_I0/Y                             |  ^   | uart_scan_clk__L7_N0 | CLKBUFX20M | 0.064 |   0.493 |    0.179 | 
     | uart_scan_clk__L8_I0/A                             |  ^   | uart_scan_clk__L7_N0 | CLKINVX40M | 0.003 |   0.496 |    0.182 | 
     | uart_scan_clk__L8_I0/Y                             |  v   | uart_scan_clk__L8_N0 | CLKINVX40M | 0.023 |   0.519 |    0.205 | 
     | uart_scan_clk__L9_I0/A                             |  v   | uart_scan_clk__L8_N0 | CLKINVX32M | 0.000 |   0.519 |    0.205 | 
     | uart_scan_clk__L9_I0/Y                             |  ^   | uart_scan_clk__L9_N0 | CLKINVX32M | 0.030 |   0.549 |    0.235 | 
     | U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/C |  ^   | uart_scan_clk__L9_N0 | SDFFSRX2M  | 0.001 |   0.550 |    0.236 | 
     | K                                                  |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

