
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.6.1810 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vlogan -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work \
work -override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM \
/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv \
/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv \
/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv \
/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv \
-F /home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/build_sim/rtl/includes.txt \
-F /home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/build_sim/vlog_files.list \
-l vlogan-afu.log
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -O -I/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/include \
-Mldflags= -Wl,-E,-rpath /eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib \
-Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" \
-Mcsrc="" -Msyslibs=-lncurses -L/usr/X11R6/lib64 -lX11 -ldl -ldl  -l vlogan-afu.log \
-Xvlogan=0x1 -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work=work \
-override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM \
/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv \
/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv \
/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv \
/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv \
-F /home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/build_sim/rtl/includes.txt \
-F /home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/build_sim/vlog_files.list \
+mixedhdl2  

Warning-[BMII] Bad message id
  Message id 'CAWM' specified after '+lint' is not a lint message ID, ignored.


################# <-file/-f contents> ########################
-F /home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/build_sim/rtl/includes.txt
        +incdir+.
        -F platform_if_includes.txt // No such file or directory
-F /home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/build_sim/vlog_files.list
        /home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/hw/rtl/cci_hello_afu.sv

################# <-file/-f ends> ########################

Parsing design file '/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv'
Parsing design file '/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv'
Parsing design file '/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv'
Parsing design file '/home/Daniel/altera_pro/16.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv'
Parsing design file '/home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/hw/rtl/cci_hello_afu.sv'
Parsing included file '/usr/local/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/build_sim/rtl/./platform_afu_top_config.vh'.
Back to file '/usr/local/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/usr/local/share/opae/platform/platform_if/sim/../rtl/platform_if_macros.vh'.
Back to file '/usr/local/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/usr/local/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/usr/local/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh, 38
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.

Parsing included file '/usr/local/share/opae/platform/platform_if/sim/../rtl/device_if/avalon_mem_if.vh'.
Back to file '/usr/local/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.
Back to file '/usr/local/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/hw/rtl/cci_hello_afu.sv'.
Parsing included file '/home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/build_sim/rtl/./afu_json_info.vh'.
Back to file '/home/Daniel/Desktop/OPAE_Development/OPAE_multiplication/basic/hw/rtl/cci_hello_afu.sv'.
