#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f671056cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f67109ad90_0 .net "PC", 31 0, v000001f671095bc0_0;  1 drivers
v000001f67109ae30_0 .var "clk", 0 0;
v000001f67109aed0_0 .net "clkout", 0 0, L_000001f67109cbe0;  1 drivers
v000001f67109b290_0 .net "cycles_consumed", 31 0, v000001f67109ab10_0;  1 drivers
v000001f67109a390_0 .var "rst", 0 0;
S_000001f671057010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f671056cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f67106f3d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f67106f408 .param/l "add" 0 4 5, C4<100000>;
P_000001f67106f440 .param/l "addi" 0 4 8, C4<001000>;
P_000001f67106f478 .param/l "addu" 0 4 5, C4<100001>;
P_000001f67106f4b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f67106f4e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f67106f520 .param/l "beq" 0 4 10, C4<000100>;
P_000001f67106f558 .param/l "bne" 0 4 10, C4<000101>;
P_000001f67106f590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f67106f5c8 .param/l "j" 0 4 12, C4<000010>;
P_000001f67106f600 .param/l "jal" 0 4 12, C4<000011>;
P_000001f67106f638 .param/l "jr" 0 4 6, C4<001000>;
P_000001f67106f670 .param/l "lw" 0 4 8, C4<100011>;
P_000001f67106f6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f67106f6e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f67106f718 .param/l "ori" 0 4 8, C4<001101>;
P_000001f67106f750 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f67106f788 .param/l "sll" 0 4 6, C4<000000>;
P_000001f67106f7c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f67106f7f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f67106f830 .param/l "srl" 0 4 6, C4<000010>;
P_000001f67106f868 .param/l "sub" 0 4 5, C4<100010>;
P_000001f67106f8a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f67106f8d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f67106f910 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f67106f948 .param/l "xori" 0 4 8, C4<001110>;
L_000001f67109c7f0 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109ca90 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109cb70 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109c0f0 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109cf60 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109c1d0 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109c080 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109c390 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109cbe0 .functor OR 1, v000001f67109ae30_0, v000001f671062d10_0, C4<0>, C4<0>;
L_000001f67109cb00 .functor OR 1, L_000001f67111dee0, L_000001f67111ec00, C4<0>, C4<0>;
L_000001f67109c470 .functor AND 1, L_000001f67111eac0, L_000001f67111ede0, C4<1>, C4<1>;
L_000001f67109c550 .functor NOT 1, v000001f67109a390_0, C4<0>, C4<0>, C4<0>;
L_000001f67109c630 .functor OR 1, L_000001f67111fba0, L_000001f67111f600, C4<0>, C4<0>;
L_000001f67109cc50 .functor OR 1, L_000001f67109c630, L_000001f67111e5c0, C4<0>, C4<0>;
L_000001f67109c8d0 .functor OR 1, L_000001f67111fd80, L_000001f6711304a0, C4<0>, C4<0>;
L_000001f67109ccc0 .functor AND 1, L_000001f67111fc40, L_000001f67109c8d0, C4<1>, C4<1>;
L_000001f67109ce10 .functor OR 1, L_000001f671131260, L_000001f671130b80, C4<0>, C4<0>;
L_000001f67109cd30 .functor AND 1, L_000001f6711300e0, L_000001f67109ce10, C4<1>, C4<1>;
L_000001f67109c4e0 .functor NOT 1, L_000001f67109cbe0, C4<0>, C4<0>, C4<0>;
v000001f6710945e0_0 .net "ALUOp", 3 0, v000001f671063a30_0;  1 drivers
v000001f6710947c0_0 .net "ALUResult", 31 0, v000001f671094ea0_0;  1 drivers
v000001f671094860_0 .net "ALUSrc", 0 0, v000001f6710632b0_0;  1 drivers
v000001f671096ff0_0 .net "ALUin2", 31 0, L_000001f671130c20;  1 drivers
v000001f671097e50_0 .net "MemReadEn", 0 0, v000001f671063030_0;  1 drivers
v000001f671096050_0 .net "MemWriteEn", 0 0, v000001f671063d50_0;  1 drivers
v000001f671096870_0 .net "MemtoReg", 0 0, v000001f671063e90_0;  1 drivers
v000001f6710962d0_0 .net "PC", 31 0, v000001f671095bc0_0;  alias, 1 drivers
v000001f6710965f0_0 .net "PCPlus1", 31 0, L_000001f67111f420;  1 drivers
v000001f671096690_0 .net "PCsrc", 0 0, v000001f671094b80_0;  1 drivers
v000001f671097ef0_0 .net "RegDst", 0 0, v000001f671062950_0;  1 drivers
v000001f671096190_0 .net "RegWriteEn", 0 0, v000001f671062c70_0;  1 drivers
v000001f671096a50_0 .net "WriteRegister", 4 0, L_000001f67111f100;  1 drivers
v000001f671097c70_0 .net *"_ivl_0", 0 0, L_000001f67109c7f0;  1 drivers
L_000001f6710d1ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f671096d70_0 .net/2u *"_ivl_10", 4 0, L_000001f6710d1ec0;  1 drivers
L_000001f6710d22b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671097270_0 .net *"_ivl_101", 15 0, L_000001f6710d22b0;  1 drivers
v000001f671096b90_0 .net *"_ivl_102", 31 0, L_000001f67111fa60;  1 drivers
L_000001f6710d22f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6710960f0_0 .net *"_ivl_105", 25 0, L_000001f6710d22f8;  1 drivers
L_000001f6710d2340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671096eb0_0 .net/2u *"_ivl_106", 31 0, L_000001f6710d2340;  1 drivers
v000001f671096410_0 .net *"_ivl_108", 0 0, L_000001f67111eac0;  1 drivers
L_000001f6710d2388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f6710964b0_0 .net/2u *"_ivl_110", 5 0, L_000001f6710d2388;  1 drivers
v000001f671097090_0 .net *"_ivl_112", 0 0, L_000001f67111ede0;  1 drivers
v000001f671096e10_0 .net *"_ivl_115", 0 0, L_000001f67109c470;  1 drivers
v000001f671096730_0 .net *"_ivl_116", 47 0, L_000001f67111fce0;  1 drivers
L_000001f6710d23d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671096910_0 .net *"_ivl_119", 15 0, L_000001f6710d23d0;  1 drivers
L_000001f6710d1f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f6710971d0_0 .net/2u *"_ivl_12", 5 0, L_000001f6710d1f08;  1 drivers
v000001f671097310_0 .net *"_ivl_120", 47 0, L_000001f67111e980;  1 drivers
L_000001f6710d2418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6710969b0_0 .net *"_ivl_123", 15 0, L_000001f6710d2418;  1 drivers
v000001f671096230_0 .net *"_ivl_125", 0 0, L_000001f67111f740;  1 drivers
v000001f671096f50_0 .net *"_ivl_126", 31 0, L_000001f67111e200;  1 drivers
v000001f6710976d0_0 .net *"_ivl_128", 47 0, L_000001f67111e340;  1 drivers
v000001f6710973b0_0 .net *"_ivl_130", 47 0, L_000001f67111ea20;  1 drivers
v000001f671097950_0 .net *"_ivl_132", 47 0, L_000001f67111e020;  1 drivers
v000001f671097450_0 .net *"_ivl_134", 47 0, L_000001f67111df80;  1 drivers
v000001f6710967d0_0 .net *"_ivl_14", 0 0, L_000001f67109b470;  1 drivers
v000001f671097d10_0 .net *"_ivl_140", 0 0, L_000001f67109c550;  1 drivers
L_000001f6710d24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671096cd0_0 .net/2u *"_ivl_142", 31 0, L_000001f6710d24a8;  1 drivers
L_000001f6710d2580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f6710979f0_0 .net/2u *"_ivl_146", 5 0, L_000001f6710d2580;  1 drivers
v000001f671097130_0 .net *"_ivl_148", 0 0, L_000001f67111fba0;  1 drivers
L_000001f6710d25c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f671096550_0 .net/2u *"_ivl_150", 5 0, L_000001f6710d25c8;  1 drivers
v000001f6710974f0_0 .net *"_ivl_152", 0 0, L_000001f67111f600;  1 drivers
v000001f671096af0_0 .net *"_ivl_155", 0 0, L_000001f67109c630;  1 drivers
L_000001f6710d2610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f671096c30_0 .net/2u *"_ivl_156", 5 0, L_000001f6710d2610;  1 drivers
v000001f671097590_0 .net *"_ivl_158", 0 0, L_000001f67111e5c0;  1 drivers
L_000001f6710d1f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f671097630_0 .net/2u *"_ivl_16", 4 0, L_000001f6710d1f50;  1 drivers
v000001f671097770_0 .net *"_ivl_161", 0 0, L_000001f67109cc50;  1 drivers
L_000001f6710d2658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671097810_0 .net/2u *"_ivl_162", 15 0, L_000001f6710d2658;  1 drivers
v000001f6710978b0_0 .net *"_ivl_164", 31 0, L_000001f67111f240;  1 drivers
v000001f671097a90_0 .net *"_ivl_167", 0 0, L_000001f67111e7a0;  1 drivers
v000001f671097b30_0 .net *"_ivl_168", 15 0, L_000001f67111f2e0;  1 drivers
v000001f671097bd0_0 .net *"_ivl_170", 31 0, L_000001f67111f6a0;  1 drivers
v000001f671096370_0 .net *"_ivl_174", 31 0, L_000001f67111f880;  1 drivers
L_000001f6710d26a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671097db0_0 .net *"_ivl_177", 25 0, L_000001f6710d26a0;  1 drivers
L_000001f6710d26e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671099dc0_0 .net/2u *"_ivl_178", 31 0, L_000001f6710d26e8;  1 drivers
v000001f6710995a0_0 .net *"_ivl_180", 0 0, L_000001f67111fc40;  1 drivers
L_000001f6710d2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f6710996e0_0 .net/2u *"_ivl_182", 5 0, L_000001f6710d2730;  1 drivers
v000001f671098420_0 .net *"_ivl_184", 0 0, L_000001f67111fd80;  1 drivers
L_000001f6710d2778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f671099820_0 .net/2u *"_ivl_186", 5 0, L_000001f6710d2778;  1 drivers
v000001f671099780_0 .net *"_ivl_188", 0 0, L_000001f6711304a0;  1 drivers
v000001f671099000_0 .net *"_ivl_19", 4 0, L_000001f67109b510;  1 drivers
v000001f671098100_0 .net *"_ivl_191", 0 0, L_000001f67109c8d0;  1 drivers
v000001f671098240_0 .net *"_ivl_193", 0 0, L_000001f67109ccc0;  1 drivers
L_000001f6710d27c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f671098ec0_0 .net/2u *"_ivl_194", 5 0, L_000001f6710d27c0;  1 drivers
v000001f671099e60_0 .net *"_ivl_196", 0 0, L_000001f67112ff00;  1 drivers
L_000001f6710d2808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f6710981a0_0 .net/2u *"_ivl_198", 31 0, L_000001f6710d2808;  1 drivers
L_000001f6710d1e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f671099320_0 .net/2u *"_ivl_2", 5 0, L_000001f6710d1e78;  1 drivers
v000001f671099b40_0 .net *"_ivl_20", 4 0, L_000001f67109b5b0;  1 drivers
v000001f6710998c0_0 .net *"_ivl_200", 31 0, L_000001f671130fe0;  1 drivers
v000001f671098060_0 .net *"_ivl_204", 31 0, L_000001f671130ae0;  1 drivers
L_000001f6710d2850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671099960_0 .net *"_ivl_207", 25 0, L_000001f6710d2850;  1 drivers
L_000001f6710d2898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6710982e0_0 .net/2u *"_ivl_208", 31 0, L_000001f6710d2898;  1 drivers
v000001f6710990a0_0 .net *"_ivl_210", 0 0, L_000001f6711300e0;  1 drivers
L_000001f6710d28e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f671099140_0 .net/2u *"_ivl_212", 5 0, L_000001f6710d28e0;  1 drivers
v000001f671098560_0 .net *"_ivl_214", 0 0, L_000001f671131260;  1 drivers
L_000001f6710d2928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f671099a00_0 .net/2u *"_ivl_216", 5 0, L_000001f6710d2928;  1 drivers
v000001f671098f60_0 .net *"_ivl_218", 0 0, L_000001f671130b80;  1 drivers
v000001f6710987e0_0 .net *"_ivl_221", 0 0, L_000001f67109ce10;  1 drivers
v000001f671098880_0 .net *"_ivl_223", 0 0, L_000001f67109cd30;  1 drivers
L_000001f6710d2970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f671098920_0 .net/2u *"_ivl_224", 5 0, L_000001f6710d2970;  1 drivers
v000001f671098ba0_0 .net *"_ivl_226", 0 0, L_000001f671131300;  1 drivers
v000001f6710993c0_0 .net *"_ivl_228", 31 0, L_000001f6711305e0;  1 drivers
v000001f671098a60_0 .net *"_ivl_24", 0 0, L_000001f67109cb70;  1 drivers
L_000001f6710d1f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f671098380_0 .net/2u *"_ivl_26", 4 0, L_000001f6710d1f98;  1 drivers
v000001f6710991e0_0 .net *"_ivl_29", 4 0, L_000001f67109bc90;  1 drivers
v000001f671099aa0_0 .net *"_ivl_32", 0 0, L_000001f67109c0f0;  1 drivers
L_000001f6710d1fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f671099460_0 .net/2u *"_ivl_34", 4 0, L_000001f6710d1fe0;  1 drivers
v000001f671099be0_0 .net *"_ivl_37", 4 0, L_000001f67109bd30;  1 drivers
v000001f671099500_0 .net *"_ivl_40", 0 0, L_000001f67109cf60;  1 drivers
L_000001f6710d2028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6710989c0_0 .net/2u *"_ivl_42", 15 0, L_000001f6710d2028;  1 drivers
v000001f671099280_0 .net *"_ivl_45", 15 0, L_000001f67111e2a0;  1 drivers
v000001f6710984c0_0 .net *"_ivl_48", 0 0, L_000001f67109c1d0;  1 drivers
v000001f671099f00_0 .net *"_ivl_5", 5 0, L_000001f67109af70;  1 drivers
L_000001f6710d2070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671098600_0 .net/2u *"_ivl_50", 36 0, L_000001f6710d2070;  1 drivers
L_000001f6710d20b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671099640_0 .net/2u *"_ivl_52", 31 0, L_000001f6710d20b8;  1 drivers
v000001f671099c80_0 .net *"_ivl_55", 4 0, L_000001f67111e8e0;  1 drivers
v000001f6710986a0_0 .net *"_ivl_56", 36 0, L_000001f67111e840;  1 drivers
v000001f671098b00_0 .net *"_ivl_58", 36 0, L_000001f67111eb60;  1 drivers
v000001f671099d20_0 .net *"_ivl_62", 0 0, L_000001f67109c080;  1 drivers
L_000001f6710d2100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f671098c40_0 .net/2u *"_ivl_64", 5 0, L_000001f6710d2100;  1 drivers
v000001f671098740_0 .net *"_ivl_67", 5 0, L_000001f67111e0c0;  1 drivers
v000001f671098ce0_0 .net *"_ivl_70", 0 0, L_000001f67109c390;  1 drivers
L_000001f6710d2148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671098d80_0 .net/2u *"_ivl_72", 57 0, L_000001f6710d2148;  1 drivers
L_000001f6710d2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671098e20_0 .net/2u *"_ivl_74", 31 0, L_000001f6710d2190;  1 drivers
v000001f67109a6b0_0 .net *"_ivl_77", 25 0, L_000001f67111e700;  1 drivers
v000001f67109ba10_0 .net *"_ivl_78", 57 0, L_000001f67111fb00;  1 drivers
v000001f67109bdd0_0 .net *"_ivl_8", 0 0, L_000001f67109ca90;  1 drivers
v000001f67109a1b0_0 .net *"_ivl_80", 57 0, L_000001f67111f060;  1 drivers
L_000001f6710d21d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f67109a750_0 .net/2u *"_ivl_84", 31 0, L_000001f6710d21d8;  1 drivers
L_000001f6710d2220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f67109be70_0 .net/2u *"_ivl_88", 5 0, L_000001f6710d2220;  1 drivers
v000001f67109b0b0_0 .net *"_ivl_90", 0 0, L_000001f67111dee0;  1 drivers
L_000001f6710d2268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f67109b150_0 .net/2u *"_ivl_92", 5 0, L_000001f6710d2268;  1 drivers
v000001f67109a9d0_0 .net *"_ivl_94", 0 0, L_000001f67111ec00;  1 drivers
v000001f67109a430_0 .net *"_ivl_97", 0 0, L_000001f67109cb00;  1 drivers
v000001f67109b330_0 .net *"_ivl_98", 47 0, L_000001f67111ed40;  1 drivers
v000001f67109a7f0_0 .net "adderResult", 31 0, L_000001f67111ef20;  1 drivers
v000001f67109a930_0 .net "address", 31 0, L_000001f67111ee80;  1 drivers
v000001f67109a890_0 .net "clk", 0 0, L_000001f67109cbe0;  alias, 1 drivers
v000001f67109ab10_0 .var "cycles_consumed", 31 0;
v000001f67109bb50_0 .net "extImm", 31 0, L_000001f67111f7e0;  1 drivers
v000001f67109b830_0 .net "funct", 5 0, L_000001f67111f9c0;  1 drivers
v000001f67109b1f0_0 .net "hlt", 0 0, v000001f671062d10_0;  1 drivers
v000001f67109ac50_0 .net "imm", 15 0, L_000001f67111eca0;  1 drivers
v000001f67109b650_0 .net "immediate", 31 0, L_000001f671130cc0;  1 drivers
v000001f67109a110_0 .net "input_clk", 0 0, v000001f67109ae30_0;  1 drivers
v000001f67109b3d0_0 .net "instruction", 31 0, L_000001f67111e520;  1 drivers
v000001f67109aa70_0 .net "memoryReadData", 31 0, v000001f671094400_0;  1 drivers
v000001f67109a250_0 .net "nextPC", 31 0, L_000001f67111efc0;  1 drivers
v000001f67109b8d0_0 .net "opcode", 5 0, L_000001f67109b010;  1 drivers
v000001f67109bbf0_0 .net "rd", 4 0, L_000001f67109b970;  1 drivers
v000001f67109b6f0_0 .net "readData1", 31 0, L_000001f67109c860;  1 drivers
v000001f67109a4d0_0 .net "readData1_w", 31 0, L_000001f67112ffa0;  1 drivers
v000001f67109bf10_0 .net "readData2", 31 0, L_000001f67109c240;  1 drivers
v000001f67109a570_0 .net "rs", 4 0, L_000001f67109b790;  1 drivers
v000001f67109a610_0 .net "rst", 0 0, v000001f67109a390_0;  1 drivers
v000001f67109bab0_0 .net "rt", 4 0, L_000001f67111f920;  1 drivers
v000001f67109a070_0 .net "shamt", 31 0, L_000001f67111f380;  1 drivers
v000001f67109abb0_0 .net "wire_instruction", 31 0, L_000001f67109cef0;  1 drivers
v000001f67109acf0_0 .net "writeData", 31 0, L_000001f671130040;  1 drivers
v000001f67109a2f0_0 .net "zero", 0 0, L_000001f671130d60;  1 drivers
L_000001f67109af70 .part L_000001f67111e520, 26, 6;
L_000001f67109b010 .functor MUXZ 6, L_000001f67109af70, L_000001f6710d1e78, L_000001f67109c7f0, C4<>;
L_000001f67109b470 .cmp/eq 6, L_000001f67109b010, L_000001f6710d1f08;
L_000001f67109b510 .part L_000001f67111e520, 11, 5;
L_000001f67109b5b0 .functor MUXZ 5, L_000001f67109b510, L_000001f6710d1f50, L_000001f67109b470, C4<>;
L_000001f67109b970 .functor MUXZ 5, L_000001f67109b5b0, L_000001f6710d1ec0, L_000001f67109ca90, C4<>;
L_000001f67109bc90 .part L_000001f67111e520, 21, 5;
L_000001f67109b790 .functor MUXZ 5, L_000001f67109bc90, L_000001f6710d1f98, L_000001f67109cb70, C4<>;
L_000001f67109bd30 .part L_000001f67111e520, 16, 5;
L_000001f67111f920 .functor MUXZ 5, L_000001f67109bd30, L_000001f6710d1fe0, L_000001f67109c0f0, C4<>;
L_000001f67111e2a0 .part L_000001f67111e520, 0, 16;
L_000001f67111eca0 .functor MUXZ 16, L_000001f67111e2a0, L_000001f6710d2028, L_000001f67109cf60, C4<>;
L_000001f67111e8e0 .part L_000001f67111e520, 6, 5;
L_000001f67111e840 .concat [ 5 32 0 0], L_000001f67111e8e0, L_000001f6710d20b8;
L_000001f67111eb60 .functor MUXZ 37, L_000001f67111e840, L_000001f6710d2070, L_000001f67109c1d0, C4<>;
L_000001f67111f380 .part L_000001f67111eb60, 0, 32;
L_000001f67111e0c0 .part L_000001f67111e520, 0, 6;
L_000001f67111f9c0 .functor MUXZ 6, L_000001f67111e0c0, L_000001f6710d2100, L_000001f67109c080, C4<>;
L_000001f67111e700 .part L_000001f67111e520, 0, 26;
L_000001f67111fb00 .concat [ 26 32 0 0], L_000001f67111e700, L_000001f6710d2190;
L_000001f67111f060 .functor MUXZ 58, L_000001f67111fb00, L_000001f6710d2148, L_000001f67109c390, C4<>;
L_000001f67111ee80 .part L_000001f67111f060, 0, 32;
L_000001f67111f420 .arith/sum 32, v000001f671095bc0_0, L_000001f6710d21d8;
L_000001f67111dee0 .cmp/eq 6, L_000001f67109b010, L_000001f6710d2220;
L_000001f67111ec00 .cmp/eq 6, L_000001f67109b010, L_000001f6710d2268;
L_000001f67111ed40 .concat [ 32 16 0 0], L_000001f67111ee80, L_000001f6710d22b0;
L_000001f67111fa60 .concat [ 6 26 0 0], L_000001f67109b010, L_000001f6710d22f8;
L_000001f67111eac0 .cmp/eq 32, L_000001f67111fa60, L_000001f6710d2340;
L_000001f67111ede0 .cmp/eq 6, L_000001f67111f9c0, L_000001f6710d2388;
L_000001f67111fce0 .concat [ 32 16 0 0], L_000001f67109c860, L_000001f6710d23d0;
L_000001f67111e980 .concat [ 32 16 0 0], v000001f671095bc0_0, L_000001f6710d2418;
L_000001f67111f740 .part L_000001f67111eca0, 15, 1;
LS_000001f67111e200_0_0 .concat [ 1 1 1 1], L_000001f67111f740, L_000001f67111f740, L_000001f67111f740, L_000001f67111f740;
LS_000001f67111e200_0_4 .concat [ 1 1 1 1], L_000001f67111f740, L_000001f67111f740, L_000001f67111f740, L_000001f67111f740;
LS_000001f67111e200_0_8 .concat [ 1 1 1 1], L_000001f67111f740, L_000001f67111f740, L_000001f67111f740, L_000001f67111f740;
LS_000001f67111e200_0_12 .concat [ 1 1 1 1], L_000001f67111f740, L_000001f67111f740, L_000001f67111f740, L_000001f67111f740;
LS_000001f67111e200_0_16 .concat [ 1 1 1 1], L_000001f67111f740, L_000001f67111f740, L_000001f67111f740, L_000001f67111f740;
LS_000001f67111e200_0_20 .concat [ 1 1 1 1], L_000001f67111f740, L_000001f67111f740, L_000001f67111f740, L_000001f67111f740;
LS_000001f67111e200_0_24 .concat [ 1 1 1 1], L_000001f67111f740, L_000001f67111f740, L_000001f67111f740, L_000001f67111f740;
LS_000001f67111e200_0_28 .concat [ 1 1 1 1], L_000001f67111f740, L_000001f67111f740, L_000001f67111f740, L_000001f67111f740;
LS_000001f67111e200_1_0 .concat [ 4 4 4 4], LS_000001f67111e200_0_0, LS_000001f67111e200_0_4, LS_000001f67111e200_0_8, LS_000001f67111e200_0_12;
LS_000001f67111e200_1_4 .concat [ 4 4 4 4], LS_000001f67111e200_0_16, LS_000001f67111e200_0_20, LS_000001f67111e200_0_24, LS_000001f67111e200_0_28;
L_000001f67111e200 .concat [ 16 16 0 0], LS_000001f67111e200_1_0, LS_000001f67111e200_1_4;
L_000001f67111e340 .concat [ 16 32 0 0], L_000001f67111eca0, L_000001f67111e200;
L_000001f67111ea20 .arith/sum 48, L_000001f67111e980, L_000001f67111e340;
L_000001f67111e020 .functor MUXZ 48, L_000001f67111ea20, L_000001f67111fce0, L_000001f67109c470, C4<>;
L_000001f67111df80 .functor MUXZ 48, L_000001f67111e020, L_000001f67111ed40, L_000001f67109cb00, C4<>;
L_000001f67111ef20 .part L_000001f67111df80, 0, 32;
L_000001f67111efc0 .functor MUXZ 32, L_000001f67111f420, L_000001f67111ef20, v000001f671094b80_0, C4<>;
L_000001f67111e520 .functor MUXZ 32, L_000001f67109cef0, L_000001f6710d24a8, L_000001f67109c550, C4<>;
L_000001f67111fba0 .cmp/eq 6, L_000001f67109b010, L_000001f6710d2580;
L_000001f67111f600 .cmp/eq 6, L_000001f67109b010, L_000001f6710d25c8;
L_000001f67111e5c0 .cmp/eq 6, L_000001f67109b010, L_000001f6710d2610;
L_000001f67111f240 .concat [ 16 16 0 0], L_000001f67111eca0, L_000001f6710d2658;
L_000001f67111e7a0 .part L_000001f67111eca0, 15, 1;
LS_000001f67111f2e0_0_0 .concat [ 1 1 1 1], L_000001f67111e7a0, L_000001f67111e7a0, L_000001f67111e7a0, L_000001f67111e7a0;
LS_000001f67111f2e0_0_4 .concat [ 1 1 1 1], L_000001f67111e7a0, L_000001f67111e7a0, L_000001f67111e7a0, L_000001f67111e7a0;
LS_000001f67111f2e0_0_8 .concat [ 1 1 1 1], L_000001f67111e7a0, L_000001f67111e7a0, L_000001f67111e7a0, L_000001f67111e7a0;
LS_000001f67111f2e0_0_12 .concat [ 1 1 1 1], L_000001f67111e7a0, L_000001f67111e7a0, L_000001f67111e7a0, L_000001f67111e7a0;
L_000001f67111f2e0 .concat [ 4 4 4 4], LS_000001f67111f2e0_0_0, LS_000001f67111f2e0_0_4, LS_000001f67111f2e0_0_8, LS_000001f67111f2e0_0_12;
L_000001f67111f6a0 .concat [ 16 16 0 0], L_000001f67111eca0, L_000001f67111f2e0;
L_000001f67111f7e0 .functor MUXZ 32, L_000001f67111f6a0, L_000001f67111f240, L_000001f67109cc50, C4<>;
L_000001f67111f880 .concat [ 6 26 0 0], L_000001f67109b010, L_000001f6710d26a0;
L_000001f67111fc40 .cmp/eq 32, L_000001f67111f880, L_000001f6710d26e8;
L_000001f67111fd80 .cmp/eq 6, L_000001f67111f9c0, L_000001f6710d2730;
L_000001f6711304a0 .cmp/eq 6, L_000001f67111f9c0, L_000001f6710d2778;
L_000001f67112ff00 .cmp/eq 6, L_000001f67109b010, L_000001f6710d27c0;
L_000001f671130fe0 .functor MUXZ 32, L_000001f67111f7e0, L_000001f6710d2808, L_000001f67112ff00, C4<>;
L_000001f671130cc0 .functor MUXZ 32, L_000001f671130fe0, L_000001f67111f380, L_000001f67109ccc0, C4<>;
L_000001f671130ae0 .concat [ 6 26 0 0], L_000001f67109b010, L_000001f6710d2850;
L_000001f6711300e0 .cmp/eq 32, L_000001f671130ae0, L_000001f6710d2898;
L_000001f671131260 .cmp/eq 6, L_000001f67111f9c0, L_000001f6710d28e0;
L_000001f671130b80 .cmp/eq 6, L_000001f67111f9c0, L_000001f6710d2928;
L_000001f671131300 .cmp/eq 6, L_000001f67109b010, L_000001f6710d2970;
L_000001f6711305e0 .functor MUXZ 32, L_000001f67109c860, v000001f671095bc0_0, L_000001f671131300, C4<>;
L_000001f67112ffa0 .functor MUXZ 32, L_000001f6711305e0, L_000001f67109c240, L_000001f67109cd30, C4<>;
S_000001f6710571a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f67105a410 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f67109ce80 .functor NOT 1, v000001f6710632b0_0, C4<0>, C4<0>, C4<0>;
v000001f671064250_0 .net *"_ivl_0", 0 0, L_000001f67109ce80;  1 drivers
v000001f671062630_0 .net "in1", 31 0, L_000001f67109c240;  alias, 1 drivers
v000001f6710637b0_0 .net "in2", 31 0, L_000001f671130cc0;  alias, 1 drivers
v000001f671063cb0_0 .net "out", 31 0, L_000001f671130c20;  alias, 1 drivers
v000001f671063490_0 .net "s", 0 0, v000001f6710632b0_0;  alias, 1 drivers
L_000001f671130c20 .functor MUXZ 32, L_000001f671130cc0, L_000001f67109c240, L_000001f67109ce80, C4<>;
S_000001f670f969c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f671091a20 .param/l "RType" 0 4 2, C4<000000>;
P_000001f671091a58 .param/l "add" 0 4 5, C4<100000>;
P_000001f671091a90 .param/l "addi" 0 4 8, C4<001000>;
P_000001f671091ac8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f671091b00 .param/l "and_" 0 4 5, C4<100100>;
P_000001f671091b38 .param/l "andi" 0 4 8, C4<001100>;
P_000001f671091b70 .param/l "beq" 0 4 10, C4<000100>;
P_000001f671091ba8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f671091be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f671091c18 .param/l "j" 0 4 12, C4<000010>;
P_000001f671091c50 .param/l "jal" 0 4 12, C4<000011>;
P_000001f671091c88 .param/l "jr" 0 4 6, C4<001000>;
P_000001f671091cc0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f671091cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f671091d30 .param/l "or_" 0 4 5, C4<100101>;
P_000001f671091d68 .param/l "ori" 0 4 8, C4<001101>;
P_000001f671091da0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f671091dd8 .param/l "sll" 0 4 6, C4<000000>;
P_000001f671091e10 .param/l "slt" 0 4 5, C4<101010>;
P_000001f671091e48 .param/l "slti" 0 4 8, C4<101010>;
P_000001f671091e80 .param/l "srl" 0 4 6, C4<000010>;
P_000001f671091eb8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f671091ef0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f671091f28 .param/l "sw" 0 4 8, C4<101011>;
P_000001f671091f60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f671091f98 .param/l "xori" 0 4 8, C4<001110>;
v000001f671063a30_0 .var "ALUOp", 3 0;
v000001f6710632b0_0 .var "ALUSrc", 0 0;
v000001f671063030_0 .var "MemReadEn", 0 0;
v000001f671063d50_0 .var "MemWriteEn", 0 0;
v000001f671063e90_0 .var "MemtoReg", 0 0;
v000001f671062950_0 .var "RegDst", 0 0;
v000001f671062c70_0 .var "RegWriteEn", 0 0;
v000001f671063350_0 .net "funct", 5 0, L_000001f67111f9c0;  alias, 1 drivers
v000001f671062d10_0 .var "hlt", 0 0;
v000001f6710633f0_0 .net "opcode", 5 0, L_000001f67109b010;  alias, 1 drivers
v000001f6710626d0_0 .net "rst", 0 0, v000001f67109a390_0;  alias, 1 drivers
E_000001f67105a550 .event anyedge, v000001f6710626d0_0, v000001f6710633f0_0, v000001f671063350_0;
S_000001f670f96c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f67105a610 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f67109cef0 .functor BUFZ 32, L_000001f67111e3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f671063850_0 .net "Data_Out", 31 0, L_000001f67109cef0;  alias, 1 drivers
v000001f671062e50 .array "InstMem", 0 1023, 31 0;
v000001f6710641b0_0 .net *"_ivl_0", 31 0, L_000001f67111e3e0;  1 drivers
v000001f671062770_0 .net *"_ivl_3", 9 0, L_000001f67111e660;  1 drivers
v000001f671063f30_0 .net *"_ivl_4", 11 0, L_000001f67111e480;  1 drivers
L_000001f6710d2460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f671064390_0 .net *"_ivl_7", 1 0, L_000001f6710d2460;  1 drivers
v000001f6710638f0_0 .net "addr", 31 0, v000001f671095bc0_0;  alias, 1 drivers
v000001f6710642f0_0 .var/i "i", 31 0;
L_000001f67111e3e0 .array/port v000001f671062e50, L_000001f67111e480;
L_000001f67111e660 .part v000001f671095bc0_0, 0, 10;
L_000001f67111e480 .concat [ 10 2 0 0], L_000001f67111e660, L_000001f6710d2460;
S_000001f671001320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f67109c860 .functor BUFZ 32, L_000001f67111e160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f67109c240 .functor BUFZ 32, L_000001f67111f1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f671064430_0 .net *"_ivl_0", 31 0, L_000001f67111e160;  1 drivers
v000001f6710644d0_0 .net *"_ivl_10", 6 0, L_000001f67111f4c0;  1 drivers
L_000001f6710d2538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f671043e60_0 .net *"_ivl_13", 1 0, L_000001f6710d2538;  1 drivers
v000001f671043fa0_0 .net *"_ivl_2", 6 0, L_000001f67111f560;  1 drivers
L_000001f6710d24f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f671094720_0 .net *"_ivl_5", 1 0, L_000001f6710d24f0;  1 drivers
v000001f671095260_0 .net *"_ivl_8", 31 0, L_000001f67111f1a0;  1 drivers
v000001f6710953a0_0 .net "clk", 0 0, L_000001f67109cbe0;  alias, 1 drivers
v000001f671095440_0 .var/i "i", 31 0;
v000001f671094fe0_0 .net "readData1", 31 0, L_000001f67109c860;  alias, 1 drivers
v000001f671095b20_0 .net "readData2", 31 0, L_000001f67109c240;  alias, 1 drivers
v000001f671094cc0_0 .net "readRegister1", 4 0, L_000001f67109b790;  alias, 1 drivers
v000001f6710954e0_0 .net "readRegister2", 4 0, L_000001f67111f920;  alias, 1 drivers
v000001f671094900 .array "registers", 31 0, 31 0;
v000001f671095e40_0 .net "rst", 0 0, v000001f67109a390_0;  alias, 1 drivers
v000001f6710956c0_0 .net "we", 0 0, v000001f671062c70_0;  alias, 1 drivers
v000001f671095c60_0 .net "writeData", 31 0, L_000001f671130040;  alias, 1 drivers
v000001f671094d60_0 .net "writeRegister", 4 0, L_000001f67111f100;  alias, 1 drivers
E_000001f67105a650/0 .event negedge, v000001f6710626d0_0;
E_000001f67105a650/1 .event posedge, v000001f6710953a0_0;
E_000001f67105a650 .event/or E_000001f67105a650/0, E_000001f67105a650/1;
L_000001f67111e160 .array/port v000001f671094900, L_000001f67111f560;
L_000001f67111f560 .concat [ 5 2 0 0], L_000001f67109b790, L_000001f6710d24f0;
L_000001f67111f1a0 .array/port v000001f671094900, L_000001f67111f4c0;
L_000001f67111f4c0 .concat [ 5 2 0 0], L_000001f67111f920, L_000001f6710d2538;
S_000001f6710014b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f671001320;
 .timescale 0 0;
v000001f6710628b0_0 .var/i "i", 31 0;
S_000001f670feaf60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f67105a450 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f67109c160 .functor NOT 1, v000001f671062950_0, C4<0>, C4<0>, C4<0>;
v000001f6710942c0_0 .net *"_ivl_0", 0 0, L_000001f67109c160;  1 drivers
v000001f671095ee0_0 .net "in1", 4 0, L_000001f67111f920;  alias, 1 drivers
v000001f6710949a0_0 .net "in2", 4 0, L_000001f67109b970;  alias, 1 drivers
v000001f671095580_0 .net "out", 4 0, L_000001f67111f100;  alias, 1 drivers
v000001f671095620_0 .net "s", 0 0, v000001f671062950_0;  alias, 1 drivers
L_000001f67111f100 .functor MUXZ 5, L_000001f67109b970, L_000001f67111f920, L_000001f67109c160, C4<>;
S_000001f670feb0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f67105a0d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f67109c400 .functor NOT 1, v000001f671063e90_0, C4<0>, C4<0>, C4<0>;
v000001f671094360_0 .net *"_ivl_0", 0 0, L_000001f67109c400;  1 drivers
v000001f671094a40_0 .net "in1", 31 0, v000001f671094ea0_0;  alias, 1 drivers
v000001f671095300_0 .net "in2", 31 0, v000001f671094400_0;  alias, 1 drivers
v000001f671094f40_0 .net "out", 31 0, L_000001f671130040;  alias, 1 drivers
v000001f671095a80_0 .net "s", 0 0, v000001f671063e90_0;  alias, 1 drivers
L_000001f671130040 .functor MUXZ 32, v000001f671094400_0, v000001f671094ea0_0, L_000001f67109c400, C4<>;
S_000001f671030980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f671030b10 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f671030b48 .param/l "AND" 0 9 12, C4<0010>;
P_000001f671030b80 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f671030bb8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f671030bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f671030c28 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f671030c60 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f671030c98 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f671030cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f671030d08 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f671030d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f671030d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f6710d29b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f671094180_0 .net/2u *"_ivl_0", 31 0, L_000001f6710d29b8;  1 drivers
v000001f6710944a0_0 .net "opSel", 3 0, v000001f671063a30_0;  alias, 1 drivers
v000001f671095da0_0 .net "operand1", 31 0, L_000001f67112ffa0;  alias, 1 drivers
v000001f671095080_0 .net "operand2", 31 0, L_000001f671130c20;  alias, 1 drivers
v000001f671094ea0_0 .var "result", 31 0;
v000001f6710940e0_0 .net "zero", 0 0, L_000001f671130d60;  alias, 1 drivers
E_000001f67105a110 .event anyedge, v000001f671063a30_0, v000001f671095da0_0, v000001f671063cb0_0;
L_000001f671130d60 .cmp/eq 32, v000001f671094ea0_0, L_000001f6710d29b8;
S_000001f67101a800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f6710d10a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f6710d10d8 .param/l "add" 0 4 5, C4<100000>;
P_000001f6710d1110 .param/l "addi" 0 4 8, C4<001000>;
P_000001f6710d1148 .param/l "addu" 0 4 5, C4<100001>;
P_000001f6710d1180 .param/l "and_" 0 4 5, C4<100100>;
P_000001f6710d11b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f6710d11f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f6710d1228 .param/l "bne" 0 4 10, C4<000101>;
P_000001f6710d1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f6710d1298 .param/l "j" 0 4 12, C4<000010>;
P_000001f6710d12d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f6710d1308 .param/l "jr" 0 4 6, C4<001000>;
P_000001f6710d1340 .param/l "lw" 0 4 8, C4<100011>;
P_000001f6710d1378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f6710d13b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f6710d13e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f6710d1420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f6710d1458 .param/l "sll" 0 4 6, C4<000000>;
P_000001f6710d1490 .param/l "slt" 0 4 5, C4<101010>;
P_000001f6710d14c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f6710d1500 .param/l "srl" 0 4 6, C4<000010>;
P_000001f6710d1538 .param/l "sub" 0 4 5, C4<100010>;
P_000001f6710d1570 .param/l "subu" 0 4 5, C4<100011>;
P_000001f6710d15a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f6710d15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f6710d1618 .param/l "xori" 0 4 8, C4<001110>;
v000001f671094b80_0 .var "PCsrc", 0 0;
v000001f671095760_0 .net "funct", 5 0, L_000001f67111f9c0;  alias, 1 drivers
v000001f671095120_0 .net "opcode", 5 0, L_000001f67109b010;  alias, 1 drivers
v000001f671094680_0 .net "operand1", 31 0, L_000001f67109c860;  alias, 1 drivers
v000001f671094ae0_0 .net "operand2", 31 0, L_000001f671130c20;  alias, 1 drivers
v000001f671095800_0 .net "rst", 0 0, v000001f67109a390_0;  alias, 1 drivers
E_000001f67105a150/0 .event anyedge, v000001f6710626d0_0, v000001f6710633f0_0, v000001f671094fe0_0, v000001f671063cb0_0;
E_000001f67105a150/1 .event anyedge, v000001f671063350_0;
E_000001f67105a150 .event/or E_000001f67105a150/0, E_000001f67105a150/1;
S_000001f67101a990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f6710951c0 .array "DataMem", 0 1023, 31 0;
v000001f671094c20_0 .net "address", 31 0, v000001f671094ea0_0;  alias, 1 drivers
v000001f671094220_0 .net "clock", 0 0, L_000001f67109c4e0;  1 drivers
v000001f6710958a0_0 .net "data", 31 0, L_000001f67109c240;  alias, 1 drivers
v000001f671094e00_0 .var/i "i", 31 0;
v000001f671094400_0 .var "q", 31 0;
v000001f671094540_0 .net "rden", 0 0, v000001f671063030_0;  alias, 1 drivers
v000001f671095940_0 .net "wren", 0 0, v000001f671063d50_0;  alias, 1 drivers
E_000001f671059ad0 .event posedge, v000001f671094220_0;
S_000001f670fe6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f671057010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f671059c50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f6710959e0_0 .net "PCin", 31 0, L_000001f67111efc0;  alias, 1 drivers
v000001f671095bc0_0 .var "PCout", 31 0;
v000001f671095d00_0 .net "clk", 0 0, L_000001f67109cbe0;  alias, 1 drivers
v000001f671094040_0 .net "rst", 0 0, v000001f67109a390_0;  alias, 1 drivers
    .scope S_000001f67101a800;
T_0 ;
    %wait E_000001f67105a150;
    %load/vec4 v000001f671095800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f671094b80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f671095120_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f671094680_0;
    %load/vec4 v000001f671094ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f671095120_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f671094680_0;
    %load/vec4 v000001f671094ae0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f671095120_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f671095120_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f671095120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f671095760_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f671094b80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f670fe6a80;
T_1 ;
    %wait E_000001f67105a650;
    %load/vec4 v000001f671094040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f671095bc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f6710959e0_0;
    %assign/vec4 v000001f671095bc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f670f96c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6710642f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f6710642f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f6710642f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %load/vec4 v000001f6710642f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f6710642f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671062e50, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f670f969c0;
T_3 ;
    %wait E_000001f67105a550;
    %load/vec4 v000001f6710626d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f671062d10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f671063d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f671063e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f671063030_0, 0;
    %assign/vec4 v000001f671062950_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f671062d10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f671063a30_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f6710632b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f671062c70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f671063d50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f671063e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f671063030_0, 0, 1;
    %store/vec4 v000001f671062950_0, 0, 1;
    %load/vec4 v000001f6710633f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062d10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %load/vec4 v000001f671063350_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f671062950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671063030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671062c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671063e90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f671063d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6710632b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f671063a30_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f671001320;
T_4 ;
    %wait E_000001f67105a650;
    %fork t_1, S_000001f6710014b0;
    %jmp t_0;
    .scope S_000001f6710014b0;
t_1 ;
    %load/vec4 v000001f671095e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6710628b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f6710628b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f6710628b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671094900, 0, 4;
    %load/vec4 v000001f6710628b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f6710628b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f6710956c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f671095c60_0;
    %load/vec4 v000001f671094d60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671094900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f671094900, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f671001320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f671001320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f671095440_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f671095440_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f671095440_0;
    %ix/getv/s 4, v000001f671095440_0;
    %load/vec4a v000001f671094900, 4;
    %ix/getv/s 4, v000001f671095440_0;
    %load/vec4a v000001f671094900, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f671095440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f671095440_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f671030980;
T_6 ;
    %wait E_000001f67105a110;
    %load/vec4 v000001f6710944a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f671095da0_0;
    %load/vec4 v000001f671095080_0;
    %add;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f671095da0_0;
    %load/vec4 v000001f671095080_0;
    %sub;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f671095da0_0;
    %load/vec4 v000001f671095080_0;
    %and;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f671095da0_0;
    %load/vec4 v000001f671095080_0;
    %or;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f671095da0_0;
    %load/vec4 v000001f671095080_0;
    %xor;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f671095da0_0;
    %load/vec4 v000001f671095080_0;
    %or;
    %inv;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f671095da0_0;
    %load/vec4 v000001f671095080_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f671095080_0;
    %load/vec4 v000001f671095da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f671095da0_0;
    %ix/getv 4, v000001f671095080_0;
    %shiftl 4;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f671095da0_0;
    %ix/getv 4, v000001f671095080_0;
    %shiftr 4;
    %assign/vec4 v000001f671094ea0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f67101a990;
T_7 ;
    %wait E_000001f671059ad0;
    %load/vec4 v000001f671094540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f671094c20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f6710951c0, 4;
    %assign/vec4 v000001f671094400_0, 0;
T_7.0 ;
    %load/vec4 v000001f671095940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f6710958a0_0;
    %ix/getv 3, v000001f671094c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6710951c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f67101a990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f671094e00_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f671094e00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f671094e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6710951c0, 0, 4;
    %load/vec4 v000001f671094e00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f671094e00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001f67101a990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f671094e00_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f671094e00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f671094e00_0;
    %load/vec4a v000001f6710951c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f671094e00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f671094e00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f671094e00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f671057010;
T_10 ;
    %wait E_000001f67105a650;
    %load/vec4 v000001f67109a610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f67109ab10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f67109ab10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f67109ab10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f671056cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67109ae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67109a390_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f671056cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f67109ae30_0;
    %inv;
    %assign/vec4 v000001f67109ae30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f671056cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f67109a390_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f67109a390_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f67109b290_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
