{
  "includes": [
    "defaults.json",
    "usecases/jtag.json"
  ],
  "system_tree": {
    "includes": [
      "pulp_system_common.json"
    ],
    "vp_class": "pulp/system",
    "vp_comps": [
      "board"
    ],
    "debug_bridge": {
      "adv_dbg_unit": {
        "retry_count": 10,
        "check_errors": true
      },
      "boot-mode": "jtag"
    },
    "board": {
      "vp_class": "pulp/board",
      "vp_comps": [
        "chip",
        "dpi_clock",
        "pulp_chip",
        "dpi",
        "ref_clock_clock",
        "ref_clock"
      ],
      "vp_bindings": [
        [
          "dpi_clock->out",
          "dpi->clock"
        ],
        [
          "dpi->chip_reset",
          "chip->reset"
        ],
        [
          "ref_clock_clock->out",
          "ref_clock->clock"
        ],
        [
          "ref_clock->clock_sync",
          "chip->ref_clock"
        ]
      ],
      "chip": {
        "vp_ports": [
          "ref_clock",
          "jtag0",
          "cpi0",
          "spim0_cs0_data",
          "spim0_cs0",
          "spim0_cs1_data",
          "spim0_cs1",
          "uart0",
          "hyper0_cs0_data",
          "hyper0_cs0",
          "hyper0_cs1_data",
          "hyper0_cs1"
        ],
        "name": "vivosoc3_5",
        "pulp_chip_family": "vivosoc3",
        "pulp_chip_version": 0,
        "boot_from_rom": false,
        "vp_class": "pulp/chip",
        "hal_files": [
          "hal/chips/vivosoc3/pulp.h"
        ],
        "archi_files": [
          "archi/chips/vivosoc3/pulp.h",
          "archi/chips/vivosoc3/memory_map.h",
          "archi/chips/vivosoc3/properties.h",
          "archi/chips/vivosoc3/apb_soc.h"
        ],
        "vp_comps": [
          "padframe",
          "soc_clock",
          "soc",
          "cluster",
          "cluster_clock"
        ],
        "vp_bindings": [
          [
            "self->ref_clock",
            "padframe->ref_clock_pad"
          ],
          [
            "self->ref_clock",
            "cluster->ref_clock"
          ],
          [
            "self->jtag0",
            "padframe->jtag0_pad"
          ],
          [
            "self->cpi0",
            "padframe->cpi0_pad"
          ],
          [
            "padframe->ref_clock",
            "soc->ref_clock"
          ],
          [
            "padframe->spim0_cs0_data_pad",
            "self->spim0_cs0_data"
          ],
          [
            "padframe->spim0_cs0_pad",
            "self->spim0_cs0"
          ],
          [
            "padframe->spim0_cs1_data_pad",
            "self->spim0_cs1_data"
          ],
          [
            "padframe->spim0_cs1_pad",
            "self->spim0_cs1"
          ],
          [
            "padframe->uart0_pad",
            "self->uart0"
          ],
          [
            "padframe->jtag0",
            "soc->jtag0"
          ],
          [
            "padframe->hyper0_cs0_data_pad",
            "self->hyper0_cs0_data"
          ],
          [
            "padframe->hyper0_cs0_pad",
            "self->hyper0_cs0"
          ],
          [
            "padframe->hyper0_cs1_data_pad",
            "self->hyper0_cs1_data"
          ],
          [
            "padframe->hyper0_cs1_pad",
            "self->hyper0_cs1"
          ],
          [
            "padframe->cpi0",
            "soc->cpi0"
          ],
          [
            "soc_clock->out",
            "padframe->clock"
          ],
          [
            "soc_clock->out",
            "soc->clock"
          ],
          [
            "soc->cluster_input",
            "cluster->input"
          ],
          [
            "soc->spim0",
            "padframe->spim0"
          ],
          [
            "soc->uart0",
            "padframe->uart0"
          ],
          [
            "soc->hyper0",
            "padframe->hyper0"
          ],
          [
            "cluster->dma_irq",
            "soc->dma_irq"
          ],
          [
            "cluster->soc",
            "soc->soc_input"
          ],
          [
            "cluster_clock->out",
            "cluster->clock"
          ]
        ],
        "padframe": {
          "includes": [
            "chips/vivosoc3_5/padframe.json"
          ],
          "vp_ports": [
            "ref_clock",
            "spim0_cs0_data_pad",
            "spim0_cs0_pad",
            "spim0_cs1_data_pad",
            "spim0_cs1_pad",
            "uart0_pad",
            "jtag0",
            "hyper0_cs0_data_pad",
            "hyper0_cs0_pad",
            "hyper0_cs1_data_pad",
            "hyper0_cs1_pad",
            "cpi0",
            "ref_clock_pad",
            "clock",
            "spim0",
            "uart0",
            "jtag0_pad",
            "hyper0",
            "cpi0_pad"
          ]
        },
        "soc_clock": {
          "vp_class": "vp/clock_domain",
          "frequency": 50000000,
          "vp_ports": [
            "out"
          ]
        },
        "soc": {
          "vp_ports": [
            "gpio0",
            "gpio1",
            "gpio2",
            "gpio3",
            "gpio4",
            "gpio5",
            "gpio6",
            "gpio7",
            "gpio8",
            "gpio9",
            "gpio10",
            "gpio11",
            "gpio12",
            "gpio13",
            "gpio14",
            "gpio15",
            "gpio16",
            "gpio17",
            "gpio18",
            "gpio19",
            "gpio20",
            "gpio21",
            "gpio22",
            "gpio23",
            "gpio24",
            "gpio25",
            "gpio26",
            "gpio27",
            "gpio28",
            "gpio29",
            "gpio30",
            "gpio31",
            "event",
            "ref_clock",
            "dma_irq",
            "soc_input",
            "jtag0",
            "cluster_input",
            "spim0",
            "spim1",
            "uart0",
            "uart1"
          ],
          "nb_cluster": 1,
          "vp_class": "pulp/soc",
          "peripherals_base": "0x1A100000",
          "soc_events_ids": {
            "soc_evt_spim0_rx": 0,
            "soc_evt_spim0_tx": 1,
            "soc_evt_spim1_rx": 2,
            "soc_evt_spim1_tx": 3,
            "soc_evt_hyper0_rx": 4,
            "soc_evt_hyper0_tx": 5,
            "soc_evt_uart0_rx": 6,
            "soc_evt_uart0_tx": 7,
            "soc_evt_i2c0_rx": 8,
            "soc_evt_i2c0_tx": 9,
            "soc_evt_i2c1_rx": 10,
            "soc_evt_i2c1_tx": 11,
            "soc_evt_i2s_ch0": 12,
            "soc_evt_i2s_ch1": 13,
            "soc_evt_cam0": 14,
            "soc_evt_spim0_eot": 22,
            "soc_evt_l2l2_eot": 23,
            "soc_evt_uart_eot": 25,
            "soc_evt_i2c0_extra": 26,
            "soc_evt_i2c1_extra": 27,
            "soc_evt_i2s_extra": 28,
            "soc_evt_cam0_eot": 29,
            "soc_evt_cluster_pok": 31,
            "soc_evt_cluster_not_busy": 34,
            "soc_evt_cluster_cg_ok": 35,
            "soc_evt_picl_ok": 36,
            "soc_evt_scu_ok": 37,
            "soc_evt_adv_timer0": 38,
            "soc_evt_adv_timer1": 39,
            "soc_evt_adv_timer2": 40,
            "soc_evt_adv_timer3": 41,
            "soc_evt_gpio": 42,
            "soc_evt_rtc_apb": 43,
            "soc_evt_rtc": 44,
            "soc_evt_ref_clock": 56,
            "soc_evt_sw_first": 48,
            "soc_evt_sw_nb": 8,
            "soc_evt_pmu0": 31
          },
          "fc_events": {
            "evt_sw_event0": 0,
            "evt_sw_event2": 2,
            "evt_sw_event1": 1,
            "evt_sw_event3": 3,
            "evt_sw_event4": 4,
            "evt_sw_event5": 5,
            "evt_sw_event6": 6,
            "evt_sw_event7": 7,
            "evt_timer0": 10,
            "evt_timer1": 11,
            "evt_clkref": 14,
            "evt_gpio": 15,
            "evt_rtc": 16,
            "evt_adv_timer0": 17,
            "evt_adv_timer1": 18,
            "evt_adv_timer2": 19,
            "evt_adv_timer3": 20,
            "evt_cluster_not_busy": 21,
            "evt_cluster_pok": 22,
            "evt_cluster_cg_ok": 23,
            "evt_picl_ok": 24,
            "evt_scu_ok": 25,
            "evt_soc_evt": 26,
            "evt_queue_error": 29
          },
          "vp_comps": [
            "periph_clock",
            "axi_ico",
            "soc_ico",
            "apb_ico",
            "fc_ico",
            "fc",
            "l2",
            "l2_priv0",
            "l2_priv1",
            "l2_shared",
            "l2_shared_0",
            "l2_shared_1",
            "l2_shared_2",
            "l2_shared_3",
            "rom",
            "plt_loader",
            "fc_itc",
            "apb_soc_ctrl",
            "stdout",
            "gpio",
            "timer",
            "soc_eu",
            "udma",
            "uart",
            "fc_debug",
            "adv_dbg_unit"
          ],
          "vp_bindings": [
            [
              "self->gpio0",
              "gpio->gpio0"
            ],
            [
              "self->gpio1",
              "gpio->gpio1"
            ],
            [
              "self->gpio2",
              "gpio->gpio2"
            ],
            [
              "self->gpio3",
              "gpio->gpio3"
            ],
            [
              "self->gpio4",
              "gpio->gpio4"
            ],
            [
              "self->gpio5",
              "gpio->gpio5"
            ],
            [
              "self->gpio6",
              "gpio->gpio6"
            ],
            [
              "self->gpio7",
              "gpio->gpio7"
            ],
            [
              "self->gpio8",
              "gpio->gpio8"
            ],
            [
              "self->gpio9",
              "gpio->gpio9"
            ],
            [
              "self->gpio10",
              "gpio->gpio10"
            ],
            [
              "self->gpio11",
              "gpio->gpio11"
            ],
            [
              "self->gpio12",
              "gpio->gpio12"
            ],
            [
              "self->gpio13",
              "gpio->gpio13"
            ],
            [
              "self->gpio14",
              "gpio->gpio14"
            ],
            [
              "self->gpio15",
              "gpio->gpio15"
            ],
            [
              "self->gpio16",
              "gpio->gpio16"
            ],
            [
              "self->gpio17",
              "gpio->gpio17"
            ],
            [
              "self->gpio18",
              "gpio->gpio18"
            ],
            [
              "self->gpio19",
              "gpio->gpio19"
            ],
            [
              "self->gpio20",
              "gpio->gpio20"
            ],
            [
              "self->gpio21",
              "gpio->gpio21"
            ],
            [
              "self->gpio22",
              "gpio->gpio22"
            ],
            [
              "self->gpio23",
              "gpio->gpio23"
            ],
            [
              "self->gpio24",
              "gpio->gpio24"
            ],
            [
              "self->gpio25",
              "gpio->gpio25"
            ],
            [
              "self->gpio26",
              "gpio->gpio26"
            ],
            [
              "self->gpio27",
              "gpio->gpio27"
            ],
            [
              "self->gpio28",
              "gpio->gpio28"
            ],
            [
              "self->gpio29",
              "gpio->gpio29"
            ],
            [
              "self->gpio30",
              "gpio->gpio30"
            ],
            [
              "self->gpio31",
              "gpio->gpio31"
            ],
            [
              "self->event",
              "soc_eu->event_in"
            ],
            [
              "self->ref_clock",
              "timer->ref_clock"
            ],
            [
              "self->ref_clock",
              "soc_eu->ref_clock"
            ],
            [
              "self->dma_irq",
              "fc_itc->in_event_8"
            ],
            [
              "self->soc_input",
              "axi_ico->input"
            ],
            [
              "self->jtag0",
              "adv_dbg_unit->jtag"
            ],
            [
              "periph_clock->out",
              "udma->periph_clock"
            ],
            [
              "axi_ico->cluster",
              "self->cluster_input"
            ],
            [
              "axi_ico->soc",
              "soc_ico->axi_slave"
            ],
            [
              "soc_ico->apb",
              "apb_ico->input"
            ],
            [
              "soc_ico->axi_master",
              "axi_ico->input"
            ],
            [
              "soc_ico->l2_shared_0",
              "l2_shared_0->input"
            ],
            [
              "soc_ico->l2_shared_1",
              "l2_shared_1->input"
            ],
            [
              "soc_ico->l2_shared_2",
              "l2_shared_2->input"
            ],
            [
              "soc_ico->l2_shared_3",
              "l2_shared_3->input"
            ],
            [
              "soc_ico->l2_priv0",
              "l2_priv0->input"
            ],
            [
              "soc_ico->l2_priv1",
              "l2_priv1->input"
            ],
            [
              "apb_ico->gpio",
              "gpio->input"
            ],
            [
              "apb_ico->stdout",
              "stdout->input"
            ],
            [
              "apb_ico->udma",
              "udma->input"
            ],
            [
              "apb_ico->soc_eu",
              "soc_eu->input"
            ],
            [
              "apb_ico->apb_soc_ctrl",
              "apb_soc_ctrl->input"
            ],
            [
              "apb_ico->fc_itc",
              "fc_itc->input"
            ],
            [
              "apb_ico->fc_timer",
              "timer->input"
            ],
            [
              "apb_ico->fc_dbg_unit",
              "fc->dbg_unit"
            ],
            [
              "apb_ico->rom",
              "rom->input"
            ],
            [
              "fc->fetch",
              "soc_ico->fc_fetch"
            ],
            [
              "fc->data",
              "soc_ico->fc_data"
            ],
            [
              "fc->irq_ack",
              "fc_itc->irq_ack"
            ],
            [
              "plt_loader->out",
              "soc_ico->debug"
            ],
            [
              "fc_itc->irq_req",
              "fc->irq_req"
            ],
            [
              "apb_soc_ctrl->bootaddr",
              "fc->bootaddr"
            ],
            [
              "apb_soc_ctrl->event",
              "soc_eu->event_in"
            ],
            [
              "timer->irq_itf_0",
              "fc_itc->in_event_10"
            ],
            [
              "timer->irq_itf_1",
              "fc_itc->in_event_11"
            ],
            [
              "soc_eu->ref_clock_event",
              "fc_itc->in_event_14"
            ],
            [
              "soc_eu->fc_event_itf",
              "fc_itc->soc_event"
            ],
            [
              "udma->l2_itf",
              "soc_ico->udma_tx"
            ],
            [
              "udma->event_itf",
              "soc_eu->event_in"
            ],
            [
              "udma->spim0",
              "self->spim0"
            ],
            [
              "udma->spim1",
              "self->spim1"
            ],
            [
              "udma->uart0",
              "self->uart0"
            ],
            [
              "udma->uart1",
              "self->uart1"
            ],
            [
              "adv_dbg_unit->io",
              "soc_ico->debug"
            ]
          ],
          "periph_clock": {
            "vp_class": "vp/clock_domain",
            "frequency": 50000000,
            "vp_ports": [
              "out"
            ]
          },
          "axi_ico": {
            "includes": [
              "ips/interco/router.json"
            ],
            "latency": 9,
            "mappings": {
              "soc": {
                "base": "0x1A000000",
                "size": "0x06000000"
              },
              "cluster": {
                "base": "0x10000000",
                "size": "0x400000"
              }
            },
            "vp_ports": [
              "cluster",
              "soc",
              "input"
            ]
          },
          "soc_ico": {
            "nb_l2_shared_banks": 4,
            "gv_class": "pulp.Soc_Ico_v2.Soc_Ico",
            "vp_class": null,
            "vp_comps": [
              "ll_ico",
              "hb_ico",
              "fc_fetch_ico",
              "fc_data_ico",
              "udma_rx_ico",
              "udma_tx_ico"
            ],
            "vp_ports": [
              "debug",
              "axi_slave",
              "fc_fetch",
              "fc_data",
              "udma_tx",
              "apb",
              "axi_master",
              "l2_shared_0",
              "l2_shared_1",
              "l2_shared_2",
              "l2_shared_3",
              "l2_priv0",
              "l2_priv1"
            ],
            "vp_bindings": [
              [
                "self->debug",
                "ll_ico->input"
              ],
              [
                "self->axi_slave",
                "ll_ico->input"
              ],
              [
                "self->fc_fetch",
                "fc_fetch_ico->input"
              ],
              [
                "self->fc_data",
                "fc_data_ico->input"
              ],
              [
                "self->udma_tx",
                "udma_tx_ico->input"
              ],
              [
                "ll_ico->apb",
                "self->apb"
              ],
              [
                "ll_ico->rom",
                "self->apb"
              ],
              [
                "ll_ico->l2_priv0",
                "self->l2_priv0"
              ],
              [
                "ll_ico->l2_priv0_alias",
                "self->l2_priv0"
              ],
              [
                "ll_ico->l2_priv1",
                "self->l2_priv1"
              ],
              [
                "ll_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "ll_ico->axi_master",
                "self->axi_master"
              ],
              [
                "hb_ico->out_0",
                "self->l2_shared_0"
              ],
              [
                "hb_ico->out_1",
                "self->l2_shared_1"
              ],
              [
                "hb_ico->out_2",
                "self->l2_shared_2"
              ],
              [
                "hb_ico->out_3",
                "self->l2_shared_3"
              ],
              [
                "fc_fetch_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "fc_fetch_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "fc_data_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "fc_data_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "udma_rx_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "udma_rx_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "udma_tx_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "udma_tx_ico->ll_ico",
                "ll_ico->input"
              ]
            ],
            "ll_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "apb": {
                  "base": "0x1A100000",
                  "size": "0x00100000"
                },
                "rom": {
                  "base": "0x1A000000",
                  "size": "0x00002000"
                },
                "axi_master": {
                  "base": "0x10000000",
                  "size": "0x400000"
                },
                "l2_priv0": {
                  "base": "0x1C000000",
                  "size": "0x00004000",
                  "remove_offset": "0x1C000000"
                },
                "l2_priv0_alias": {
                  "base": "0x00000000",
                  "size": "0x00004000"
                },
                "l2_priv1": {
                  "base": "0x1C008000",
                  "size": "0x00004000",
                  "remove_offset": "0x1C008000"
                },
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00018000"
                }
              },
              "vp_ports": [
                "apb",
                "rom",
                "l2_priv0",
                "l2_priv0_alias",
                "l2_priv1",
                "l2_shared",
                "axi_master",
                "input"
              ]
            },
            "hb_ico": {
              "includes": [
                "ips/interco/interleaver.json"
              ],
              "nb_slaves": 4,
              "interleaving_bits": 2,
              "remove_offset": "0x1C010000",
              "vp_ports": [
                "out_0",
                "out_1",
                "out_2",
                "out_3",
                "input"
              ]
            },
            "fc_fetch_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00018000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            },
            "fc_data_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00018000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            },
            "udma_rx_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00018000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico"
              ]
            },
            "udma_tx_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00018000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            }
          },
          "apb_ico": {
            "includes": [
              "ips/interco/router.json"
            ],
            "mappings": {
              "stdout": {
                "base": "0x1A10F000",
                "size": "0x00001000",
                "remove_offset": "0x1A10F000"
              },
              "apb_soc_ctrl": {
                "base": "0x1A104000",
                "size": "0x00001000",
                "remove_offset": "0x1A104000"
              },
              "soc_eu": {
                "base": "0x1A106000",
                "size": "0x00001000",
                "remove_offset": "0x1A106000"
              },
              "gpio": {
                "base": "0x1A101000",
                "size": "0x00001000",
                "remove_offset": "0x1A101000"
              },
              "udma": {
                "base": "0x1A102000",
                "size": "0x00002000",
                "remove_offset": "0x1A102000"
              },
              "fc_itc": {
                "base": "0x1A109800",
                "size": "0x00000800",
                "remove_offset": "0x1A109800"
              },
              "fc_debug": {
                "base": "0x1A110000",
                "size": "0x00008000",
                "remove_offset": "0x1A110000"
              },
              "fc_timer": {
                "base": "0x1A10B000",
                "size": "0x00001000",
                "remove_offset": "0x1A10B000"
              },
              "fc_dbg_unit": {
                "base": "0x1A110000",
                "size": "0x00008000",
                "remove_offset": "0x1A110000"
              },
              "rom": {
                "base": "0x1A000000",
                "size": "0x00002000",
                "remove_offset": "0x1A000000"
              }
            },
            "vp_ports": [
              "gpio",
              "stdout",
              "udma",
              "soc_eu",
              "apb_soc_ctrl",
              "fc_itc",
              "fc_timer",
              "fc_dbg_unit",
              "rom",
              "input"
            ]
          },
          "fc_ico": {
            "l2_alias": true
          },
          "fc": {
            "includes": [
              "ips/riscv/zeroriscy.json"
            ],
            "cluster_id": 31,
            "core_id": 0,
            "fetch_enable": true,
            "boot_addr": "0x1C008000",
            "vp_ports": [
              "fetch",
              "data",
              "irq_ack",
              "dbg_unit",
              "bootaddr",
              "irq_req"
            ]
          },
          "l2": {
            "is_partitioned": true,
            "nb_shared_banks": 4,
            "map_base": "0x1C000000",
            "map_size": "0x00080000"
          },
          "l2_priv0": {
            "size": 16384,
            "map_base": "0x1C000000",
            "map_size": "0x00004000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_priv1": {
            "size": 16384,
            "map_base": "0x1C008000",
            "map_size": "0x00004000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared": {
            "nb_banks": 4,
            "size": 98304,
            "map_base": "0x1C010000",
            "map_size": "0x00018000"
          },
          "l2_shared_0": {
            "size": 24576,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_1": {
            "size": 24576,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_2": {
            "size": 24576,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_3": {
            "size": 24576,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "rom": {
            "includes": [
              "ips/rom/rom_v2.json"
            ],
            "size": 8192,
            "map_base": "0x1A000000",
            "map_size": "0x00002000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "plt_loader": {
            "includes": [
              "tools/plt_loader/plt_loader.json"
            ],
            "vp_ports": [
              "out"
            ]
          },
          "fc_itc": {
            "includes": [
              "ips/itc/itc_v1.json"
            ],
            "vp_ports": [
              "irq_req",
              "in_event_14",
              "input",
              "irq_ack",
              "in_event_8",
              "in_event_10",
              "in_event_11",
              "soc_event"
            ]
          },
          "apb_soc_ctrl": {
            "includes": [
              "chips/vivosoc3_5/apb_soc.json"
            ],
            "vp_ports": [
              "bootaddr",
              "event",
              "input"
            ]
          },
          "stdout": {
            "includes": [
              "ips/stdout/stdout_v3.json"
            ],
            "vp_ports": [
              "input"
            ]
          },
          "gpio": {
            "includes": [
              "ips/gpio/gpio_v2.json"
            ],
            "vp_ports": [
              "input",
              "gpio0",
              "gpio1",
              "gpio2",
              "gpio3",
              "gpio4",
              "gpio5",
              "gpio6",
              "gpio7",
              "gpio8",
              "gpio9",
              "gpio10",
              "gpio11",
              "gpio12",
              "gpio13",
              "gpio14",
              "gpio15",
              "gpio16",
              "gpio17",
              "gpio18",
              "gpio19",
              "gpio20",
              "gpio21",
              "gpio22",
              "gpio23",
              "gpio24",
              "gpio25",
              "gpio26",
              "gpio27",
              "gpio28",
              "gpio29",
              "gpio30",
              "gpio31"
            ]
          },
          "timer": {
            "includes": [
              "ips/timer/timer_v2.json"
            ],
            "vp_ports": [
              "irq_itf_0",
              "irq_itf_1",
              "ref_clock",
              "input"
            ]
          },
          "soc_eu": {
            "includes": [
              "ips/soc_eu/soc_eu_v1.json"
            ],
            "ref_clock_event": 56,
            "vp_ports": [
              "ref_clock_event",
              "fc_event_itf",
              "event_in",
              "input",
              "ref_clock"
            ]
          },
          "udma": {
            "includes": [
              "chips/vivosoc3_5/udma.json"
            ],
            "vp_ports": [
              "l2_itf",
              "event_itf",
              "spim0",
              "spim1",
              "uart0",
              "uart1",
              "input",
              "periph_clock"
            ]
          },
          "uart": {
            "version": 1
          },
          "fc_debug": {
            "version": 1
          },
          "adv_dbg_unit": {
            "includes": [
              "ips/adv_dbg_unit/adv_dbg_unit.json"
            ],
            "vp_ports": [
              "io",
              "jtag"
            ]
          }
        },
        "cluster": {
          "vp_ports": [
            "input",
            "ref_clock",
            "dma_irq",
            "soc"
          ],
          "version": 5,
          "nb_pe": 4,
          "has_cc": null,
          "vp_class": "pulp/cluster/cluster",
          "vp_comps": [
            "cluster_ico",
            "demux_periph_ico",
            "periph_ico",
            "l1_ico",
            "l1",
            "dma",
            "cluster_ctrl",
            "event_unit",
            "timer",
            "icache_ctrl",
            "pe0",
            "pe1",
            "pe2",
            "pe3"
          ],
          "vp_bindings": [
            [
              "self->input",
              "cluster_ico->input"
            ],
            [
              "self->ref_clock",
              "timer->ref_clock"
            ],
            [
              "cluster_ico->soc",
              "self->soc"
            ],
            [
              "cluster_ico->l1",
              "l1_ico->ext2loc_itf"
            ],
            [
              "cluster_ico->periph_ico",
              "periph_ico->input"
            ],
            [
              "cluster_ico->periph_ico_alias",
              "periph_ico->input"
            ],
            [
              "periph_ico->icache_ctrl",
              "icache_ctrl->input"
            ],
            [
              "periph_ico->event_unit",
              "event_unit->input"
            ],
            [
              "periph_ico->cluster_ctrl",
              "cluster_ctrl->input"
            ],
            [
              "periph_ico->timer",
              "timer->input"
            ],
            [
              "periph_ico->dma",
              "dma->in_4"
            ],
            [
              "periph_ico->dbg_unit_0",
              "pe0->dbg_unit"
            ],
            [
              "periph_ico->dbg_unit_1",
              "pe1->dbg_unit"
            ],
            [
              "periph_ico->dbg_unit_2",
              "pe2->dbg_unit"
            ],
            [
              "periph_ico->dbg_unit_3",
              "pe3->dbg_unit"
            ],
            [
              "periph_ico->cluster_ico",
              "cluster_ico->input"
            ],
            [
              "l1_ico->event_unit_0",
              "event_unit->demux_in_0"
            ],
            [
              "l1_ico->event_unit_1",
              "event_unit->demux_in_1"
            ],
            [
              "l1_ico->event_unit_2",
              "event_unit->demux_in_2"
            ],
            [
              "l1_ico->event_unit_3",
              "event_unit->demux_in_3"
            ],
            [
              "l1_ico->event_unit_alias_0",
              "event_unit->demux_in_0"
            ],
            [
              "l1_ico->event_unit_alias_1",
              "event_unit->demux_in_1"
            ],
            [
              "l1_ico->event_unit_alias_2",
              "event_unit->demux_in_2"
            ],
            [
              "l1_ico->event_unit_alias_3",
              "event_unit->demux_in_3"
            ],
            [
              "l1_ico->dma_0",
              "dma->in_0"
            ],
            [
              "l1_ico->dma_1",
              "dma->in_1"
            ],
            [
              "l1_ico->dma_2",
              "dma->in_2"
            ],
            [
              "l1_ico->dma_3",
              "dma->in_3"
            ],
            [
              "l1_ico->dma_alias_0",
              "dma->in_0"
            ],
            [
              "l1_ico->dma_alias_1",
              "dma->in_1"
            ],
            [
              "l1_ico->dma_alias_2",
              "dma->in_2"
            ],
            [
              "l1_ico->dma_alias_3",
              "dma->in_3"
            ],
            [
              "l1_ico->out_0",
              "l1->in_0"
            ],
            [
              "l1_ico->out_1",
              "l1->in_1"
            ],
            [
              "l1_ico->out_2",
              "l1->in_2"
            ],
            [
              "l1_ico->out_3",
              "l1->in_3"
            ],
            [
              "l1_ico->out_4",
              "l1->in_4"
            ],
            [
              "l1_ico->out_5",
              "l1->in_5"
            ],
            [
              "l1_ico->out_6",
              "l1->in_6"
            ],
            [
              "l1_ico->out_7",
              "l1->in_7"
            ],
            [
              "l1_ico->cluster_ico",
              "cluster_ico->input"
            ],
            [
              "dma->ext_irq_itf",
              "self->dma_irq"
            ],
            [
              "dma->ext_irq_itf",
              "event_unit->in_event_22_pe_0"
            ],
            [
              "dma->ext_irq_itf",
              "event_unit->in_event_22_pe_1"
            ],
            [
              "dma->ext_irq_itf",
              "event_unit->in_event_22_pe_2"
            ],
            [
              "dma->ext_irq_itf",
              "event_unit->in_event_22_pe_3"
            ],
            [
              "dma->event_itf_0",
              "event_unit->in_event_8_pe_0"
            ],
            [
              "dma->event_itf_1",
              "event_unit->in_event_8_pe_1"
            ],
            [
              "dma->event_itf_2",
              "event_unit->in_event_8_pe_2"
            ],
            [
              "dma->event_itf_3",
              "event_unit->in_event_8_pe_3"
            ],
            [
              "dma->irq_itf_0",
              "event_unit->in_event_9_pe_0"
            ],
            [
              "dma->irq_itf_1",
              "event_unit->in_event_9_pe_1"
            ],
            [
              "dma->irq_itf_2",
              "event_unit->in_event_9_pe_2"
            ],
            [
              "dma->irq_itf_3",
              "event_unit->in_event_9_pe_3"
            ],
            [
              "dma->ext_itf",
              "cluster_ico->input"
            ],
            [
              "dma->loc_itf_0",
              "l1_ico->dma_in_0"
            ],
            [
              "dma->loc_itf_1",
              "l1_ico->dma_in_1"
            ],
            [
              "dma->loc_itf_2",
              "l1_ico->dma_in_2"
            ],
            [
              "dma->loc_itf_3",
              "l1_ico->dma_in_3"
            ],
            [
              "cluster_ctrl->bootaddr_0",
              "pe0->bootaddr"
            ],
            [
              "cluster_ctrl->bootaddr_1",
              "pe1->bootaddr"
            ],
            [
              "cluster_ctrl->bootaddr_2",
              "pe2->bootaddr"
            ],
            [
              "cluster_ctrl->bootaddr_3",
              "pe3->bootaddr"
            ],
            [
              "cluster_ctrl->fetchen_0",
              "pe0->fetchen"
            ],
            [
              "cluster_ctrl->fetchen_1",
              "pe1->fetchen"
            ],
            [
              "cluster_ctrl->fetchen_2",
              "pe2->fetchen"
            ],
            [
              "cluster_ctrl->fetchen_3",
              "pe3->fetchen"
            ],
            [
              "cluster_ctrl->halt_0",
              "pe0->halt"
            ],
            [
              "cluster_ctrl->halt_1",
              "pe1->halt"
            ],
            [
              "cluster_ctrl->halt_2",
              "pe2->halt"
            ],
            [
              "cluster_ctrl->halt_3",
              "pe3->halt"
            ],
            [
              "event_unit->irq_req_0",
              "pe0->irq_req"
            ],
            [
              "event_unit->irq_req_1",
              "pe1->irq_req"
            ],
            [
              "event_unit->irq_req_2",
              "pe2->irq_req"
            ],
            [
              "event_unit->irq_req_3",
              "pe3->irq_req"
            ],
            [
              "timer->irq_itf_0",
              "event_unit->in_event_10_pe_0"
            ],
            [
              "timer->irq_itf_0",
              "event_unit->in_event_10_pe_1"
            ],
            [
              "timer->irq_itf_0",
              "event_unit->in_event_10_pe_2"
            ],
            [
              "timer->irq_itf_0",
              "event_unit->in_event_10_pe_3"
            ],
            [
              "timer->irq_itf_1",
              "event_unit->in_event_11_pe_0"
            ],
            [
              "timer->irq_itf_1",
              "event_unit->in_event_11_pe_1"
            ],
            [
              "timer->irq_itf_1",
              "event_unit->in_event_11_pe_2"
            ],
            [
              "timer->irq_itf_1",
              "event_unit->in_event_11_pe_3"
            ],
            [
              "pe0->halt_status",
              "cluster_ctrl->core_halt_0"
            ],
            [
              "pe0->data",
              "l1_ico->data_pe_0"
            ],
            [
              "pe0->fetch",
              "cluster_ico->input"
            ],
            [
              "pe0->irq_ack",
              "event_unit->irq_ack_0"
            ],
            [
              "pe0->ext_counter[11]",
              "l1_ico->ext_counter_0[11]"
            ],
            [
              "pe0->ext_counter[12]",
              "l1_ico->ext_counter_0[12]"
            ],
            [
              "pe0->ext_counter[13]",
              "l1_ico->ext_counter_0[13]"
            ],
            [
              "pe0->ext_counter[14]",
              "l1_ico->ext_counter_0[14]"
            ],
            [
              "pe0->ext_counter[15]",
              "l1_ico->ext_counter_0[15]"
            ],
            [
              "pe1->halt_status",
              "cluster_ctrl->core_halt_1"
            ],
            [
              "pe1->data",
              "l1_ico->data_pe_1"
            ],
            [
              "pe1->fetch",
              "cluster_ico->input"
            ],
            [
              "pe1->irq_ack",
              "event_unit->irq_ack_1"
            ],
            [
              "pe1->ext_counter[11]",
              "l1_ico->ext_counter_1[11]"
            ],
            [
              "pe1->ext_counter[12]",
              "l1_ico->ext_counter_1[12]"
            ],
            [
              "pe1->ext_counter[13]",
              "l1_ico->ext_counter_1[13]"
            ],
            [
              "pe1->ext_counter[14]",
              "l1_ico->ext_counter_1[14]"
            ],
            [
              "pe1->ext_counter[15]",
              "l1_ico->ext_counter_1[15]"
            ],
            [
              "pe2->halt_status",
              "cluster_ctrl->core_halt_2"
            ],
            [
              "pe2->data",
              "l1_ico->data_pe_2"
            ],
            [
              "pe2->fetch",
              "cluster_ico->input"
            ],
            [
              "pe2->irq_ack",
              "event_unit->irq_ack_2"
            ],
            [
              "pe2->ext_counter[11]",
              "l1_ico->ext_counter_2[11]"
            ],
            [
              "pe2->ext_counter[12]",
              "l1_ico->ext_counter_2[12]"
            ],
            [
              "pe2->ext_counter[13]",
              "l1_ico->ext_counter_2[13]"
            ],
            [
              "pe2->ext_counter[14]",
              "l1_ico->ext_counter_2[14]"
            ],
            [
              "pe2->ext_counter[15]",
              "l1_ico->ext_counter_2[15]"
            ],
            [
              "pe3->halt_status",
              "cluster_ctrl->core_halt_3"
            ],
            [
              "pe3->data",
              "l1_ico->data_pe_3"
            ],
            [
              "pe3->fetch",
              "cluster_ico->input"
            ],
            [
              "pe3->irq_ack",
              "event_unit->irq_ack_3"
            ],
            [
              "pe3->ext_counter[11]",
              "l1_ico->ext_counter_3[11]"
            ],
            [
              "pe3->ext_counter[12]",
              "l1_ico->ext_counter_3[12]"
            ],
            [
              "pe3->ext_counter[13]",
              "l1_ico->ext_counter_3[13]"
            ],
            [
              "pe3->ext_counter[14]",
              "l1_ico->ext_counter_3[14]"
            ],
            [
              "pe3->ext_counter[15]",
              "l1_ico->ext_counter_3[15]"
            ]
          ],
          "cluster_ico": {
            "includes": [
              "ips/interco/router.json"
            ],
            "latency": 2,
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00008000",
                "remove_offset": "0x10000000"
              },
              "periph_ico": {
                "base": "0x10200000",
                "size": "0x00200000"
              },
              "periph_ico_alias": {
                "base": "0x00200000",
                "size": "0x00200000",
                "add_offset": "268435456"
              },
              "error": {
                "base": "0x10000000",
                "size": "0x400000"
              },
              "soc": {}
            },
            "vp_ports": [
              "soc",
              "l1",
              "periph_ico",
              "periph_ico_alias",
              "input"
            ]
          },
          "demux_periph_ico": {
            "includes": [
              "ips/interco/router.json"
            ],
            "mappings": {
              "demux_event_unit": {
                "base": "0x0",
                "size": "0x00000400"
              }
            }
          },
          "periph_ico": {
            "includes": [
              "ips/interco/router.json"
            ],
            "mappings": {
              "dbg_unit_0": {
                "base": "0x10300000",
                "size": "0x8000",
                "remove_offset": "0x10300000"
              },
              "dbg_unit_1": {
                "base": "0x10308000",
                "size": "0x8000",
                "remove_offset": "0x10308000"
              },
              "dbg_unit_2": {
                "base": "0x10310000",
                "size": "0x8000",
                "remove_offset": "0x10310000"
              },
              "dbg_unit_3": {
                "base": "0x10318000",
                "size": "0x8000",
                "remove_offset": "0x10318000"
              },
              "cluster_ctrl": {
                "base": "0x10200000",
                "size": "0x00000400",
                "remove_offset": "0x10200000"
              },
              "timer": {
                "base": "0x10200400",
                "size": "0x00000400",
                "remove_offset": "0x10200400"
              },
              "event_unit": {
                "base": "0x10200800",
                "size": "0x00000800",
                "remove_offset": "0x10200800"
              },
              "icache_ctrl": {
                "base": "0x10201400",
                "size": "0x00000400",
                "remove_offset": "0x10201400"
              },
              "dma": {
                "base": "0x10201800",
                "size": "0x00000400",
                "remove_offset": "0x10201800"
              },
              "cluster_ico": {}
            },
            "vp_ports": [
              "icache_ctrl",
              "event_unit",
              "cluster_ctrl",
              "timer",
              "dma",
              "dbg_unit_0",
              "dbg_unit_1",
              "dbg_unit_2",
              "dbg_unit_3",
              "cluster_ico",
              "input"
            ]
          },
          "l1_ico": {
            "vp_class": null,
            "vp_comps": [
              "pe0_ico",
              "pe1_ico",
              "pe2_ico",
              "pe3_ico",
              "interleaver",
              "ext2loc"
            ],
            "vp_ports": [
              "event_unit_0",
              "event_unit_1",
              "event_unit_2",
              "event_unit_3",
              "event_unit_alias_0",
              "event_unit_alias_1",
              "event_unit_alias_2",
              "event_unit_alias_3",
              "dma_0",
              "dma_1",
              "dma_2",
              "dma_3",
              "dma_alias_0",
              "dma_alias_1",
              "dma_alias_2",
              "dma_alias_3",
              "out_0",
              "out_1",
              "out_2",
              "out_3",
              "out_4",
              "out_5",
              "out_6",
              "out_7",
              "cluster_ico",
              "dma_in_0",
              "dma_in_1",
              "dma_in_2",
              "dma_in_3",
              "ext2loc_itf",
              "ext_counter_0[11]",
              "ext_counter_1[11]",
              "ext_counter_2[11]",
              "ext_counter_3[11]",
              "ext_counter_0[12]",
              "ext_counter_1[12]",
              "ext_counter_2[12]",
              "ext_counter_3[12]",
              "ext_counter_0[13]",
              "ext_counter_1[13]",
              "ext_counter_2[13]",
              "ext_counter_3[13]",
              "ext_counter_0[14]",
              "ext_counter_1[14]",
              "ext_counter_2[14]",
              "ext_counter_3[14]",
              "ext_counter_0[15]",
              "ext_counter_1[15]",
              "ext_counter_2[15]",
              "ext_counter_3[15]",
              "data_pe_0",
              "data_pe_1",
              "data_pe_2",
              "data_pe_3"
            ],
            "vp_bindings": [
              [
                "self->dma_in_0",
                "interleaver->in_4"
              ],
              [
                "self->dma_in_1",
                "interleaver->in_5"
              ],
              [
                "self->dma_in_2",
                "interleaver->in_6"
              ],
              [
                "self->dma_in_3",
                "interleaver->in_7"
              ],
              [
                "self->ext2loc_itf",
                "ext2loc->input"
              ],
              [
                "self->ext_counter_0[11]",
                "pe0_ico->nb_read[1]"
              ],
              [
                "self->ext_counter_1[11]",
                "pe1_ico->nb_read[1]"
              ],
              [
                "self->ext_counter_2[11]",
                "pe2_ico->nb_read[1]"
              ],
              [
                "self->ext_counter_3[11]",
                "pe3_ico->nb_read[1]"
              ],
              [
                "self->ext_counter_0[12]",
                "pe0_ico->nb_write[1]"
              ],
              [
                "self->ext_counter_1[12]",
                "pe1_ico->nb_write[1]"
              ],
              [
                "self->ext_counter_2[12]",
                "pe2_ico->nb_write[1]"
              ],
              [
                "self->ext_counter_3[12]",
                "pe3_ico->nb_write[1]"
              ],
              [
                "self->ext_counter_0[13]",
                "pe0_ico->read_stalls[1]"
              ],
              [
                "self->ext_counter_1[13]",
                "pe1_ico->read_stalls[1]"
              ],
              [
                "self->ext_counter_2[13]",
                "pe2_ico->read_stalls[1]"
              ],
              [
                "self->ext_counter_3[13]",
                "pe3_ico->read_stalls[1]"
              ],
              [
                "self->ext_counter_0[14]",
                "pe0_ico->write_stalls[1]"
              ],
              [
                "self->ext_counter_1[14]",
                "pe1_ico->write_stalls[1]"
              ],
              [
                "self->ext_counter_2[14]",
                "pe2_ico->write_stalls[1]"
              ],
              [
                "self->ext_counter_3[14]",
                "pe3_ico->write_stalls[1]"
              ],
              [
                "self->ext_counter_0[15]",
                "pe0_ico->stalls[0]"
              ],
              [
                "self->ext_counter_1[15]",
                "pe1_ico->stalls[0]"
              ],
              [
                "self->ext_counter_2[15]",
                "pe2_ico->stalls[0]"
              ],
              [
                "self->ext_counter_3[15]",
                "pe3_ico->stalls[0]"
              ],
              [
                "self->data_pe_0",
                "pe0_ico->input"
              ],
              [
                "self->data_pe_1",
                "pe1_ico->input"
              ],
              [
                "self->data_pe_2",
                "pe2_ico->input"
              ],
              [
                "self->data_pe_3",
                "pe3_ico->input"
              ],
              [
                "pe0_ico->dma",
                "self->dma_0"
              ],
              [
                "pe0_ico->dma_alias",
                "self->dma_alias_0"
              ],
              [
                "pe0_ico->event_unit",
                "self->event_unit_0"
              ],
              [
                "pe0_ico->event_unit_alias",
                "self->event_unit_alias_0"
              ],
              [
                "pe0_ico->cluster_ico",
                "self->cluster_ico"
              ],
              [
                "pe0_ico->l1",
                "interleaver->in_0"
              ],
              [
                "pe0_ico->l1_alias",
                "interleaver->in_0"
              ],
              [
                "pe0_ico->l1_ts",
                "interleaver->ts_in_0"
              ],
              [
                "pe0_ico->l1_ts_alias",
                "interleaver->ts_in_0"
              ],
              [
                "pe1_ico->dma",
                "self->dma_1"
              ],
              [
                "pe1_ico->dma_alias",
                "self->dma_alias_1"
              ],
              [
                "pe1_ico->event_unit",
                "self->event_unit_1"
              ],
              [
                "pe1_ico->event_unit_alias",
                "self->event_unit_alias_1"
              ],
              [
                "pe1_ico->cluster_ico",
                "self->cluster_ico"
              ],
              [
                "pe1_ico->l1",
                "interleaver->in_1"
              ],
              [
                "pe1_ico->l1_alias",
                "interleaver->in_1"
              ],
              [
                "pe1_ico->l1_ts",
                "interleaver->ts_in_1"
              ],
              [
                "pe1_ico->l1_ts_alias",
                "interleaver->ts_in_1"
              ],
              [
                "pe2_ico->dma",
                "self->dma_2"
              ],
              [
                "pe2_ico->dma_alias",
                "self->dma_alias_2"
              ],
              [
                "pe2_ico->event_unit",
                "self->event_unit_2"
              ],
              [
                "pe2_ico->event_unit_alias",
                "self->event_unit_alias_2"
              ],
              [
                "pe2_ico->cluster_ico",
                "self->cluster_ico"
              ],
              [
                "pe2_ico->l1",
                "interleaver->in_2"
              ],
              [
                "pe2_ico->l1_alias",
                "interleaver->in_2"
              ],
              [
                "pe2_ico->l1_ts",
                "interleaver->ts_in_2"
              ],
              [
                "pe2_ico->l1_ts_alias",
                "interleaver->ts_in_2"
              ],
              [
                "pe3_ico->dma",
                "self->dma_3"
              ],
              [
                "pe3_ico->dma_alias",
                "self->dma_alias_3"
              ],
              [
                "pe3_ico->event_unit",
                "self->event_unit_3"
              ],
              [
                "pe3_ico->event_unit_alias",
                "self->event_unit_alias_3"
              ],
              [
                "pe3_ico->cluster_ico",
                "self->cluster_ico"
              ],
              [
                "pe3_ico->l1",
                "interleaver->in_3"
              ],
              [
                "pe3_ico->l1_alias",
                "interleaver->in_3"
              ],
              [
                "pe3_ico->l1_ts",
                "interleaver->ts_in_3"
              ],
              [
                "pe3_ico->l1_ts_alias",
                "interleaver->ts_in_3"
              ],
              [
                "interleaver->out_0",
                "self->out_0"
              ],
              [
                "interleaver->out_1",
                "self->out_1"
              ],
              [
                "interleaver->out_2",
                "self->out_2"
              ],
              [
                "interleaver->out_3",
                "self->out_3"
              ],
              [
                "interleaver->out_4",
                "self->out_4"
              ],
              [
                "interleaver->out_5",
                "self->out_5"
              ],
              [
                "interleaver->out_6",
                "self->out_6"
              ],
              [
                "interleaver->out_7",
                "self->out_7"
              ],
              [
                "ext2loc->out",
                "interleaver->in_4"
              ]
            ],
            "pe0_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l1": {
                  "base": "0x10000000",
                  "size": "0x00008000",
                  "remove_offset": "0x10000000",
                  "id": 0
                },
                "l1_ts": {
                  "base": "0x10100000",
                  "size": "0x00008000",
                  "remove_offset": "0x10100000",
                  "id": 0
                },
                "event_unit": {
                  "base": "0x10204000",
                  "size": "0x00000400",
                  "remove_offset": "0x10204000",
                  "id": 1
                },
                "dma": {
                  "base": "0x10204400",
                  "size": "0x00000400",
                  "remove_offset": "0x10204400",
                  "id": 1
                },
                "l1_alias": {
                  "base": "0x0",
                  "size": "0x00008000",
                  "remove_offset": "0x0",
                  "id": 0
                },
                "l1_ts_alias": {
                  "base": "0x100000",
                  "size": "0x00008000",
                  "remove_offset": "0x100000",
                  "id": 0
                },
                "event_unit_alias": {
                  "base": "0x204000",
                  "size": "0x00000400",
                  "remove_offset": "0x204000",
                  "id": 1
                },
                "dma_alias": {
                  "base": "0x204400",
                  "size": "0x00000400",
                  "remove_offset": "0x204400",
                  "id": 1
                },
                "cluster_ico": {
                  "id": 1
                }
              },
              "vp_ports": [
                "dma",
                "dma_alias",
                "event_unit",
                "event_unit_alias",
                "cluster_ico",
                "l1",
                "l1_alias",
                "l1_ts",
                "l1_ts_alias",
                "nb_read[1]",
                "nb_write[1]",
                "read_stalls[1]",
                "write_stalls[1]",
                "stalls[0]",
                "input"
              ]
            },
            "pe1_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l1": {
                  "base": "0x10000000",
                  "size": "0x00008000",
                  "remove_offset": "0x10000000",
                  "id": 0
                },
                "l1_ts": {
                  "base": "0x10100000",
                  "size": "0x00008000",
                  "remove_offset": "0x10100000",
                  "id": 0
                },
                "event_unit": {
                  "base": "0x10204000",
                  "size": "0x00000400",
                  "remove_offset": "0x10204000",
                  "id": 1
                },
                "dma": {
                  "base": "0x10204400",
                  "size": "0x00000400",
                  "remove_offset": "0x10204400",
                  "id": 1
                },
                "l1_alias": {
                  "base": "0x0",
                  "size": "0x00008000",
                  "remove_offset": "0x0",
                  "id": 0
                },
                "l1_ts_alias": {
                  "base": "0x100000",
                  "size": "0x00008000",
                  "remove_offset": "0x100000",
                  "id": 0
                },
                "event_unit_alias": {
                  "base": "0x204000",
                  "size": "0x00000400",
                  "remove_offset": "0x204000",
                  "id": 1
                },
                "dma_alias": {
                  "base": "0x204400",
                  "size": "0x00000400",
                  "remove_offset": "0x204400",
                  "id": 1
                },
                "cluster_ico": {
                  "id": 1
                }
              },
              "vp_ports": [
                "dma",
                "dma_alias",
                "event_unit",
                "event_unit_alias",
                "cluster_ico",
                "l1",
                "l1_alias",
                "l1_ts",
                "l1_ts_alias",
                "nb_read[1]",
                "nb_write[1]",
                "read_stalls[1]",
                "write_stalls[1]",
                "stalls[0]",
                "input"
              ]
            },
            "pe2_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l1": {
                  "base": "0x10000000",
                  "size": "0x00008000",
                  "remove_offset": "0x10000000",
                  "id": 0
                },
                "l1_ts": {
                  "base": "0x10100000",
                  "size": "0x00008000",
                  "remove_offset": "0x10100000",
                  "id": 0
                },
                "event_unit": {
                  "base": "0x10204000",
                  "size": "0x00000400",
                  "remove_offset": "0x10204000",
                  "id": 1
                },
                "dma": {
                  "base": "0x10204400",
                  "size": "0x00000400",
                  "remove_offset": "0x10204400",
                  "id": 1
                },
                "l1_alias": {
                  "base": "0x0",
                  "size": "0x00008000",
                  "remove_offset": "0x0",
                  "id": 0
                },
                "l1_ts_alias": {
                  "base": "0x100000",
                  "size": "0x00008000",
                  "remove_offset": "0x100000",
                  "id": 0
                },
                "event_unit_alias": {
                  "base": "0x204000",
                  "size": "0x00000400",
                  "remove_offset": "0x204000",
                  "id": 1
                },
                "dma_alias": {
                  "base": "0x204400",
                  "size": "0x00000400",
                  "remove_offset": "0x204400",
                  "id": 1
                },
                "cluster_ico": {
                  "id": 1
                }
              },
              "vp_ports": [
                "dma",
                "dma_alias",
                "event_unit",
                "event_unit_alias",
                "cluster_ico",
                "l1",
                "l1_alias",
                "l1_ts",
                "l1_ts_alias",
                "nb_read[1]",
                "nb_write[1]",
                "read_stalls[1]",
                "write_stalls[1]",
                "stalls[0]",
                "input"
              ]
            },
            "pe3_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l1": {
                  "base": "0x10000000",
                  "size": "0x00008000",
                  "remove_offset": "0x10000000",
                  "id": 0
                },
                "l1_ts": {
                  "base": "0x10100000",
                  "size": "0x00008000",
                  "remove_offset": "0x10100000",
                  "id": 0
                },
                "event_unit": {
                  "base": "0x10204000",
                  "size": "0x00000400",
                  "remove_offset": "0x10204000",
                  "id": 1
                },
                "dma": {
                  "base": "0x10204400",
                  "size": "0x00000400",
                  "remove_offset": "0x10204400",
                  "id": 1
                },
                "l1_alias": {
                  "base": "0x0",
                  "size": "0x00008000",
                  "remove_offset": "0x0",
                  "id": 0
                },
                "l1_ts_alias": {
                  "base": "0x100000",
                  "size": "0x00008000",
                  "remove_offset": "0x100000",
                  "id": 0
                },
                "event_unit_alias": {
                  "base": "0x204000",
                  "size": "0x00000400",
                  "remove_offset": "0x204000",
                  "id": 1
                },
                "dma_alias": {
                  "base": "0x204400",
                  "size": "0x00000400",
                  "remove_offset": "0x204400",
                  "id": 1
                },
                "cluster_ico": {
                  "id": 1
                }
              },
              "vp_ports": [
                "dma",
                "dma_alias",
                "event_unit",
                "event_unit_alias",
                "cluster_ico",
                "l1",
                "l1_alias",
                "l1_ts",
                "l1_ts_alias",
                "nb_read[1]",
                "nb_write[1]",
                "read_stalls[1]",
                "write_stalls[1]",
                "stalls[0]",
                "input"
              ]
            },
            "interleaver": {
              "includes": [
                "ips/interco/l1_interleaver.json"
              ],
              "nb_slaves": 8,
              "nb_masters": 8,
              "interleaving_bits": 2,
              "vp_ports": [
                "out_0",
                "out_1",
                "out_2",
                "out_3",
                "out_4",
                "out_5",
                "out_6",
                "out_7",
                "in_4",
                "in_5",
                "in_6",
                "in_7",
                "in_0",
                "in_1",
                "in_2",
                "in_3",
                "ts_in_0",
                "ts_in_1",
                "ts_in_2",
                "ts_in_3"
              ]
            },
            "ext2loc": {
              "includes": [
                "ips/interco/converter.json"
              ],
              "output_width": 4,
              "output_align": 4,
              "vp_ports": [
                "out",
                "input"
              ]
            }
          },
          "l1": {
            "vp_class": null,
            "size": 32768,
            "alias": true,
            "has_l1_alias": true,
            "alias_base": "0x00000000",
            "map_base": "0x10000000",
            "nb_banks": 8,
            "vp_comps": [
              "bank0",
              "bank1",
              "bank2",
              "bank3",
              "bank4",
              "bank5",
              "bank6",
              "bank7"
            ],
            "vp_ports": [
              "in_0",
              "in_1",
              "in_2",
              "in_3",
              "in_4",
              "in_5",
              "in_6",
              "in_7"
            ],
            "vp_bindings": [
              [
                "self->in_0",
                "bank0->input"
              ],
              [
                "self->in_1",
                "bank1->input"
              ],
              [
                "self->in_2",
                "bank2->input"
              ],
              [
                "self->in_3",
                "bank3->input"
              ],
              [
                "self->in_4",
                "bank4->input"
              ],
              [
                "self->in_5",
                "bank5->input"
              ],
              [
                "self->in_6",
                "bank6->input"
              ],
              [
                "self->in_7",
                "bank7->input"
              ]
            ],
            "bank0": {
              "size": 4096,
              "vp_class": "memory/memory",
              "power_models": {
                "includes": [
                  "power_models/l1/l1.json"
                ]
              },
              "power_trigger": true,
              "vp_ports": [
                "input"
              ]
            },
            "bank1": {
              "size": 4096,
              "vp_class": "memory/memory",
              "power_models": {
                "includes": [
                  "power_models/l1/l1.json"
                ]
              },
              "power_trigger": false,
              "vp_ports": [
                "input"
              ]
            },
            "bank2": {
              "size": 4096,
              "vp_class": "memory/memory",
              "power_models": {
                "includes": [
                  "power_models/l1/l1.json"
                ]
              },
              "power_trigger": false,
              "vp_ports": [
                "input"
              ]
            },
            "bank3": {
              "size": 4096,
              "vp_class": "memory/memory",
              "power_models": {
                "includes": [
                  "power_models/l1/l1.json"
                ]
              },
              "power_trigger": false,
              "vp_ports": [
                "input"
              ]
            },
            "bank4": {
              "size": 4096,
              "vp_class": "memory/memory",
              "power_models": {
                "includes": [
                  "power_models/l1/l1.json"
                ]
              },
              "power_trigger": false,
              "vp_ports": [
                "input"
              ]
            },
            "bank5": {
              "size": 4096,
              "vp_class": "memory/memory",
              "power_models": {
                "includes": [
                  "power_models/l1/l1.json"
                ]
              },
              "power_trigger": false,
              "vp_ports": [
                "input"
              ]
            },
            "bank6": {
              "size": 4096,
              "vp_class": "memory/memory",
              "power_models": {
                "includes": [
                  "power_models/l1/l1.json"
                ]
              },
              "power_trigger": false,
              "vp_ports": [
                "input"
              ]
            },
            "bank7": {
              "size": 4096,
              "vp_class": "memory/memory",
              "power_models": {
                "includes": [
                  "power_models/l1/l1.json"
                ]
              },
              "power_trigger": false,
              "vp_ports": [
                "input"
              ]
            }
          },
          "icache": {
            "version": 1,
            "size": 4096,
            "line_size": 16,
            "banking_factor": 4,
            "ports": 8,
            "ways": 1,
            "enabled": true
          },
          "dma": {
            "includes": [
              "ips/mchan/mchan_v6.json"
            ],
            "nb_channels": 5,
            "is_64": false,
            "vp_ports": [
              "ext_irq_itf",
              "event_itf_0",
              "event_itf_1",
              "event_itf_2",
              "event_itf_3",
              "irq_itf_0",
              "irq_itf_1",
              "irq_itf_2",
              "irq_itf_3",
              "ext_itf",
              "loc_itf_0",
              "loc_itf_1",
              "loc_itf_2",
              "loc_itf_3",
              "in_4",
              "in_0",
              "in_1",
              "in_2",
              "in_3"
            ]
          },
          "cluster_ctrl": {
            "includes": [
              "ips/cluster_ctrl/cluster_ctrl_v2.json"
            ],
            "nb_core": 4,
            "vp_ports": [
              "bootaddr_0",
              "bootaddr_1",
              "bootaddr_2",
              "bootaddr_3",
              "fetchen_0",
              "fetchen_1",
              "fetchen_2",
              "fetchen_3",
              "halt_0",
              "halt_1",
              "halt_2",
              "halt_3",
              "input",
              "core_halt_0",
              "core_halt_1",
              "core_halt_2",
              "core_halt_3"
            ]
          },
          "event_unit": {
            "includes": [
              "ips/event_unit/eu_v3.json"
            ],
            "nb_core": 4,
            "vp_ports": [
              "irq_req_0",
              "irq_req_1",
              "irq_req_2",
              "irq_req_3",
              "input",
              "demux_in_0",
              "demux_in_1",
              "demux_in_2",
              "demux_in_3",
              "in_event_8_pe_0",
              "in_event_8_pe_1",
              "in_event_8_pe_2",
              "in_event_8_pe_3",
              "in_event_9_pe_0",
              "in_event_9_pe_1",
              "in_event_9_pe_2",
              "in_event_9_pe_3",
              "in_event_22_pe_0",
              "in_event_22_pe_1",
              "in_event_22_pe_2",
              "in_event_22_pe_3",
              "in_event_10_pe_0",
              "in_event_10_pe_1",
              "in_event_10_pe_2",
              "in_event_10_pe_3",
              "in_event_11_pe_0",
              "in_event_11_pe_1",
              "in_event_11_pe_2",
              "in_event_11_pe_3",
              "irq_ack_0",
              "irq_ack_1",
              "irq_ack_2",
              "irq_ack_3"
            ]
          },
          "timer": {
            "includes": [
              "ips/timer/timer_v2.json"
            ],
            "vp_ports": [
              "irq_itf_0",
              "irq_itf_1",
              "input",
              "ref_clock"
            ]
          },
          "icache_ctrl": {
            "includes": [
              "ips/icache_ctrl/icache_ctrl_v2.json"
            ],
            "vp_ports": [
              "input"
            ]
          },
          "pe": {
            "includes": [
              "ips/riscv/ri5ky_v2_fpu.json"
            ],
            "cluster_id": 0,
            "core_id": 0,
            "boot_addr": "0x1C000000"
          },
          "pe0": {
            "includes": [
              "ips/riscv/ri5ky_v2_fpu.json"
            ],
            "cluster_id": 0,
            "core_id": 0,
            "fetch_enable": null,
            "boot_addr": null,
            "vp_ports": [
              "halt_status",
              "data",
              "fetch",
              "irq_ack",
              "ext_counter[11]",
              "ext_counter[12]",
              "ext_counter[13]",
              "ext_counter[14]",
              "ext_counter[15]",
              "dbg_unit",
              "bootaddr",
              "fetchen",
              "halt",
              "irq_req"
            ]
          },
          "pe1": {
            "includes": [
              "ips/riscv/ri5ky_v2_fpu.json"
            ],
            "cluster_id": 0,
            "core_id": 1,
            "fetch_enable": null,
            "boot_addr": null,
            "vp_ports": [
              "halt_status",
              "data",
              "fetch",
              "irq_ack",
              "ext_counter[11]",
              "ext_counter[12]",
              "ext_counter[13]",
              "ext_counter[14]",
              "ext_counter[15]",
              "dbg_unit",
              "bootaddr",
              "fetchen",
              "halt",
              "irq_req"
            ]
          },
          "pe2": {
            "includes": [
              "ips/riscv/ri5ky_v2_fpu.json"
            ],
            "cluster_id": 0,
            "core_id": 2,
            "fetch_enable": null,
            "boot_addr": null,
            "vp_ports": [
              "halt_status",
              "data",
              "fetch",
              "irq_ack",
              "ext_counter[11]",
              "ext_counter[12]",
              "ext_counter[13]",
              "ext_counter[14]",
              "ext_counter[15]",
              "dbg_unit",
              "bootaddr",
              "fetchen",
              "halt",
              "irq_req"
            ]
          },
          "pe3": {
            "includes": [
              "ips/riscv/ri5ky_v2_fpu.json"
            ],
            "cluster_id": 0,
            "core_id": 3,
            "fetch_enable": null,
            "boot_addr": null,
            "vp_ports": [
              "halt_status",
              "data",
              "fetch",
              "irq_ack",
              "ext_counter[11]",
              "ext_counter[12]",
              "ext_counter[13]",
              "ext_counter[14]",
              "ext_counter[15]",
              "dbg_unit",
              "bootaddr",
              "fetchen",
              "halt",
              "irq_req"
            ]
          }
        },
        "cluster_clock": {
          "vp_class": "vp/clock_domain",
          "frequency": 50000000,
          "vp_ports": [
            "out"
          ]
        }
      },
      "dpi_clock": {
        "vp_class": "vp/clock_domain",
        "frequency": 50000000,
        "vp_ports": [
          "out"
        ]
      },
      "pulp_chip": {
        "vivosoc3_5": {}
      },
      "dpi": {
        "includes": [
          "periph/dpi_wrapper.json"
        ],
        "vp_ports": [
          "chip_reset",
          "clock"
        ]
      },
      "ref_clock_clock": {
        "vp_class": "vp/clock_domain",
        "frequency": 65536,
        "vp_ports": [
          "out"
        ]
      },
      "ref_clock": {
        "includes": [
          "ips/misc/clock.json"
        ],
        "vp_ports": [
          "clock_sync",
          "clock"
        ]
      }
    }
  },
  "runner": {
    "boot-mode": "jtag"
  },
  "loader": {
    "boot": {
      "mode": "jtag"
    }
  },
  "hal_analog_files": [
    "hal/analog/control_v3.h",
    "hal/analog/exg_v3.h",
    "hal/analog/ppg_v3.h",
    "hal/analog/stim_v3.h",
    "hal/analog/bioz_v3.h",
    "hal/analog/vivosoc3.h",
    "hal/analog/vivosoc.h"
  ],
  "archi_analog_files": [
    "archi/analog/control_v3.h",
    "archi/analog/exg_v3.h",
    "archi/analog/ppg_v3.h",
    "archi/analog/stim_v3.h",
    "archi/analog/bioz_v3.h",
    "archi/analog/vivosoc3.h"
  ]
}