

================================================================
== Vivado HLS Report for 'PE_8_11_s'
================================================================
* Date:           Wed Apr 14 11:57:53 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.342 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.103 us | 0.103 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       29|       29|        27|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      314|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      5|     1025|     1045|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       84|    -|
|Register             |        0|      -|     1068|      288|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|     2093|     1731|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                  |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |kernel0_fdiv_32ns_32ns_32_12_1_U918          |kernel0_fdiv_32ns_32ns_32_12_1          |        0|      0|  564|  769|    0|
    |kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U917   |kernel0_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U916  |kernel0_fsub_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                        |                                        |        0|      5| 1025| 1045|    0|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_171_p2                      |     +    |      0|  0|   6|           4|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter26  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln315_fu_123_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln323_fu_135_p2                |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln341_4_fu_147_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln341_fu_141_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln343_2_fu_159_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln343_fu_153_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln891_fu_165_p2                |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_183_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln333_fu_190_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln343_5_fu_269_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln343_6_fu_276_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln343_fu_262_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_141_fu_216_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_142_fu_223_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln323_fu_129_p2                 |    xor   |      0|  0|   5|           4|           5|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 314|          50|         267|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26  |   9|          2|    1|          2|
    |fifo_L_drain_out_V_blk_n  |   9|          2|    1|          2|
    |fifo_U_tmp_1_in_V_blk_n   |   9|          2|    1|          2|
    |fifo_V_in_V_blk_n         |   9|          2|    1|          2|
    |fifo_V_out_V_blk_n        |   9|          2|    1|          2|
    |p_0403_0_reg_100          |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  84|         18|   11|         24|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |icmp_ln323_reg_330           |   1|   0|    1|          0|
    |icmp_ln341_4_reg_342         |   1|   0|    1|          0|
    |icmp_ln341_reg_337           |   1|   0|    1|          0|
    |icmp_ln343_2_reg_352         |   1|   0|    1|          0|
    |icmp_ln343_reg_347           |   1|   0|    1|          0|
    |icmp_ln891_reg_357           |   1|   0|    1|          0|
    |local_U_tmp_0_1_0356_fu_54   |  32|   0|   32|          0|
    |local_prev_V_0_0_0355_fu_50  |  32|   0|   32|          0|
    |p_0403_0_reg_100             |   4|   0|    4|          0|
    |select_ln323_reg_371         |  32|   0|   32|          0|
    |select_ln333_reg_381         |  32|   0|   32|          0|
    |select_ln343_6_reg_391       |  32|   0|   32|          0|
    |tmp_136_fu_62                |  32|   0|   32|          0|
    |tmp_137_fu_66                |  32|   0|   32|          0|
    |tmp_138_fu_70                |  32|   0|   32|          0|
    |tmp_139_reg_366              |  32|   0|   32|          0|
    |tmp_143_reg_376              |  32|   0|   32|          0|
    |tmp_2_reg_386                |  32|   0|   32|          0|
    |tmp_4_reg_401                |  32|   0|   32|          0|
    |tmp_fu_58                    |  32|   0|   32|          0|
    |tmp_s_reg_396                |  32|   0|   32|          0|
    |xor_ln323_reg_326            |   4|   0|    4|          0|
    |icmp_ln323_reg_330           |  64|  32|    1|          0|
    |icmp_ln341_4_reg_342         |  64|  32|    1|          0|
    |icmp_ln341_reg_337           |  64|  32|    1|          0|
    |icmp_ln343_2_reg_352         |  64|  32|    1|          0|
    |icmp_ln343_reg_347           |  64|  32|    1|          0|
    |icmp_ln891_reg_357           |  64|  32|    1|          0|
    |tmp_139_reg_366              |  64|  32|   32|          0|
    |tmp_143_reg_376              |  64|  32|   32|          0|
    |xor_ln323_reg_326            |  64|  32|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1068| 288|  566|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      PE<8, 11>     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      PE<8, 11>     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      PE<8, 11>     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      PE<8, 11>     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      PE<8, 11>     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      PE<8, 11>     | return value |
|fifo_V_in_V_dout           |  in |   32|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_read           | out |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_out_V_din           | out |   32|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_write         | out |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_U_tmp_1_in_V_dout     |  in |   32|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_empty_n  |  in |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_read     | out |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_L_drain_out_V_din     | out |   32|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_write   | out |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0355 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0356 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 32 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_136 = alloca float"   --->   Operation 33 'alloca' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_137 = alloca float"   --->   Operation 34 'alloca' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_138 = alloca float"   --->   Operation 35 'alloca' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_0403_0 = phi i4 [ -8, %0 ], [ %c2_V, %hls_label_110_end ]"   --->   Operation 41 'phi' 'p_0403_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln315 = icmp eq i4 %p_0403_0, -4" [src/kernel_kernel.cpp:315]   --->   Operation 42 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %4, label %hls_label_110_begin" [src/kernel_kernel.cpp:315]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.22ns)   --->   "%xor_ln323 = xor i4 %p_0403_0, -8" [src/kernel_kernel.cpp:323]   --->   Operation 45 'xor' 'xor_ln323' <Predicate = (!icmp_ln315)> <Delay = 0.22> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "%icmp_ln323 = icmp eq i4 %p_0403_0, -8" [src/kernel_kernel.cpp:323]   --->   Operation 46 'icmp' 'icmp_ln323' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.65ns)   --->   "%icmp_ln341 = icmp eq i4 %p_0403_0, -6" [src/kernel_kernel.cpp:341]   --->   Operation 47 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln315 & !icmp_ln323)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.65ns)   --->   "%icmp_ln341_4 = icmp eq i4 %p_0403_0, -7" [src/kernel_kernel.cpp:341]   --->   Operation 48 'icmp' 'icmp_ln341_4' <Predicate = (!icmp_ln315 & !icmp_ln323)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.49ns)   --->   "switch i4 %xor_ln323, label %branch63 [
    i4 1, label %_ifconv.branch61_crit_edge
    i4 2, label %branch62
  ]" [src/kernel_kernel.cpp:341]   --->   Operation 49 'switch' <Predicate = (!icmp_ln315 & !icmp_ln323)> <Delay = 0.49>
ST_2 : Operation 50 [1/1] (0.65ns)   --->   "%icmp_ln343 = icmp eq i4 %p_0403_0, -7" [src/kernel_kernel.cpp:343]   --->   Operation 50 'icmp' 'icmp_ln343' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.65ns)   --->   "%icmp_ln343_2 = icmp eq i4 %p_0403_0, -6" [src/kernel_kernel.cpp:343]   --->   Operation 51 'icmp' 'icmp_ln343_2' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln891 = icmp ugt i4 %p_0403_0, -8" [src/kernel_kernel.cpp:344]   --->   Operation 52 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %3, label %hls_label_110_end" [src/kernel_kernel.cpp:344]   --->   Operation 53 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_0403_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 54 'add' 'c2_V' <Predicate = (!icmp_ln315)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0355_load = load float* %local_prev_V_0_0_0355" [src/kernel_kernel.cpp:323]   --->   Operation 55 'load' 'local_prev_V_0_0_0355_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0356_load = load float* %local_U_tmp_0_1_0356" [src/kernel_kernel.cpp:333]   --->   Operation 56 'load' 'local_U_tmp_0_1_0356_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.21ns)   --->   "%tmp_139 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)" [src/kernel_kernel.cpp:322]   --->   Operation 57 'read' 'tmp_139' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 58 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, float %tmp_139, float %local_prev_V_0_0_0355_load" [src/kernel_kernel.cpp:323]   --->   Operation 58 'select' 'select_ln323' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.21ns)   --->   "%tmp_143 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 59 'read' 'tmp_143' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 60 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln323, float %tmp_143, float %local_U_tmp_0_1_0356_load" [src/kernel_kernel.cpp:333]   --->   Operation 60 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0356" [src/kernel_kernel.cpp:336]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %select_ln323, float* %local_prev_V_0_0_0355" [src/kernel_kernel.cpp:336]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 63 [12/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 63 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 64 [11/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 64 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 65 [10/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 65 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 66 [9/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 66 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 67 [8/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 67 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 68 [7/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 68 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 69 [6/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 69 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 70 [5/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 70 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 71 [4/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 71 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 72 [3/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 72 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 73 [2/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 73 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0357_load = load float* %tmp" [src/kernel_kernel.cpp:341]   --->   Operation 74 'load' 'local_L_tmp_0_0_0357_load' <Predicate = (!icmp_ln323 & icmp_ln341_4)> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_136_load = load float* %tmp_136" [src/kernel_kernel.cpp:341]   --->   Operation 75 'load' 'tmp_136_load' <Predicate = (!icmp_ln323 & icmp_ln341 & !icmp_ln341_4)> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_137_load = load float* %tmp_137" [src/kernel_kernel.cpp:341]   --->   Operation 76 'load' 'tmp_137_load' <Predicate = (!icmp_ln323 & !icmp_ln341 & !icmp_ln341_4)> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_141 = select i1 %icmp_ln341, float %tmp_136_load, float %tmp_137_load" [src/kernel_kernel.cpp:341]   --->   Operation 77 'select' 'tmp_141' <Predicate = (!icmp_ln323 & !icmp_ln341_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_142 = select i1 %icmp_ln341_4, float %local_L_tmp_0_0_0357_load, float %tmp_141" [src/kernel_kernel.cpp:341]   --->   Operation 78 'select' 'tmp_142' <Predicate = (!icmp_ln323)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "store float %tmp_142, float* %tmp_137" [src/kernel_kernel.cpp:341]   --->   Operation 79 'store' <Predicate = (!icmp_ln323 & xor_ln323 == 2)> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "store float %tmp_142, float* %tmp_136" [src/kernel_kernel.cpp:341]   --->   Operation 80 'store' <Predicate = (!icmp_ln323 & xor_ln323 == 1)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "store float %tmp_142, float* %tmp_138" [src/kernel_kernel.cpp:341]   --->   Operation 81 'store' <Predicate = (!icmp_ln323 & xor_ln323 != 1 & xor_ln323 != 2)> <Delay = 0.00>
ST_15 : Operation 82 [1/12] (2.32ns)   --->   "%tmp_2 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 82 'fdiv' 'tmp_2' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "store float %tmp_2, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 83 'store' <Predicate = (icmp_ln323)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %2, label %_ifconv" [src/kernel_kernel.cpp:336]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_2)" [src/kernel_kernel.cpp:339]   --->   Operation 85 'write' <Predicate = (icmp_ln323)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0357_load3 = load float* %tmp" [src/kernel_kernel.cpp:343]   --->   Operation 86 'load' 'local_L_tmp_0_0_0357_load3' <Predicate = (icmp_ln323 & !icmp_ln343 & !icmp_ln343_2)> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_136_load_1 = load float* %tmp_136" [src/kernel_kernel.cpp:343]   --->   Operation 87 'load' 'tmp_136_load_1' <Predicate = (icmp_ln343 & !icmp_ln343_2)> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_137_load_1 = load float* %tmp_137" [src/kernel_kernel.cpp:343]   --->   Operation 88 'load' 'tmp_137_load_1' <Predicate = (icmp_ln343_2)> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_138_load = load float* %tmp_138" [src/kernel_kernel.cpp:343]   --->   Operation 89 'load' 'tmp_138_load' <Predicate = (!icmp_ln323 & !icmp_ln343 & !icmp_ln343_2)> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_5)   --->   "%select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0357_load3, float %tmp_138_load" [src/kernel_kernel.cpp:343]   --->   Operation 90 'select' 'select_ln343' <Predicate = (!icmp_ln343 & !icmp_ln343_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_5 = select i1 %icmp_ln343, float %tmp_136_load_1, float %select_ln343" [src/kernel_kernel.cpp:343]   --->   Operation 91 'select' 'select_ln343_5' <Predicate = (!icmp_ln343_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_6 = select i1 %icmp_ln343_2, float %tmp_137_load_1, float %select_ln343_5" [src/kernel_kernel.cpp:343]   --->   Operation 92 'select' 'select_ln343_6' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 93 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_6, %tmp_143" [src/kernel_kernel.cpp:343]   --->   Operation 93 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 94 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_6, %tmp_143" [src/kernel_kernel.cpp:343]   --->   Operation 94 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 95 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_6, %tmp_143" [src/kernel_kernel.cpp:343]   --->   Operation 95 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 96 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_6, %tmp_143" [src/kernel_kernel.cpp:343]   --->   Operation 96 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 97 [7/7] (2.34ns)   --->   "%tmp_4 = fsub float %tmp_139, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 97 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 98 [6/7] (2.34ns)   --->   "%tmp_4 = fsub float %tmp_139, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 98 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 99 [5/7] (2.34ns)   --->   "%tmp_4 = fsub float %tmp_139, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 99 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 100 [4/7] (2.34ns)   --->   "%tmp_4 = fsub float %tmp_139, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 100 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 101 [3/7] (2.34ns)   --->   "%tmp_4 = fsub float %tmp_139, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 101 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 102 [2/7] (2.34ns)   --->   "%tmp_4 = fsub float %tmp_139, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 102 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 103 [1/7] (2.34ns)   --->   "%tmp_4 = fsub float %tmp_139, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 103 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str163)" [src/kernel_kernel.cpp:315]   --->   Operation 104 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 105 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 106 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 106 'br' <Predicate = (!icmp_ln323 & xor_ln323 == 2)> <Delay = 0.00>
ST_28 : Operation 107 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 107 'br' <Predicate = (!icmp_ln323 & xor_ln323 == 1)> <Delay = 0.00>
ST_28 : Operation 108 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 108 'br' <Predicate = (!icmp_ln323 & xor_ln323 != 1 & xor_ln323 != 2)> <Delay = 0.00>
ST_28 : Operation 109 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:340]   --->   Operation 109 'br' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_28 : Operation 110 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_4)" [src/kernel_kernel.cpp:345]   --->   Operation 110 'write' <Predicate = (icmp_ln891)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_28 : Operation 111 [1/1] (0.00ns)   --->   "br label %hls_label_110_end" [src/kernel_kernel.cpp:345]   --->   Operation 111 'br' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_28 : Operation 112 [1/1] (0.00ns)   --->   "%empty_454 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str163, i32 %tmp_1)" [src/kernel_kernel.cpp:348]   --->   Operation 112 'specregionend' 'empty_454' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 113 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 114 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_V_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_V_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_tmp_1_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_L_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
local_prev_V_0_0_0355      (alloca           ) [ 001111111111111111111111111110]
local_U_tmp_0_1_0356       (alloca           ) [ 001111111111111111111111111110]
tmp                        (alloca           ) [ 001111111111111111111111111110]
tmp_136                    (alloca           ) [ 001111111111111111111111111110]
tmp_137                    (alloca           ) [ 001111111111111111111111111110]
tmp_138                    (alloca           ) [ 001111111111111111111111111110]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 011111111111111111111111111110]
p_0403_0                   (phi              ) [ 001000000000000000000000000000]
icmp_ln315                 (icmp             ) [ 001111111111111111111111111110]
empty                      (speclooptripcount) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 000000000000000000000000000000]
xor_ln323                  (xor              ) [ 001111111111111111111111111110]
icmp_ln323                 (icmp             ) [ 001111111111111111111111111110]
icmp_ln341                 (icmp             ) [ 001111111111111100000000000000]
icmp_ln341_4               (icmp             ) [ 001111111111111100000000000000]
switch_ln341               (switch           ) [ 000000000000000000000000000000]
icmp_ln343                 (icmp             ) [ 001111111111111110000000000000]
icmp_ln343_2               (icmp             ) [ 001111111111111110000000000000]
icmp_ln891                 (icmp             ) [ 001111111111111111111111111110]
br_ln344                   (br               ) [ 000000000000000000000000000000]
c2_V                       (add              ) [ 011111111111111111111111111110]
local_prev_V_0_0_0355_load (load             ) [ 000000000000000000000000000000]
local_U_tmp_0_1_0356_load  (load             ) [ 000000000000000000000000000000]
tmp_139                    (read             ) [ 001011111111111111111111111100]
select_ln323               (select           ) [ 001011111111111100000000000000]
tmp_143                    (read             ) [ 001011111111111111111000000000]
select_ln333               (select           ) [ 001011111111111100000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
local_L_tmp_0_0_0357_load  (load             ) [ 000000000000000000000000000000]
tmp_136_load               (load             ) [ 000000000000000000000000000000]
tmp_137_load               (load             ) [ 000000000000000000000000000000]
tmp_141                    (select           ) [ 000000000000000000000000000000]
tmp_142                    (select           ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
tmp_2                      (fdiv             ) [ 001000000000000010000000000000]
store_ln340                (store            ) [ 000000000000000000000000000000]
br_ln336                   (br               ) [ 000000000000000000000000000000]
write_ln339                (write            ) [ 000000000000000000000000000000]
local_L_tmp_0_0_0357_load3 (load             ) [ 000000000000000000000000000000]
tmp_136_load_1             (load             ) [ 000000000000000000000000000000]
tmp_137_load_1             (load             ) [ 000000000000000000000000000000]
tmp_138_load               (load             ) [ 000000000000000000000000000000]
select_ln343               (select           ) [ 000000000000000000000000000000]
select_ln343_5             (select           ) [ 000000000000000000000000000000]
select_ln343_6             (select           ) [ 001000000000000001111000000000]
tmp_s                      (fmul             ) [ 001000000000000000000111111100]
tmp_4                      (fsub             ) [ 001000000000000000000000000010]
tmp_1                      (specregionbegin  ) [ 000000000000000000000000000000]
specpipeline_ln316         (specpipeline     ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln340                   (br               ) [ 000000000000000000000000000000]
write_ln345                (write            ) [ 000000000000000000000000000000]
br_ln345                   (br               ) [ 000000000000000000000000000000]
empty_454                  (specregionend    ) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 011111111111111111111111111110]
ret_ln349                  (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_V_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_V_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_V_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_V_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_U_tmp_1_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_tmp_1_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_L_drain_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_L_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="local_prev_V_0_0_0355_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_prev_V_0_0_0355/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="local_U_tmp_0_1_0356_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_U_tmp_0_1_0356/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_136_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_136/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_137_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_137/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_138_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_138/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_139_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_139/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_143_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_143/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln339_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/16 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln345_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="1"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln345/28 "/>
</bind>
</comp>

<comp id="100" class="1005" name="p_0403_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="1"/>
<pin id="102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0403_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_0403_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0403_0/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="18"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="14"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln315_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="xor_ln323_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln323/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln323_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln341_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln341_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341_4/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln343_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln343_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343_2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln891_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="c2_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="local_prev_V_0_0_0355_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_prev_V_0_0_0355_load/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="local_U_tmp_0_1_0356_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_tmp_0_1_0356_load/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln323_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln333_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln336_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln336_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="local_L_tmp_0_0_0357_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="14"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_L_tmp_0_0_0357_load/15 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_136_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="14"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_136_load/15 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_137_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="14"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_137_load/15 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_141_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="13"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_141/15 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_142_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="13"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_142/15 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln341_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="14"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln341_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="14"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln341_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="14"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln340_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="14"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="local_L_tmp_0_0_0357_load3_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="15"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_L_tmp_0_0_0357_load3/16 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_136_load_1_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="15"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_136_load_1/16 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_137_load_1_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="15"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_137_load_1/16 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_138_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="15"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_138_load/16 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln343_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="14"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343/16 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln343_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="14"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_5/16 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln343_6_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="14"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_6/16 "/>
</bind>
</comp>

<comp id="283" class="1005" name="local_prev_V_0_0_0355_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2"/>
<pin id="285" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_prev_V_0_0_0355 "/>
</bind>
</comp>

<comp id="289" class="1005" name="local_U_tmp_0_1_0356_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2"/>
<pin id="291" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_U_tmp_0_1_0356 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="14"/>
<pin id="297" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_136_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="14"/>
<pin id="304" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_136 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_137_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="14"/>
<pin id="311" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_138_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="14"/>
<pin id="318" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_138 "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln315_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="26"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln315 "/>
</bind>
</comp>

<comp id="326" class="1005" name="xor_ln323_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="13"/>
<pin id="328" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln323 "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln323_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="337" class="1005" name="icmp_ln341_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="13"/>
<pin id="339" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln341 "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln341_4_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="13"/>
<pin id="344" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln341_4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln343_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="14"/>
<pin id="349" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln343 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln343_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="14"/>
<pin id="354" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln343_2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln891_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="26"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="361" class="1005" name="c2_V_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_139_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="18"/>
<pin id="368" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="tmp_139 "/>
</bind>
</comp>

<comp id="371" class="1005" name="select_ln323_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_143_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="14"/>
<pin id="378" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_143 "/>
</bind>
</comp>

<comp id="381" class="1005" name="select_ln333_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln333 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="select_ln343_6_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln343_6 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_s_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_4_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="127"><net_src comp="104" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="104" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="104" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="104" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="104" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="104" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="104" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="104" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="104" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="188"><net_src comp="74" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="80" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="180" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="183" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="221"><net_src comp="210" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="207" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="216" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="223" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="223" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="119" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="267"><net_src comp="250" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="253" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="256" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="269" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="50" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="292"><net_src comp="54" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="298"><net_src comp="58" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="305"><net_src comp="62" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="312"><net_src comp="66" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="319"><net_src comp="70" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="325"><net_src comp="123" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="129" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="135" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="340"><net_src comp="141" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="345"><net_src comp="147" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="350"><net_src comp="153" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="355"><net_src comp="159" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="360"><net_src comp="165" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="171" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="369"><net_src comp="74" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="374"><net_src comp="183" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="379"><net_src comp="80" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="384"><net_src comp="190" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="389"><net_src comp="119" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="394"><net_src comp="276" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="399"><net_src comp="115" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="404"><net_src comp="111" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_V_in_V | {}
	Port: fifo_V_out_V | {28 }
	Port: fifo_U_tmp_1_in_V | {}
	Port: fifo_L_drain_out_V | {16 }
 - Input state : 
	Port: PE<8, 11> : fifo_V_in_V | {3 }
	Port: PE<8, 11> : fifo_V_out_V | {}
	Port: PE<8, 11> : fifo_U_tmp_1_in_V | {3 }
	Port: PE<8, 11> : fifo_L_drain_out_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln315 : 1
		br_ln315 : 2
		xor_ln323 : 1
		icmp_ln323 : 1
		icmp_ln341 : 1
		icmp_ln341_4 : 1
		switch_ln341 : 1
		icmp_ln343 : 1
		icmp_ln343_2 : 1
		icmp_ln891 : 1
		br_ln344 : 2
		c2_V : 1
	State 3
		store_ln336 : 1
		store_ln336 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_141 : 1
		tmp_142 : 2
		store_ln341 : 3
		store_ln341 : 3
		store_ln341 : 3
		store_ln340 : 1
	State 16
		select_ln343 : 1
		select_ln343_5 : 2
		select_ln343_6 : 3
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		empty_454 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_119       |    0    |   564   |   769   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_111       |    2    |   318   |   198   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_115       |    3    |   143   |    78   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln323_fu_183   |    0    |    0    |    32   |
|          |   select_ln333_fu_190   |    0    |    0    |    32   |
|          |      tmp_141_fu_216     |    0    |    0    |    32   |
|  select  |      tmp_142_fu_223     |    0    |    0    |    32   |
|          |   select_ln343_fu_262   |    0    |    0    |    32   |
|          |  select_ln343_5_fu_269  |    0    |    0    |    32   |
|          |  select_ln343_6_fu_276  |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln315_fu_123    |    0    |    0    |    9    |
|          |    icmp_ln323_fu_135    |    0    |    0    |    9    |
|          |    icmp_ln341_fu_141    |    0    |    0    |    9    |
|   icmp   |   icmp_ln341_4_fu_147   |    0    |    0    |    9    |
|          |    icmp_ln343_fu_153    |    0    |    0    |    9    |
|          |   icmp_ln343_2_fu_159   |    0    |    0    |    9    |
|          |    icmp_ln891_fu_165    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|    add   |       c2_V_fu_171       |    0    |    0    |    6    |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln323_fu_129    |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|
|   read   |    tmp_139_read_fu_74   |    0    |    0    |    0    |
|          |    tmp_143_read_fu_80   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln339_write_fu_86 |    0    |    0    |    0    |
|          | write_ln345_write_fu_93 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   1025  |   1342  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         c2_V_reg_361        |    4   |
|      icmp_ln315_reg_322     |    1   |
|      icmp_ln323_reg_330     |    1   |
|     icmp_ln341_4_reg_342    |    1   |
|      icmp_ln341_reg_337     |    1   |
|     icmp_ln343_2_reg_352    |    1   |
|      icmp_ln343_reg_347     |    1   |
|      icmp_ln891_reg_357     |    1   |
| local_U_tmp_0_1_0356_reg_289|   32   |
|local_prev_V_0_0_0355_reg_283|   32   |
|       p_0403_0_reg_100      |    4   |
|     select_ln323_reg_371    |   32   |
|     select_ln333_reg_381    |   32   |
|    select_ln343_6_reg_391   |   32   |
|       tmp_136_reg_302       |   32   |
|       tmp_137_reg_309       |   32   |
|       tmp_138_reg_316       |   32   |
|       tmp_139_reg_366       |   32   |
|       tmp_143_reg_376       |   32   |
|        tmp_2_reg_386        |   32   |
|        tmp_4_reg_401        |   32   |
|         tmp_reg_295         |   32   |
|        tmp_s_reg_396        |   32   |
|      xor_ln323_reg_326      |    4   |
+-----------------------------+--------+
|            Total            |   467  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |  1025  |  1342  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   467  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1492  |  1342  |
+-----------+--------+--------+--------+
