
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v' to AST representation.
Generating RTLIL representation for module `\lstm_gate_18_10_16_1'.
Generating RTLIL representation for module `\shift_register_group_18_16_10'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_16'.
Generating RTLIL representation for module `\elementwise_mult_core_18_18_10_16_1'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\shift_register_unit_18_18'.
Generating RTLIL representation for module `\sigmoid_core_18_18_10_32_1'.
Generating RTLIL representation for module `\abs_unit_18'.
Generating RTLIL representation for module `\dsp_signed_mac_18_13_23_32'.
Generating RTLIL representation for module `\fp_rounding_unit_1_32_11'.
Generating RTLIL representation for module `\shift_register_unit_1_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_register_unit_1_3
root of   0 design levels: fp_rounding_unit_1_32_11
root of   0 design levels: dsp_signed_mac_18_13_23_32
root of   0 design levels: abs_unit_18         
root of   1 design levels: sigmoid_core_18_18_10_32_1
root of   0 design levels: shift_register_unit_18_18
root of   0 design levels: fp_rounding_unit_1_37_10
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   1 design levels: elementwise_mult_core_18_18_10_16_1
root of   0 design levels: elementwise_add_core_18_18_16
root of   1 design levels: shift_register_group_18_16_10
root of   2 design levels: lstm_gate_18_10_16_1
Automatically selected lstm_gate_18_10_16_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \lstm_gate_18_10_16_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_16
Used module:     \shift_register_group_18_16_10
Used module:         \shift_register_unit_18_18
Used module:     \elementwise_mult_core_18_18_10_16_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1

2.3. Analyzing design hierarchy..
Top module:  \lstm_gate_18_10_16_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_16
Used module:     \shift_register_group_18_16_10
Used module:         \shift_register_unit_18_18
Used module:     \elementwise_mult_core_18_18_10_16_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2232$88 in module shift_register_unit_1_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2187$83 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2157$82 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2141$79 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2112$78 in module abs_unit_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2103$75 in module abs_unit_18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2052$70 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2001$67 in module sigmoid_core_18_18_10_32_1.
Marked 32 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1899$34 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31 in module shift_register_unit_18_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1630$26 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1599$25 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20 in module elementwise_mult_core_18_18_10_16_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2 in module elementwise_add_core_18_18_16.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 69 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2232$88'.
     1/3: $0\shift_registers_2[0:0]
     2/3: $0\shift_registers_1[0:0]
     3/3: $0\shift_registers_0[0:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
     1/6: $0\out_reg[31:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[31:0]
     6/6: $0\floor[31:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2187$83'.
     1/1: $1\rounded_result[31:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2157$82'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2141$79'.
     1/4: $0\reg_res[31:0]
     2/4: $0\reg_az[22:0]
     3/4: $0\reg_ay[12:0]
     4/4: $0\reg_ax[17:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2112$78'.
     1/2: $0\out_reg[17:0]
     2/2: $0\valid_reg[0:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2103$75'.
     1/1: $1\abs_result[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72'.
     1/5: $0\is_x_negative[0:0]
     2/5: $0\valid_y[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\y[17:0]
     5/5: $0\x[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2052$70'.
     1/1: $1\y_compute[31:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2001$67'.
     1/3: $0\mac_az[22:0]
     2/3: $0\mac_ay[12:0]
     3/3: $0\use_boundary_value[0:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1899$34'.
     1/2: $0\selected_b[12:0]
     2/2: $0\selected_k[12:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
Creating decoders for process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
     1/18: $0\shift_registers_17[17:0]
     2/18: $0\shift_registers_16[17:0]
     3/18: $0\shift_registers_15[17:0]
     4/18: $0\shift_registers_14[17:0]
     5/18: $0\shift_registers_13[17:0]
     6/18: $0\shift_registers_12[17:0]
     7/18: $0\shift_registers_11[17:0]
     8/18: $0\shift_registers_10[17:0]
     9/18: $0\shift_registers_9[17:0]
    10/18: $0\shift_registers_8[17:0]
    11/18: $0\shift_registers_7[17:0]
    12/18: $0\shift_registers_6[17:0]
    13/18: $0\shift_registers_5[17:0]
    14/18: $0\shift_registers_4[17:0]
    15/18: $0\shift_registers_3[17:0]
    16/18: $0\shift_registers_2[17:0]
    17/18: $0\shift_registers_1[17:0]
    18/18: $0\shift_registers_0[17:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1630$26'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1599$25'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
     1/33: $0\valid_A_B[0:0]
     2/33: $0\reg_B_15[17:0]
     3/33: $0\reg_A_15[17:0]
     4/33: $0\reg_B_14[17:0]
     5/33: $0\reg_A_14[17:0]
     6/33: $0\reg_B_13[17:0]
     7/33: $0\reg_A_13[17:0]
     8/33: $0\reg_B_12[17:0]
     9/33: $0\reg_A_12[17:0]
    10/33: $0\reg_B_11[17:0]
    11/33: $0\reg_A_11[17:0]
    12/33: $0\reg_B_10[17:0]
    13/33: $0\reg_A_10[17:0]
    14/33: $0\reg_B_9[17:0]
    15/33: $0\reg_A_9[17:0]
    16/33: $0\reg_B_8[17:0]
    17/33: $0\reg_A_8[17:0]
    18/33: $0\reg_B_7[17:0]
    19/33: $0\reg_A_7[17:0]
    20/33: $0\reg_B_6[17:0]
    21/33: $0\reg_A_6[17:0]
    22/33: $0\reg_B_5[17:0]
    23/33: $0\reg_A_5[17:0]
    24/33: $0\reg_B_4[17:0]
    25/33: $0\reg_A_4[17:0]
    26/33: $0\reg_B_3[17:0]
    27/33: $0\reg_A_3[17:0]
    28/33: $0\reg_B_2[17:0]
    29/33: $0\reg_A_2[17:0]
    30/33: $0\reg_B_1[17:0]
    31/33: $0\reg_A_1[17:0]
    32/33: $0\reg_B_0[17:0]
    33/33: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
     1/50: $0\valid_C[0:0]
     2/50: $0\valid_A_B[0:0]
     3/50: $0\reg_C_15[17:0]
     4/50: $0\reg_B_15[17:0]
     5/50: $0\reg_A_15[17:0]
     6/50: $0\reg_C_14[17:0]
     7/50: $0\reg_B_14[17:0]
     8/50: $0\reg_A_14[17:0]
     9/50: $0\reg_C_13[17:0]
    10/50: $0\reg_B_13[17:0]
    11/50: $0\reg_A_13[17:0]
    12/50: $0\reg_C_12[17:0]
    13/50: $0\reg_B_12[17:0]
    14/50: $0\reg_A_12[17:0]
    15/50: $0\reg_C_11[17:0]
    16/50: $0\reg_B_11[17:0]
    17/50: $0\reg_A_11[17:0]
    18/50: $0\reg_C_10[17:0]
    19/50: $0\reg_B_10[17:0]
    20/50: $0\reg_A_10[17:0]
    21/50: $0\reg_C_9[17:0]
    22/50: $0\reg_B_9[17:0]
    23/50: $0\reg_A_9[17:0]
    24/50: $0\reg_C_8[17:0]
    25/50: $0\reg_B_8[17:0]
    26/50: $0\reg_A_8[17:0]
    27/50: $0\reg_C_7[17:0]
    28/50: $0\reg_B_7[17:0]
    29/50: $0\reg_A_7[17:0]
    30/50: $0\reg_C_6[17:0]
    31/50: $0\reg_B_6[17:0]
    32/50: $0\reg_A_6[17:0]
    33/50: $0\reg_C_5[17:0]
    34/50: $0\reg_B_5[17:0]
    35/50: $0\reg_A_5[17:0]
    36/50: $0\reg_C_4[17:0]
    37/50: $0\reg_B_4[17:0]
    38/50: $0\reg_A_4[17:0]
    39/50: $0\reg_C_3[17:0]
    40/50: $0\reg_B_3[17:0]
    41/50: $0\reg_A_3[17:0]
    42/50: $0\reg_C_2[17:0]
    43/50: $0\reg_B_2[17:0]
    44/50: $0\reg_A_2[17:0]
    45/50: $0\reg_C_1[17:0]
    46/50: $0\reg_B_1[17:0]
    47/50: $0\reg_A_1[17:0]
    48/50: $0\reg_C_0[17:0]
    49/50: $0\reg_B_0[17:0]
    50/50: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_32_11.\rounded_result' from process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2187$83'.
No latch inferred for signal `\abs_unit_18.\abs_result' from process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2103$75'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\enable' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2052$70'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\y_compute' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2052$70'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\use_boundary_value' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2001$67'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_ay' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2001$67'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_az' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2001$67'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_k' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1899$34'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_b' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1899$34'.
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1630$26'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shift_register_unit_1_3.\shift_registers_0' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2232$88'.
  created $dff cell `$procdff$992' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_1' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2232$88'.
  created $dff cell `$procdff$993' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_2' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2232$88'.
  created $dff cell `$procdff$994' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
  created $dff cell `$procdff$995' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
  created $dff cell `$procdff$996' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\is_ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
  created $dff cell `$procdff$997' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor_ceil_valid' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
  created $dff cell `$procdff$998' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\valid_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
  created $dff cell `$procdff$999' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\out_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
  created $dff cell `$procdff$1000' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\input_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2157$82'.
  created $dff cell `$procdff$1001' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\result_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2157$82'.
  created $dff cell `$procdff$1002' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\output_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2157$82'.
  created $dff cell `$procdff$1003' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ax' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2141$79'.
  created $dff cell `$procdff$1004' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ay' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2141$79'.
  created $dff cell `$procdff$1005' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_az' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2141$79'.
  created $dff cell `$procdff$1006' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_res' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2141$79'.
  created $dff cell `$procdff$1007' with positive edge clock.
Creating register for signal `\abs_unit_18.\valid_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2112$78'.
  created $dff cell `$procdff$1008' with positive edge clock.
Creating register for signal `\abs_unit_18.\out_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2112$78'.
  created $dff cell `$procdff$1009' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72'.
  created $dff cell `$procdff$1010' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72'.
  created $dff cell `$procdff$1011' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72'.
  created $dff cell `$procdff$1012' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72'.
  created $dff cell `$procdff$1013' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\is_x_negative' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72'.
  created $dff cell `$procdff$1014' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1015' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1016' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1017' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1018' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1021' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1022' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1024' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1025' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1026' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1027' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1028' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1029' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1030' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1032' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1033' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1035' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1036' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1037' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1042' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1043' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1044' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1045' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1046' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1048' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1049' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1050' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1057' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1058' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1059' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1060' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1061' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1062' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1063' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1064' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1065' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1066' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1070' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1071' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1072' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1073' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1074' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_0' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_1' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_2' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_3' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_4' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_5' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_6' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_7' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_8' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1087' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_9' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1088' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_10' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_11' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1090' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_12' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1091' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_13' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_14' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_15' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1094' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_16' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1095' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_17' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
  created $dff cell `$procdff$1096' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
  created $dff cell `$procdff$1097' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
  created $dff cell `$procdff$1098' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
  created $dff cell `$procdff$1099' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
  created $dff cell `$procdff$1100' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
  created $dff cell `$procdff$1101' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
  created $dff cell `$procdff$1102' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1599$25'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1599$25'.
  created $dff cell `$procdff$1104' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1599$25'.
  created $dff cell `$procdff$1105' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
  created $dff cell `$procdff$1106' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
  created $dff cell `$procdff$1107' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
  created $dff cell `$procdff$1108' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
  created $dff cell `$procdff$1109' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
  created $dff cell `$procdff$1111' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_0' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1112' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_0' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1113' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_1' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1114' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_1' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_2' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1116' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_2' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_3' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1118' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_3' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1119' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_4' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1120' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_4' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1121' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_5' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1122' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_5' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1123' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_6' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_6' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1125' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_7' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_7' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_8' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_8' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_9' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_9' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_10' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_10' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_11' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_11' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_12' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_12' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_13' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_13' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_14' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_14' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_A_15' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\reg_B_15' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_16_1.\valid_A_B' using process `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
  created $dff cell `$procdff$1144' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1146' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1177' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1178' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\valid_A_B' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\valid_C' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
  created $dff cell `$procdff$1194' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2232$88'.
Removing empty process `shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2232$88'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2197$84'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2187$83'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2187$83'.
Found and cleaned up 2 empty switches in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2157$82'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2157$82'.
Found and cleaned up 1 empty switch in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2141$79'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2141$79'.
Found and cleaned up 2 empty switches in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2112$78'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2112$78'.
Found and cleaned up 1 empty switch in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2103$75'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2103$75'.
Found and cleaned up 3 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2059$72'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2052$70'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2052$70'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2001$67'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2001$67'.
Found and cleaned up 32 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1899$34'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1899$34'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1812$32'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
Removing empty process `shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1690$31'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1640$27'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1630$26'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1630$26'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1599$25'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1599$25'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1578$22'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
Removing empty process `elementwise_mult_core_18_18_10_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1468$20'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
Removing empty process `elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:892$2'.
Cleaned up 61 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
<suppressed ~2 debug messages>
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
<suppressed ~1 debug messages>
Optimizing module sigmoid_core_18_18_10_32_1.
<suppressed ~4 debug messages>
Optimizing module shift_register_unit_18_18.
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_16_1.
Optimizing module elementwise_add_core_18_18_16.
Optimizing module shift_register_group_18_16_10.
Optimizing module lstm_gate_18_10_16_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
Optimizing module sigmoid_core_18_18_10_32_1.
Optimizing module shift_register_unit_18_18.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_16_1.
Optimizing module elementwise_add_core_18_18_16.
Optimizing module shift_register_group_18_16_10.
Optimizing module lstm_gate_18_10_16_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_16_1'.
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Finding identical cells in module `\shift_register_group_18_16_10'.
Finding identical cells in module `\lstm_gate_18_10_16_1'.
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$175: \in -> { 1'0 \in [16:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$215.
    dead port 2/2 on $mux $procmux$215.
Running muxtree optimizer on module \shift_register_unit_18_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_16_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_16_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lstm_gate_18_10_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 2 multiplexer ports.
<suppressed ~142 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
  Optimizing cells in module \shift_register_unit_18_18.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_mult_core_18_18_10_16_1.
  Optimizing cells in module \elementwise_add_core_18_18_16.
  Optimizing cells in module \shift_register_group_18_16_10.
  Optimizing cells in module \lstm_gate_18_10_16_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_16_1'.
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Finding identical cells in module `\shift_register_group_18_16_10'.
Finding identical cells in module `\lstm_gate_18_10_16_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$992 ($dff) from module shift_register_unit_1_3 (D = $procmux$99_Y, Q = \shift_registers_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1195 ($sdff) from module shift_register_unit_1_3 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$993 ($dff) from module shift_register_unit_1_3 (D = $procmux$94_Y, Q = \shift_registers_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1197 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$994 ($dff) from module shift_register_unit_1_3 (D = $procmux$89_Y, Q = \shift_registers_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1199 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1000 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$104_Y, Q = \out_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1201 ($sdff) from module fp_rounding_unit_1_32_11 (D = $procmux$135_Y, Q = \out_reg).
Adding SRST signal on $procdff$999 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$109_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1203 ($sdff) from module fp_rounding_unit_1_32_11 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$995 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$129_Y, Q = \floor, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1205 ($sdff) from module fp_rounding_unit_1_32_11 (D = { 11'00000000000 \in [31:11] }, Q = \floor).
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1206 ($sdffe) from module fp_rounding_unit_1_32_11.
Adding SRST signal on $procdff$996 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$124_Y, Q = \ceil, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1208 ($sdff) from module fp_rounding_unit_1_32_11 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2208$87_Y, Q = \ceil).
Adding SRST signal on $procdff$997 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$119_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1210 ($sdff) from module fp_rounding_unit_1_32_11 (D = \in [10], Q = \is_ceil).
Adding SRST signal on $procdff$998 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$114_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1212 ($sdff) from module fp_rounding_unit_1_32_11 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1001 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$147_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1214 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1002 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$142_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1216 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1003 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$137_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1218 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1004 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ax, Q = \reg_ax, rval = 18'000000000000000000).
Adding SRST signal on $procdff$1005 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ay, Q = \reg_ay, rval = 13'0000000000000).
Adding SRST signal on $procdff$1006 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \az, Q = \reg_az, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$1007 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:2151$81_Y, Q = \reg_res, rval = 0).
Adding SRST signal on $procdff$1009 ($dff) from module abs_unit_18 (D = $procmux$164_Y, Q = \out_reg, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1224 ($sdff) from module abs_unit_18 (D = $procmux$175_Y, Q = \out_reg).
Adding SRST signal on $procdff$1008 ($dff) from module abs_unit_18 (D = $procmux$169_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1226 ($sdff) from module abs_unit_18 (D = \i_valid, Q = \valid_reg).
Setting constant 1-bit at position 0 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1078 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1072 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1076 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1071 ($dff) from module sigmoid_core_18_18_10_32_1.
Adding SRST signal on $procdff$1010 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$200_Y, Q = \x, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1228 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_x, Q = \x).
Adding SRST signal on $procdff$1011 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$195_Y, Q = \y, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1230 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \y_rounded [17:0], Q = \y).
Adding SRST signal on $procdff$1012 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$190_Y, Q = \valid_x, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1232 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_valid, Q = \valid_x).
Adding SRST signal on $procdff$1013 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$185_Y, Q = \valid_y, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1234 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \round_valid, Q = \valid_y).
Adding EN signal on $procdff$1014 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$178_Y, Q = \is_x_negative).
Setting constant 1-bit at position 0 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1015 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1016 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1017 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1018 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1019 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1020 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1021 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1022 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1023 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1024 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1025 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1026 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1027 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1028 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1029 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1030 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1031 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1032 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1033 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1034 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1035 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1036 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1037 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1038 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1039 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1040 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1041 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1042 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1043 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1044 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1045 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1046 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1047 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1048 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1049 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1050 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1051 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1052 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1053 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1054 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1055 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1056 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1057 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1058 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1059 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1060 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1061 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1062 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1063 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1064 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1075 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1066 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1067 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1068 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1074 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1070 ($dff) from module sigmoid_core_18_18_10_32_1.
Adding SRST signal on $procdff$1079 ($dff) from module shift_register_unit_18_18 (D = $procmux$494_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1241 ($sdff) from module shift_register_unit_18_18 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1080 ($dff) from module shift_register_unit_18_18 (D = $procmux$489_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1243 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1081 ($dff) from module shift_register_unit_18_18 (D = $procmux$484_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1245 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1082 ($dff) from module shift_register_unit_18_18 (D = $procmux$479_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1247 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$1083 ($dff) from module shift_register_unit_18_18 (D = $procmux$474_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1249 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$1084 ($dff) from module shift_register_unit_18_18 (D = $procmux$469_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1251 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$1085 ($dff) from module shift_register_unit_18_18 (D = $procmux$464_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1253 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$1086 ($dff) from module shift_register_unit_18_18 (D = $procmux$459_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1255 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$1087 ($dff) from module shift_register_unit_18_18 (D = $procmux$454_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1257 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$1088 ($dff) from module shift_register_unit_18_18 (D = $procmux$449_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1259 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_8, Q = \shift_registers_9).
Adding SRST signal on $procdff$1089 ($dff) from module shift_register_unit_18_18 (D = $procmux$444_Y, Q = \shift_registers_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1261 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_9, Q = \shift_registers_10).
Adding SRST signal on $procdff$1090 ($dff) from module shift_register_unit_18_18 (D = $procmux$439_Y, Q = \shift_registers_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1263 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_10, Q = \shift_registers_11).
Adding SRST signal on $procdff$1091 ($dff) from module shift_register_unit_18_18 (D = $procmux$434_Y, Q = \shift_registers_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1265 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_11, Q = \shift_registers_12).
Adding SRST signal on $procdff$1092 ($dff) from module shift_register_unit_18_18 (D = $procmux$429_Y, Q = \shift_registers_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1267 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_12, Q = \shift_registers_13).
Adding SRST signal on $procdff$1093 ($dff) from module shift_register_unit_18_18 (D = $procmux$424_Y, Q = \shift_registers_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1269 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_13, Q = \shift_registers_14).
Adding SRST signal on $procdff$1094 ($dff) from module shift_register_unit_18_18 (D = $procmux$419_Y, Q = \shift_registers_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1271 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_14, Q = \shift_registers_15).
Adding SRST signal on $procdff$1095 ($dff) from module shift_register_unit_18_18 (D = $procmux$414_Y, Q = \shift_registers_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1273 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_15, Q = \shift_registers_16).
Adding SRST signal on $procdff$1096 ($dff) from module shift_register_unit_18_18 (D = $procmux$409_Y, Q = \shift_registers_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1275 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_16, Q = \shift_registers_17).
Adding SRST signal on $procdff$1102 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$499_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1277 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$530_Y, Q = \out_reg).
Adding SRST signal on $procdff$1101 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$504_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1279 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1097 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$524_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1281 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$1282 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$1098 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$519_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1284 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1651$30_Y, Q = \ceil).
Adding SRST signal on $procdff$1099 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$514_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1286 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$1100 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$509_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1288 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1103 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$542_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1290 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1104 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$537_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1292 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1105 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$532_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1294 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1106 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$572_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1296 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$1107 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$567_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1298 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$1108 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$562_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1300 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$1109 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$557_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1302 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$1110 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$552_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1304 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1591$23_Y, Q = \reg_resa).
Adding SRST signal on $procdff$1111 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$547_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1306 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:1592$24_Y, Q = \reg_resb).
Adding SRST signal on $procdff$1112 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$737_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1308 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1113 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$732_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1310 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1114 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$727_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1312 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1115 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$722_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1314 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1116 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$717_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1316 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1117 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$712_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1318 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1118 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$707_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1320 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1119 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$702_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1322 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1120 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$697_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1324 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1121 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$692_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1326 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1122 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$687_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1328 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1123 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$682_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1330 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1124 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$677_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1332 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1125 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$672_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1334 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1126 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$667_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1336 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1127 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$662_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1338 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1128 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$657_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1340 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1129 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$652_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1342 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1130 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$647_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1344 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$1131 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$642_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1346 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$1132 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$637_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1348 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$1133 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$632_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1350 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$1134 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$627_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1352 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$1135 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$622_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1354 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$1136 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$617_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1356 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$1137 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$612_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1358 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$1138 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$607_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1360 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$1139 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$602_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1362 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$1140 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$597_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1364 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$1141 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$592_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1366 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$1142 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$587_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1368 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$1143 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$582_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1370 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$1144 ($dff) from module elementwise_mult_core_18_18_10_16_1 (D = $procmux$577_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1372 ($sdff) from module elementwise_mult_core_18_18_10_16_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1145 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$987_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1374 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1146 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$982_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1376 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1147 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$977_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1378 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:947$3_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$1148 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$972_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1380 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1149 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$967_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1382 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1150 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$962_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1384 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:950$4_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$1151 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$957_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1386 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1152 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$952_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1388 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1153 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$947_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1390 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:953$5_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$1154 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$942_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1392 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1155 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$937_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1394 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1156 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$932_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1396 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:956$6_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$1157 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$927_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1398 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1158 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$922_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1400 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1159 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$917_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1402 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:959$7_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$1160 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$912_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1404 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1161 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$907_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1406 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1162 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$902_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1408 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:962$8_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$1163 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$897_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1410 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1164 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$892_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1412 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1165 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$887_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1414 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:965$9_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$1166 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$882_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1416 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1167 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$877_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1418 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1168 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$872_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1420 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:968$10_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$1169 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$867_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1422 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1170 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$862_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1424 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1171 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$857_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1426 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:971$11_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$1172 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$852_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1428 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$1173 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$847_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1430 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$1174 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$842_Y, Q = \reg_C_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1432 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:974$12_Y, Q = \reg_C_9).
Adding SRST signal on $procdff$1175 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$837_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1434 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$1176 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$832_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1436 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$1177 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$827_Y, Q = \reg_C_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1438 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:977$13_Y, Q = \reg_C_10).
Adding SRST signal on $procdff$1178 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$822_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1440 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$1179 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$817_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1442 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$1180 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$812_Y, Q = \reg_C_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1444 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:980$14_Y, Q = \reg_C_11).
Adding SRST signal on $procdff$1181 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$807_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1446 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$1182 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$802_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1448 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$1183 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$797_Y, Q = \reg_C_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1450 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:983$15_Y, Q = \reg_C_12).
Adding SRST signal on $procdff$1184 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$792_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1452 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$1185 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$787_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1454 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$1186 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$782_Y, Q = \reg_C_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1456 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:986$16_Y, Q = \reg_C_13).
Adding SRST signal on $procdff$1187 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$777_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1458 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$1188 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$772_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1460 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$1189 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$767_Y, Q = \reg_C_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1462 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:989$17_Y, Q = \reg_C_14).
Adding SRST signal on $procdff$1190 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$762_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1464 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$1191 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$757_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1466 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$1192 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$752_Y, Q = \reg_C_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1468 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v:992$18_Y, Q = \reg_C_15).
Adding SRST signal on $procdff$1193 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$747_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1470 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1194 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$742_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1472 ($sdff) from module elementwise_add_core_18_18_16 (D = \valid_A_B, Q = \valid_C).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..
Finding unused cells or wires in module \shift_register_unit_18_18..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_16_1..
Finding unused cells or wires in module \elementwise_add_core_18_18_16..
Finding unused cells or wires in module \shift_register_group_18_16_10..
Finding unused cells or wires in module \lstm_gate_18_10_16_1..
Removed 274 unused cells and 878 unused wires.
<suppressed ~305 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_add_core_18_18_16.
Optimizing module elementwise_mult_core_18_18_10_16_1.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module lstm_gate_18_10_16_1.
Optimizing module shift_register_group_18_16_10.
Optimizing module shift_register_unit_18_18.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \lstm_gate_18_10_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_add_core_18_18_16.
  Optimizing cells in module \elementwise_mult_core_18_18_10_16_1.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \lstm_gate_18_10_16_1.
  Optimizing cells in module \shift_register_group_18_16_10.
  Optimizing cells in module \shift_register_unit_18_18.
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_16_1'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\lstm_gate_18_10_16_1'.
Finding identical cells in module `\shift_register_group_18_16_10'.
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_add_core_18_18_16..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_16_1..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \lstm_gate_18_10_16_1..
Finding unused cells or wires in module \shift_register_group_18_16_10..
Finding unused cells or wires in module \shift_register_unit_18_18..
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_add_core_18_18_16.
Optimizing module elementwise_mult_core_18_18_10_16_1.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module lstm_gate_18_10_16_1.
Optimizing module shift_register_group_18_16_10.
Optimizing module shift_register_unit_18_18.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== abs_unit_18 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                           18
     $neg                           18
     $sdffe                         19

=== dsp_signed_mac_18_13_23_32 ===

   Number of wires:                 18
   Number of wire bits:            244
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           32
     $mul                           32
     $sdff                          86
     $sdffe                          3

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== elementwise_add_core_18_18_16 ===

   Number of wires:                121
   Number of wire bits:           2025
   Number of public wires:         105
   Number of public wire bits:    1737
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $add                          288
     $and                            1
     $sdffe                        866

=== elementwise_mult_core_18_18_10_16_1 ===

   Number of wires:                169
   Number of wire bits:           2953
   Number of public wires:         169
   Number of public wire bits:    2953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $and                            1
     $sdffe                        577

=== fp_rounding_unit_1_32_11 ===

   Number of wires:                 15
   Number of wire bits:            232
   Number of public wires:          14
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           32
     $mux                           32
     $sdffe                         88

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== lstm_gate_18_10_16_1 ===

   Number of wires:                205
   Number of wire bits:           2925
   Number of public wires:         205
   Number of public wire bits:    2925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            1

=== shift_register_group_18_16_10 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe                        324

=== shift_register_unit_1_3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== sigmoid_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                           155
     $ge                            32
     $logic_not                      5
     $mux                          901
     $not                            1
     $reduce_and                     2
     $sdffe                         38
     $sub                           32

=== design hierarchy ===

   lstm_gate_18_10_16_1              1
     elementwise_add_core_18_18_16      0
     elementwise_mult_core_18_18_10_16_1      0
       dsp_signed_mult_18x18_unit_18_18_1      0
       fp_rounding_unit_1_37_10      0
     shift_register_group_18_16_10      0
       shift_register_unit_18_18      0
     sigmoid_core_18_18_10_32_1      0
       abs_unit_18                   0
       dsp_signed_mac_18_13_23_32      0
       fp_rounding_unit_1_32_11      0
       shift_register_unit_1_3       0

   Number of wires:                205
   Number of wire bits:           2925
   Number of public wires:         205
   Number of public wire bits:    2925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            1

End of script. Logfile hash: 4009b8602a, CPU: user 0.43s system 0.00s, MEM: 20.96 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 18% 4x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
