// Seed: 4006379783
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input supply0 id_4,
    output uwire id_5
);
  wire id_7;
  wire id_8;
  always @* release id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    output wor id_5,
    input supply1 id_6,
    input wire id_7,
    input wand id_8,
    output wire id_9,
    input wire id_10,
    input wire id_11,
    input tri0 id_12,
    output wor id_13,
    output tri0 id_14,
    output supply1 id_15,
    output wor id_16,
    output supply1 id_17,
    input tri1 id_18,
    input wor id_19,
    input supply0 id_20,
    output supply0 id_21,
    input supply1 id_22,
    input supply1 id_23,
    input wire id_24,
    input uwire id_25,
    output uwire id_26,
    output tri id_27,
    output tri id_28,
    input tri0 id_29,
    output tri1 id_30,
    input tri0 id_31,
    output tri0 id_32
);
  wire id_34;
  module_0(
      id_32, id_16, id_26, id_12, id_22, id_32
  );
endmodule
