#ifndef RES_R00_00_H
#define RES_R00_00_H

enum dRes_INDEX_R00_00 {
    /* BMDR */
    dRes_INDEX_R00_00_BMD_MODEL_e=0x7,
    dRes_INDEX_R00_00_BMD_MODEL1_e=0x8,
    dRes_INDEX_R00_00_BMD_MODEL2_e=0x9,
    dRes_INDEX_R00_00_BMD_MODEL3_e=0xA,
    dRes_INDEX_R00_00_BMD_MODEL4_e=0xB,
    /* BTK  */
    dRes_INDEX_R00_00_BTK_MODEL_e=0xE,
    dRes_INDEX_R00_00_BTK_MODEL1_e=0xF,
    dRes_INDEX_R00_00_BTK_MODEL2_e=0x10,
    dRes_INDEX_R00_00_BTK_MODEL4_e=0x11,
    /* DZR  */
    dRes_INDEX_R00_00_DZR_ROOM_e=0x14,
    /* KCL  */
    dRes_INDEX_R00_00_KCL_ROOM_e=0x17,
    /* PLC  */
    dRes_INDEX_R00_00_PLC_ROOM_e=0x1A,
};

enum dRes_ID_R00_00 {
    /* BMDR */
    dRes_ID_R00_00_BMD_MODEL_e=0x7,
    dRes_ID_R00_00_BMD_MODEL1_e=0x8,
    dRes_ID_R00_00_BMD_MODEL2_e=0x9,
    dRes_ID_R00_00_BMD_MODEL3_e=0xA,
    dRes_ID_R00_00_BMD_MODEL4_e=0xB,
    /* BTK  */
    dRes_ID_R00_00_BTK_MODEL_e=0xE,
    dRes_ID_R00_00_BTK_MODEL1_e=0xF,
    dRes_ID_R00_00_BTK_MODEL2_e=0x10,
    dRes_ID_R00_00_BTK_MODEL4_e=0x11,
    /* DZR  */
    dRes_ID_R00_00_DZR_ROOM_e=0x14,
    /* KCL  */
    dRes_ID_R00_00_KCL_ROOM_e=0x17,
    /* PLC  */
    dRes_ID_R00_00_PLC_ROOM_e=0x1A,
};

#endif /* !RES_R00_00_H */