---
permalink: /training-modules/uw-gpu-fpga.html
layout: default
title: GPU FPGA training
---

# GPU and FPGA training module 
<p align="justify">
This training module aims to introduce the students to the concept of hardware accelerators and programming of heterogeneous systems. The training is split in two parts, one dedicated to GPU programming and the second dedicated to introduction to FPGAs and Xilinx Vivado High Level Synthesis (HLS) tool to develop firmware for FPGA.
The duration of this training is 1 semester (14 weeks). The detailed syllabus and series of lectures can be found below.
</p>
- [Course syllabus]({{ site.baseurl }}/training-modules/uw-gpu-fpga/syllabus)
- Series of lectures for GPU part:
  - [Lecture 1]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_trainingModule_Week1_Lecture1.pdf) Introduction to hardware accelerators
  - [Lecture 2]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_trainingModule_Week1_Lecture2.pdf) The GPU and its applications in HEP
  - [Lecture 3]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_trainingModule_Week2_Lecture3.pdf) Introduction to C++ : Core syntax, variables operators, flow control instructions and functions.
  - [Lecture 4]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_trainingModule_Week2_Lecture4.pdf) Introduction to C++ : Scopes and namespaces, compound data types and Object Orientation              
  - [Lecture 5]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_trainingModule_Week3_Lecture5.pdf) Introduction to CUDA : Nvidia GPU architecture and CUDA core syntax               
  - [Lecture 6]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_trainingModule_Week3_Lecture6.pdf) Introduction to CUDA : Memory managments, synchonization and error handling                
  - [Lecture 7]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_trainingModule_Week4_Lecture7.pdf) Introduction to CUDA : Coalesced memory access and performance considerations               
  - [Lecture 8]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_trainingModule_Week4_Lecture8.pdf) Introduction to CUDA : Shared memory, atomic operations and the default CUDA stream               
  - [Lecture 9]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/CUDA_STREAMS_2023.pdf) CUDA advanced topics : CUDA streams
  - [Lecture 10]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023_Stdpar_Cpp.pdf) CUDA advanced topics : C++ standards
  - [Lecture 11]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/Profiling_with_Intel_OneAPI-1.pdf) Profiling software with Intel OneAPI Toolset Profilers: Vtune and Advisor 
  - [Lecture 12]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/intro_CUDA_profiling-2.pdf) Introduction to Nvidia profiling tools : Nsight system and Nsight compute
  - [Lecture 13]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/20230301-TACHEPManagedMemory.pdf) CUDA advanced topics : Managed memory
  - [Lecture 14]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_An_introduction_to_alpaka_Part_1.pdf) Introduction to Alpaka : Performance portability, Alpaka platforms, devices, queues and events 
  - [Lecture 15]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/TAC-HEP_An_introduction_to_alpaka_Part_2.pdf) Introduction to Alpaka : Memory managment, device functions and kernels, work division
           
- Series of lectures for FGPA/HLS part:
  - [Lecture 1]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-03-21-FPGA-HLS-Lecture-1.pdf) Introduction to FPGA and its architecture 
  - [Lecture 2]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-03-22-FPGA-HLS-Lecture-2.pdf) FPGA: Parallelism in program execution
  - [Lecture 3]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-03-28-FPGA-HLS-Lecture-3.pdf) FPGA: Clock Frequency, Latency, Pipelining
  - [Lecture 4]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-03-29-FPGA-HLS-Lecture-4.pdf) Introduction to Vivado HLS, Setup
  - [Lecture 5]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-04-04-FPGA-HLS-Lecture-5.pdf) Hands-on with vivado_hls, output review
  - [Lecture 6]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-04-05-FPGA-HLS-Lecture-6.pdf) Hands-on with vivado_hls, Introduction to Pragmas
  - [Lecture 7]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-04-11-FPGA-HLS-Lecture-7.pdf) Vivado HLS: Pragmas & more examples
  - [Lecture 8]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-04-12-FPGA-HLS-Lecture-8.pdf) Vivado HLS: Pragma’s effect on performance
  - [Lecture 9]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-04-18-FPGA-HLS-Lecture-9.pdf) Vivado HLS: More pragmas and Do’s & Don’ts
  - [Lecture 10]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-04-19-FPGA-HLS-Lecture-10.pdf) Vivado HLS: More pragmas and HLS coding styles
  - [Lecture 11]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-04-25-FPGA-HLS-Lecture-11.pdf) LHC, CMS Level-1 Trigger, Project
  - [Lecture 12]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-04-26-FPGA-HLS-Lecture-12.pdf) Project: Re-designing RCT
  - [Lecture 13]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-05-02-FPGA-HLS-Lecture-13.pdf) Introduction to VHDL
  - [Lecture 14]({{ site.baseurl }}/assets/pdf/uw-gpu-fpga/2023-05-03-FPGA-HLS-Lecture-14.pdf) Introduction to VHDL contd.
