$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Sun Sep 24 19:56:37 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var reg 1 ) BB $end
$var reg 1 * carryIn $end
$var reg 1 + S0 $end
$var reg 1 , S1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c $end
$var wire 1 0 d $end
$var wire 1 1 e $end
$var wire 1 2 f $end
$var wire 1 3 g $end
$var wire 1 4 mainCOut $end
$var wire 1 5 mainOut0 $end
$var wire 1 6 mainOut1 $end
$var wire 1 7 mainOut2 $end
$var wire 1 8 mainOut3 $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? mainOut0~output_o $end
$var wire 1 @ mainOut1~output_o $end
$var wire 1 A mainOut2~output_o $end
$var wire 1 B mainOut3~output_o $end
$var wire 1 C a~output_o $end
$var wire 1 D b~output_o $end
$var wire 1 E c~output_o $end
$var wire 1 F d~output_o $end
$var wire 1 G e~output_o $end
$var wire 1 H f~output_o $end
$var wire 1 I g~output_o $end
$var wire 1 J mainCOut~output_o $end
$var wire 1 K S0~input_o $end
$var wire 1 L B0~input_o $end
$var wire 1 M A0~input_o $end
$var wire 1 N S1~input_o $end
$var wire 1 O inst5|inst7~2_combout $end
$var wire 1 P carryIn~input_o $end
$var wire 1 Q BB~input_o $end
$var wire 1 R inst|inst50|inst|inst7~0_combout $end
$var wire 1 S inst5|inst7~3_combout $end
$var wire 1 T A1~input_o $end
$var wire 1 U B1~input_o $end
$var wire 1 V inst|inst50|inst|inst3~0_combout $end
$var wire 1 W inst|inst51|inst|inst7~0_combout $end
$var wire 1 X inst6|inst7~0_combout $end
$var wire 1 Y inst4|inst36|inst|inst~combout $end
$var wire 1 Z inst6|inst7~1_combout $end
$var wire 1 [ inst|inst51|inst|inst3~0_combout $end
$var wire 1 \ B2~input_o $end
$var wire 1 ] A2~input_o $end
$var wire 1 ^ inst|inst52|inst|inst7~0_combout $end
$var wire 1 _ inst5|inst4~0_combout $end
$var wire 1 ` inst4|inst36|inst|inst2~combout $end
$var wire 1 a inst4|inst33|inst1~combout $end
$var wire 1 b inst4|inst39~combout $end
$var wire 1 c inst4|inst37|inst1~combout $end
$var wire 1 d inst4|inst37|inst|inst7~combout $end
$var wire 1 e inst7|inst2~0_combout $end
$var wire 1 f inst7|inst7~0_combout $end
$var wire 1 g inst7|inst~0_combout $end
$var wire 1 h inst7|inst7~1_combout $end
$var wire 1 i A3~input_o $end
$var wire 1 j inst|inst52|inst|inst3~0_combout $end
$var wire 1 k B3~input_o $end
$var wire 1 l inst|inst53|inst|inst7~0_combout $end
$var wire 1 m inst8|inst7~0_combout $end
$var wire 1 n inst4|inst38|inst|inst7~0_combout $end
$var wire 1 o inst4|inst38|inst|inst7~1_combout $end
$var wire 1 p inst4|inst37|inst|inst3~0_combout $end
$var wire 1 q inst4|inst38|inst|inst7~2_combout $end
$var wire 1 r inst8|inst4~combout $end
$var wire 1 s inst8|inst7~1_combout $end
$var wire 1 t inst9|instA~0_combout $end
$var wire 1 u inst9|instB~0_combout $end
$var wire 1 v inst9|instC~0_combout $end
$var wire 1 w inst9|instD~0_combout $end
$var wire 1 x inst9|instE~combout $end
$var wire 1 y inst9|instF~0_combout $end
$var wire 1 z inst9|instG~0_combout $end
$var wire 1 { inst|inst53|inst|inst3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
1%
1&
0'
0(
0)
0*
0+
1,
0-
1.
0/
00
01
02
03
04
05
16
17
08
09
1:
x;
1<
1=
1>
0?
1@
1A
0B
0C
1D
0E
0F
0G
0H
0I
0J
0K
1L
1M
1N
0O
0P
0Q
0R
0S
1T
1U
1V
1W
1X
0Y
1Z
1[
0\
0]
1^
1_
1`
1a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
1m
0n
0o
1p
1q
0r
1s
1t
0u
1v
1w
1x
1y
1z
0{
$end
#1000000
