[2025-09-17 18:10:00] START suite=cs trace=streaming_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2765305 heartbeat IPC: 3.616 cumulative IPC: 3.616 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5328565 cumulative IPC: 3.753 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5328565 cumulative IPC: 3.753 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5328566 heartbeat IPC: 3.901 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13754468 heartbeat IPC: 1.187 cumulative IPC: 1.187 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22940852 heartbeat IPC: 1.089 cumulative IPC: 1.136 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 34208634 heartbeat IPC: 0.8875 cumulative IPC: 1.039 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 46900407 heartbeat IPC: 0.7879 cumulative IPC: 0.9622 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 60127693 heartbeat IPC: 0.756 cumulative IPC: 0.9124 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 73383951 heartbeat IPC: 0.7544 cumulative IPC: 0.8816 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 87955047 heartbeat IPC: 0.6863 cumulative IPC: 0.8472 (Simulation time: 00 hr 10 min 18 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 103321403 heartbeat IPC: 0.6508 cumulative IPC: 0.8164 (Simulation time: 00 hr 11 min 47 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 118699820 heartbeat IPC: 0.6503 cumulative IPC: 0.7939 (Simulation time: 00 hr 13 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 128657134 cumulative IPC: 0.7773 (Simulation time: 00 hr 14 min 39 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 128657134 cumulative IPC: 0.7773 (Simulation time: 00 hr 14 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7773 instructions: 100000002 cycles: 128657134
CPU 0 Branch Prediction Accuracy: 99.63% MPKI: 0.0693 Average ROB Occupancy at Mispredict: 9475
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00507
BRANCH_INDIRECT: 0.0501
BRANCH_CONDITIONAL: 0.01413
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 617414
LQ_STALL: 16088
SQ_STALL: 149377


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 222.04865
REPLAY_LOAD: 112.01772
NON_REPLAY_LOAD: 18.941345

== Total ==
ADDR_TRANS: 196291
REPLAY_LOAD: 176988
NON_REPLAY_LOAD: 244135

== Counts ==
ADDR_TRANS: 884
REPLAY_LOAD: 1580
NON_REPLAY_LOAD: 12889

cpu0->cpu0_STLB TOTAL        ACCESS:    1676273 HIT:    1652872 MISS:      23401 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:    1676273 HIT:    1652872 MISS:      23401 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 412.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5940899 HIT:    5017091 MISS:     923808 MSHR_MERGE:     351284
cpu0->cpu0_L2C LOAD         ACCESS:    4623632 HIT:    4412985 MISS:     210647 MSHR_MERGE:      44607
cpu0->cpu0_L2C RFO          ACCESS:     265629 HIT:      85311 MISS:     180318 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     618941 HIT:     135860 MISS:     483081 MSHR_MERGE:     306677
cpu0->cpu0_L2C WRITE        ACCESS:     381329 HIT:     379402 MISS:       1927 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      51368 HIT:       3533 MISS:      47835 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     445431 ISSUED:     445431 USEFUL:      75022 USELESS:      50190
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13562284 HIT:    8225840 MISS:    5336444 MSHR_MERGE:    1197629
cpu0->cpu0_L1I LOAD         ACCESS:   13562284 HIT:    8225840 MISS:    5336444 MSHR_MERGE:    1197629
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25954758 HIT:   23189277 MISS:    2765481 MSHR_MERGE:    1790106
cpu0->cpu0_L1D LOAD         ACCESS:   13897092 HIT:   13095837 MISS:     801255 MSHR_MERGE:     316437
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2925771 HIT:    2370664 MISS:     555107 MSHR_MERGE:     381567
cpu0->cpu0_L1D WRITE        ACCESS:    9075281 HIT:    7718036 MISS:    1357245 MSHR_MERGE:    1091596
cpu0->cpu0_L1D TRANSLATION  ACCESS:      56614 HIT:       4740 MISS:      51874 MSHR_MERGE:        506
cpu0->cpu0_L1D PREFETCH REQUESTED:    3092807 ISSUED:    2925771 USEFUL:      90360 USELESS:      29282
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 59.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10813587 HIT:    9765371 MISS:    1048216 MSHR_MERGE:     493650
cpu0->cpu0_ITLB LOAD         ACCESS:   10813587 HIT:    9765371 MISS:    1048216 MSHR_MERGE:     493650
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.393 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22035923 HIT:   20525572 MISS:    1510351 MSHR_MERGE:     388644
cpu0->cpu0_DTLB LOAD         ACCESS:   22035923 HIT:   20525572 MISS:    1510351 MSHR_MERGE:     388644
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.4 cycles
cpu0->LLC TOTAL        ACCESS:     794313 HIT:     421379 MISS:     372934 MSHR_MERGE:      11446
cpu0->LLC LOAD         ACCESS:     166040 HIT:      72116 MISS:      93924 MSHR_MERGE:         57
cpu0->LLC RFO          ACCESS:     180318 HIT:      89378 MISS:      90940 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     176403 HIT:      27623 MISS:     148780 MSHR_MERGE:      11389
cpu0->LLC WRITE        ACCESS:     223717 HIT:     222735 MISS:        982 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47835 HIT:       9527 MISS:      38308 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6546
  ROW_BUFFER_MISS:     353957
  AVG DBUS CONGESTED CYCLE: 4.303
Channel 0 WQ ROW_BUFFER_HIT:      16945
  ROW_BUFFER_MISS:      95161
  FULL:          0
Channel 0 REFRESHES ISSUED:      10721

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1065864       140135        24580        22590
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           26          158          605         6687
  STLB miss resolved @ L2C                0           31          314         1281         3945
  STLB miss resolved @ LLC                0           47          543         3638         7432
  STLB miss resolved @ MEM                0           30         1844         7688        29132

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             183951        41090       678207         4808         1585
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9           34          110          236
  STLB miss resolved @ L2C                0            4           32           76          102
  STLB miss resolved @ LLC                0            5           44          284          168
  STLB miss resolved @ MEM                2            3          127          477          878
[2025-09-17 18:24:40] END   suite=cs trace=streaming_phase1_core3 (rc=0)
