ModuleName bit4shift3
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 152 ,Y1: 216 ,X2: 360 ,Y2: 216
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 576 ,Y1: 136 ,X2: 584 ,Y2: 136
Edge X1: 576 ,Y1: 136 ,X2: 576 ,Y2: 200
Edge X1: 544 ,Y1: 200 ,X2: 576 ,Y2: 200
Edge X1: 576 ,Y1: 200 ,X2: 624 ,Y2: 200
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 808 ,Y1: 184 ,X2: 840 ,Y2: 184
Edge X1: 840 ,Y1: 184 ,X2: 864 ,Y2: 184
Edge X1: 840 ,Y1: 120 ,X2: 840 ,Y2: 184
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 144 ,X2: 360 ,Y2: 144
Edge X1: 360 ,Y1: 144 ,X2: 360 ,Y2: 168
Edge X1: 360 ,Y1: 168 ,X2: 360 ,Y2: 184
Edge X1: 360 ,Y1: 168 ,X2: 864 ,Y2: 168
Edge X1: 360 ,Y1: 184 ,X2: 360 ,Y2: 200
Edge X1: 360 ,Y1: 184 ,X2: 624 ,Y2: 184
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 464 ,X2: 360 ,Y2: 464
Edge X1: 360 ,Y1: 248 ,X2: 360 ,Y2: 464
Edge X1: 360 ,Y1: 464 ,X2: 624 ,Y2: 464
Edge X1: 624 ,Y1: 232 ,X2: 624 ,Y2: 464
Edge X1: 624 ,Y1: 464 ,X2: 864 ,Y2: 464
Edge X1: 864 ,Y1: 464 ,X2: 1000 ,Y2: 464
Edge X1: 864 ,Y1: 216 ,X2: 864 ,Y2: 464
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 840 ,Y1: 200 ,X2: 864 ,Y2: 200
Edge X1: 840 ,Y1: 200 ,X2: 840 ,Y2: 352
Edge X1: 560 ,Y1: 352 ,X2: 840 ,Y2: 352
Edge X1: 560 ,Y1: 216 ,X2: 560 ,Y2: 352
Edge X1: 112 ,Y1: 352 ,X2: 560 ,Y2: 352
Edge X1: 560 ,Y1: 216 ,X2: 624 ,Y2: 216
Edge X1: 112 ,Y1: 232 ,X2: 112 ,Y2: 352
Edge X1: 112 ,Y1: 352 ,X2: 112 ,Y2: 392
Edge X1: 112 ,Y1: 152 ,X2: 112 ,Y2: 232
Edge X1: 112 ,Y1: 232 ,X2: 360 ,Y2: 232
Edge X1: 104 ,Y1: 152 ,X2: 112 ,Y2: 152
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1048 ,Y1: 168 ,X2: 1104 ,Y2: 168
End
Branches
End
End
Ports
Port Left: 152 Top: 216 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1104 Top: 168 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 104 Top: 152 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 312 Top: 464 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 288 Top: 144 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 584 Top: 136 ,Orientation: 0
Portname: Dout2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 840 Top: 120 ,Orientation: 0
Portname: Dout1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 384 Top: 192
Name: s0
LibraryName: (NoLibraryName)
IpName: week04fourth
SymbolParameters
End
Symbol Left: 648 Top: 176
Name: s1
LibraryName: (NoLibraryName)
IpName: week04fourth
SymbolParameters
End
Symbol Left: 888 Top: 160
Name: s2
LibraryName: (NoLibraryName)
IpName: week04fourth
SymbolParameters
End
End
Texts
End
Links
End
