
*** Running vivado
    with args -log shiftn.vds -m64 -mode batch -messageDb vivado.pb -notrace -source shiftn.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source shiftn.tcl -notrace
Command: synth_design -top shiftn -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 266.383 ; gain = 86.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shiftn' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:19]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:41]
INFO: [Synth 8-638] synthesizing module 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:16]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:46]
INFO: [Synth 8-3491] module 'dff' declared at 'M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd:5' bound to instance 'dffx' of component 'dff' [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shiftn' (2#1) [M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 300.656 ; gain = 121.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 300.656 ; gain = 121.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/student/inf3430/oblig1/shiftn/shiftn.srcs/constrs_1/new/shiftn_constraintsMclock.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [M:/student/inf3430/oblig1/shiftn/shiftn.srcs/constrs_1/new/shiftn_constraintsMclock.xdc:4]
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'CLOCK_DEDICATED_ROUTE', because the property does not exist for objects of type 'port'. [M:/student/inf3430/oblig1/shiftn/shiftn.srcs/constrs_1/new/shiftn_constraintsMclock.xdc:10]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: pin,net
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LCVMOS33'. Default I/O Standard is used instead [M:/student/inf3430/oblig1/shiftn/shiftn.srcs/constrs_1/new/shiftn_constraintsMclock.xdc:11]
Finished Parsing XDC File [M:/student/inf3430/oblig1/shiftn/shiftn.srcs/constrs_1/new/shiftn_constraintsMclock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/student/inf3430/oblig1/shiftn/shiftn.srcs/constrs_1/new/shiftn_constraintsMclock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shiftn_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shiftn_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 578.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\Shift_REG[14].dff_others.dffx ' (dff) to '\Shift_REG[14].dff_end.dffx '

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 578.254 ; gain = 398.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 586.344 ; gain = 406.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 586.344 ; gain = 406.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 586.344 ; gain = 406.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 586.344 ; gain = 406.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 586.344 ; gain = 406.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 586.344 ; gain = 406.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDCE |    15|
|4     |IBUF |     3|
|5     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+-------+------+
|      |Instance                          |Module |Cells |
+------+----------------------------------+-------+------+
|1     |top                               |       |    21|
|2     |  \Shift_REG[0].dff_left.dffx     |dff    |     1|
|3     |  \Shift_REG[10].dff_others.dffx  |dff_0  |     1|
|4     |  \Shift_REG[11].dff_others.dffx  |dff_1  |     1|
|5     |  \Shift_REG[12].dff_others.dffx  |dff_2  |     2|
|6     |  \Shift_REG[13].dff_others.dffx  |dff_3  |     1|
|7     |  \Shift_REG[14].dff_others.dffx  |dff_4  |     1|
|8     |  \Shift_REG[1].dff_others.dffx   |dff_5  |     1|
|9     |  \Shift_REG[2].dff_others.dffx   |dff_6  |     1|
|10    |  \Shift_REG[3].dff_others.dffx   |dff_7  |     1|
|11    |  \Shift_REG[4].dff_others.dffx   |dff_8  |     1|
|12    |  \Shift_REG[5].dff_others.dffx   |dff_9  |     1|
|13    |  \Shift_REG[6].dff_others.dffx   |dff_10 |     1|
|14    |  \Shift_REG[7].dff_others.dffx   |dff_11 |     1|
|15    |  \Shift_REG[8].dff_others.dffx   |dff_12 |     1|
|16    |  \Shift_REG[9].dff_others.dffx   |dff_13 |     1|
+------+----------------------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 586.344 ; gain = 406.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 586.344 ; gain = 93.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 586.344 ; gain = 406.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 586.344 ; gain = 374.262
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 586.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 14:22:06 2016...
