{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635515841845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635515841846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 29 22:57:21 2021 " "Processing started: Fri Oct 29 22:57:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635515841846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515841846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515841846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635515842229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635515842229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_tone_generator_5ch " "Found entity 1: wts_tone_generator_5ch" {  } { { "../rtl/wts_tone_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850027 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_selector.v(48) " "Verilog HDL warning at wts_selector.v(48): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635515850029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_selector " "Found entity 1: wts_selector" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_noise_generator_4ch " "Found entity 1: wts_noise_generator_4ch" {  } { { "../rtl/wts_noise_generator_4ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_adsr_envelope_generator_5ch " "Found entity 1: wts_adsr_envelope_generator_5ch" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_virtual_rom_controller " "Found entity 1: wts_virtual_rom_controller" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_tone_generator " "Found entity 1: wts_tone_generator" {  } { { "../rtl/wts_tone_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_timer " "Found entity 1: wts_timer" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1302) " "Verilog HDL Expression warning at wts_register.v(1302): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1302 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1635515850043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1303) " "Verilog HDL Expression warning at wts_register.v(1303): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1303 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1635515850043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_register " "Found entity 1: wts_register" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_ram " "Found entity 1: wts_ram" {  } { { "../rtl/wts_ram.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_noise_generator " "Found entity 1: wts_noise_generator" {  } { { "../rtl/wts_noise_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_core " "Found entity 1: wts_core" {  } { { "../rtl/wts_core.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_volume " "Found entity 1: wts_channel_volume" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_part " "Found entity 1: wts_channel_part" {  } { { "../rtl/wts_channel_part.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_mixer " "Found entity 1: wts_channel_mixer" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_adsr_envelope_generator " "Found entity 1: wts_adsr_envelope_generator" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850058 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_for_cartridge.v(60) " "Verilog HDL warning at wts_for_cartridge.v(60): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635515850059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_for_cartridge " "Found entity 1: wts_for_cartridge" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515850060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_on_a wts_adsr_envelope_generator_5ch.v(183) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(183): created implicit net for \"ch_key_on_a\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_on_b wts_adsr_envelope_generator_5ch.v(184) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(184): created implicit net for \"ch_key_on_b\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_on_c wts_adsr_envelope_generator_5ch.v(185) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(185): created implicit net for \"ch_key_on_c\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_on_d wts_adsr_envelope_generator_5ch.v(186) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(186): created implicit net for \"ch_key_on_d\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_on_e wts_adsr_envelope_generator_5ch.v(187) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(187): created implicit net for \"ch_key_on_e\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_release_a wts_adsr_envelope_generator_5ch.v(193) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(193): created implicit net for \"ch_key_release_a\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_release_b wts_adsr_envelope_generator_5ch.v(194) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(194): created implicit net for \"ch_key_release_b\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_release_c wts_adsr_envelope_generator_5ch.v(195) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(195): created implicit net for \"ch_key_release_c\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_release_d wts_adsr_envelope_generator_5ch.v(196) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(196): created implicit net for \"ch_key_release_d\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_release_e wts_adsr_envelope_generator_5ch.v(197) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(197): created implicit net for \"ch_key_release_e\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_off_a wts_adsr_envelope_generator_5ch.v(203) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(203): created implicit net for \"ch_key_off_a\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_off_b wts_adsr_envelope_generator_5ch.v(204) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(204): created implicit net for \"ch_key_off_b\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_off_c wts_adsr_envelope_generator_5ch.v(205) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(205): created implicit net for \"ch_key_off_c\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_off_d wts_adsr_envelope_generator_5ch.v(206) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(206): created implicit net for \"ch_key_off_d\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ch_key_off_e wts_adsr_envelope_generator_5ch.v(207) " "Verilog HDL Implicit Net warning at wts_adsr_envelope_generator_5ch.v(207): created implicit net for \"ch_key_off_e\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_bank_en wts_virtual_rom_controller.v(108) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(108): created implicit net for \"w_bank_en\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_rom_mode wts_virtual_rom_controller.v(112) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(112): created implicit net for \"w_rom_mode\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_noise0 wts_channel_mixer.v(588) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(588): created implicit net for \"w_noise0\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_noise1 wts_channel_mixer.v(589) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(589): created implicit net for \"w_noise1\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_reset wts_channel_mixer.v(620) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(620): created implicit net for \"address_reset\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 620 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_half_timing0 wts_channel_mixer.v(622) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(622): created implicit net for \"w_half_timing0\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 622 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_half_timing1 wts_channel_mixer.v(641) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(641): created implicit net for \"w_half_timing1\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wts_for_cartridge " "Elaborating entity \"wts_for_cartridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635515850154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_core wts_core:u_wts_core " "Elaborating entity \"wts_core\" for hierarchy \"wts_core:u_wts_core\"" {  } { { "../rtl/wts_for_cartridge.v" "u_wts_core" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_mixer wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer " "Elaborating entity \"wts_channel_mixer\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\"" {  } { { "../rtl/wts_core.v" "u_wts_channel_mixer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850163 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_a0 wts_channel_mixer.v(212) " "Verilog HDL warning at wts_channel_mixer.v(212): object w_sram_a_a0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 212 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_b0 wts_channel_mixer.v(213) " "Verilog HDL warning at wts_channel_mixer.v(213): object w_sram_a_b0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 213 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_c0 wts_channel_mixer.v(214) " "Verilog HDL warning at wts_channel_mixer.v(214): object w_sram_a_c0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 214 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_d0 wts_channel_mixer.v(215) " "Verilog HDL warning at wts_channel_mixer.v(215): object w_sram_a_d0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 215 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_e0 wts_channel_mixer.v(216) " "Verilog HDL warning at wts_channel_mixer.v(216): object w_sram_a_e0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 216 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_a1 wts_channel_mixer.v(217) " "Verilog HDL warning at wts_channel_mixer.v(217): object w_sram_a_a1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 217 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_b1 wts_channel_mixer.v(218) " "Verilog HDL warning at wts_channel_mixer.v(218): object w_sram_a_b1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 218 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_c1 wts_channel_mixer.v(219) " "Verilog HDL warning at wts_channel_mixer.v(219): object w_sram_a_c1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 219 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_d1 wts_channel_mixer.v(220) " "Verilog HDL warning at wts_channel_mixer.v(220): object w_sram_a_d1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_e1 wts_channel_mixer.v(221) " "Verilog HDL warning at wts_channel_mixer.v(221): object w_sram_a_e1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_sram_id_d wts_channel_mixer.v(251) " "Verilog HDL or VHDL warning at wts_channel_mixer.v(251): object \"ff_sram_id_d\" assigned a value but never read" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_a0 wts_channel_mixer.v(254) " "Verilog HDL warning at wts_channel_mixer.v(254): object w_half_timing_a0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 254 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_b0 wts_channel_mixer.v(255) " "Verilog HDL warning at wts_channel_mixer.v(255): object w_half_timing_b0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 255 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_c0 wts_channel_mixer.v(256) " "Verilog HDL warning at wts_channel_mixer.v(256): object w_half_timing_c0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 256 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_d0 wts_channel_mixer.v(257) " "Verilog HDL warning at wts_channel_mixer.v(257): object w_half_timing_d0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 257 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850167 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_e0 wts_channel_mixer.v(258) " "Verilog HDL warning at wts_channel_mixer.v(258): object w_half_timing_e0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 258 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_a1 wts_channel_mixer.v(259) " "Verilog HDL warning at wts_channel_mixer.v(259): object w_half_timing_a1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_b1 wts_channel_mixer.v(260) " "Verilog HDL warning at wts_channel_mixer.v(260): object w_half_timing_b1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 260 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_c1 wts_channel_mixer.v(261) " "Verilog HDL warning at wts_channel_mixer.v(261): object w_half_timing_c1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 261 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_d1 wts_channel_mixer.v(262) " "Verilog HDL warning at wts_channel_mixer.v(262): object w_half_timing_d1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 262 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_e1 wts_channel_mixer.v(263) " "Verilog HDL warning at wts_channel_mixer.v(263): object w_half_timing_e1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 263 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_channel_mixer.v(326) " "Verilog HDL assignment warning at wts_channel_mixer.v(326): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_channel_mixer.v(363) " "Verilog HDL assignment warning at wts_channel_mixer.v(363): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_channel_mixer.v(372) " "Verilog HDL assignment warning at wts_channel_mixer.v(372): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_a0\[6..5\] 0 wts_channel_mixer.v(212) " "Net \"w_sram_a_a0\[6..5\]\" at wts_channel_mixer.v(212) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 212 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_b0\[6..5\] 0 wts_channel_mixer.v(213) " "Net \"w_sram_a_b0\[6..5\]\" at wts_channel_mixer.v(213) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 213 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_c0\[6..5\] 0 wts_channel_mixer.v(214) " "Net \"w_sram_a_c0\[6..5\]\" at wts_channel_mixer.v(214) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 214 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_d0\[6..5\] 0 wts_channel_mixer.v(215) " "Net \"w_sram_a_d0\[6..5\]\" at wts_channel_mixer.v(215) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 215 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_e0\[6..5\] 0 wts_channel_mixer.v(216) " "Net \"w_sram_a_e0\[6..5\]\" at wts_channel_mixer.v(216) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_a1\[6..5\] 0 wts_channel_mixer.v(217) " "Net \"w_sram_a_a1\[6..5\]\" at wts_channel_mixer.v(217) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 217 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_b1\[6..5\] 0 wts_channel_mixer.v(218) " "Net \"w_sram_a_b1\[6..5\]\" at wts_channel_mixer.v(218) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 218 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_c1\[6..5\] 0 wts_channel_mixer.v(219) " "Net \"w_sram_a_c1\[6..5\]\" at wts_channel_mixer.v(219) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 219 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_d1\[6..5\] 0 wts_channel_mixer.v(220) " "Net \"w_sram_a_d1\[6..5\]\" at wts_channel_mixer.v(220) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 220 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_e1\[6..5\] 0 wts_channel_mixer.v(221) " "Net \"w_sram_a_e1\[6..5\]\" at wts_channel_mixer.v(221) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 221 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_a0 0 wts_channel_mixer.v(254) " "Net \"w_half_timing_a0\" at wts_channel_mixer.v(254) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 254 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_b0 0 wts_channel_mixer.v(255) " "Net \"w_half_timing_b0\" at wts_channel_mixer.v(255) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 255 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_c0 0 wts_channel_mixer.v(256) " "Net \"w_half_timing_c0\" at wts_channel_mixer.v(256) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 256 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_d0 0 wts_channel_mixer.v(257) " "Net \"w_half_timing_d0\" at wts_channel_mixer.v(257) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_e0 0 wts_channel_mixer.v(258) " "Net \"w_half_timing_e0\" at wts_channel_mixer.v(258) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 258 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_a1 0 wts_channel_mixer.v(259) " "Net \"w_half_timing_a1\" at wts_channel_mixer.v(259) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_b1 0 wts_channel_mixer.v(260) " "Net \"w_half_timing_b1\" at wts_channel_mixer.v(260) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 260 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_c1 0 wts_channel_mixer.v(261) " "Net \"w_half_timing_c1\" at wts_channel_mixer.v(261) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 261 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_d1 0 wts_channel_mixer.v(262) " "Net \"w_half_timing_d1\" at wts_channel_mixer.v(262) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 262 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_e1 0 wts_channel_mixer.v(263) " "Net \"w_half_timing_e1\" at wts_channel_mixer.v(263) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515850168 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_adsr_envelope_generator_5ch wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0 " "Elaborating entity \"wts_adsr_envelope_generator_5ch\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_adsr_envelope_generator_5ch_0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_ar_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_ar_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_ar_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850204 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_ar_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_sl_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_sl_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_sl_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850218 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_sl_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_key_on_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_key_on_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_key_on_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850231 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_key_on_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_state_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_state_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_state_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850248 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_state_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_counter_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_counter_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_counter_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850260 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_counter_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_adsr_envelope_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_adsr_envelope_generator:u_adsr_envelope_generator " "Elaborating entity \"wts_adsr_envelope_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_adsr_envelope_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_noise_generator_4ch wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch " "Elaborating entity \"wts_noise_generator_4ch\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\"" {  } { { "../rtl/wts_channel_mixer.v" "u_wts_noise_generator_4ch" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\|wts_selector:u_noise_channel_selector0 " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\|wts_selector:u_noise_channel_selector0\"" {  } { { "../rtl/wts_noise_generator_4ch.v" "u_noise_channel_selector0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850335 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_channel_selector0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_noise_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\|wts_noise_generator:u_noise_generator0 " "Elaborating entity \"wts_noise_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\|wts_noise_generator:u_noise_generator0\"" {  } { { "../rtl/wts_noise_generator_4ch.v" "u_noise_generator0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_tone_generator_5ch wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0 " "Elaborating entity \"wts_tone_generator_5ch\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_tone_generator_5ch_0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_selector:u_wave_frequency_count_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_selector:u_wave_frequency_count_selector\"" {  } { { "../rtl/wts_tone_generator_5ch.v" "u_wave_frequency_count_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850408 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_frequency_count_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_tone_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_tone_generator:u_tone_generator " "Elaborating entity \"wts_tone_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_tone_generator:u_tone_generator\"" {  } { { "../rtl/wts_tone_generator_5ch.v" "u_tone_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_selector:u_volume_selector0 " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_selector:u_volume_selector0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_volume_selector0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850446 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_volume_selector0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_ram wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00 " "Elaborating entity \"wts_ram\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\"" {  } { { "../rtl/wts_channel_mixer.v" "u_ram00" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_volume wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0 " "Elaborating entity \"wts_channel_volume\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_channel_volume0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_timer wts_core:u_wts_core\|wts_timer:u_wts_timer " "Elaborating entity \"wts_timer\" for hierarchy \"wts_core:u_wts_core\|wts_timer:u_wts_timer\"" {  } { { "../rtl/wts_core.v" "u_wts_timer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_timer.v(48) " "Verilog HDL assignment warning at wts_timer.v(48): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850467 "|wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_timer.v(68) " "Verilog HDL assignment warning at wts_timer.v(68): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515850467 "|wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_register wts_core:u_wts_core\|wts_register:u_wts_register " "Elaborating entity \"wts_register\" for hierarchy \"wts_core:u_wts_core\|wts_register:u_wts_register\"" {  } { { "../rtl/wts_core.v" "u_wts_register" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515850468 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_ar_d0 wts_register.v(606) " "Verilog HDL Always Construct warning at wts_register.v(606): inferring latch(es) for variable \"reg_ar_d0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[0\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[0\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[1\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[1\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[2\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[2\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[3\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[3\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[4\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[4\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[5\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[5\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[6\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[6\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[7\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[7\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515850484 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|address_reset " "Net \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|address_reset\" is missing source, defaulting to GND" {  } { { "../rtl/wts_channel_mixer.v" "address_reset" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 620 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635515850717 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1635515850717 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1635515851526 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1635515851526 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635515852687 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635515852687 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635515852687 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "Mult1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635515852688 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "Mult1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635515852688 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "Mult0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635515852688 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "Mult0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635515852688 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635515852688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515852857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515852857 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635515852857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/altsyncram_27d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515852926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515852926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515853031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853031 ""}  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635515853031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nds " "Found entity 1: mult_nds" {  } { { "db/mult_nds.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/mult_nds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515853079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515853079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515853118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635515853118 ""}  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635515853118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515853161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515853161 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 34 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 479 -1 0 } } { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 763 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 47 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 48 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 45 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 46 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 309 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 327 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 345 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 273 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 291 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 306 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 324 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 342 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 270 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 288 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 307 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 325 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 343 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 271 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 289 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1635515853450 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1635515853450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635515854160 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635515856036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg " "Generated suppressed messages file C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515856187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635515856466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515856466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2774 " "Implemented 2774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635515856775 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635515856775 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1635515856775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2690 " "Implemented 2690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635515856775 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635515856775 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1635515856775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635515856775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635515856810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 29 22:57:36 2021 " "Processing ended: Fri Oct 29 22:57:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635515856810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635515856810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635515856810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515856810 ""}
