<root><simulation><result_generated_time />2023-05-16 18:35:39<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />307200<total_data_size_element />{'W': 12288, 'I': 12800, 'O': 600}<total_data_reuse />{'W': 25, 'I': 24.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/16</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />56</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [200, 1, 1], 'O': [100, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 5), ('OY', 5)], []], [[], [('C', 8), ('K', 4)]], [], []]<I />[[[], [('K', 4)]], [[('OX', 5), ('OY', 5)], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OX', 5), ('OY', 5)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 3), ('C', 2)], [('C', 32)], []]<I />[[('K', 2), ('K', 3), ('C', 2), ('C', 32)], [], []]<O />[[('K', 2), ('K', 3), ('C', 2), ('C', 32)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 1, 1], 'I': [4.0, 6.0, 1.0, 1.0], 'O': [8.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [96, 98304, 98304], 'I': [512, 102400, 102400], 'O': [48, 4800, 4800], 'O_partial': [48, 0, 0], 'O_final': [0, 4800, 4800]}<actual_mem_utilization_individual />{'W': [0.19, 0.0, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.09, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.01, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.09, 0.01, 0.0]}<effective_mem_size_bit />{'W': [48, 3072, 98304], 'I': [256, 102400, 102400], 'O': [48, 4800, 4800], 'O_partial': [48, 0, 0], 'O_final': [0, 4800, 4800]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 200, 1, 1], 'O': [800, 100, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [200, 200, 1, 1], 'O': [100, 100, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12288, 12288], [12288, 12288], [12288, 0]]<I />[[12800, 12800], [12800, 12800], [12800, 0]]<O />[[(37800, 38400), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]<O_partial />[[(37800, 38400), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1536, 1536], [192, 192], [48, 0]]<I />[[1600, 1600], [200, 200], [50, 0]]<O />[[(4725, 4800), (75, 0)], [(0, 9), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([4725, 4800], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [75, 0]), ([0, 9], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />307200<idle />86016</mac_count></basic_info><energy><total_energy />676058.8<mem_energy_breakdown><W />[1.1, 38.1, 63.9]<I />[1.1, 39.6, 66.6]<O />[3.4, 1.9, 3.1]</mem_energy_breakdown><MAC_energy><active_MAC />671539.2<idle_MAC />4300.8<total />675840.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3831<utilization_without_data_loading />0.7812<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.4904<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />783<latency_cycle_without_data_loading />384<ideal_computing_cycle />384<data_loading><load_cycle_total />399<load_cycle_individual />{'W': [6, 192, 0], 'I': [200, 200, 0]}<load_cycle_combined />{'W': 192, 'I': 201}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-383], [-310, -186], [-384, -384]], 'I': [[-383], [-384, -384], [-384, -384]], 'O': [[-384], [-383, -375], [-375, -382]]}<mem_stall_cycle_shared />{'W': [[-383], [-310, 0], [0, 0]], 'I': [[-383], [-384, 0], [0, 0]], 'O': [[-384], [-383, -375], [-375, -382]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 98304, 98304], 'I': [512, 102400, 102400], 'O': [48, 4800, 4800], 'O_partial': [48, 0, 0], 'O_final': [0, 4800, 4800]}<data_size_each_level_total />{'W': [3072, 98304, 98304], 'I': [102400, 102400, 102400], 'O': [4800, 4800, 4800]}<loop_cycles_each_level />{'W': [12, 384, 384], 'I': [384, 384, 384], 'O': [384, 384, 384]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'I': [[8.0, 1.3], [266.7, 266.7], [266.7, 266.7]], 'O': [[8.0, 0.1], [12.5, 12.5], [12.5, 12.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'I': [[8.0, 1.3], [266.7, 266.7], [266.7, 266.7]], 'O': [[8.0, 8.0], [800.0, 12.5], [12.5, 12.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]], 'I': [[8.0, 1.3], [266.7, 266.7], [266.7, 0]], 'O': [[8.0, 0.1], [12.5, 12.5], [12.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [535.2, 535.2], [522.7, 12.5]], 'I': [[8.0, 1.3], [535.2, 535.2], [522.7, 12.5]], 'O': [[8.0, 0.1], [535.2, 535.2], [522.7, 12.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 384], [12, 12, 32], [384, 384, 1]], 'I': [[1, 1, 384], [384, 384, 1], [384, 384, 1]], 'O': [[1, 1, 384], [384, 384, 1], [384, 384, 1]]}<trans_time_real />{'W': [[0, 1, 384], [[2, 12, 32], [6, 12, 32]], [[192, 384, 1], [48, 384, 1]]], 'I': [[0, 1, 384], [[8, 384, 1], [200, 384, 1]], [[200, 384, 1], [50, 384, 1]]], 'O': [[0, 1, 384], [[1, 384, 1], [9, 384, 1]], [[9, 384, 1], [2, 384, 1]]]}<single_stall_cycle />{'W': [[-1], [-10, -6], [-192, -336]], 'I': [[-1], [-376, -184], [-184, -334]], 'O': [[-1], [-383, -375], [-375, -382]]}<single_stall_count />{'W': [383, 31, 0], 'I': [383, 0, 0], 'O': [384, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [186, 0], 'I': [0, 0], 'O': [9, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-384, -384], [-375, -384]], 1: [[-198, -384], [-375, -375]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>