<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegAllocBase.cpp source code [llvm/llvm/lib/CodeGen/RegAllocBase.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegAllocBase.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegAllocBase.cpp.html'>RegAllocBase.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegAllocBase.cpp - Register Allocator Base Class -------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the RegAllocBase class which provides common functionality</i></td></tr>
<tr><th id="10">10</th><td><i>// for LiveIntervalUnion-based register allocators.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="RegAllocBase.h.html">"RegAllocBase.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="Spiller.h.html">"Spiller.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/Support/Timer.h.html">"llvm/Support/Timer.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNewQueued = {&quot;regalloc&quot;, &quot;NumNewQueued&quot;, &quot;Number of new live ranges queued&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNewQueued" title='NumNewQueued' data-ref="NumNewQueued">NumNewQueued</dfn>    , <q>"Number of new live ranges queued"</q>);</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i  data-doc="VerifyRegAlloc">// Temporary verification option until we can put verification inside</i></td></tr>
<tr><th id="41">41</th><td><i  data-doc="VerifyRegAlloc">// MachineVerifier.</i></td></tr>
<tr><th id="42">42</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>, <b>true</b>&gt;</td></tr>
<tr><th id="43">43</th><td>    <dfn class="tu decl def" id="VerifyRegAlloc" title='VerifyRegAlloc' data-type='cl::opt&lt;bool, true&gt;' data-ref="VerifyRegAlloc">VerifyRegAlloc</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"verify-regalloc"</q>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl8locationERT_" title='llvm::cl::location' data-ref="_ZN4llvm2cl8locationERT_">location</a>(<span class='refarg'><a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<a class="ref" href="RegAllocBase.h.html#llvm::RegAllocBase::VerifyEnabled" title='llvm::RegAllocBase::VerifyEnabled' data-ref="llvm::RegAllocBase::VerifyEnabled">VerifyEnabled</a></span>),</td></tr>
<tr><th id="44">44</th><td>                   <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Verify during register allocation"</q>));</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><em>const</em> <em>char</em> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<dfn class="decl def" id="llvm::RegAllocBase::TimerGroupName" title='llvm::RegAllocBase::TimerGroupName' data-ref="llvm::RegAllocBase::TimerGroupName">TimerGroupName</dfn>[] = <q>"regalloc"</q>;</td></tr>
<tr><th id="47">47</th><td><em>const</em> <em>char</em> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<dfn class="decl def" id="llvm::RegAllocBase::TimerGroupDescription" title='llvm::RegAllocBase::TimerGroupDescription' data-ref="llvm::RegAllocBase::TimerGroupDescription">TimerGroupDescription</dfn>[] = <q>"Register Allocation"</q>;</td></tr>
<tr><th id="48">48</th><td><em>bool</em> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<dfn class="decl def" id="llvm::RegAllocBase::VerifyEnabled" title='llvm::RegAllocBase::VerifyEnabled' data-ref="llvm::RegAllocBase::VerifyEnabled">VerifyEnabled</dfn> = <b>false</b>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="51">51</th><td><i>//                         RegAllocBase Implementation</i></td></tr>
<tr><th id="52">52</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="53">53</th><td><i></i></td></tr>
<tr><th id="54">54</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="55">55</th><td><em>void</em> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<dfn class="virtual decl def" id="_ZN4llvm12RegAllocBase6anchorEv" title='llvm::RegAllocBase::anchor' data-ref="_ZN4llvm12RegAllocBase6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>void</em> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<dfn class="decl def" id="_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE" title='llvm::RegAllocBase::init' data-ref="_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE">init</dfn>(<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> &amp;<dfn class="local col8 decl" id="8vrm" title='vrm' data-type='llvm::VirtRegMap &amp;' data-ref="8vrm">vrm</dfn>,</td></tr>
<tr><th id="58">58</th><td>                        <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col9 decl" id="9lis" title='lis' data-type='llvm::LiveIntervals &amp;' data-ref="9lis">lis</dfn>,</td></tr>
<tr><th id="59">59</th><td>                        <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> &amp;<dfn class="local col0 decl" id="10mat" title='mat' data-type='llvm::LiveRegMatrix &amp;' data-ref="10mat">mat</dfn>) {</td></tr>
<tr><th id="60">60</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TRI" title='llvm::RegAllocBase::TRI' data-ref="llvm::RegAllocBase::TRI">TRI</a> = &amp;<a class="local col8 ref" href="#8vrm" title='vrm' data-ref="8vrm">vrm</a>.<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap16getTargetRegInfoEv" title='llvm::VirtRegMap::getTargetRegInfo' data-ref="_ZNK4llvm10VirtRegMap16getTargetRegInfoEv">getTargetRegInfo</a>();</td></tr>
<tr><th id="61">61</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a> = &amp;<a class="local col8 ref" href="#8vrm" title='vrm' data-ref="8vrm">vrm</a>.<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap10getRegInfoEv" title='llvm::VirtRegMap::getRegInfo' data-ref="_ZNK4llvm10VirtRegMap10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="62">62</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a> = &amp;<a class="local col8 ref" href="#8vrm" title='vrm' data-ref="8vrm">vrm</a>;</td></tr>
<tr><th id="63">63</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a> = &amp;<a class="local col9 ref" href="#9lis" title='lis' data-ref="9lis">lis</a>;</td></tr>
<tr><th id="64">64</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a> = &amp;<a class="local col0 ref" href="#10mat" title='mat' data-ref="10mat">mat</a>;</td></tr>
<tr><th id="65">65</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE" title='llvm::MachineRegisterInfo::freezeReservedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE">freezeReservedRegs</a>(<a class="local col8 ref" href="#8vrm" title='vrm' data-ref="8vrm">vrm</a>.<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap18getMachineFunctionEv" title='llvm::VirtRegMap::getMachineFunction' data-ref="_ZNK4llvm10VirtRegMap18getMachineFunctionEv">getMachineFunction</a>());</td></tr>
<tr><th id="66">66</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col8 ref" href="#8vrm" title='vrm' data-ref="8vrm">vrm</a>.<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap18getMachineFunctionEv" title='llvm::VirtRegMap::getMachineFunction' data-ref="_ZNK4llvm10VirtRegMap18getMachineFunctionEv">getMachineFunction</a>());</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>// Visit all the live registers. If they are already assigned to a physical</i></td></tr>
<tr><th id="70">70</th><td><i>// register, unify them with the corresponding LiveIntervalUnion, otherwise push</i></td></tr>
<tr><th id="71">71</th><td><i>// them on the priority queue for later assignment.</i></td></tr>
<tr><th id="72">72</th><td><em>void</em> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<dfn class="decl def" id="_ZN4llvm12RegAllocBase12seedLiveRegsEv" title='llvm::RegAllocBase::seedLiveRegs' data-ref="_ZN4llvm12RegAllocBase12seedLiveRegsEv">seedLiveRegs</dfn>() {</td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col1 decl" id="11T" title='T' data-type='llvm::NamedRegionTimer' data-ref="11T">T</dfn><a class="ref" href="../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"seed"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Seed Live Regs"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupName" title='llvm::RegAllocBase::TimerGroupName' data-ref="llvm::RegAllocBase::TimerGroupName">TimerGroupName</a>,</td></tr>
<tr><th id="74">74</th><td>                     <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupDescription" title='llvm::RegAllocBase::TimerGroupDescription' data-ref="llvm::RegAllocBase::TimerGroupDescription">TimerGroupDescription</a>, <a class="ref" href="../../include/llvm/Pass.h.html#llvm::TimePassesIsEnabled" title='llvm::TimePassesIsEnabled' data-ref="llvm::TimePassesIsEnabled">TimePassesIsEnabled</a>);</td></tr>
<tr><th id="75">75</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="12i" title='i' data-type='unsigned int' data-ref="12i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="13e" title='e' data-type='unsigned int' data-ref="13e">e</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a> != <a class="local col3 ref" href="#13e" title='e' data-ref="13e">e</a>; ++<a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>) {</td></tr>
<tr><th id="76">76</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>);</td></tr>
<tr><th id="77">77</th><td>    <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj">reg_nodbg_empty</a>(<a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg">Reg</a>))</td></tr>
<tr><th id="78">78</th><td>      <b>continue</b>;</td></tr>
<tr><th id="79">79</th><td>    <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase7enqueueEPNS_12LiveIntervalE" title='llvm::RegAllocBase::enqueue' data-ref="_ZN4llvm12RegAllocBase7enqueueEPNS_12LiveIntervalE">enqueue</a>(&amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg">Reg</a>));</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>// Top-level driver to manage the queue of unassigned VirtRegs and call the</i></td></tr>
<tr><th id="84">84</th><td><i>// selectOrSplit implementation.</i></td></tr>
<tr><th id="85">85</th><td><em>void</em> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<dfn class="decl def" id="_ZN4llvm12RegAllocBase16allocatePhysRegsEv" title='llvm::RegAllocBase::allocatePhysRegs' data-ref="_ZN4llvm12RegAllocBase16allocatePhysRegsEv">allocatePhysRegs</dfn>() {</td></tr>
<tr><th id="86">86</th><td>  <a class="member" href="#_ZN4llvm12RegAllocBase12seedLiveRegsEv" title='llvm::RegAllocBase::seedLiveRegs' data-ref="_ZN4llvm12RegAllocBase12seedLiveRegsEv">seedLiveRegs</a>();</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i>// Continue assigning vregs one at a time to available physical registers.</i></td></tr>
<tr><th id="89">89</th><td>  <b>while</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col5 decl" id="15VirtReg" title='VirtReg' data-type='llvm::LiveInterval *' data-ref="15VirtReg"><a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a></dfn> = <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase7dequeueEv" title='llvm::RegAllocBase::dequeue' data-ref="_ZN4llvm12RegAllocBase7dequeueEv">dequeue</a>()) {</td></tr>
<tr><th id="90">90</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!VRM-&gt;hasPhys(VirtReg-&gt;reg) &amp;&amp; &quot;Register already assigned&quot;) ? void (0) : __assert_fail (&quot;!VRM-&gt;hasPhys(VirtReg-&gt;reg) &amp;&amp; \&quot;Register already assigned\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocBase.cpp&quot;, 90, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp; <q>"Register already assigned"</q>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <i>// Unused registers can appear when the spiller coalesces snippets.</i></td></tr>
<tr><th id="93">93</th><td>    <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj">reg_nodbg_empty</a>(<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)) {</td></tr>
<tr><th id="94">94</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Dropping unused &quot; &lt;&lt; *VirtReg &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dropping unused "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> *<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="95">95</th><td>      <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase21aboutToRemoveIntervalERNS_12LiveIntervalE" title='llvm::RegAllocBase::aboutToRemoveInterval' data-ref="_ZN4llvm12RegAllocBase21aboutToRemoveIntervalERNS_12LiveIntervalE">aboutToRemoveInterval</a>(<span class='refarg'>*<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a></span>);</td></tr>
<tr><th id="96">96</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="97">97</th><td>      <b>continue</b>;</td></tr>
<tr><th id="98">98</th><td>    }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <i>// Invalidate all interference queries, live ranges could have changed.</i></td></tr>
<tr><th id="101">101</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix18invalidateVirtRegsEv" title='llvm::LiveRegMatrix::invalidateVirtRegs' data-ref="_ZN4llvm13LiveRegMatrix18invalidateVirtRegsEv">invalidateVirtRegs</a>();</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <i>// selectOrSplit requests the allocator to return an available physical</i></td></tr>
<tr><th id="104">104</th><td><i>    // register if possible and populate a list of new live intervals that</i></td></tr>
<tr><th id="105">105</th><td><i>    // result from splitting.</i></td></tr>
<tr><th id="106">106</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\nselectOrSplit &quot; &lt;&lt; TRI-&gt;getRegClassName(MRI-&gt;getRegClass(VirtReg-&gt;reg)) &lt;&lt; &apos;:&apos; &lt;&lt; *VirtReg &lt;&lt; &quot; w=&quot; &lt;&lt; VirtReg-&gt;weight &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nselectOrSplit "</q></td></tr>
<tr><th id="107">107</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TRI" title='llvm::RegAllocBase::TRI' data-ref="llvm::RegAllocBase::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="108">108</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> *<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" w="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEd" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEd">&lt;&lt;</a> <a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>    <b>using</b> <dfn class="local col6 typedef" id="16VirtRegVec" title='VirtRegVec' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="16VirtRegVec">VirtRegVec</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>    <a class="local col6 typedef" href="#16VirtRegVec" title='VirtRegVec' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="16VirtRegVec">VirtRegVec</a> <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="17SplitVRegs" title='SplitVRegs' data-type='VirtRegVec' data-ref="17SplitVRegs">SplitVRegs</dfn>;</td></tr>
<tr><th id="113">113</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="18AvailablePhysReg" title='AvailablePhysReg' data-type='unsigned int' data-ref="18AvailablePhysReg">AvailablePhysReg</dfn> = <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase13selectOrSplitERNS_12LiveIntervalERNS_15SmallVectorImplIjEE" title='llvm::RegAllocBase::selectOrSplit' data-ref="_ZN4llvm12RegAllocBase13selectOrSplitERNS_12LiveIntervalERNS_15SmallVectorImplIjEE">selectOrSplit</a>(<span class='refarg'>*<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#17SplitVRegs" title='SplitVRegs' data-ref="17SplitVRegs">SplitVRegs</a></span>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (<a class="local col8 ref" href="#18AvailablePhysReg" title='AvailablePhysReg' data-ref="18AvailablePhysReg">AvailablePhysReg</a> == ~<var>0u</var>) {</td></tr>
<tr><th id="116">116</th><td>      <i>// selectOrSplit failed to find a register!</i></td></tr>
<tr><th id="117">117</th><td><i>      // Probably caused by an inline asm.</i></td></tr>
<tr><th id="118">118</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr *' data-ref="19MI">MI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="119">119</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::reg_instr_iterator" title='llvm::MachineRegisterInfo::reg_instr_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_iterator">reg_instr_iterator</a></td></tr>
<tr><th id="120">120</th><td>           <dfn class="local col0 decl" id="20I" title='I' data-type='MachineRegisterInfo::reg_instr_iterator' data-ref="20I">I</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_instr_beginEj" title='llvm::MachineRegisterInfo::reg_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_instr_beginEj">reg_instr_begin</a>(<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>), <dfn class="local col1 decl" id="21E" title='E' data-type='MachineRegisterInfo::reg_instr_iterator' data-ref="21E">E</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13reg_instr_endEv" title='llvm::MachineRegisterInfo::reg_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13reg_instr_endEv">reg_instr_end</a>();</td></tr>
<tr><th id="121">121</th><td>           <a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#21E" title='E' data-ref="21E">E</a>; ) {</td></tr>
<tr><th id="122">122</th><td>        <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a>(<a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEi" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEi">++</a>);</td></tr>
<tr><th id="123">123</th><td>        <b>if</b> (<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="124">124</th><td>          <b>break</b>;</td></tr>
<tr><th id="125">125</th><td>      }</td></tr>
<tr><th id="126">126</th><td>      <b>if</b> (<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a> &amp;&amp; <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="127">127</th><td>        <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE" title='llvm::MachineInstr::emitError' data-ref="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE">emitError</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"inline assembly requires more registers than available"</q>);</td></tr>
<tr><th id="128">128</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>) {</td></tr>
<tr><th id="129">129</th><td>        <a class="type" href="../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col2 decl" id="22Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="22Context">Context</dfn> =</td></tr>
<tr><th id="130">130</th><td>            <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZNK4llvm17MachineModuleInfo9getModuleEv" title='llvm::MachineModuleInfo::getModule' data-ref="_ZNK4llvm17MachineModuleInfo9getModuleEv">getModule</a>()-&gt;<a class="ref" href="../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module10getContextEv" title='llvm::Module::getContext' data-ref="_ZNK4llvm6Module10getContextEv">getContext</a>();</td></tr>
<tr><th id="131">131</th><td>        <a class="local col2 ref" href="#22Context" title='Context' data-ref="22Context">Context</a>.<a class="ref" href="../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"ran out of registers during register allocation"</q>);</td></tr>
<tr><th id="132">132</th><td>      } <b>else</b> {</td></tr>
<tr><th id="133">133</th><td>        <a class="ref" href="../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"ran out of registers during register allocation"</q>);</td></tr>
<tr><th id="134">134</th><td>      }</td></tr>
<tr><th id="135">135</th><td>      <i>// Keep going after reporting the error.</i></td></tr>
<tr><th id="136">136</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvm10VirtRegMap15assignVirt2PhysEjt" title='llvm::VirtRegMap::assignVirt2Phys' data-ref="_ZN4llvm10VirtRegMap15assignVirt2PhysEjt">assignVirt2Phys</a>(<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>,</td></tr>
<tr><th id="137">137</th><td>                 <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)).<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv">front</a>());</td></tr>
<tr><th id="138">138</th><td>      <b>continue</b>;</td></tr>
<tr><th id="139">139</th><td>    }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <b>if</b> (<a class="local col8 ref" href="#18AvailablePhysReg" title='AvailablePhysReg' data-ref="18AvailablePhysReg">AvailablePhysReg</a>)</td></tr>
<tr><th id="142">142</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'>*<a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg">VirtReg</a></span>, <a class="local col8 ref" href="#18AvailablePhysReg" title='AvailablePhysReg' data-ref="18AvailablePhysReg">AvailablePhysReg</a>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn> : <a class="local col7 ref" href="#17SplitVRegs" title='SplitVRegs' data-ref="17SplitVRegs">SplitVRegs</a>) {</td></tr>
<tr><th id="145">145</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LIS-&gt;hasInterval(Reg)) ? void (0) : __assert_fail (&quot;LIS-&gt;hasInterval(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocBase.cpp&quot;, 145, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>));</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col4 decl" id="24SplitVirtReg" title='SplitVirtReg' data-type='llvm::LiveInterval *' data-ref="24SplitVirtReg">SplitVirtReg</dfn> = &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>);</td></tr>
<tr><th id="148">148</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!VRM-&gt;hasPhys(SplitVirtReg-&gt;reg) &amp;&amp; &quot;Register already assigned&quot;) ? void (0) : __assert_fail (&quot;!VRM-&gt;hasPhys(SplitVirtReg-&gt;reg) &amp;&amp; \&quot;Register already assigned\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocBase.cpp&quot;, 148, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp; <q>"Register already assigned"</q>);</td></tr>
<tr><th id="149">149</th><td>      <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj">reg_nodbg_empty</a>(<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)) {</td></tr>
<tr><th id="150">150</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SplitVirtReg-&gt;empty() &amp;&amp; &quot;Non-empty but used interval&quot;) ? void (0) : __assert_fail (&quot;SplitVirtReg-&gt;empty() &amp;&amp; \&quot;Non-empty but used interval\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocBase.cpp&quot;, 150, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>() &amp;&amp; <q>"Non-empty but used interval"</q>);</td></tr>
<tr><th id="151">151</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;not queueing unused  &quot; &lt;&lt; *SplitVirtReg &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"not queueing unused  "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> *<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="152">152</th><td>        <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase21aboutToRemoveIntervalERNS_12LiveIntervalE" title='llvm::RegAllocBase::aboutToRemoveInterval' data-ref="_ZN4llvm12RegAllocBase21aboutToRemoveIntervalERNS_12LiveIntervalE">aboutToRemoveInterval</a>(<span class='refarg'>*<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a></span>);</td></tr>
<tr><th id="153">153</th><td>        <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="154">154</th><td>        <b>continue</b>;</td></tr>
<tr><th id="155">155</th><td>      }</td></tr>
<tr><th id="156">156</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;queuing new interval: &quot; &lt;&lt; *SplitVirtReg &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"queuing new interval: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> *<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="157">157</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(SplitVirtReg-&gt;reg) &amp;&amp; &quot;expect split value in virtual register&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(SplitVirtReg-&gt;reg) &amp;&amp; \&quot;expect split value in virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocBase.cpp&quot;, 158, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp;</td></tr>
<tr><th id="158">158</th><td>             <q>"expect split value in virtual register"</q>);</td></tr>
<tr><th id="159">159</th><td>      <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase7enqueueEPNS_12LiveIntervalE" title='llvm::RegAllocBase::enqueue' data-ref="_ZN4llvm12RegAllocBase7enqueueEPNS_12LiveIntervalE">enqueue</a>(<a class="local col4 ref" href="#24SplitVirtReg" title='SplitVirtReg' data-ref="24SplitVirtReg">SplitVirtReg</a>);</td></tr>
<tr><th id="160">160</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#38" title='NumNewQueued' data-ref="NumNewQueued">NumNewQueued</a>;</td></tr>
<tr><th id="161">161</th><td>    }</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td>}</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><em>void</em> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<dfn class="virtual decl def" id="_ZN4llvm12RegAllocBase16postOptimizationEv" title='llvm::RegAllocBase::postOptimization' data-ref="_ZN4llvm12RegAllocBase16postOptimizationEv">postOptimization</dfn>() {</td></tr>
<tr><th id="166">166</th><td>  <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase7spillerEv" title='llvm::RegAllocBase::spiller' data-ref="_ZN4llvm12RegAllocBase7spillerEv">spiller</a>().<a class="virtual ref" href="Spiller.h.html#_ZN4llvm7Spiller16postOptimizationEv" title='llvm::Spiller::postOptimization' data-ref="_ZN4llvm7Spiller16postOptimizationEv">postOptimization</a>();</td></tr>
<tr><th id="167">167</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="25DeadInst" title='DeadInst' data-type='llvm::MachineInstr *' data-ref="25DeadInst">DeadInst</dfn> : <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>) {</td></tr>
<tr><th id="168">168</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col5 ref" href="#25DeadInst" title='DeadInst' data-ref="25DeadInst">DeadInst</a></span>);</td></tr>
<tr><th id="169">169</th><td>    <a class="local col5 ref" href="#25DeadInst" title='DeadInst' data-ref="25DeadInst">DeadInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
