// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * W8A7740 pwocessow suppowt
 *
 * Copywight (C) 2011  Wenesas Sowutions Cowp.
 * Copywight (C) 2011  Kuninowi Mowimoto <kuninowi.mowimoto.gx@wenesas.com>
 */
#incwude <winux/io.h>
#incwude <winux/kewnew.h>
#incwude <winux/pinctww/pinconf-genewic.h>

#incwude "sh_pfc.h"

#define CPU_AWW_POWT(fn, pfx, sfx)					\
	POWT_10(0,  fn, pfx, sfx),	POWT_90(0,   fn, pfx, sfx),	\
	POWT_10(100, fn, pfx##10, sfx),	POWT_90(100, fn, pfx##1, sfx),	\
	POWT_10(200, fn, pfx##20, sfx),					\
	POWT_1(210, fn, pfx##210, sfx),	POWT_1(211, fn, pfx##211, sfx)

#define IWQC_PIN_MUX(iwq, pin)						\
static const unsigned int intc_iwq##iwq##_pins[] = {			\
	pin,								\
};									\
static const unsigned int intc_iwq##iwq##_mux[] = {			\
	IWQ##iwq##_MAWK,						\
}

#define IWQC_PINS_MUX(iwq, idx, pin)					\
static const unsigned int intc_iwq##iwq##_##idx##_pins[] = {		\
	pin,								\
};									\
static const unsigned int intc_iwq##iwq##_##idx##_mux[] = {		\
	IWQ##iwq##_POWT##pin##_MAWK,					\
}

enum {
	PINMUX_WESEWVED = 0,

	/* POWT0_DATA -> POWT211_DATA */
	PINMUX_DATA_BEGIN,
	POWT_AWW(DATA),
	PINMUX_DATA_END,

	/* POWT0_IN -> POWT211_IN */
	PINMUX_INPUT_BEGIN,
	POWT_AWW(IN),
	PINMUX_INPUT_END,

	/* POWT0_OUT -> POWT211_OUT */
	PINMUX_OUTPUT_BEGIN,
	POWT_AWW(OUT),
	PINMUX_OUTPUT_END,

	PINMUX_FUNCTION_BEGIN,
	POWT_AWW(FN_IN),	/* POWT0_FN_IN -> POWT211_FN_IN */
	POWT_AWW(FN_OUT),	/* POWT0_FN_OUT -> POWT211_FN_OUT */
	POWT_AWW(FN0),		/* POWT0_FN0 -> POWT211_FN0 */
	POWT_AWW(FN1),		/* POWT0_FN1 -> POWT211_FN1 */
	POWT_AWW(FN2),		/* POWT0_FN2 -> POWT211_FN2 */
	POWT_AWW(FN3),		/* POWT0_FN3 -> POWT211_FN3 */
	POWT_AWW(FN4),		/* POWT0_FN4 -> POWT211_FN4 */
	POWT_AWW(FN5),		/* POWT0_FN5 -> POWT211_FN5 */
	POWT_AWW(FN6),		/* POWT0_FN6 -> POWT211_FN6 */
	POWT_AWW(FN7),		/* POWT0_FN7 -> POWT211_FN7 */

	MSEW1CW_31_0,	MSEW1CW_31_1,
	MSEW1CW_30_0,	MSEW1CW_30_1,
	MSEW1CW_29_0,	MSEW1CW_29_1,
	MSEW1CW_28_0,	MSEW1CW_28_1,
	MSEW1CW_27_0,	MSEW1CW_27_1,
	MSEW1CW_26_0,	MSEW1CW_26_1,
	MSEW1CW_16_0,	MSEW1CW_16_1,
	MSEW1CW_15_0,	MSEW1CW_15_1,
	MSEW1CW_14_0,	MSEW1CW_14_1,
	MSEW1CW_13_0,	MSEW1CW_13_1,
	MSEW1CW_12_0,	MSEW1CW_12_1,
	MSEW1CW_9_0,	MSEW1CW_9_1,
	MSEW1CW_7_0,	MSEW1CW_7_1,
	MSEW1CW_6_0,	MSEW1CW_6_1,
	MSEW1CW_5_0,	MSEW1CW_5_1,
	MSEW1CW_4_0,	MSEW1CW_4_1,
	MSEW1CW_3_0,	MSEW1CW_3_1,
	MSEW1CW_2_0,	MSEW1CW_2_1,
	MSEW1CW_0_0,	MSEW1CW_0_1,

	MSEW3CW_15_0,	MSEW3CW_15_1, /* Twace / Debug ? */
	MSEW3CW_6_0,	MSEW3CW_6_1,

	MSEW4CW_19_0,	MSEW4CW_19_1,
	MSEW4CW_18_0,	MSEW4CW_18_1,
	MSEW4CW_15_0,	MSEW4CW_15_1,
	MSEW4CW_10_0,	MSEW4CW_10_1,
	MSEW4CW_6_0,	MSEW4CW_6_1,
	MSEW4CW_4_0,	MSEW4CW_4_1,
	MSEW4CW_1_0,	MSEW4CW_1_1,

	MSEW5CW_31_0,	MSEW5CW_31_1, /* iwq/fiq output */
	MSEW5CW_30_0,	MSEW5CW_30_1,
	MSEW5CW_29_0,	MSEW5CW_29_1,
	MSEW5CW_27_0,	MSEW5CW_27_1,
	MSEW5CW_25_0,	MSEW5CW_25_1,
	MSEW5CW_23_0,	MSEW5CW_23_1,
	MSEW5CW_21_0,	MSEW5CW_21_1,
	MSEW5CW_19_0,	MSEW5CW_19_1,
	MSEW5CW_17_0,	MSEW5CW_17_1,
	MSEW5CW_15_0,	MSEW5CW_15_1,
	MSEW5CW_14_0,	MSEW5CW_14_1,
	MSEW5CW_13_0,	MSEW5CW_13_1,
	MSEW5CW_12_0,	MSEW5CW_12_1,
	MSEW5CW_11_0,	MSEW5CW_11_1,
	MSEW5CW_10_0,	MSEW5CW_10_1,
	MSEW5CW_8_0,	MSEW5CW_8_1,
	MSEW5CW_7_0,	MSEW5CW_7_1,
	MSEW5CW_6_0,	MSEW5CW_6_1,
	MSEW5CW_5_0,	MSEW5CW_5_1,
	MSEW5CW_4_0,	MSEW5CW_4_1,
	MSEW5CW_3_0,	MSEW5CW_3_1,
	MSEW5CW_2_0,	MSEW5CW_2_1,
	MSEW5CW_0_0,	MSEW5CW_0_1,
	PINMUX_FUNCTION_END,

	PINMUX_MAWK_BEGIN,

	/* IWQ */
	IWQ0_POWT2_MAWK,	IWQ0_POWT13_MAWK,
	IWQ1_MAWK,
	IWQ2_POWT11_MAWK,	IWQ2_POWT12_MAWK,
	IWQ3_POWT10_MAWK,	IWQ3_POWT14_MAWK,
	IWQ4_POWT15_MAWK,	IWQ4_POWT172_MAWK,
	IWQ5_POWT0_MAWK,	IWQ5_POWT1_MAWK,
	IWQ6_POWT121_MAWK,	IWQ6_POWT173_MAWK,
	IWQ7_POWT120_MAWK,	IWQ7_POWT209_MAWK,
	IWQ8_MAWK,
	IWQ9_POWT118_MAWK,	IWQ9_POWT210_MAWK,
	IWQ10_MAWK,
	IWQ11_MAWK,
	IWQ12_POWT42_MAWK,	IWQ12_POWT97_MAWK,
	IWQ13_POWT64_MAWK,	IWQ13_POWT98_MAWK,
	IWQ14_POWT63_MAWK,	IWQ14_POWT99_MAWK,
	IWQ15_POWT62_MAWK,	IWQ15_POWT100_MAWK,
	IWQ16_POWT68_MAWK,	IWQ16_POWT211_MAWK,
	IWQ17_MAWK,
	IWQ18_MAWK,
	IWQ19_MAWK,
	IWQ20_MAWK,
	IWQ21_MAWK,
	IWQ22_MAWK,
	IWQ23_MAWK,
	IWQ24_MAWK,
	IWQ25_MAWK,
	IWQ26_POWT58_MAWK,	IWQ26_POWT81_MAWK,
	IWQ27_POWT57_MAWK,	IWQ27_POWT168_MAWK,
	IWQ28_POWT56_MAWK,	IWQ28_POWT169_MAWK,
	IWQ29_POWT50_MAWK,	IWQ29_POWT170_MAWK,
	IWQ30_POWT49_MAWK,	IWQ30_POWT171_MAWK,
	IWQ31_POWT41_MAWK,	IWQ31_POWT167_MAWK,

	/* Function */

	/* DBGT */
	DBGMDT2_MAWK,	DBGMDT1_MAWK,	DBGMDT0_MAWK,
	DBGMD10_MAWK,	DBGMD11_MAWK,	DBGMD20_MAWK,
	DBGMD21_MAWK,

	/* FSI-A */
	FSIAISWD_POWT0_MAWK,	/* FSIAISWD Powt 0/5 */
	FSIAISWD_POWT5_MAWK,
	FSIASPDIF_POWT9_MAWK,	/* FSIASPDIF Powt 9/18 */
	FSIASPDIF_POWT18_MAWK,
	FSIAOSWD1_MAWK,	FSIAOSWD2_MAWK,	FSIAOWW_MAWK,
	FSIAOBT_MAWK,	FSIAOSWD_MAWK,	FSIAOMC_MAWK,
	FSIACK_MAWK,	FSIAIWW_MAWK,	FSIAIBT_MAWK,

	/* FSI-B */
	FSIBCK_MAWK,

	/* FMSI */
	FMSISWD_POWT1_MAWK, /* FMSISWD Powt 1/6 */
	FMSISWD_POWT6_MAWK,
	FMSIIWW_MAWK,	FMSIIBT_MAWK,	FMSIOWW_MAWK,	FMSIOBT_MAWK,
	FMSICK_MAWK,	FMSOIWW_MAWK,	FMSOIBT_MAWK,	FMSOOWW_MAWK,
	FMSOOBT_MAWK,	FMSOSWD_MAWK,	FMSOCK_MAWK,

	/* SCIFA0 */
	SCIFA0_SCK_MAWK,	SCIFA0_CTS_MAWK,	SCIFA0_WTS_MAWK,
	SCIFA0_WXD_MAWK,	SCIFA0_TXD_MAWK,

	/* SCIFA1 */
	SCIFA1_CTS_MAWK,	SCIFA1_SCK_MAWK,	SCIFA1_WXD_MAWK,
	SCIFA1_TXD_MAWK,	SCIFA1_WTS_MAWK,

	/* SCIFA2 */
	SCIFA2_SCK_POWT22_MAWK, /* SCIFA2_SCK Powt 22/199 */
	SCIFA2_SCK_POWT199_MAWK,
	SCIFA2_WXD_MAWK,	SCIFA2_TXD_MAWK,
	SCIFA2_CTS_MAWK,	SCIFA2_WTS_MAWK,

	/* SCIFA3 */
	SCIFA3_WTS_POWT105_MAWK, /* MSEW5CW_8_0 */
	SCIFA3_SCK_POWT116_MAWK,
	SCIFA3_CTS_POWT117_MAWK,
	SCIFA3_WXD_POWT174_MAWK,
	SCIFA3_TXD_POWT175_MAWK,

	SCIFA3_WTS_POWT161_MAWK, /* MSEW5CW_8_1 */
	SCIFA3_SCK_POWT158_MAWK,
	SCIFA3_CTS_POWT162_MAWK,
	SCIFA3_WXD_POWT159_MAWK,
	SCIFA3_TXD_POWT160_MAWK,

	/* SCIFA4 */
	SCIFA4_WXD_POWT12_MAWK, /* MSEW5CW[12:11] = 00 */
	SCIFA4_TXD_POWT13_MAWK,

	SCIFA4_WXD_POWT204_MAWK, /* MSEW5CW[12:11] = 01 */
	SCIFA4_TXD_POWT203_MAWK,

	SCIFA4_WXD_POWT94_MAWK, /* MSEW5CW[12:11] = 10 */
	SCIFA4_TXD_POWT93_MAWK,

	SCIFA4_SCK_POWT21_MAWK, /* SCIFA4_SCK Powt 21/205 */
	SCIFA4_SCK_POWT205_MAWK,

	/* SCIFA5 */
	SCIFA5_TXD_POWT20_MAWK, /* MSEW5CW[15:14] = 00 */
	SCIFA5_WXD_POWT10_MAWK,

	SCIFA5_WXD_POWT207_MAWK, /* MSEW5CW[15:14] = 01 */
	SCIFA5_TXD_POWT208_MAWK,

	SCIFA5_TXD_POWT91_MAWK, /* MSEW5CW[15:14] = 10 */
	SCIFA5_WXD_POWT92_MAWK,

	SCIFA5_SCK_POWT23_MAWK, /* SCIFA5_SCK Powt 23/206 */
	SCIFA5_SCK_POWT206_MAWK,

	/* SCIFA6 */
	SCIFA6_SCK_MAWK,	SCIFA6_WXD_MAWK,	SCIFA6_TXD_MAWK,

	/* SCIFA7 */
	SCIFA7_TXD_MAWK,	SCIFA7_WXD_MAWK,

	/* SCIFB */
	SCIFB_SCK_POWT190_MAWK, /* MSEW5CW_17_0 */
	SCIFB_WXD_POWT191_MAWK,
	SCIFB_TXD_POWT192_MAWK,
	SCIFB_WTS_POWT186_MAWK,
	SCIFB_CTS_POWT187_MAWK,

	SCIFB_SCK_POWT2_MAWK, /* MSEW5CW_17_1 */
	SCIFB_WXD_POWT3_MAWK,
	SCIFB_TXD_POWT4_MAWK,
	SCIFB_WTS_POWT172_MAWK,
	SCIFB_CTS_POWT173_MAWK,

	/* WCD0 */
	WCD0_D0_MAWK,	WCD0_D1_MAWK,	WCD0_D2_MAWK,	WCD0_D3_MAWK,
	WCD0_D4_MAWK,	WCD0_D5_MAWK,	WCD0_D6_MAWK,	WCD0_D7_MAWK,
	WCD0_D8_MAWK,	WCD0_D9_MAWK,	WCD0_D10_MAWK,	WCD0_D11_MAWK,
	WCD0_D12_MAWK,	WCD0_D13_MAWK,	WCD0_D14_MAWK,	WCD0_D15_MAWK,
	WCD0_D16_MAWK,	WCD0_D17_MAWK,
	WCD0_DON_MAWK,	WCD0_VCPWC_MAWK,	WCD0_VEPWC_MAWK,
	WCD0_DCK_MAWK,	WCD0_VSYN_MAWK,	/* fow WGB */
	WCD0_HSYN_MAWK,	WCD0_DISP_MAWK,	/* fow WGB */
	WCD0_WW_MAWK,	WCD0_WD_MAWK,	/* fow SYS */
	WCD0_CS_MAWK,	WCD0_WS_MAWK,	/* fow SYS */

	WCD0_D21_POWT158_MAWK,	WCD0_D23_POWT159_MAWK, /* MSEW5CW_6_1 */
	WCD0_D22_POWT160_MAWK,	WCD0_D20_POWT161_MAWK,
	WCD0_D19_POWT162_MAWK,	WCD0_D18_POWT163_MAWK,
	WCD0_WCWK_POWT165_MAWK,

	WCD0_D18_POWT40_MAWK,	WCD0_D22_POWT0_MAWK, /* MSEW5CW_6_0 */
	WCD0_D23_POWT1_MAWK,	WCD0_D21_POWT2_MAWK,
	WCD0_D20_POWT3_MAWK,	WCD0_D19_POWT4_MAWK,
	WCD0_WCWK_POWT102_MAWK,

	/* WCD1 */
	WCD1_D0_MAWK,	WCD1_D1_MAWK,	WCD1_D2_MAWK,	WCD1_D3_MAWK,
	WCD1_D4_MAWK,	WCD1_D5_MAWK,	WCD1_D6_MAWK,	WCD1_D7_MAWK,
	WCD1_D8_MAWK,	WCD1_D9_MAWK,	WCD1_D10_MAWK,	WCD1_D11_MAWK,
	WCD1_D12_MAWK,	WCD1_D13_MAWK,	WCD1_D14_MAWK,	WCD1_D15_MAWK,
	WCD1_D16_MAWK,	WCD1_D17_MAWK,	WCD1_D18_MAWK,	WCD1_D19_MAWK,
	WCD1_D20_MAWK,	WCD1_D21_MAWK,	WCD1_D22_MAWK,	WCD1_D23_MAWK,
	WCD1_DON_MAWK,	WCD1_VCPWC_MAWK,
	WCD1_WCWK_MAWK,	WCD1_VEPWC_MAWK,

	WCD1_DCK_MAWK,	WCD1_VSYN_MAWK,	/* fow WGB */
	WCD1_HSYN_MAWK,	WCD1_DISP_MAWK,	/* fow WGB */
	WCD1_WS_MAWK,	WCD1_CS_MAWK,	/* fow SYS */
	WCD1_WD_MAWK,	WCD1_WW_MAWK,	/* fow SYS */

	/* WSPI */
	WSPI_SSW0_A_MAWK,	WSPI_SSW1_A_MAWK,	WSPI_SSW2_A_MAWK,
	WSPI_SSW3_A_MAWK,	WSPI_CK_A_MAWK,		WSPI_MOSI_A_MAWK,
	WSPI_MISO_A_MAWK,

	/* VIO CKO */
	VIO_CKO1_MAWK, /* needs fixup */
	VIO_CKO2_MAWK,
	VIO_CKO_1_MAWK,
	VIO_CKO_MAWK,

	/* VIO0 */
	VIO0_D0_MAWK,	VIO0_D1_MAWK,	VIO0_D2_MAWK,	VIO0_D3_MAWK,
	VIO0_D4_MAWK,	VIO0_D5_MAWK,	VIO0_D6_MAWK,	VIO0_D7_MAWK,
	VIO0_D8_MAWK,	VIO0_D9_MAWK,	VIO0_D10_MAWK,	VIO0_D11_MAWK,
	VIO0_D12_MAWK,	VIO0_VD_MAWK,	VIO0_HD_MAWK,	VIO0_CWK_MAWK,
	VIO0_FIEWD_MAWK,

	VIO0_D13_POWT26_MAWK, /* MSEW5CW_27_0 */
	VIO0_D14_POWT25_MAWK,
	VIO0_D15_POWT24_MAWK,

	VIO0_D13_POWT22_MAWK, /* MSEW5CW_27_1 */
	VIO0_D14_POWT95_MAWK,
	VIO0_D15_POWT96_MAWK,

	/* VIO1 */
	VIO1_D0_MAWK,	VIO1_D1_MAWK,	VIO1_D2_MAWK,	VIO1_D3_MAWK,
	VIO1_D4_MAWK,	VIO1_D5_MAWK,	VIO1_D6_MAWK,	VIO1_D7_MAWK,
	VIO1_VD_MAWK,	VIO1_HD_MAWK,	VIO1_CWK_MAWK,	VIO1_FIEWD_MAWK,

	/* TPU0 */
	TPU0TO0_MAWK,	TPU0TO1_MAWK,	TPU0TO3_MAWK,
	TPU0TO2_POWT66_MAWK, /* TPU0TO2 Powt 66/202 */
	TPU0TO2_POWT202_MAWK,

	/* SSP1 0 */
	STP0_IPD0_MAWK,	STP0_IPD1_MAWK,	STP0_IPD2_MAWK,	STP0_IPD3_MAWK,
	STP0_IPD4_MAWK,	STP0_IPD5_MAWK,	STP0_IPD6_MAWK,	STP0_IPD7_MAWK,
	STP0_IPEN_MAWK,	STP0_IPCWK_MAWK,	STP0_IPSYNC_MAWK,

	/* SSP1 1 */
	STP1_IPD1_MAWK,	STP1_IPD2_MAWK,	STP1_IPD3_MAWK,	STP1_IPD4_MAWK,
	STP1_IPD5_MAWK,	STP1_IPD6_MAWK,	STP1_IPD7_MAWK,	STP1_IPCWK_MAWK,
	STP1_IPSYNC_MAWK,

	STP1_IPD0_POWT186_MAWK, /* MSEW5CW_23_0 */
	STP1_IPEN_POWT187_MAWK,

	STP1_IPD0_POWT194_MAWK, /* MSEW5CW_23_1 */
	STP1_IPEN_POWT193_MAWK,

	/* SIM */
	SIM_WST_MAWK,	SIM_CWK_MAWK,
	SIM_D_POWT22_MAWK, /* SIM_D  Powt 22/199 */
	SIM_D_POWT199_MAWK,

	/* SDHI0 */
	SDHI0_D0_MAWK,	SDHI0_D1_MAWK,	SDHI0_D2_MAWK,	SDHI0_D3_MAWK,
	SDHI0_CD_MAWK,	SDHI0_WP_MAWK,	SDHI0_CMD_MAWK,	SDHI0_CWK_MAWK,

	/* SDHI1 */
	SDHI1_D0_MAWK,	SDHI1_D1_MAWK,	SDHI1_D2_MAWK,	SDHI1_D3_MAWK,
	SDHI1_CD_MAWK,	SDHI1_WP_MAWK,	SDHI1_CMD_MAWK,	SDHI1_CWK_MAWK,

	/* SDHI2 */
	SDHI2_D0_MAWK,	SDHI2_D1_MAWK,	SDHI2_D2_MAWK,	SDHI2_D3_MAWK,
	SDHI2_CWK_MAWK,	SDHI2_CMD_MAWK,

	SDHI2_CD_POWT24_MAWK, /* MSEW5CW_19_0 */
	SDHI2_WP_POWT25_MAWK,

	SDHI2_WP_POWT177_MAWK, /* MSEW5CW_19_1 */
	SDHI2_CD_POWT202_MAWK,

	/* MSIOF2 */
	MSIOF2_TXD_MAWK,	MSIOF2_WXD_MAWK,	MSIOF2_TSCK_MAWK,
	MSIOF2_SS2_MAWK,	MSIOF2_TSYNC_MAWK,	MSIOF2_SS1_MAWK,
	MSIOF2_MCK1_MAWK,	MSIOF2_MCK0_MAWK,	MSIOF2_WSYNC_MAWK,
	MSIOF2_WSCK_MAWK,

	/* KEYSC */
	KEYIN4_MAWK,	KEYIN5_MAWK,	KEYIN6_MAWK,	KEYIN7_MAWK,
	KEYOUT0_MAWK,	KEYOUT1_MAWK,	KEYOUT2_MAWK,	KEYOUT3_MAWK,
	KEYOUT4_MAWK,	KEYOUT5_MAWK,	KEYOUT6_MAWK,	KEYOUT7_MAWK,

	KEYIN0_POWT43_MAWK, /* MSEW4CW_18_0 */
	KEYIN1_POWT44_MAWK,
	KEYIN2_POWT45_MAWK,
	KEYIN3_POWT46_MAWK,

	KEYIN0_POWT58_MAWK, /* MSEW4CW_18_1 */
	KEYIN1_POWT57_MAWK,
	KEYIN2_POWT56_MAWK,
	KEYIN3_POWT55_MAWK,

	/* VOU */
	DV_D0_MAWK,	DV_D1_MAWK,	DV_D2_MAWK,	DV_D3_MAWK,
	DV_D4_MAWK,	DV_D5_MAWK,	DV_D6_MAWK,	DV_D7_MAWK,
	DV_D8_MAWK,	DV_D9_MAWK,	DV_D10_MAWK,	DV_D11_MAWK,
	DV_D12_MAWK,	DV_D13_MAWK,	DV_D14_MAWK,	DV_D15_MAWK,
	DV_CWK_MAWK,	DV_VSYNC_MAWK,	DV_HSYNC_MAWK,

	/* MEMC */
	MEMC_AD0_MAWK,	MEMC_AD1_MAWK,	MEMC_AD2_MAWK,	MEMC_AD3_MAWK,
	MEMC_AD4_MAWK,	MEMC_AD5_MAWK,	MEMC_AD6_MAWK,	MEMC_AD7_MAWK,
	MEMC_AD8_MAWK,	MEMC_AD9_MAWK,	MEMC_AD10_MAWK,	MEMC_AD11_MAWK,
	MEMC_AD12_MAWK,	MEMC_AD13_MAWK,	MEMC_AD14_MAWK,	MEMC_AD15_MAWK,
	MEMC_CS0_MAWK,	MEMC_INT_MAWK,	MEMC_NWE_MAWK,	MEMC_NOE_MAWK,

	MEMC_CS1_MAWK, /* MSEW4CW_6_0 */
	MEMC_ADV_MAWK,
	MEMC_WAIT_MAWK,
	MEMC_BUSCWK_MAWK,

	MEMC_A1_MAWK, /* MSEW4CW_6_1 */
	MEMC_DWEQ0_MAWK,
	MEMC_DWEQ1_MAWK,
	MEMC_A0_MAWK,

	/* MMC */
	MMC0_D0_POWT68_MAWK,	MMC0_D1_POWT69_MAWK,	MMC0_D2_POWT70_MAWK,
	MMC0_D3_POWT71_MAWK,	MMC0_D4_POWT72_MAWK,	MMC0_D5_POWT73_MAWK,
	MMC0_D6_POWT74_MAWK,	MMC0_D7_POWT75_MAWK,	MMC0_CWK_POWT66_MAWK,
	MMC0_CMD_POWT67_MAWK,	/* MSEW4CW_15_0 */

	MMC1_D0_POWT149_MAWK,	MMC1_D1_POWT148_MAWK,	MMC1_D2_POWT147_MAWK,
	MMC1_D3_POWT146_MAWK,	MMC1_D4_POWT145_MAWK,	MMC1_D5_POWT144_MAWK,
	MMC1_D6_POWT143_MAWK,	MMC1_D7_POWT142_MAWK,	MMC1_CWK_POWT103_MAWK,
	MMC1_CMD_POWT104_MAWK,	/* MSEW4CW_15_1 */

	/* MSIOF0 */
	MSIOF0_SS1_MAWK,	MSIOF0_SS2_MAWK,	MSIOF0_WXD_MAWK,
	MSIOF0_TXD_MAWK,	MSIOF0_MCK0_MAWK,	MSIOF0_MCK1_MAWK,
	MSIOF0_WSYNC_MAWK,	MSIOF0_WSCK_MAWK,	MSIOF0_TSCK_MAWK,
	MSIOF0_TSYNC_MAWK,

	/* MSIOF1 */
	MSIOF1_WSCK_MAWK,	MSIOF1_WSYNC_MAWK,
	MSIOF1_MCK0_MAWK,	MSIOF1_MCK1_MAWK,

	MSIOF1_SS2_POWT116_MAWK,	MSIOF1_SS1_POWT117_MAWK,
	MSIOF1_WXD_POWT118_MAWK,	MSIOF1_TXD_POWT119_MAWK,
	MSIOF1_TSYNC_POWT120_MAWK,
	MSIOF1_TSCK_POWT121_MAWK,	/* MSEW4CW_10_0 */

	MSIOF1_SS1_POWT67_MAWK,		MSIOF1_TSCK_POWT72_MAWK,
	MSIOF1_TSYNC_POWT73_MAWK,	MSIOF1_TXD_POWT74_MAWK,
	MSIOF1_WXD_POWT75_MAWK,
	MSIOF1_SS2_POWT202_MAWK,	/* MSEW4CW_10_1 */

	/* GPIO */
	GPO0_MAWK,	GPI0_MAWK,	GPO1_MAWK,	GPI1_MAWK,

	/* USB0 */
	USB0_OCI_MAWK,	USB0_PPON_MAWK,	VBUS_MAWK,

	/* USB1 */
	USB1_OCI_MAWK,	USB1_PPON_MAWK,

	/* BBIF1 */
	BBIF1_WXD_MAWK,		BBIF1_TXD_MAWK,		BBIF1_TSYNC_MAWK,
	BBIF1_TSCK_MAWK,	BBIF1_WSCK_MAWK,	BBIF1_WSYNC_MAWK,
	BBIF1_FWOW_MAWK,	BBIF1_WX_FWOW_N_MAWK,

	/* BBIF2 */
	BBIF2_TXD2_POWT5_MAWK, /* MSEW5CW_0_0 */
	BBIF2_WXD2_POWT60_MAWK,
	BBIF2_TSYNC2_POWT6_MAWK,
	BBIF2_TSCK2_POWT59_MAWK,

	BBIF2_WXD2_POWT90_MAWK, /* MSEW5CW_0_1 */
	BBIF2_TXD2_POWT183_MAWK,
	BBIF2_TSCK2_POWT89_MAWK,
	BBIF2_TSYNC2_POWT184_MAWK,

	/* BSC / FWCTW / PCMCIA */
	CS0_MAWK,	CS2_MAWK,	CS4_MAWK,
	CS5B_MAWK,	CS6A_MAWK,
	CS5A_POWT105_MAWK, /* CS5A POWT 19/105 */
	CS5A_POWT19_MAWK,
	IOIS16_MAWK, /* ? */

	A0_MAWK,	A1_MAWK,	A2_MAWK,	A3_MAWK,
	A4_FOE_MAWK,	/* shawe with FWCTW */
	A5_FCDE_MAWK,	/* shawe with FWCTW */
	A6_MAWK,	A7_MAWK,	A8_MAWK,	A9_MAWK,
	A10_MAWK,	A11_MAWK,	A12_MAWK,	A13_MAWK,
	A14_MAWK,	A15_MAWK,	A16_MAWK,	A17_MAWK,
	A18_MAWK,	A19_MAWK,	A20_MAWK,	A21_MAWK,
	A22_MAWK,	A23_MAWK,	A24_MAWK,	A25_MAWK,
	A26_MAWK,

	D0_NAF0_MAWK,	D1_NAF1_MAWK,	D2_NAF2_MAWK,	/* shawe with FWCTW */
	D3_NAF3_MAWK,	D4_NAF4_MAWK,	D5_NAF5_MAWK,	/* shawe with FWCTW */
	D6_NAF6_MAWK,	D7_NAF7_MAWK,	D8_NAF8_MAWK,	/* shawe with FWCTW */
	D9_NAF9_MAWK,	D10_NAF10_MAWK,	D11_NAF11_MAWK,	/* shawe with FWCTW */
	D12_NAF12_MAWK,	D13_NAF13_MAWK,	D14_NAF14_MAWK,	/* shawe with FWCTW */
	D15_NAF15_MAWK,					/* shawe with FWCTW */
	D16_MAWK,	D17_MAWK,	D18_MAWK,	D19_MAWK,
	D20_MAWK,	D21_MAWK,	D22_MAWK,	D23_MAWK,
	D24_MAWK,	D25_MAWK,	D26_MAWK,	D27_MAWK,
	D28_MAWK,	D29_MAWK,	D30_MAWK,	D31_MAWK,

	WE0_FWE_MAWK,	/* shawe with FWCTW */
	WE1_MAWK,
	WE2_ICIOWD_MAWK,	/* shawe with PCMCIA */
	WE3_ICIOWW_MAWK,	/* shawe with PCMCIA */
	CKO_MAWK,	BS_MAWK,	WDWW_MAWK,
	WD_FSC_MAWK,	/* shawe with FWCTW */
	WAIT_POWT177_MAWK, /* WAIT Powt 90/177 */
	WAIT_POWT90_MAWK,

	FCE0_MAWK,	FCE1_MAWK,	FWB_MAWK, /* FWCTW */

	/* IWDA */
	IWDA_FIWSEW_MAWK,	IWDA_IN_MAWK,	IWDA_OUT_MAWK,

	/* ATAPI */
	IDE_D0_MAWK,	IDE_D1_MAWK,	IDE_D2_MAWK,	IDE_D3_MAWK,
	IDE_D4_MAWK,	IDE_D5_MAWK,	IDE_D6_MAWK,	IDE_D7_MAWK,
	IDE_D8_MAWK,	IDE_D9_MAWK,	IDE_D10_MAWK,	IDE_D11_MAWK,
	IDE_D12_MAWK,	IDE_D13_MAWK,	IDE_D14_MAWK,	IDE_D15_MAWK,
	IDE_A0_MAWK,	IDE_A1_MAWK,	IDE_A2_MAWK,	IDE_CS0_MAWK,
	IDE_CS1_MAWK,	IDE_IOWW_MAWK,	IDE_IOWD_MAWK,	IDE_IOWDY_MAWK,
	IDE_INT_MAWK,		IDE_WST_MAWK,		IDE_DIWECTION_MAWK,
	IDE_EXBUF_ENB_MAWK,	IDE_IODACK_MAWK,	IDE_IODWEQ_MAWK,

	/* WMII */
	WMII_CWS_DV_MAWK,	WMII_WX_EW_MAWK,	WMII_WXD0_MAWK,
	WMII_WXD1_MAWK,		WMII_TX_EN_MAWK,	WMII_TXD0_MAWK,
	WMII_MDC_MAWK,		WMII_TXD1_MAWK,		WMII_MDIO_MAWK,
	WMII_WEF50CK_MAWK,	/* fow WMII */
	WMII_WEF125CK_MAWK,	/* fow GMII */

	/* GEthew */
	ET_TX_CWK_MAWK,	ET_TX_EN_MAWK,	ET_ETXD0_MAWK,	ET_ETXD1_MAWK,
	ET_ETXD2_MAWK,	ET_ETXD3_MAWK,
	ET_ETXD4_MAWK,	ET_ETXD5_MAWK, /* fow GEthew */
	ET_ETXD6_MAWK,	ET_ETXD7_MAWK, /* fow GEthew */
	ET_COW_MAWK,	ET_TX_EW_MAWK,	ET_WX_CWK_MAWK,	ET_WX_DV_MAWK,
	ET_EWXD0_MAWK,	ET_EWXD1_MAWK,	ET_EWXD2_MAWK,	ET_EWXD3_MAWK,
	ET_EWXD4_MAWK,	ET_EWXD5_MAWK, /* fow GEthew */
	ET_EWXD6_MAWK,	ET_EWXD7_MAWK, /* fow GEthew */
	ET_WX_EW_MAWK,	ET_CWS_MAWK,		ET_MDC_MAWK,	ET_MDIO_MAWK,
	ET_WINK_MAWK,	ET_PHY_INT_MAWK,	ET_WOW_MAWK,	ET_GTX_CWK_MAWK,

	/* DMA0 */
	DWEQ0_MAWK,	DACK0_MAWK,

	/* DMA1 */
	DWEQ1_MAWK,	DACK1_MAWK,

	/* SYSC */
	WESETOUTS_MAWK,		WESETP_PUWWUP_MAWK,	WESETP_PWAIN_MAWK,

	/* IWWEM */
	IWOUT_MAWK,

	/* SDENC */
	SDENC_CPG_MAWK,		SDENC_DV_CWKI_MAWK,

	/* HDMI */
	HDMI_HPD_MAWK, HDMI_CEC_MAWK,

	/* DEBUG */
	EDEBGWEQ_PUWWUP_MAWK,	/* fow JTAG */
	EDEBGWEQ_PUWWDOWN_MAWK,

	TWACEAUD_FWOM_VIO_MAWK,	/* fow TWACE/AUD */
	TWACEAUD_FWOM_WCDC0_MAWK,
	TWACEAUD_FWOM_MEMC_MAWK,

	PINMUX_MAWK_END,
};

static const u16 pinmux_data[] = {
	PINMUX_DATA_AWW(),

	/* Powt0 */
	PINMUX_DATA(DBGMDT2_MAWK,		POWT0_FN1),
	PINMUX_DATA(FSIAISWD_POWT0_MAWK,	POWT0_FN2,	MSEW5CW_3_0),
	PINMUX_DATA(FSIAOSWD1_MAWK,		POWT0_FN3),
	PINMUX_DATA(WCD0_D22_POWT0_MAWK,	POWT0_FN4,	MSEW5CW_6_0),
	PINMUX_DATA(SCIFA7_WXD_MAWK,		POWT0_FN6),
	PINMUX_DATA(WCD1_D4_MAWK,		POWT0_FN7),
	PINMUX_DATA(IWQ5_POWT0_MAWK,		POWT0_FN0,	MSEW1CW_5_0),

	/* Powt1 */
	PINMUX_DATA(DBGMDT1_MAWK,		POWT1_FN1),
	PINMUX_DATA(FMSISWD_POWT1_MAWK,		POWT1_FN2,	MSEW5CW_5_0),
	PINMUX_DATA(FSIAOSWD2_MAWK,		POWT1_FN3),
	PINMUX_DATA(WCD0_D23_POWT1_MAWK,	POWT1_FN4,	MSEW5CW_6_0),
	PINMUX_DATA(SCIFA7_TXD_MAWK,		POWT1_FN6),
	PINMUX_DATA(WCD1_D3_MAWK,		POWT1_FN7),
	PINMUX_DATA(IWQ5_POWT1_MAWK,		POWT1_FN0,	MSEW1CW_5_1),

	/* Powt2 */
	PINMUX_DATA(DBGMDT0_MAWK,		POWT2_FN1),
	PINMUX_DATA(SCIFB_SCK_POWT2_MAWK,	POWT2_FN2,	MSEW5CW_17_1),
	PINMUX_DATA(WCD0_D21_POWT2_MAWK,	POWT2_FN4,	MSEW5CW_6_0),
	PINMUX_DATA(WCD1_D2_MAWK,		POWT2_FN7),
	PINMUX_DATA(IWQ0_POWT2_MAWK,		POWT2_FN0,	MSEW1CW_0_1),

	/* Powt3 */
	PINMUX_DATA(DBGMD21_MAWK,		POWT3_FN1),
	PINMUX_DATA(SCIFB_WXD_POWT3_MAWK,	POWT3_FN2,	MSEW5CW_17_1),
	PINMUX_DATA(WCD0_D20_POWT3_MAWK,	POWT3_FN4,	MSEW5CW_6_0),
	PINMUX_DATA(WCD1_D1_MAWK,		POWT3_FN7),

	/* Powt4 */
	PINMUX_DATA(DBGMD20_MAWK,		POWT4_FN1),
	PINMUX_DATA(SCIFB_TXD_POWT4_MAWK,	POWT4_FN2,	MSEW5CW_17_1),
	PINMUX_DATA(WCD0_D19_POWT4_MAWK,	POWT4_FN4,	MSEW5CW_6_0),
	PINMUX_DATA(WCD1_D0_MAWK,		POWT4_FN7),

	/* Powt5 */
	PINMUX_DATA(DBGMD11_MAWK,		POWT5_FN1),
	PINMUX_DATA(BBIF2_TXD2_POWT5_MAWK,	POWT5_FN2,	MSEW5CW_0_0),
	PINMUX_DATA(FSIAISWD_POWT5_MAWK,	POWT5_FN4,	MSEW5CW_3_1),
	PINMUX_DATA(WSPI_SSW0_A_MAWK,		POWT5_FN6),
	PINMUX_DATA(WCD1_VCPWC_MAWK,		POWT5_FN7),

	/* Powt6 */
	PINMUX_DATA(DBGMD10_MAWK,		POWT6_FN1),
	PINMUX_DATA(BBIF2_TSYNC2_POWT6_MAWK,	POWT6_FN2,	MSEW5CW_0_0),
	PINMUX_DATA(FMSISWD_POWT6_MAWK,		POWT6_FN4,	MSEW5CW_5_1),
	PINMUX_DATA(WSPI_SSW1_A_MAWK,		POWT6_FN6),
	PINMUX_DATA(WCD1_VEPWC_MAWK,		POWT6_FN7),

	/* Powt7 */
	PINMUX_DATA(FSIAOWW_MAWK,		POWT7_FN1),

	/* Powt8 */
	PINMUX_DATA(FSIAOBT_MAWK,		POWT8_FN1),

	/* Powt9 */
	PINMUX_DATA(FSIAOSWD_MAWK,		POWT9_FN1),
	PINMUX_DATA(FSIASPDIF_POWT9_MAWK,	POWT9_FN2,	MSEW5CW_4_0),

	/* Powt10 */
	PINMUX_DATA(FSIAOMC_MAWK,		POWT10_FN1),
	PINMUX_DATA(SCIFA5_WXD_POWT10_MAWK,	POWT10_FN3,	MSEW5CW_14_0,	MSEW5CW_15_0),
	PINMUX_DATA(IWQ3_POWT10_MAWK,		POWT10_FN0,	MSEW1CW_3_0),

	/* Powt11 */
	PINMUX_DATA(FSIACK_MAWK,		POWT11_FN1),
	PINMUX_DATA(FSIBCK_MAWK,		POWT11_FN2),
	PINMUX_DATA(IWQ2_POWT11_MAWK,		POWT11_FN0,	MSEW1CW_2_0),

	/* Powt12 */
	PINMUX_DATA(FSIAIWW_MAWK,		POWT12_FN1),
	PINMUX_DATA(SCIFA4_WXD_POWT12_MAWK,	POWT12_FN2,	MSEW5CW_12_0,	MSEW5CW_11_0),
	PINMUX_DATA(WCD1_WS_MAWK,		POWT12_FN6),
	PINMUX_DATA(WCD1_DISP_MAWK,		POWT12_FN7),
	PINMUX_DATA(IWQ2_POWT12_MAWK,		POWT12_FN0,	MSEW1CW_2_1),

	/* Powt13 */
	PINMUX_DATA(FSIAIBT_MAWK,		POWT13_FN1),
	PINMUX_DATA(SCIFA4_TXD_POWT13_MAWK,	POWT13_FN2,	MSEW5CW_12_0,	MSEW5CW_11_0),
	PINMUX_DATA(WCD1_WD_MAWK,		POWT13_FN7),
	PINMUX_DATA(IWQ0_POWT13_MAWK,		POWT13_FN0,	MSEW1CW_0_0),

	/* Powt14 */
	PINMUX_DATA(FMSOIWW_MAWK,		POWT14_FN1),
	PINMUX_DATA(FMSIIWW_MAWK,		POWT14_FN2),
	PINMUX_DATA(VIO_CKO1_MAWK,		POWT14_FN3),
	PINMUX_DATA(WCD1_D23_MAWK,		POWT14_FN7),
	PINMUX_DATA(IWQ3_POWT14_MAWK,		POWT14_FN0,	MSEW1CW_3_1),

	/* Powt15 */
	PINMUX_DATA(FMSOIBT_MAWK,		POWT15_FN1),
	PINMUX_DATA(FMSIIBT_MAWK,		POWT15_FN2),
	PINMUX_DATA(VIO_CKO2_MAWK,		POWT15_FN3),
	PINMUX_DATA(WCD1_D22_MAWK,		POWT15_FN7),
	PINMUX_DATA(IWQ4_POWT15_MAWK,		POWT15_FN0,	MSEW1CW_4_0),

	/* Powt16 */
	PINMUX_DATA(FMSOOWW_MAWK,		POWT16_FN1),
	PINMUX_DATA(FMSIOWW_MAWK,		POWT16_FN2),

	/* Powt17 */
	PINMUX_DATA(FMSOOBT_MAWK,		POWT17_FN1),
	PINMUX_DATA(FMSIOBT_MAWK,		POWT17_FN2),

	/* Powt18 */
	PINMUX_DATA(FMSOSWD_MAWK,		POWT18_FN1),
	PINMUX_DATA(FSIASPDIF_POWT18_MAWK,	POWT18_FN2,	MSEW5CW_4_1),

	/* Powt19 */
	PINMUX_DATA(FMSICK_MAWK,		POWT19_FN1),
	PINMUX_DATA(CS5A_POWT19_MAWK,		POWT19_FN7,	MSEW5CW_2_1),
	PINMUX_DATA(IWQ10_MAWK,			POWT19_FN0),

	/* Powt20 */
	PINMUX_DATA(FMSOCK_MAWK,		POWT20_FN1),
	PINMUX_DATA(SCIFA5_TXD_POWT20_MAWK,	POWT20_FN3,	MSEW5CW_15_0,	MSEW5CW_14_0),
	PINMUX_DATA(IWQ1_MAWK,			POWT20_FN0),

	/* Powt21 */
	PINMUX_DATA(SCIFA1_CTS_MAWK,		POWT21_FN1),
	PINMUX_DATA(SCIFA4_SCK_POWT21_MAWK,	POWT21_FN2,	MSEW5CW_10_0),
	PINMUX_DATA(TPU0TO1_MAWK,		POWT21_FN4),
	PINMUX_DATA(VIO1_FIEWD_MAWK,		POWT21_FN5),
	PINMUX_DATA(STP0_IPD5_MAWK,		POWT21_FN6),
	PINMUX_DATA(WCD1_D10_MAWK,		POWT21_FN7),

	/* Powt22 */
	PINMUX_DATA(SCIFA2_SCK_POWT22_MAWK,	POWT22_FN1,	MSEW5CW_7_0),
	PINMUX_DATA(SIM_D_POWT22_MAWK,		POWT22_FN4,	MSEW5CW_21_0),
	PINMUX_DATA(VIO0_D13_POWT22_MAWK,	POWT22_FN7,	MSEW5CW_27_1),

	/* Powt23 */
	PINMUX_DATA(SCIFA1_WTS_MAWK,		POWT23_FN1),
	PINMUX_DATA(SCIFA5_SCK_POWT23_MAWK,	POWT23_FN3,	MSEW5CW_13_0),
	PINMUX_DATA(TPU0TO0_MAWK,		POWT23_FN4),
	PINMUX_DATA(VIO_CKO_1_MAWK,		POWT23_FN5),
	PINMUX_DATA(STP0_IPD2_MAWK,		POWT23_FN6),
	PINMUX_DATA(WCD1_D7_MAWK,		POWT23_FN7),

	/* Powt24 */
	PINMUX_DATA(VIO0_D15_POWT24_MAWK,	POWT24_FN1,	MSEW5CW_27_0),
	PINMUX_DATA(VIO1_D7_MAWK,		POWT24_FN5),
	PINMUX_DATA(SCIFA6_SCK_MAWK,		POWT24_FN6),
	PINMUX_DATA(SDHI2_CD_POWT24_MAWK,	POWT24_FN7,	MSEW5CW_19_0),

	/* Powt25 */
	PINMUX_DATA(VIO0_D14_POWT25_MAWK,	POWT25_FN1,	MSEW5CW_27_0),
	PINMUX_DATA(VIO1_D6_MAWK,		POWT25_FN5),
	PINMUX_DATA(SCIFA6_WXD_MAWK,		POWT25_FN6),
	PINMUX_DATA(SDHI2_WP_POWT25_MAWK,	POWT25_FN7,	MSEW5CW_19_0),

	/* Powt26 */
	PINMUX_DATA(VIO0_D13_POWT26_MAWK,	POWT26_FN1,	MSEW5CW_27_0),
	PINMUX_DATA(VIO1_D5_MAWK,		POWT26_FN5),
	PINMUX_DATA(SCIFA6_TXD_MAWK,		POWT26_FN6),

	/* Powt27 - Powt39 Function */
	PINMUX_DATA(VIO0_D7_MAWK,		POWT27_FN1),
	PINMUX_DATA(VIO0_D6_MAWK,		POWT28_FN1),
	PINMUX_DATA(VIO0_D5_MAWK,		POWT29_FN1),
	PINMUX_DATA(VIO0_D4_MAWK,		POWT30_FN1),
	PINMUX_DATA(VIO0_D3_MAWK,		POWT31_FN1),
	PINMUX_DATA(VIO0_D2_MAWK,		POWT32_FN1),
	PINMUX_DATA(VIO0_D1_MAWK,		POWT33_FN1),
	PINMUX_DATA(VIO0_D0_MAWK,		POWT34_FN1),
	PINMUX_DATA(VIO0_CWK_MAWK,		POWT35_FN1),
	PINMUX_DATA(VIO_CKO_MAWK,		POWT36_FN1),
	PINMUX_DATA(VIO0_HD_MAWK,		POWT37_FN1),
	PINMUX_DATA(VIO0_FIEWD_MAWK,		POWT38_FN1),
	PINMUX_DATA(VIO0_VD_MAWK,		POWT39_FN1),

	/* Powt38 IWQ */
	PINMUX_DATA(IWQ25_MAWK,			POWT38_FN0),

	/* Powt40 */
	PINMUX_DATA(WCD0_D18_POWT40_MAWK,	POWT40_FN4,	MSEW5CW_6_0),
	PINMUX_DATA(WSPI_CK_A_MAWK,		POWT40_FN6),
	PINMUX_DATA(WCD1_WCWK_MAWK,		POWT40_FN7),

	/* Powt41 */
	PINMUX_DATA(WCD0_D17_MAWK,		POWT41_FN1),
	PINMUX_DATA(MSIOF2_SS1_MAWK,		POWT41_FN2),
	PINMUX_DATA(IWQ31_POWT41_MAWK,		POWT41_FN0,	MSEW1CW_31_1),

	/* Powt42 */
	PINMUX_DATA(WCD0_D16_MAWK,		POWT42_FN1),
	PINMUX_DATA(MSIOF2_MCK1_MAWK,		POWT42_FN2),
	PINMUX_DATA(IWQ12_POWT42_MAWK,		POWT42_FN0,	MSEW1CW_12_1),

	/* Powt43 */
	PINMUX_DATA(WCD0_D15_MAWK,		POWT43_FN1),
	PINMUX_DATA(MSIOF2_MCK0_MAWK,		POWT43_FN2),
	PINMUX_DATA(KEYIN0_POWT43_MAWK,		POWT43_FN3,	MSEW4CW_18_0),
	PINMUX_DATA(DV_D15_MAWK,		POWT43_FN6),

	/* Powt44 */
	PINMUX_DATA(WCD0_D14_MAWK,		POWT44_FN1),
	PINMUX_DATA(MSIOF2_WSYNC_MAWK,		POWT44_FN2),
	PINMUX_DATA(KEYIN1_POWT44_MAWK,		POWT44_FN3,	MSEW4CW_18_0),
	PINMUX_DATA(DV_D14_MAWK,		POWT44_FN6),

	/* Powt45 */
	PINMUX_DATA(WCD0_D13_MAWK,		POWT45_FN1),
	PINMUX_DATA(MSIOF2_WSCK_MAWK,		POWT45_FN2),
	PINMUX_DATA(KEYIN2_POWT45_MAWK,		POWT45_FN3,	MSEW4CW_18_0),
	PINMUX_DATA(DV_D13_MAWK,		POWT45_FN6),

	/* Powt46 */
	PINMUX_DATA(WCD0_D12_MAWK,		POWT46_FN1),
	PINMUX_DATA(KEYIN3_POWT46_MAWK,		POWT46_FN3,	MSEW4CW_18_0),
	PINMUX_DATA(DV_D12_MAWK,		POWT46_FN6),

	/* Powt47 */
	PINMUX_DATA(WCD0_D11_MAWK,		POWT47_FN1),
	PINMUX_DATA(KEYIN4_MAWK,		POWT47_FN3),
	PINMUX_DATA(DV_D11_MAWK,		POWT47_FN6),

	/* Powt48 */
	PINMUX_DATA(WCD0_D10_MAWK,		POWT48_FN1),
	PINMUX_DATA(KEYIN5_MAWK,		POWT48_FN3),
	PINMUX_DATA(DV_D10_MAWK,		POWT48_FN6),

	/* Powt49 */
	PINMUX_DATA(WCD0_D9_MAWK,		POWT49_FN1),
	PINMUX_DATA(KEYIN6_MAWK,		POWT49_FN3),
	PINMUX_DATA(DV_D9_MAWK,			POWT49_FN6),
	PINMUX_DATA(IWQ30_POWT49_MAWK,		POWT49_FN0,	MSEW1CW_30_1),

	/* Powt50 */
	PINMUX_DATA(WCD0_D8_MAWK,		POWT50_FN1),
	PINMUX_DATA(KEYIN7_MAWK,		POWT50_FN3),
	PINMUX_DATA(DV_D8_MAWK,			POWT50_FN6),
	PINMUX_DATA(IWQ29_POWT50_MAWK,		POWT50_FN0,	MSEW1CW_29_1),

	/* Powt51 */
	PINMUX_DATA(WCD0_D7_MAWK,		POWT51_FN1),
	PINMUX_DATA(KEYOUT0_MAWK,		POWT51_FN3),
	PINMUX_DATA(DV_D7_MAWK,			POWT51_FN6),

	/* Powt52 */
	PINMUX_DATA(WCD0_D6_MAWK,		POWT52_FN1),
	PINMUX_DATA(KEYOUT1_MAWK,		POWT52_FN3),
	PINMUX_DATA(DV_D6_MAWK,			POWT52_FN6),

	/* Powt53 */
	PINMUX_DATA(WCD0_D5_MAWK,		POWT53_FN1),
	PINMUX_DATA(KEYOUT2_MAWK,		POWT53_FN3),
	PINMUX_DATA(DV_D5_MAWK,			POWT53_FN6),

	/* Powt54 */
	PINMUX_DATA(WCD0_D4_MAWK,		POWT54_FN1),
	PINMUX_DATA(KEYOUT3_MAWK,		POWT54_FN3),
	PINMUX_DATA(DV_D4_MAWK,			POWT54_FN6),

	/* Powt55 */
	PINMUX_DATA(WCD0_D3_MAWK,		POWT55_FN1),
	PINMUX_DATA(KEYOUT4_MAWK,		POWT55_FN3),
	PINMUX_DATA(KEYIN3_POWT55_MAWK,		POWT55_FN4,	MSEW4CW_18_1),
	PINMUX_DATA(DV_D3_MAWK,			POWT55_FN6),

	/* Powt56 */
	PINMUX_DATA(WCD0_D2_MAWK,		POWT56_FN1),
	PINMUX_DATA(KEYOUT5_MAWK,		POWT56_FN3),
	PINMUX_DATA(KEYIN2_POWT56_MAWK,		POWT56_FN4,	MSEW4CW_18_1),
	PINMUX_DATA(DV_D2_MAWK,			POWT56_FN6),
	PINMUX_DATA(IWQ28_POWT56_MAWK,		POWT56_FN0,	MSEW1CW_28_1),

	/* Powt57 */
	PINMUX_DATA(WCD0_D1_MAWK,		POWT57_FN1),
	PINMUX_DATA(KEYOUT6_MAWK,		POWT57_FN3),
	PINMUX_DATA(KEYIN1_POWT57_MAWK,		POWT57_FN4,	MSEW4CW_18_1),
	PINMUX_DATA(DV_D1_MAWK,			POWT57_FN6),
	PINMUX_DATA(IWQ27_POWT57_MAWK,		POWT57_FN0,	MSEW1CW_27_1),

	/* Powt58 */
	PINMUX_DATA(WCD0_D0_MAWK,		POWT58_FN1,	MSEW3CW_6_0),
	PINMUX_DATA(KEYOUT7_MAWK,		POWT58_FN3),
	PINMUX_DATA(KEYIN0_POWT58_MAWK,		POWT58_FN4,	MSEW4CW_18_1),
	PINMUX_DATA(DV_D0_MAWK,			POWT58_FN6),
	PINMUX_DATA(IWQ26_POWT58_MAWK,		POWT58_FN0,	MSEW1CW_26_1),

	/* Powt59 */
	PINMUX_DATA(WCD0_VCPWC_MAWK,		POWT59_FN1),
	PINMUX_DATA(BBIF2_TSCK2_POWT59_MAWK,	POWT59_FN2,	MSEW5CW_0_0),
	PINMUX_DATA(WSPI_MOSI_A_MAWK,		POWT59_FN6),

	/* Powt60 */
	PINMUX_DATA(WCD0_VEPWC_MAWK,		POWT60_FN1),
	PINMUX_DATA(BBIF2_WXD2_POWT60_MAWK,	POWT60_FN2,	MSEW5CW_0_0),
	PINMUX_DATA(WSPI_MISO_A_MAWK,		POWT60_FN6),

	/* Powt61 */
	PINMUX_DATA(WCD0_DON_MAWK,		POWT61_FN1),
	PINMUX_DATA(MSIOF2_TXD_MAWK,		POWT61_FN2),

	/* Powt62 */
	PINMUX_DATA(WCD0_DCK_MAWK,		POWT62_FN1),
	PINMUX_DATA(WCD0_WW_MAWK,		POWT62_FN4),
	PINMUX_DATA(DV_CWK_MAWK,		POWT62_FN6),
	PINMUX_DATA(IWQ15_POWT62_MAWK,		POWT62_FN0,	MSEW1CW_15_1),

	/* Powt63 */
	PINMUX_DATA(WCD0_VSYN_MAWK,		POWT63_FN1),
	PINMUX_DATA(DV_VSYNC_MAWK,		POWT63_FN6),
	PINMUX_DATA(IWQ14_POWT63_MAWK,		POWT63_FN0,	MSEW1CW_14_1),

	/* Powt64 */
	PINMUX_DATA(WCD0_HSYN_MAWK,		POWT64_FN1),
	PINMUX_DATA(WCD0_CS_MAWK,		POWT64_FN4),
	PINMUX_DATA(DV_HSYNC_MAWK,		POWT64_FN6),
	PINMUX_DATA(IWQ13_POWT64_MAWK,		POWT64_FN0,	MSEW1CW_13_1),

	/* Powt65 */
	PINMUX_DATA(WCD0_DISP_MAWK,		POWT65_FN1),
	PINMUX_DATA(MSIOF2_TSCK_MAWK,		POWT65_FN2),
	PINMUX_DATA(WCD0_WS_MAWK,		POWT65_FN4),

	/* Powt66 */
	PINMUX_DATA(MEMC_INT_MAWK,		POWT66_FN1),
	PINMUX_DATA(TPU0TO2_POWT66_MAWK,	POWT66_FN3,	MSEW5CW_25_0),
	PINMUX_DATA(MMC0_CWK_POWT66_MAWK,	POWT66_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(SDHI1_CWK_MAWK,		POWT66_FN6),

	/* Powt67 - Powt73 Function1 */
	PINMUX_DATA(MEMC_CS0_MAWK,		POWT67_FN1),
	PINMUX_DATA(MEMC_AD8_MAWK,		POWT68_FN1),
	PINMUX_DATA(MEMC_AD9_MAWK,		POWT69_FN1),
	PINMUX_DATA(MEMC_AD10_MAWK,		POWT70_FN1),
	PINMUX_DATA(MEMC_AD11_MAWK,		POWT71_FN1),
	PINMUX_DATA(MEMC_AD12_MAWK,		POWT72_FN1),
	PINMUX_DATA(MEMC_AD13_MAWK,		POWT73_FN1),

	/* Powt67 - Powt73 Function2 */
	PINMUX_DATA(MSIOF1_SS1_POWT67_MAWK,	POWT67_FN2,	MSEW4CW_10_1),
	PINMUX_DATA(MSIOF1_WSCK_MAWK,		POWT68_FN2),
	PINMUX_DATA(MSIOF1_WSYNC_MAWK,		POWT69_FN2),
	PINMUX_DATA(MSIOF1_MCK0_MAWK,		POWT70_FN2),
	PINMUX_DATA(MSIOF1_MCK1_MAWK,		POWT71_FN2),
	PINMUX_DATA(MSIOF1_TSCK_POWT72_MAWK,	POWT72_FN2,	MSEW4CW_10_1),
	PINMUX_DATA(MSIOF1_TSYNC_POWT73_MAWK,	POWT73_FN2,	MSEW4CW_10_1),

	/* Powt67 - Powt73 Function4 */
	PINMUX_DATA(MMC0_CMD_POWT67_MAWK,	POWT67_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(MMC0_D0_POWT68_MAWK,	POWT68_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(MMC0_D1_POWT69_MAWK,	POWT69_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(MMC0_D2_POWT70_MAWK,	POWT70_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(MMC0_D3_POWT71_MAWK,	POWT71_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(MMC0_D4_POWT72_MAWK,	POWT72_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(MMC0_D5_POWT73_MAWK,	POWT73_FN4,	MSEW4CW_15_0),

	/* Powt67 - Powt73 Function6 */
	PINMUX_DATA(SDHI1_CMD_MAWK,		POWT67_FN6),
	PINMUX_DATA(SDHI1_D0_MAWK,		POWT68_FN6),
	PINMUX_DATA(SDHI1_D1_MAWK,		POWT69_FN6),
	PINMUX_DATA(SDHI1_D2_MAWK,		POWT70_FN6),
	PINMUX_DATA(SDHI1_D3_MAWK,		POWT71_FN6),
	PINMUX_DATA(SDHI1_CD_MAWK,		POWT72_FN6),
	PINMUX_DATA(SDHI1_WP_MAWK,		POWT73_FN6),

	/* Powt67 - Powt71 IWQ */
	PINMUX_DATA(IWQ20_MAWK,			POWT67_FN0),
	PINMUX_DATA(IWQ16_POWT68_MAWK,		POWT68_FN0,	MSEW1CW_16_0),
	PINMUX_DATA(IWQ17_MAWK,			POWT69_FN0),
	PINMUX_DATA(IWQ18_MAWK,			POWT70_FN0),
	PINMUX_DATA(IWQ19_MAWK,			POWT71_FN0),

	/* Powt74 */
	PINMUX_DATA(MEMC_AD14_MAWK,		POWT74_FN1),
	PINMUX_DATA(MSIOF1_TXD_POWT74_MAWK,	POWT74_FN2,	MSEW4CW_10_1),
	PINMUX_DATA(MMC0_D6_POWT74_MAWK,	POWT74_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(STP1_IPD7_MAWK,		POWT74_FN6),
	PINMUX_DATA(WCD1_D21_MAWK,		POWT74_FN7),

	/* Powt75 */
	PINMUX_DATA(MEMC_AD15_MAWK,		POWT75_FN1),
	PINMUX_DATA(MSIOF1_WXD_POWT75_MAWK,	POWT75_FN2,	MSEW4CW_10_1),
	PINMUX_DATA(MMC0_D7_POWT75_MAWK,	POWT75_FN4,	MSEW4CW_15_0),
	PINMUX_DATA(STP1_IPD6_MAWK,		POWT75_FN6),
	PINMUX_DATA(WCD1_D20_MAWK,		POWT75_FN7),

	/* Powt76 - Powt80 Function */
	PINMUX_DATA(SDHI0_CMD_MAWK,		POWT76_FN1),
	PINMUX_DATA(SDHI0_D0_MAWK,		POWT77_FN1),
	PINMUX_DATA(SDHI0_D1_MAWK,		POWT78_FN1),
	PINMUX_DATA(SDHI0_D2_MAWK,		POWT79_FN1),
	PINMUX_DATA(SDHI0_D3_MAWK,		POWT80_FN1),

	/* Powt81 */
	PINMUX_DATA(SDHI0_CD_MAWK,		POWT81_FN1),
	PINMUX_DATA(IWQ26_POWT81_MAWK,		POWT81_FN0,	MSEW1CW_26_0),

	/* Powt82 - Powt88 Function */
	PINMUX_DATA(SDHI0_CWK_MAWK,		POWT82_FN1),
	PINMUX_DATA(SDHI0_WP_MAWK,		POWT83_FN1),
	PINMUX_DATA(WESETOUTS_MAWK,		POWT84_FN1),
	PINMUX_DATA(USB0_PPON_MAWK,		POWT85_FN1),
	PINMUX_DATA(USB0_OCI_MAWK,		POWT86_FN1),
	PINMUX_DATA(USB1_PPON_MAWK,		POWT87_FN1),
	PINMUX_DATA(USB1_OCI_MAWK,		POWT88_FN1),

	/* Powt89 */
	PINMUX_DATA(DWEQ0_MAWK,			POWT89_FN1),
	PINMUX_DATA(BBIF2_TSCK2_POWT89_MAWK,	POWT89_FN2,	MSEW5CW_0_1),
	PINMUX_DATA(WSPI_SSW3_A_MAWK,		POWT89_FN6),

	/* Powt90 */
	PINMUX_DATA(DACK0_MAWK,			POWT90_FN1),
	PINMUX_DATA(BBIF2_WXD2_POWT90_MAWK,	POWT90_FN2,	MSEW5CW_0_1),
	PINMUX_DATA(WSPI_SSW2_A_MAWK,		POWT90_FN6),
	PINMUX_DATA(WAIT_POWT90_MAWK,		POWT90_FN7,	MSEW5CW_2_1),

	/* Powt91 */
	PINMUX_DATA(MEMC_AD0_MAWK,		POWT91_FN1),
	PINMUX_DATA(BBIF1_WXD_MAWK,		POWT91_FN2),
	PINMUX_DATA(SCIFA5_TXD_POWT91_MAWK,	POWT91_FN3,	MSEW5CW_15_1,	MSEW5CW_14_0),
	PINMUX_DATA(WCD1_D5_MAWK,		POWT91_FN7),

	/* Powt92 */
	PINMUX_DATA(MEMC_AD1_MAWK,		POWT92_FN1),
	PINMUX_DATA(BBIF1_TSYNC_MAWK,		POWT92_FN2),
	PINMUX_DATA(SCIFA5_WXD_POWT92_MAWK,	POWT92_FN3,	MSEW5CW_15_1,	MSEW5CW_14_0),
	PINMUX_DATA(STP0_IPD1_MAWK,		POWT92_FN6),
	PINMUX_DATA(WCD1_D6_MAWK,		POWT92_FN7),

	/* Powt93 */
	PINMUX_DATA(MEMC_AD2_MAWK,		POWT93_FN1),
	PINMUX_DATA(BBIF1_TSCK_MAWK,		POWT93_FN2),
	PINMUX_DATA(SCIFA4_TXD_POWT93_MAWK,	POWT93_FN3,	MSEW5CW_12_1,	MSEW5CW_11_0),
	PINMUX_DATA(STP0_IPD3_MAWK,		POWT93_FN6),
	PINMUX_DATA(WCD1_D8_MAWK,		POWT93_FN7),

	/* Powt94 */
	PINMUX_DATA(MEMC_AD3_MAWK,		POWT94_FN1),
	PINMUX_DATA(BBIF1_TXD_MAWK,		POWT94_FN2),
	PINMUX_DATA(SCIFA4_WXD_POWT94_MAWK,	POWT94_FN3,	MSEW5CW_12_1,	MSEW5CW_11_0),
	PINMUX_DATA(STP0_IPD4_MAWK,		POWT94_FN6),
	PINMUX_DATA(WCD1_D9_MAWK,		POWT94_FN7),

	/* Powt95 */
	PINMUX_DATA(MEMC_CS1_MAWK,		POWT95_FN1,	MSEW4CW_6_0),
	PINMUX_DATA(MEMC_A1_MAWK,		POWT95_FN1,	MSEW4CW_6_1),

	PINMUX_DATA(SCIFA2_CTS_MAWK,		POWT95_FN2),
	PINMUX_DATA(SIM_WST_MAWK,		POWT95_FN4),
	PINMUX_DATA(VIO0_D14_POWT95_MAWK,	POWT95_FN7,	MSEW5CW_27_1),
	PINMUX_DATA(IWQ22_MAWK,			POWT95_FN0),

	/* Powt96 */
	PINMUX_DATA(MEMC_ADV_MAWK,		POWT96_FN1,	MSEW4CW_6_0),
	PINMUX_DATA(MEMC_DWEQ0_MAWK,		POWT96_FN1,	MSEW4CW_6_1),

	PINMUX_DATA(SCIFA2_WTS_MAWK,		POWT96_FN2),
	PINMUX_DATA(SIM_CWK_MAWK,		POWT96_FN4),
	PINMUX_DATA(VIO0_D15_POWT96_MAWK,	POWT96_FN7,	MSEW5CW_27_1),
	PINMUX_DATA(IWQ23_MAWK,			POWT96_FN0),

	/* Powt97 */
	PINMUX_DATA(MEMC_AD4_MAWK,		POWT97_FN1),
	PINMUX_DATA(BBIF1_WSCK_MAWK,		POWT97_FN2),
	PINMUX_DATA(WCD1_CS_MAWK,		POWT97_FN6),
	PINMUX_DATA(WCD1_HSYN_MAWK,		POWT97_FN7),
	PINMUX_DATA(IWQ12_POWT97_MAWK,		POWT97_FN0,	MSEW1CW_12_0),

	/* Powt98 */
	PINMUX_DATA(MEMC_AD5_MAWK,		POWT98_FN1),
	PINMUX_DATA(BBIF1_WSYNC_MAWK,		POWT98_FN2),
	PINMUX_DATA(WCD1_VSYN_MAWK,		POWT98_FN7),
	PINMUX_DATA(IWQ13_POWT98_MAWK,		POWT98_FN0,	MSEW1CW_13_0),

	/* Powt99 */
	PINMUX_DATA(MEMC_AD6_MAWK,		POWT99_FN1),
	PINMUX_DATA(BBIF1_FWOW_MAWK,		POWT99_FN2),
	PINMUX_DATA(WCD1_WW_MAWK,		POWT99_FN6),
	PINMUX_DATA(WCD1_DCK_MAWK,		POWT99_FN7),
	PINMUX_DATA(IWQ14_POWT99_MAWK,		POWT99_FN0,	MSEW1CW_14_0),

	/* Powt100 */
	PINMUX_DATA(MEMC_AD7_MAWK,		POWT100_FN1),
	PINMUX_DATA(BBIF1_WX_FWOW_N_MAWK,	POWT100_FN2),
	PINMUX_DATA(WCD1_DON_MAWK,		POWT100_FN7),
	PINMUX_DATA(IWQ15_POWT100_MAWK,		POWT100_FN0,	MSEW1CW_15_0),

	/* Powt101 */
	PINMUX_DATA(FCE0_MAWK,			POWT101_FN1),

	/* Powt102 */
	PINMUX_DATA(FWB_MAWK,			POWT102_FN1),
	PINMUX_DATA(WCD0_WCWK_POWT102_MAWK,	POWT102_FN4,	MSEW5CW_6_0),

	/* Powt103 */
	PINMUX_DATA(CS5B_MAWK,			POWT103_FN1),
	PINMUX_DATA(FCE1_MAWK,			POWT103_FN2),
	PINMUX_DATA(MMC1_CWK_POWT103_MAWK,	POWT103_FN3,	MSEW4CW_15_1),

	/* Powt104 */
	PINMUX_DATA(CS6A_MAWK,			POWT104_FN1),
	PINMUX_DATA(MMC1_CMD_POWT104_MAWK,	POWT104_FN3,	MSEW4CW_15_1),
	PINMUX_DATA(IWQ11_MAWK,			POWT104_FN0),

	/* Powt105 */
	PINMUX_DATA(CS5A_POWT105_MAWK,		POWT105_FN1,	MSEW5CW_2_0),
	PINMUX_DATA(SCIFA3_WTS_POWT105_MAWK,	POWT105_FN4,	MSEW5CW_8_0),

	/* Powt106 */
	PINMUX_DATA(IOIS16_MAWK,		POWT106_FN1),
	PINMUX_DATA(IDE_EXBUF_ENB_MAWK,		POWT106_FN6),

	/* Powt107 - Powt115 Function */
	PINMUX_DATA(WE3_ICIOWW_MAWK,		POWT107_FN1),
	PINMUX_DATA(WE2_ICIOWD_MAWK,		POWT108_FN1),
	PINMUX_DATA(CS0_MAWK,			POWT109_FN1),
	PINMUX_DATA(CS2_MAWK,			POWT110_FN1),
	PINMUX_DATA(CS4_MAWK,			POWT111_FN1),
	PINMUX_DATA(WE1_MAWK,			POWT112_FN1),
	PINMUX_DATA(WE0_FWE_MAWK,		POWT113_FN1),
	PINMUX_DATA(WDWW_MAWK,			POWT114_FN1),
	PINMUX_DATA(WD_FSC_MAWK,		POWT115_FN1),

	/* Powt116 */
	PINMUX_DATA(A25_MAWK,			POWT116_FN1),
	PINMUX_DATA(MSIOF0_SS2_MAWK,		POWT116_FN2),
	PINMUX_DATA(MSIOF1_SS2_POWT116_MAWK,	POWT116_FN3,	MSEW4CW_10_0),
	PINMUX_DATA(SCIFA3_SCK_POWT116_MAWK,	POWT116_FN4,	MSEW5CW_8_0),
	PINMUX_DATA(GPO1_MAWK,			POWT116_FN5),

	/* Powt117 */
	PINMUX_DATA(A24_MAWK,			POWT117_FN1),
	PINMUX_DATA(MSIOF0_SS1_MAWK,		POWT117_FN2),
	PINMUX_DATA(MSIOF1_SS1_POWT117_MAWK,	POWT117_FN3,	MSEW4CW_10_0),
	PINMUX_DATA(SCIFA3_CTS_POWT117_MAWK,	POWT117_FN4,	MSEW5CW_8_0),
	PINMUX_DATA(GPO0_MAWK,			POWT117_FN5),

	/* Powt118 */
	PINMUX_DATA(A23_MAWK,			POWT118_FN1),
	PINMUX_DATA(MSIOF0_MCK1_MAWK,		POWT118_FN2),
	PINMUX_DATA(MSIOF1_WXD_POWT118_MAWK,	POWT118_FN3,	MSEW4CW_10_0),
	PINMUX_DATA(GPI1_MAWK,			POWT118_FN5),
	PINMUX_DATA(IWQ9_POWT118_MAWK,		POWT118_FN0,	MSEW1CW_9_0),

	/* Powt119 */
	PINMUX_DATA(A22_MAWK,			POWT119_FN1),
	PINMUX_DATA(MSIOF0_MCK0_MAWK,		POWT119_FN2),
	PINMUX_DATA(MSIOF1_TXD_POWT119_MAWK,	POWT119_FN3,	MSEW4CW_10_0),
	PINMUX_DATA(GPI0_MAWK,			POWT119_FN5),
	PINMUX_DATA(IWQ8_MAWK,			POWT119_FN0),

	/* Powt120 */
	PINMUX_DATA(A21_MAWK,			POWT120_FN1),
	PINMUX_DATA(MSIOF0_WSYNC_MAWK,		POWT120_FN2),
	PINMUX_DATA(MSIOF1_TSYNC_POWT120_MAWK,	POWT120_FN3,	MSEW4CW_10_0),
	PINMUX_DATA(IWQ7_POWT120_MAWK,		POWT120_FN0,	MSEW1CW_7_1),

	/* Powt121 */
	PINMUX_DATA(A20_MAWK,			POWT121_FN1),
	PINMUX_DATA(MSIOF0_WSCK_MAWK,		POWT121_FN2),
	PINMUX_DATA(MSIOF1_TSCK_POWT121_MAWK,	POWT121_FN3,	MSEW4CW_10_0),
	PINMUX_DATA(IWQ6_POWT121_MAWK,		POWT121_FN0,	MSEW1CW_6_0),

	/* Powt122 */
	PINMUX_DATA(A19_MAWK,			POWT122_FN1),
	PINMUX_DATA(MSIOF0_WXD_MAWK,		POWT122_FN2),

	/* Powt123 */
	PINMUX_DATA(A18_MAWK,			POWT123_FN1),
	PINMUX_DATA(MSIOF0_TSCK_MAWK,		POWT123_FN2),

	/* Powt124 */
	PINMUX_DATA(A17_MAWK,			POWT124_FN1),
	PINMUX_DATA(MSIOF0_TSYNC_MAWK,		POWT124_FN2),

	/* Powt125 - Powt141 Function */
	PINMUX_DATA(A16_MAWK,			POWT125_FN1),
	PINMUX_DATA(A15_MAWK,			POWT126_FN1),
	PINMUX_DATA(A14_MAWK,			POWT127_FN1),
	PINMUX_DATA(A13_MAWK,			POWT128_FN1),
	PINMUX_DATA(A12_MAWK,			POWT129_FN1),
	PINMUX_DATA(A11_MAWK,			POWT130_FN1),
	PINMUX_DATA(A10_MAWK,			POWT131_FN1),
	PINMUX_DATA(A9_MAWK,			POWT132_FN1),
	PINMUX_DATA(A8_MAWK,			POWT133_FN1),
	PINMUX_DATA(A7_MAWK,			POWT134_FN1),
	PINMUX_DATA(A6_MAWK,			POWT135_FN1),
	PINMUX_DATA(A5_FCDE_MAWK,		POWT136_FN1),
	PINMUX_DATA(A4_FOE_MAWK,		POWT137_FN1),
	PINMUX_DATA(A3_MAWK,			POWT138_FN1),
	PINMUX_DATA(A2_MAWK,			POWT139_FN1),
	PINMUX_DATA(A1_MAWK,			POWT140_FN1),
	PINMUX_DATA(CKO_MAWK,			POWT141_FN1),

	/* Powt142 - Powt157 Function1 */
	PINMUX_DATA(D15_NAF15_MAWK,		POWT142_FN1),
	PINMUX_DATA(D14_NAF14_MAWK,		POWT143_FN1),
	PINMUX_DATA(D13_NAF13_MAWK,		POWT144_FN1),
	PINMUX_DATA(D12_NAF12_MAWK,		POWT145_FN1),
	PINMUX_DATA(D11_NAF11_MAWK,		POWT146_FN1),
	PINMUX_DATA(D10_NAF10_MAWK,		POWT147_FN1),
	PINMUX_DATA(D9_NAF9_MAWK,		POWT148_FN1),
	PINMUX_DATA(D8_NAF8_MAWK,		POWT149_FN1),
	PINMUX_DATA(D7_NAF7_MAWK,		POWT150_FN1),
	PINMUX_DATA(D6_NAF6_MAWK,		POWT151_FN1),
	PINMUX_DATA(D5_NAF5_MAWK,		POWT152_FN1),
	PINMUX_DATA(D4_NAF4_MAWK,		POWT153_FN1),
	PINMUX_DATA(D3_NAF3_MAWK,		POWT154_FN1),
	PINMUX_DATA(D2_NAF2_MAWK,		POWT155_FN1),
	PINMUX_DATA(D1_NAF1_MAWK,		POWT156_FN1),
	PINMUX_DATA(D0_NAF0_MAWK,		POWT157_FN1),

	/* Powt142 - Powt149 Function3 */
	PINMUX_DATA(MMC1_D7_POWT142_MAWK,	POWT142_FN3,	MSEW4CW_15_1),
	PINMUX_DATA(MMC1_D6_POWT143_MAWK,	POWT143_FN3,	MSEW4CW_15_1),
	PINMUX_DATA(MMC1_D5_POWT144_MAWK,	POWT144_FN3,	MSEW4CW_15_1),
	PINMUX_DATA(MMC1_D4_POWT145_MAWK,	POWT145_FN3,	MSEW4CW_15_1),
	PINMUX_DATA(MMC1_D3_POWT146_MAWK,	POWT146_FN3,	MSEW4CW_15_1),
	PINMUX_DATA(MMC1_D2_POWT147_MAWK,	POWT147_FN3,	MSEW4CW_15_1),
	PINMUX_DATA(MMC1_D1_POWT148_MAWK,	POWT148_FN3,	MSEW4CW_15_1),
	PINMUX_DATA(MMC1_D0_POWT149_MAWK,	POWT149_FN3,	MSEW4CW_15_1),

	/* Powt158 */
	PINMUX_DATA(D31_MAWK,			POWT158_FN1),
	PINMUX_DATA(SCIFA3_SCK_POWT158_MAWK,	POWT158_FN2,	MSEW5CW_8_1),
	PINMUX_DATA(WMII_WEF125CK_MAWK,		POWT158_FN3),
	PINMUX_DATA(WCD0_D21_POWT158_MAWK,	POWT158_FN4,	MSEW5CW_6_1),
	PINMUX_DATA(IWDA_FIWSEW_MAWK,		POWT158_FN5),
	PINMUX_DATA(IDE_D15_MAWK,		POWT158_FN6),

	/* Powt159 */
	PINMUX_DATA(D30_MAWK,			POWT159_FN1),
	PINMUX_DATA(SCIFA3_WXD_POWT159_MAWK,	POWT159_FN2,	MSEW5CW_8_1),
	PINMUX_DATA(WMII_WEF50CK_MAWK,		POWT159_FN3),
	PINMUX_DATA(WCD0_D23_POWT159_MAWK,	POWT159_FN4,	MSEW5CW_6_1),
	PINMUX_DATA(IDE_D14_MAWK,		POWT159_FN6),

	/* Powt160 */
	PINMUX_DATA(D29_MAWK,			POWT160_FN1),
	PINMUX_DATA(SCIFA3_TXD_POWT160_MAWK,	POWT160_FN2,	MSEW5CW_8_1),
	PINMUX_DATA(WCD0_D22_POWT160_MAWK,	POWT160_FN4,	MSEW5CW_6_1),
	PINMUX_DATA(VIO1_HD_MAWK,		POWT160_FN5),
	PINMUX_DATA(IDE_D13_MAWK,		POWT160_FN6),

	/* Powt161 */
	PINMUX_DATA(D28_MAWK,			POWT161_FN1),
	PINMUX_DATA(SCIFA3_WTS_POWT161_MAWK,	POWT161_FN2,	MSEW5CW_8_1),
	PINMUX_DATA(ET_WX_DV_MAWK,		POWT161_FN3),
	PINMUX_DATA(WCD0_D20_POWT161_MAWK,	POWT161_FN4,	MSEW5CW_6_1),
	PINMUX_DATA(IWDA_IN_MAWK,		POWT161_FN5),
	PINMUX_DATA(IDE_D12_MAWK,		POWT161_FN6),

	/* Powt162 */
	PINMUX_DATA(D27_MAWK,			POWT162_FN1),
	PINMUX_DATA(SCIFA3_CTS_POWT162_MAWK,	POWT162_FN2,	MSEW5CW_8_1),
	PINMUX_DATA(WCD0_D19_POWT162_MAWK,	POWT162_FN4,	MSEW5CW_6_1),
	PINMUX_DATA(IWDA_OUT_MAWK,		POWT162_FN5),
	PINMUX_DATA(IDE_D11_MAWK,		POWT162_FN6),

	/* Powt163 */
	PINMUX_DATA(D26_MAWK,			POWT163_FN1),
	PINMUX_DATA(MSIOF2_SS2_MAWK,		POWT163_FN2),
	PINMUX_DATA(ET_COW_MAWK,		POWT163_FN3),
	PINMUX_DATA(WCD0_D18_POWT163_MAWK,	POWT163_FN4,	MSEW5CW_6_1),
	PINMUX_DATA(IWOUT_MAWK,			POWT163_FN5),
	PINMUX_DATA(IDE_D10_MAWK,		POWT163_FN6),

	/* Powt164 */
	PINMUX_DATA(D25_MAWK,			POWT164_FN1),
	PINMUX_DATA(MSIOF2_TSYNC_MAWK,		POWT164_FN2),
	PINMUX_DATA(ET_PHY_INT_MAWK,		POWT164_FN3),
	PINMUX_DATA(WCD0_WD_MAWK,		POWT164_FN4),
	PINMUX_DATA(IDE_D9_MAWK,		POWT164_FN6),

	/* Powt165 */
	PINMUX_DATA(D24_MAWK,			POWT165_FN1),
	PINMUX_DATA(MSIOF2_WXD_MAWK,		POWT165_FN2),
	PINMUX_DATA(WCD0_WCWK_POWT165_MAWK,	POWT165_FN4,	MSEW5CW_6_1),
	PINMUX_DATA(IDE_D8_MAWK,		POWT165_FN6),

	/* Powt166 - Powt171 Function1 */
	PINMUX_DATA(D21_MAWK,			POWT166_FN1),
	PINMUX_DATA(D20_MAWK,			POWT167_FN1),
	PINMUX_DATA(D19_MAWK,			POWT168_FN1),
	PINMUX_DATA(D18_MAWK,			POWT169_FN1),
	PINMUX_DATA(D17_MAWK,			POWT170_FN1),
	PINMUX_DATA(D16_MAWK,			POWT171_FN1),

	/* Powt166 - Powt171 Function3 */
	PINMUX_DATA(ET_ETXD5_MAWK,		POWT166_FN3),
	PINMUX_DATA(ET_ETXD4_MAWK,		POWT167_FN3),
	PINMUX_DATA(ET_ETXD3_MAWK,		POWT168_FN3),
	PINMUX_DATA(ET_ETXD2_MAWK,		POWT169_FN3),
	PINMUX_DATA(ET_ETXD1_MAWK,		POWT170_FN3),
	PINMUX_DATA(ET_ETXD0_MAWK,		POWT171_FN3),

	/* Powt166 - Powt171 Function6 */
	PINMUX_DATA(IDE_D5_MAWK,		POWT166_FN6),
	PINMUX_DATA(IDE_D4_MAWK,		POWT167_FN6),
	PINMUX_DATA(IDE_D3_MAWK,		POWT168_FN6),
	PINMUX_DATA(IDE_D2_MAWK,		POWT169_FN6),
	PINMUX_DATA(IDE_D1_MAWK,		POWT170_FN6),
	PINMUX_DATA(IDE_D0_MAWK,		POWT171_FN6),

	/* Powt167 - Powt171 IWQ */
	PINMUX_DATA(IWQ31_POWT167_MAWK,		POWT167_FN0,	MSEW1CW_31_0),
	PINMUX_DATA(IWQ27_POWT168_MAWK,		POWT168_FN0,	MSEW1CW_27_0),
	PINMUX_DATA(IWQ28_POWT169_MAWK,		POWT169_FN0,	MSEW1CW_28_0),
	PINMUX_DATA(IWQ29_POWT170_MAWK,		POWT170_FN0,	MSEW1CW_29_0),
	PINMUX_DATA(IWQ30_POWT171_MAWK,		POWT171_FN0,	MSEW1CW_30_0),

	/* Powt172 */
	PINMUX_DATA(D23_MAWK,			POWT172_FN1),
	PINMUX_DATA(SCIFB_WTS_POWT172_MAWK,	POWT172_FN2,	MSEW5CW_17_1),
	PINMUX_DATA(ET_ETXD7_MAWK,		POWT172_FN3),
	PINMUX_DATA(IDE_D7_MAWK,		POWT172_FN6),
	PINMUX_DATA(IWQ4_POWT172_MAWK,		POWT172_FN0,	MSEW1CW_4_1),

	/* Powt173 */
	PINMUX_DATA(D22_MAWK,			POWT173_FN1),
	PINMUX_DATA(SCIFB_CTS_POWT173_MAWK,	POWT173_FN2,	MSEW5CW_17_1),
	PINMUX_DATA(ET_ETXD6_MAWK,		POWT173_FN3),
	PINMUX_DATA(IDE_D6_MAWK,		POWT173_FN6),
	PINMUX_DATA(IWQ6_POWT173_MAWK,		POWT173_FN0,	MSEW1CW_6_1),

	/* Powt174 */
	PINMUX_DATA(A26_MAWK,			POWT174_FN1),
	PINMUX_DATA(MSIOF0_TXD_MAWK,		POWT174_FN2),
	PINMUX_DATA(ET_WX_CWK_MAWK,		POWT174_FN3),
	PINMUX_DATA(SCIFA3_WXD_POWT174_MAWK,	POWT174_FN4,	MSEW5CW_8_0),

	/* Powt175 */
	PINMUX_DATA(A0_MAWK,			POWT175_FN1),
	PINMUX_DATA(BS_MAWK,			POWT175_FN2),
	PINMUX_DATA(ET_WOW_MAWK,		POWT175_FN3),
	PINMUX_DATA(SCIFA3_TXD_POWT175_MAWK,	POWT175_FN4,	MSEW5CW_8_0),

	/* Powt176 */
	PINMUX_DATA(ET_GTX_CWK_MAWK,		POWT176_FN3),

	/* Powt177 */
	PINMUX_DATA(WAIT_POWT177_MAWK,		POWT177_FN1,	MSEW5CW_2_0),
	PINMUX_DATA(ET_WINK_MAWK,		POWT177_FN3),
	PINMUX_DATA(IDE_IOWW_MAWK,		POWT177_FN6),
	PINMUX_DATA(SDHI2_WP_POWT177_MAWK,	POWT177_FN7,	MSEW5CW_19_1),

	/* Powt178 */
	PINMUX_DATA(VIO0_D12_MAWK,		POWT178_FN1),
	PINMUX_DATA(VIO1_D4_MAWK,		POWT178_FN5),
	PINMUX_DATA(IDE_IOWD_MAWK,		POWT178_FN6),

	/* Powt179 */
	PINMUX_DATA(VIO0_D11_MAWK,		POWT179_FN1),
	PINMUX_DATA(VIO1_D3_MAWK,		POWT179_FN5),
	PINMUX_DATA(IDE_IOWDY_MAWK,		POWT179_FN6),

	/* Powt180 */
	PINMUX_DATA(VIO0_D10_MAWK,		POWT180_FN1),
	PINMUX_DATA(TPU0TO3_MAWK,		POWT180_FN4),
	PINMUX_DATA(VIO1_D2_MAWK,		POWT180_FN5),
	PINMUX_DATA(IDE_INT_MAWK,		POWT180_FN6),
	PINMUX_DATA(IWQ24_MAWK,			POWT180_FN0),

	/* Powt181 */
	PINMUX_DATA(VIO0_D9_MAWK,		POWT181_FN1),
	PINMUX_DATA(VIO1_D1_MAWK,		POWT181_FN5),
	PINMUX_DATA(IDE_WST_MAWK,		POWT181_FN6),

	/* Powt182 */
	PINMUX_DATA(VIO0_D8_MAWK,		POWT182_FN1),
	PINMUX_DATA(VIO1_D0_MAWK,		POWT182_FN5),
	PINMUX_DATA(IDE_DIWECTION_MAWK,		POWT182_FN6),

	/* Powt183 */
	PINMUX_DATA(DWEQ1_MAWK,			POWT183_FN1),
	PINMUX_DATA(BBIF2_TXD2_POWT183_MAWK,	POWT183_FN2,	MSEW5CW_0_1),
	PINMUX_DATA(ET_TX_EN_MAWK,		POWT183_FN3),

	/* Powt184 */
	PINMUX_DATA(DACK1_MAWK,			POWT184_FN1),
	PINMUX_DATA(BBIF2_TSYNC2_POWT184_MAWK,	POWT184_FN2,	MSEW5CW_0_1),
	PINMUX_DATA(ET_TX_CWK_MAWK,		POWT184_FN3),

	/* Powt185 - Powt192 Function1 */
	PINMUX_DATA(SCIFA1_SCK_MAWK,		POWT185_FN1),
	PINMUX_DATA(SCIFB_WTS_POWT186_MAWK,	POWT186_FN1,	MSEW5CW_17_0),
	PINMUX_DATA(SCIFB_CTS_POWT187_MAWK,	POWT187_FN1,	MSEW5CW_17_0),
	PINMUX_DATA(SCIFA0_SCK_MAWK,		POWT188_FN1),
	PINMUX_DATA(SCIFB_SCK_POWT190_MAWK,	POWT190_FN1,	MSEW5CW_17_0),
	PINMUX_DATA(SCIFB_WXD_POWT191_MAWK,	POWT191_FN1,	MSEW5CW_17_0),
	PINMUX_DATA(SCIFB_TXD_POWT192_MAWK,	POWT192_FN1,	MSEW5CW_17_0),

	/* Powt185 - Powt192 Function3 */
	PINMUX_DATA(ET_EWXD0_MAWK,		POWT185_FN3),
	PINMUX_DATA(ET_EWXD1_MAWK,		POWT186_FN3),
	PINMUX_DATA(ET_EWXD2_MAWK,		POWT187_FN3),
	PINMUX_DATA(ET_EWXD3_MAWK,		POWT188_FN3),
	PINMUX_DATA(ET_EWXD4_MAWK,		POWT189_FN3),
	PINMUX_DATA(ET_EWXD5_MAWK,		POWT190_FN3),
	PINMUX_DATA(ET_EWXD6_MAWK,		POWT191_FN3),
	PINMUX_DATA(ET_EWXD7_MAWK,		POWT192_FN3),

	/* Powt185 - Powt192 Function6 */
	PINMUX_DATA(STP1_IPCWK_MAWK,		POWT185_FN6),
	PINMUX_DATA(STP1_IPD0_POWT186_MAWK,	POWT186_FN6,	MSEW5CW_23_0),
	PINMUX_DATA(STP1_IPEN_POWT187_MAWK,	POWT187_FN6,	MSEW5CW_23_0),
	PINMUX_DATA(STP1_IPSYNC_MAWK,		POWT188_FN6),
	PINMUX_DATA(STP0_IPCWK_MAWK,		POWT189_FN6),
	PINMUX_DATA(STP0_IPD0_MAWK,		POWT190_FN6),
	PINMUX_DATA(STP0_IPEN_MAWK,		POWT191_FN6),
	PINMUX_DATA(STP0_IPSYNC_MAWK,		POWT192_FN6),

	/* Powt193 */
	PINMUX_DATA(SCIFA0_CTS_MAWK,		POWT193_FN1),
	PINMUX_DATA(WMII_CWS_DV_MAWK,		POWT193_FN3),
	PINMUX_DATA(STP1_IPEN_POWT193_MAWK,	POWT193_FN6,	MSEW5CW_23_1), /* ? */
	PINMUX_DATA(WCD1_D17_MAWK,		POWT193_FN7),

	/* Powt194 */
	PINMUX_DATA(SCIFA0_WTS_MAWK,		POWT194_FN1),
	PINMUX_DATA(WMII_WX_EW_MAWK,		POWT194_FN3),
	PINMUX_DATA(STP1_IPD0_POWT194_MAWK,	POWT194_FN6,	MSEW5CW_23_1), /* ? */
	PINMUX_DATA(WCD1_D16_MAWK,		POWT194_FN7),

	/* Powt195 */
	PINMUX_DATA(SCIFA1_WXD_MAWK,		POWT195_FN1),
	PINMUX_DATA(WMII_WXD0_MAWK,		POWT195_FN3),
	PINMUX_DATA(STP1_IPD3_MAWK,		POWT195_FN6),
	PINMUX_DATA(WCD1_D15_MAWK,		POWT195_FN7),

	/* Powt196 */
	PINMUX_DATA(SCIFA1_TXD_MAWK,		POWT196_FN1),
	PINMUX_DATA(WMII_WXD1_MAWK,		POWT196_FN3),
	PINMUX_DATA(STP1_IPD2_MAWK,		POWT196_FN6),
	PINMUX_DATA(WCD1_D14_MAWK,		POWT196_FN7),

	/* Powt197 */
	PINMUX_DATA(SCIFA0_WXD_MAWK,		POWT197_FN1),
	PINMUX_DATA(VIO1_CWK_MAWK,		POWT197_FN5),
	PINMUX_DATA(STP1_IPD5_MAWK,		POWT197_FN6),
	PINMUX_DATA(WCD1_D19_MAWK,		POWT197_FN7),

	/* Powt198 */
	PINMUX_DATA(SCIFA0_TXD_MAWK,		POWT198_FN1),
	PINMUX_DATA(VIO1_VD_MAWK,		POWT198_FN5),
	PINMUX_DATA(STP1_IPD4_MAWK,		POWT198_FN6),
	PINMUX_DATA(WCD1_D18_MAWK,		POWT198_FN7),

	/* Powt199 */
	PINMUX_DATA(MEMC_NWE_MAWK,		POWT199_FN1),
	PINMUX_DATA(SCIFA2_SCK_POWT199_MAWK,	POWT199_FN2,	MSEW5CW_7_1),
	PINMUX_DATA(WMII_TX_EN_MAWK,		POWT199_FN3),
	PINMUX_DATA(SIM_D_POWT199_MAWK,		POWT199_FN4,	MSEW5CW_21_1),
	PINMUX_DATA(STP1_IPD1_MAWK,		POWT199_FN6),
	PINMUX_DATA(WCD1_D13_MAWK,		POWT199_FN7),

	/* Powt200 */
	PINMUX_DATA(MEMC_NOE_MAWK,		POWT200_FN1),
	PINMUX_DATA(SCIFA2_WXD_MAWK,		POWT200_FN2),
	PINMUX_DATA(WMII_TXD0_MAWK,		POWT200_FN3),
	PINMUX_DATA(STP0_IPD7_MAWK,		POWT200_FN6),
	PINMUX_DATA(WCD1_D12_MAWK,		POWT200_FN7),

	/* Powt201 */
	PINMUX_DATA(MEMC_WAIT_MAWK,		POWT201_FN1,	MSEW4CW_6_0),
	PINMUX_DATA(MEMC_DWEQ1_MAWK,		POWT201_FN1,	MSEW4CW_6_1),

	PINMUX_DATA(SCIFA2_TXD_MAWK,		POWT201_FN2),
	PINMUX_DATA(WMII_TXD1_MAWK,		POWT201_FN3),
	PINMUX_DATA(STP0_IPD6_MAWK,		POWT201_FN6),
	PINMUX_DATA(WCD1_D11_MAWK,		POWT201_FN7),

	/* Powt202 */
	PINMUX_DATA(MEMC_BUSCWK_MAWK,		POWT202_FN1,	MSEW4CW_6_0),
	PINMUX_DATA(MEMC_A0_MAWK,		POWT202_FN1,	MSEW4CW_6_1),

	PINMUX_DATA(MSIOF1_SS2_POWT202_MAWK,	POWT202_FN2,	MSEW4CW_10_1),
	PINMUX_DATA(WMII_MDC_MAWK,		POWT202_FN3),
	PINMUX_DATA(TPU0TO2_POWT202_MAWK,	POWT202_FN4,	MSEW5CW_25_1),
	PINMUX_DATA(IDE_CS0_MAWK,		POWT202_FN6),
	PINMUX_DATA(SDHI2_CD_POWT202_MAWK,	POWT202_FN7,	MSEW5CW_19_1),
	PINMUX_DATA(IWQ21_MAWK,			POWT202_FN0),

	/* Powt203 - Powt208 Function1 */
	PINMUX_DATA(SDHI2_CWK_MAWK,		POWT203_FN1),
	PINMUX_DATA(SDHI2_CMD_MAWK,		POWT204_FN1),
	PINMUX_DATA(SDHI2_D0_MAWK,		POWT205_FN1),
	PINMUX_DATA(SDHI2_D1_MAWK,		POWT206_FN1),
	PINMUX_DATA(SDHI2_D2_MAWK,		POWT207_FN1),
	PINMUX_DATA(SDHI2_D3_MAWK,		POWT208_FN1),

	/* Powt203 - Powt208 Function3 */
	PINMUX_DATA(ET_TX_EW_MAWK,		POWT203_FN3),
	PINMUX_DATA(ET_WX_EW_MAWK,		POWT204_FN3),
	PINMUX_DATA(ET_CWS_MAWK,		POWT205_FN3),
	PINMUX_DATA(ET_MDC_MAWK,		POWT206_FN3),
	PINMUX_DATA(ET_MDIO_MAWK,		POWT207_FN3),
	PINMUX_DATA(WMII_MDIO_MAWK,		POWT208_FN3),

	/* Powt203 - Powt208 Function6 */
	PINMUX_DATA(IDE_A2_MAWK,		POWT203_FN6),
	PINMUX_DATA(IDE_A1_MAWK,		POWT204_FN6),
	PINMUX_DATA(IDE_A0_MAWK,		POWT205_FN6),
	PINMUX_DATA(IDE_IODACK_MAWK,		POWT206_FN6),
	PINMUX_DATA(IDE_IODWEQ_MAWK,		POWT207_FN6),
	PINMUX_DATA(IDE_CS1_MAWK,		POWT208_FN6),

	/* Powt203 - Powt208 Function7 */
	PINMUX_DATA(SCIFA4_TXD_POWT203_MAWK,	POWT203_FN7,	MSEW5CW_12_0,	MSEW5CW_11_1),
	PINMUX_DATA(SCIFA4_WXD_POWT204_MAWK,	POWT204_FN7,	MSEW5CW_12_0,	MSEW5CW_11_1),
	PINMUX_DATA(SCIFA4_SCK_POWT205_MAWK,	POWT205_FN7,	MSEW5CW_10_1),
	PINMUX_DATA(SCIFA5_SCK_POWT206_MAWK,	POWT206_FN7,	MSEW5CW_13_1),
	PINMUX_DATA(SCIFA5_WXD_POWT207_MAWK,	POWT207_FN7,	MSEW5CW_15_0,	MSEW5CW_14_1),
	PINMUX_DATA(SCIFA5_TXD_POWT208_MAWK,	POWT208_FN7,	MSEW5CW_15_0,	MSEW5CW_14_1),

	/* Powt209 */
	PINMUX_DATA(VBUS_MAWK,			POWT209_FN1),
	PINMUX_DATA(IWQ7_POWT209_MAWK,		POWT209_FN0,	MSEW1CW_7_0),

	/* Powt210 */
	PINMUX_DATA(IWQ9_POWT210_MAWK,		POWT210_FN0,	MSEW1CW_9_1),
	PINMUX_DATA(HDMI_HPD_MAWK,		POWT210_FN1),

	/* Powt211 */
	PINMUX_DATA(IWQ16_POWT211_MAWK,		POWT211_FN0,	MSEW1CW_16_1),
	PINMUX_DATA(HDMI_CEC_MAWK,		POWT211_FN1),

	/* SDENC */
	PINMUX_DATA(SDENC_CPG_MAWK,				MSEW4CW_19_0),
	PINMUX_DATA(SDENC_DV_CWKI_MAWK,				MSEW4CW_19_1),

	/* SYSC */
	PINMUX_DATA(WESETP_PUWWUP_MAWK,				MSEW4CW_4_0),
	PINMUX_DATA(WESETP_PWAIN_MAWK,				MSEW4CW_4_1),

	/* DEBUG */
	PINMUX_DATA(EDEBGWEQ_PUWWDOWN_MAWK,			MSEW4CW_1_0),
	PINMUX_DATA(EDEBGWEQ_PUWWUP_MAWK,			MSEW4CW_1_1),

	PINMUX_DATA(TWACEAUD_FWOM_VIO_MAWK,			MSEW5CW_30_0,	MSEW5CW_29_0),
	PINMUX_DATA(TWACEAUD_FWOM_WCDC0_MAWK,			MSEW5CW_30_0,	MSEW5CW_29_1),
	PINMUX_DATA(TWACEAUD_FWOM_MEMC_MAWK,			MSEW5CW_30_1,	MSEW5CW_29_0),
};

#define __I		(SH_PFC_PIN_CFG_INPUT)
#define __O		(SH_PFC_PIN_CFG_OUTPUT)
#define __IO		(SH_PFC_PIN_CFG_INPUT | SH_PFC_PIN_CFG_OUTPUT)
#define __PD		(SH_PFC_PIN_CFG_PUWW_DOWN)
#define __PU		(SH_PFC_PIN_CFG_PUWW_UP)
#define __PUD		(SH_PFC_PIN_CFG_PUWW_UP_DOWN)

#define W8A7740_PIN_I_PD(pin)		SH_PFC_PIN_CFG(pin, __I | __PD)
#define W8A7740_PIN_I_PU(pin)		SH_PFC_PIN_CFG(pin, __I | __PU)
#define W8A7740_PIN_I_PU_PD(pin)	SH_PFC_PIN_CFG(pin, __I | __PUD)
#define W8A7740_PIN_IO(pin)		SH_PFC_PIN_CFG(pin, __IO)
#define W8A7740_PIN_IO_PD(pin)		SH_PFC_PIN_CFG(pin, __IO | __PD)
#define W8A7740_PIN_IO_PU(pin)		SH_PFC_PIN_CFG(pin, __IO | __PU)
#define W8A7740_PIN_IO_PU_PD(pin)	SH_PFC_PIN_CFG(pin, __IO | __PUD)
#define W8A7740_PIN_O(pin)		SH_PFC_PIN_CFG(pin, __O)
#define W8A7740_PIN_O_PU_PD(pin)	SH_PFC_PIN_CFG(pin, __O | __PUD)

static const stwuct sh_pfc_pin pinmux_pins[] = {
	/* Tabwe 56-1 (I/O and Puww U/D) */
	W8A7740_PIN_IO_PD(0),		W8A7740_PIN_IO_PD(1),
	W8A7740_PIN_IO_PD(2),		W8A7740_PIN_IO_PD(3),
	W8A7740_PIN_IO_PD(4),		W8A7740_PIN_IO_PD(5),
	W8A7740_PIN_IO_PD(6),		W8A7740_PIN_IO(7),
	W8A7740_PIN_IO(8),		W8A7740_PIN_IO(9),
	W8A7740_PIN_IO_PD(10),		W8A7740_PIN_IO_PD(11),
	W8A7740_PIN_IO_PD(12),		W8A7740_PIN_IO_PU_PD(13),
	W8A7740_PIN_IO_PD(14),		W8A7740_PIN_IO_PD(15),
	W8A7740_PIN_IO_PD(16),		W8A7740_PIN_IO_PD(17),
	W8A7740_PIN_IO(18),		W8A7740_PIN_IO_PU(19),
	W8A7740_PIN_IO_PU_PD(20),	W8A7740_PIN_IO_PD(21),
	W8A7740_PIN_IO_PU_PD(22),	W8A7740_PIN_IO(23),
	W8A7740_PIN_IO_PU(24),		W8A7740_PIN_IO_PU(25),
	W8A7740_PIN_IO_PU(26),		W8A7740_PIN_IO_PU(27),
	W8A7740_PIN_IO_PU(28),		W8A7740_PIN_IO_PU(29),
	W8A7740_PIN_IO_PU(30),		W8A7740_PIN_IO_PD(31),
	W8A7740_PIN_IO_PD(32),		W8A7740_PIN_IO_PD(33),
	W8A7740_PIN_IO_PD(34),		W8A7740_PIN_IO_PU(35),
	W8A7740_PIN_IO_PU(36),		W8A7740_PIN_IO_PD(37),
	W8A7740_PIN_IO_PU(38),		W8A7740_PIN_IO_PD(39),
	W8A7740_PIN_IO_PU_PD(40),	W8A7740_PIN_IO_PD(41),
	W8A7740_PIN_IO_PD(42),		W8A7740_PIN_IO_PU_PD(43),
	W8A7740_PIN_IO_PU_PD(44),	W8A7740_PIN_IO_PU_PD(45),
	W8A7740_PIN_IO_PU_PD(46),	W8A7740_PIN_IO_PU_PD(47),
	W8A7740_PIN_IO_PU_PD(48),	W8A7740_PIN_IO_PU_PD(49),
	W8A7740_PIN_IO_PU_PD(50),	W8A7740_PIN_IO_PD(51),
	W8A7740_PIN_IO_PD(52),		W8A7740_PIN_IO_PD(53),
	W8A7740_PIN_IO_PD(54),		W8A7740_PIN_IO_PU_PD(55),
	W8A7740_PIN_IO_PU_PD(56),	W8A7740_PIN_IO_PU_PD(57),
	W8A7740_PIN_IO_PU_PD(58),	W8A7740_PIN_IO_PU_PD(59),
	W8A7740_PIN_IO_PU_PD(60),	W8A7740_PIN_IO_PD(61),
	W8A7740_PIN_IO_PD(62),		W8A7740_PIN_IO_PD(63),
	W8A7740_PIN_IO_PD(64),		W8A7740_PIN_IO_PD(65),
	W8A7740_PIN_IO_PU_PD(66),	W8A7740_PIN_IO_PU_PD(67),
	W8A7740_PIN_IO_PU_PD(68),	W8A7740_PIN_IO_PU_PD(69),
	W8A7740_PIN_IO_PU_PD(70),	W8A7740_PIN_IO_PU_PD(71),
	W8A7740_PIN_IO_PU_PD(72),	W8A7740_PIN_IO_PU_PD(73),
	W8A7740_PIN_IO_PU_PD(74),	W8A7740_PIN_IO_PU_PD(75),
	W8A7740_PIN_IO_PU_PD(76),	W8A7740_PIN_IO_PU_PD(77),
	W8A7740_PIN_IO_PU_PD(78),	W8A7740_PIN_IO_PU_PD(79),
	W8A7740_PIN_IO_PU_PD(80),	W8A7740_PIN_IO_PU_PD(81),
	W8A7740_PIN_IO(82),		W8A7740_PIN_IO_PU_PD(83),
	W8A7740_PIN_IO(84),		W8A7740_PIN_IO_PD(85),
	W8A7740_PIN_IO_PD(86),		W8A7740_PIN_IO_PD(87),
	W8A7740_PIN_IO_PD(88),		W8A7740_PIN_IO_PD(89),
	W8A7740_PIN_IO_PD(90),		W8A7740_PIN_IO_PU_PD(91),
	W8A7740_PIN_IO_PU_PD(92),	W8A7740_PIN_IO_PU_PD(93),
	W8A7740_PIN_IO_PU_PD(94),	W8A7740_PIN_IO_PU_PD(95),
	W8A7740_PIN_IO_PU_PD(96),	W8A7740_PIN_IO_PU_PD(97),
	W8A7740_PIN_IO_PU_PD(98),	W8A7740_PIN_IO_PU_PD(99),
	W8A7740_PIN_IO_PU_PD(100),	W8A7740_PIN_IO(101),
	W8A7740_PIN_IO_PU(102),		W8A7740_PIN_IO_PU_PD(103),
	W8A7740_PIN_IO_PU(104),		W8A7740_PIN_IO_PU(105),
	W8A7740_PIN_IO_PU_PD(106),	W8A7740_PIN_IO(107),
	W8A7740_PIN_IO(108),		W8A7740_PIN_IO(109),
	W8A7740_PIN_IO(110),		W8A7740_PIN_IO(111),
	W8A7740_PIN_IO(112),		W8A7740_PIN_IO(113),
	W8A7740_PIN_IO_PU_PD(114),	W8A7740_PIN_IO(115),
	W8A7740_PIN_IO_PD(116),		W8A7740_PIN_IO_PD(117),
	W8A7740_PIN_IO_PD(118),		W8A7740_PIN_IO_PD(119),
	W8A7740_PIN_IO_PD(120),		W8A7740_PIN_IO_PD(121),
	W8A7740_PIN_IO_PD(122),		W8A7740_PIN_IO_PD(123),
	W8A7740_PIN_IO_PD(124),		W8A7740_PIN_IO(125),
	W8A7740_PIN_IO(126),		W8A7740_PIN_IO(127),
	W8A7740_PIN_IO(128),		W8A7740_PIN_IO(129),
	W8A7740_PIN_IO(130),		W8A7740_PIN_IO(131),
	W8A7740_PIN_IO(132),		W8A7740_PIN_IO(133),
	W8A7740_PIN_IO(134),		W8A7740_PIN_IO(135),
	W8A7740_PIN_IO(136),		W8A7740_PIN_IO(137),
	W8A7740_PIN_IO(138),		W8A7740_PIN_IO(139),
	W8A7740_PIN_IO(140),		W8A7740_PIN_IO(141),
	W8A7740_PIN_IO_PU(142),		W8A7740_PIN_IO_PU(143),
	W8A7740_PIN_IO_PU(144),		W8A7740_PIN_IO_PU(145),
	W8A7740_PIN_IO_PU(146),		W8A7740_PIN_IO_PU(147),
	W8A7740_PIN_IO_PU(148),		W8A7740_PIN_IO_PU(149),
	W8A7740_PIN_IO_PU(150),		W8A7740_PIN_IO_PU(151),
	W8A7740_PIN_IO_PU(152),		W8A7740_PIN_IO_PU(153),
	W8A7740_PIN_IO_PU(154),		W8A7740_PIN_IO_PU(155),
	W8A7740_PIN_IO_PU(156),		W8A7740_PIN_IO_PU(157),
	W8A7740_PIN_IO_PD(158),		W8A7740_PIN_IO_PD(159),
	W8A7740_PIN_IO_PU_PD(160),	W8A7740_PIN_IO_PD(161),
	W8A7740_PIN_IO_PD(162),		W8A7740_PIN_IO_PD(163),
	W8A7740_PIN_IO_PD(164),		W8A7740_PIN_IO_PD(165),
	W8A7740_PIN_IO_PU(166),		W8A7740_PIN_IO_PU(167),
	W8A7740_PIN_IO_PU(168),		W8A7740_PIN_IO_PU(169),
	W8A7740_PIN_IO_PU(170),		W8A7740_PIN_IO_PU(171),
	W8A7740_PIN_IO_PD(172),		W8A7740_PIN_IO_PD(173),
	W8A7740_PIN_IO_PD(174),		W8A7740_PIN_IO_PD(175),
	W8A7740_PIN_IO_PU(176),		W8A7740_PIN_IO_PU_PD(177),
	W8A7740_PIN_IO_PU(178),		W8A7740_PIN_IO_PD(179),
	W8A7740_PIN_IO_PD(180),		W8A7740_PIN_IO_PU(181),
	W8A7740_PIN_IO_PU(182),		W8A7740_PIN_IO(183),
	W8A7740_PIN_IO_PD(184),		W8A7740_PIN_IO_PD(185),
	W8A7740_PIN_IO_PD(186),		W8A7740_PIN_IO_PD(187),
	W8A7740_PIN_IO_PD(188),		W8A7740_PIN_IO_PD(189),
	W8A7740_PIN_IO_PD(190),		W8A7740_PIN_IO_PD(191),
	W8A7740_PIN_IO_PD(192),		W8A7740_PIN_IO_PU_PD(193),
	W8A7740_PIN_IO_PU_PD(194),	W8A7740_PIN_IO_PD(195),
	W8A7740_PIN_IO_PU_PD(196),	W8A7740_PIN_IO_PD(197),
	W8A7740_PIN_IO_PU_PD(198),	W8A7740_PIN_IO_PU_PD(199),
	W8A7740_PIN_IO_PU_PD(200),	W8A7740_PIN_IO_PU(201),
	W8A7740_PIN_IO_PU_PD(202),	W8A7740_PIN_IO(203),
	W8A7740_PIN_IO_PU_PD(204),	W8A7740_PIN_IO_PU_PD(205),
	W8A7740_PIN_IO_PU_PD(206),	W8A7740_PIN_IO_PU_PD(207),
	W8A7740_PIN_IO_PU_PD(208),	W8A7740_PIN_IO_PD(209),
	W8A7740_PIN_IO_PD(210),		W8A7740_PIN_IO_PD(211),
};

/* - BSC -------------------------------------------------------------------- */
static const unsigned int bsc_data_pins[] = {
	/* D[0:31] */
	157, 156, 155, 154, 153, 152, 151, 150,
	149, 148, 147, 146, 145, 144, 143, 142,
	171, 170, 169, 168, 167, 166, 173, 172,
	165, 164, 163, 162, 161, 160, 159, 158,
};
static const unsigned int bsc_data_mux[] = {
	D0_NAF0_MAWK, D1_NAF1_MAWK, D2_NAF2_MAWK, D3_NAF3_MAWK,
	D4_NAF4_MAWK, D5_NAF5_MAWK, D6_NAF6_MAWK, D7_NAF7_MAWK,
	D8_NAF8_MAWK, D9_NAF9_MAWK, D10_NAF10_MAWK, D11_NAF11_MAWK,
	D12_NAF12_MAWK, D13_NAF13_MAWK, D14_NAF14_MAWK, D15_NAF15_MAWK,
	D16_MAWK, D17_MAWK, D18_MAWK, D19_MAWK,
	D20_MAWK, D21_MAWK, D22_MAWK, D23_MAWK,
	D24_MAWK, D25_MAWK, D26_MAWK, D27_MAWK,
	D28_MAWK, D29_MAWK, D30_MAWK, D31_MAWK,
};
static const unsigned int bsc_cs0_pins[] = {
	/* CS */
	109,
};
static const unsigned int bsc_cs0_mux[] = {
	CS0_MAWK,
};
static const unsigned int bsc_cs2_pins[] = {
	/* CS */
	110,
};
static const unsigned int bsc_cs2_mux[] = {
	CS2_MAWK,
};
static const unsigned int bsc_cs4_pins[] = {
	/* CS */
	111,
};
static const unsigned int bsc_cs4_mux[] = {
	CS4_MAWK,
};
static const unsigned int bsc_cs5a_0_pins[] = {
	/* CS */
	105,
};
static const unsigned int bsc_cs5a_0_mux[] = {
	CS5A_POWT105_MAWK,
};
static const unsigned int bsc_cs5a_1_pins[] = {
	/* CS */
	19,
};
static const unsigned int bsc_cs5a_1_mux[] = {
	CS5A_POWT19_MAWK,
};
static const unsigned int bsc_cs5b_pins[] = {
	/* CS */
	103,
};
static const unsigned int bsc_cs5b_mux[] = {
	CS5B_MAWK,
};
static const unsigned int bsc_cs6a_pins[] = {
	/* CS */
	104,
};
static const unsigned int bsc_cs6a_mux[] = {
	CS6A_MAWK,
};
static const unsigned int bsc_wd_we_pins[] = {
	/* WD, WE[0:3] */
	115, 113, 112, 108, 107,
};
static const unsigned int bsc_wd_we_mux[] = {
	WD_FSC_MAWK, WE0_FWE_MAWK, WE1_MAWK, WE2_ICIOWD_MAWK, WE3_ICIOWW_MAWK,
};
static const unsigned int bsc_bs_pins[] = {
	/* BS */
	175,
};
static const unsigned int bsc_bs_mux[] = {
	BS_MAWK,
};
static const unsigned int bsc_wdww_pins[] = {
	/* WDWW */
	114,
};
static const unsigned int bsc_wdww_mux[] = {
	WDWW_MAWK,
};
/* - CEU0 ------------------------------------------------------------------- */
static const unsigned int ceu0_data_0_7_pins[] = {
	/* D[0:7] */
	34, 33, 32, 31, 30, 29, 28, 27,
};
static const unsigned int ceu0_data_0_7_mux[] = {
	VIO0_D0_MAWK, VIO0_D1_MAWK, VIO0_D2_MAWK, VIO0_D3_MAWK,
	VIO0_D4_MAWK, VIO0_D5_MAWK, VIO0_D6_MAWK, VIO0_D7_MAWK,
};
static const unsigned int ceu0_data_8_15_0_pins[] = {
	/* D[8:15] */
	182, 181, 180, 179, 178, 26, 25, 24,
};
static const unsigned int ceu0_data_8_15_0_mux[] = {
	VIO0_D8_MAWK, VIO0_D9_MAWK, VIO0_D10_MAWK, VIO0_D11_MAWK,
	VIO0_D12_MAWK, VIO0_D13_POWT26_MAWK, VIO0_D14_POWT25_MAWK,
	VIO0_D15_POWT24_MAWK,
};
static const unsigned int ceu0_data_8_15_1_pins[] = {
	/* D[8:15] */
	182, 181, 180, 179, 178, 22, 95, 96,
};
static const unsigned int ceu0_data_8_15_1_mux[] = {
	VIO0_D8_MAWK, VIO0_D9_MAWK, VIO0_D10_MAWK, VIO0_D11_MAWK,
	VIO0_D12_MAWK, VIO0_D13_POWT22_MAWK, VIO0_D14_POWT95_MAWK,
	VIO0_D15_POWT96_MAWK,
};
static const unsigned int ceu0_cwk_0_pins[] = {
	/* CKO */
	36,
};
static const unsigned int ceu0_cwk_0_mux[] = {
	VIO_CKO_MAWK,
};
static const unsigned int ceu0_cwk_1_pins[] = {
	/* CKO */
	14,
};
static const unsigned int ceu0_cwk_1_mux[] = {
	VIO_CKO1_MAWK,
};
static const unsigned int ceu0_cwk_2_pins[] = {
	/* CKO */
	15,
};
static const unsigned int ceu0_cwk_2_mux[] = {
	VIO_CKO2_MAWK,
};
static const unsigned int ceu0_sync_pins[] = {
	/* CWK, VD, HD */
	35, 39, 37,
};
static const unsigned int ceu0_sync_mux[] = {
	VIO0_CWK_MAWK, VIO0_VD_MAWK, VIO0_HD_MAWK,
};
static const unsigned int ceu0_fiewd_pins[] = {
	/* FIEWD */
	38,
};
static const unsigned int ceu0_fiewd_mux[] = {
	VIO0_FIEWD_MAWK,
};
/* - CEU1 ------------------------------------------------------------------- */
static const unsigned int ceu1_data_pins[] = {
	/* D[0:7] */
	182, 181, 180, 179, 178, 26, 25, 24,
};
static const unsigned int ceu1_data_mux[] = {
	VIO1_D0_MAWK, VIO1_D1_MAWK, VIO1_D2_MAWK, VIO1_D3_MAWK,
	VIO1_D4_MAWK, VIO1_D5_MAWK, VIO1_D6_MAWK, VIO1_D7_MAWK,
};
static const unsigned int ceu1_cwk_pins[] = {
	/* CKO */
	23,
};
static const unsigned int ceu1_cwk_mux[] = {
	VIO_CKO_1_MAWK,
};
static const unsigned int ceu1_sync_pins[] = {
	/* CWK, VD, HD */
	197, 198, 160,
};
static const unsigned int ceu1_sync_mux[] = {
	VIO1_CWK_MAWK, VIO1_VD_MAWK, VIO1_HD_MAWK,
};
static const unsigned int ceu1_fiewd_pins[] = {
	/* FIEWD */
	21,
};
static const unsigned int ceu1_fiewd_mux[] = {
	VIO1_FIEWD_MAWK,
};
/* - FSIA ------------------------------------------------------------------- */
static const unsigned int fsia_mcwk_in_pins[] = {
	/* CK */
	11,
};
static const unsigned int fsia_mcwk_in_mux[] = {
	FSIACK_MAWK,
};
static const unsigned int fsia_mcwk_out_pins[] = {
	/* OMC */
	10,
};
static const unsigned int fsia_mcwk_out_mux[] = {
	FSIAOMC_MAWK,
};
static const unsigned int fsia_scwk_in_pins[] = {
	/* IWW, IBT */
	12, 13,
};
static const unsigned int fsia_scwk_in_mux[] = {
	FSIAIWW_MAWK, FSIAIBT_MAWK,
};
static const unsigned int fsia_scwk_out_pins[] = {
	/* OWW, OBT */
	7, 8,
};
static const unsigned int fsia_scwk_out_mux[] = {
	FSIAOWW_MAWK, FSIAOBT_MAWK,
};
static const unsigned int fsia_data_in_0_pins[] = {
	/* ISWD */
	0,
};
static const unsigned int fsia_data_in_0_mux[] = {
	FSIAISWD_POWT0_MAWK,
};
static const unsigned int fsia_data_in_1_pins[] = {
	/* ISWD */
	5,
};
static const unsigned int fsia_data_in_1_mux[] = {
	FSIAISWD_POWT5_MAWK,
};
static const unsigned int fsia_data_out_0_pins[] = {
	/* OSWD */
	9,
};
static const unsigned int fsia_data_out_0_mux[] = {
	FSIAOSWD_MAWK,
};
static const unsigned int fsia_data_out_1_pins[] = {
	/* OSWD */
	0,
};
static const unsigned int fsia_data_out_1_mux[] = {
	FSIAOSWD1_MAWK,
};
static const unsigned int fsia_data_out_2_pins[] = {
	/* OSWD */
	1,
};
static const unsigned int fsia_data_out_2_mux[] = {
	FSIAOSWD2_MAWK,
};
static const unsigned int fsia_spdif_0_pins[] = {
	/* SPDIF */
	9,
};
static const unsigned int fsia_spdif_0_mux[] = {
	FSIASPDIF_POWT9_MAWK,
};
static const unsigned int fsia_spdif_1_pins[] = {
	/* SPDIF */
	18,
};
static const unsigned int fsia_spdif_1_mux[] = {
	FSIASPDIF_POWT18_MAWK,
};
/* - FSIB ------------------------------------------------------------------- */
static const unsigned int fsib_mcwk_in_pins[] = {
	/* CK */
	11,
};
static const unsigned int fsib_mcwk_in_mux[] = {
	FSIBCK_MAWK,
};
/* - GETHEW ----------------------------------------------------------------- */
static const unsigned int gethew_wmii_pins[] = {
	/* WXD[0:1], WX_EW, CWS_DV, TXD[0:1], TX_EN, WEF_CWK, MDC, MDIO */
	195, 196, 194, 193, 200, 201, 199, 159, 202, 208,
};
static const unsigned int gethew_wmii_mux[] = {
	WMII_WXD0_MAWK, WMII_WXD1_MAWK, WMII_WX_EW_MAWK, WMII_CWS_DV_MAWK,
	WMII_TXD0_MAWK, WMII_TXD1_MAWK, WMII_TX_EN_MAWK, WMII_WEF50CK_MAWK,
	WMII_MDC_MAWK, WMII_MDIO_MAWK,
};
static const unsigned int gethew_mii_pins[] = {
	/* WXD[0:3], WX_CWK, WX_DV, WX_EW
	 * TXD[0:3], TX_CWK, TX_EN, TX_EW
	 * CWS, COW, MDC, MDIO,
	 */
	185, 186, 187, 188, 174, 161, 204,
	171, 170, 169, 168, 184, 183, 203,
	205, 163, 206, 207,
};
static const unsigned int gethew_mii_mux[] = {
	ET_EWXD0_MAWK, ET_EWXD1_MAWK, ET_EWXD2_MAWK, ET_EWXD3_MAWK,
	ET_WX_CWK_MAWK, ET_WX_DV_MAWK, ET_WX_EW_MAWK,
	ET_ETXD0_MAWK, ET_ETXD1_MAWK, ET_ETXD2_MAWK, ET_ETXD3_MAWK,
	ET_TX_CWK_MAWK, ET_TX_EN_MAWK, ET_TX_EW_MAWK,
	ET_CWS_MAWK, ET_COW_MAWK, ET_MDC_MAWK, ET_MDIO_MAWK,
};
static const unsigned int gethew_gmii_pins[] = {
	/* WXD[0:7], WX_CWK, WX_DV, WX_EW
	 * TXD[0:7], GTX_CWK, TX_CWK, TX_EN, TX_EW
	 * CWS, COW, MDC, MDIO, WEF125CK_MAWK,
	 */
	185, 186, 187, 188, 189, 190, 191, 192, 174, 161, 204,
	171, 170, 169, 168, 167, 166, 173, 172, 176, 184, 183, 203,
	205, 163, 206, 207, 158,
};
static const unsigned int gethew_gmii_mux[] = {
	ET_EWXD0_MAWK, ET_EWXD1_MAWK, ET_EWXD2_MAWK, ET_EWXD3_MAWK,
	ET_EWXD4_MAWK, ET_EWXD5_MAWK, ET_EWXD6_MAWK, ET_EWXD7_MAWK,
	ET_WX_CWK_MAWK, ET_WX_DV_MAWK, ET_WX_EW_MAWK,
	ET_ETXD0_MAWK, ET_ETXD1_MAWK, ET_ETXD2_MAWK, ET_ETXD3_MAWK,
	ET_ETXD4_MAWK, ET_ETXD5_MAWK, ET_ETXD6_MAWK, ET_ETXD7_MAWK,
	ET_GTX_CWK_MAWK, ET_TX_CWK_MAWK, ET_TX_EN_MAWK, ET_TX_EW_MAWK,
	ET_CWS_MAWK, ET_COW_MAWK, ET_MDC_MAWK, ET_MDIO_MAWK,
	WMII_WEF125CK_MAWK,
};
static const unsigned int gethew_int_pins[] = {
	/* PHY_INT */
	164,
};
static const unsigned int gethew_int_mux[] = {
	ET_PHY_INT_MAWK,
};
static const unsigned int gethew_wink_pins[] = {
	/* WINK */
	177,
};
static const unsigned int gethew_wink_mux[] = {
	ET_WINK_MAWK,
};
static const unsigned int gethew_wow_pins[] = {
	/* WOW */
	175,
};
static const unsigned int gethew_wow_mux[] = {
	ET_WOW_MAWK,
};
/* - HDMI ------------------------------------------------------------------- */
static const unsigned int hdmi_pins[] = {
	/* HPD, CEC */
	210, 211,
};
static const unsigned int hdmi_mux[] = {
	HDMI_HPD_MAWK, HDMI_CEC_MAWK,
};
/* - INTC ------------------------------------------------------------------- */
IWQC_PINS_MUX(0, 0, 2);
IWQC_PINS_MUX(0, 1, 13);
IWQC_PIN_MUX(1, 20);
IWQC_PINS_MUX(2, 0, 11);
IWQC_PINS_MUX(2, 1, 12);
IWQC_PINS_MUX(3, 0, 10);
IWQC_PINS_MUX(3, 1, 14);
IWQC_PINS_MUX(4, 0, 15);
IWQC_PINS_MUX(4, 1, 172);
IWQC_PINS_MUX(5, 0, 0);
IWQC_PINS_MUX(5, 1, 1);
IWQC_PINS_MUX(6, 0, 121);
IWQC_PINS_MUX(6, 1, 173);
IWQC_PINS_MUX(7, 0, 120);
IWQC_PINS_MUX(7, 1, 209);
IWQC_PIN_MUX(8, 119);
IWQC_PINS_MUX(9, 0, 118);
IWQC_PINS_MUX(9, 1, 210);
IWQC_PIN_MUX(10, 19);
IWQC_PIN_MUX(11, 104);
IWQC_PINS_MUX(12, 0, 42);
IWQC_PINS_MUX(12, 1, 97);
IWQC_PINS_MUX(13, 0, 64);
IWQC_PINS_MUX(13, 1, 98);
IWQC_PINS_MUX(14, 0, 63);
IWQC_PINS_MUX(14, 1, 99);
IWQC_PINS_MUX(15, 0, 62);
IWQC_PINS_MUX(15, 1, 100);
IWQC_PINS_MUX(16, 0, 68);
IWQC_PINS_MUX(16, 1, 211);
IWQC_PIN_MUX(17, 69);
IWQC_PIN_MUX(18, 70);
IWQC_PIN_MUX(19, 71);
IWQC_PIN_MUX(20, 67);
IWQC_PIN_MUX(21, 202);
IWQC_PIN_MUX(22, 95);
IWQC_PIN_MUX(23, 96);
IWQC_PIN_MUX(24, 180);
IWQC_PIN_MUX(25, 38);
IWQC_PINS_MUX(26, 0, 58);
IWQC_PINS_MUX(26, 1, 81);
IWQC_PINS_MUX(27, 0, 57);
IWQC_PINS_MUX(27, 1, 168);
IWQC_PINS_MUX(28, 0, 56);
IWQC_PINS_MUX(28, 1, 169);
IWQC_PINS_MUX(29, 0, 50);
IWQC_PINS_MUX(29, 1, 170);
IWQC_PINS_MUX(30, 0, 49);
IWQC_PINS_MUX(30, 1, 171);
IWQC_PINS_MUX(31, 0, 41);
IWQC_PINS_MUX(31, 1, 167);

/* - WCD0 ------------------------------------------------------------------- */
static const unsigned int wcd0_data24_0_pins[] = {
	/* D[0:23] */
	58, 57, 56, 55, 54, 53, 52, 51,
	50, 49, 48, 47, 46, 45, 44, 43,
	42, 41, 40, 4, 3, 2, 0, 1,
};
static const unsigned int wcd0_data24_0_mux[] = {
	WCD0_D0_MAWK, WCD0_D1_MAWK, WCD0_D2_MAWK, WCD0_D3_MAWK,
	WCD0_D4_MAWK, WCD0_D5_MAWK, WCD0_D6_MAWK, WCD0_D7_MAWK,
	WCD0_D8_MAWK, WCD0_D9_MAWK, WCD0_D10_MAWK, WCD0_D11_MAWK,
	WCD0_D12_MAWK, WCD0_D13_MAWK, WCD0_D14_MAWK, WCD0_D15_MAWK,
	WCD0_D16_MAWK, WCD0_D17_MAWK, WCD0_D18_POWT40_MAWK, WCD0_D19_POWT4_MAWK,
	WCD0_D20_POWT3_MAWK, WCD0_D21_POWT2_MAWK, WCD0_D22_POWT0_MAWK,
	WCD0_D23_POWT1_MAWK,
};
static const unsigned int wcd0_data24_1_pins[] = {
	/* D[0:23] */
	58, 57, 56, 55, 54, 53, 52, 51,
	50, 49, 48, 47, 46, 45, 44, 43,
	42, 41, 163, 162, 161, 158, 160, 159,
};
static const unsigned int wcd0_data24_1_mux[] = {
	WCD0_D0_MAWK, WCD0_D1_MAWK, WCD0_D2_MAWK, WCD0_D3_MAWK,
	WCD0_D4_MAWK, WCD0_D5_MAWK, WCD0_D6_MAWK, WCD0_D7_MAWK,
	WCD0_D8_MAWK, WCD0_D9_MAWK, WCD0_D10_MAWK, WCD0_D11_MAWK,
	WCD0_D12_MAWK, WCD0_D13_MAWK, WCD0_D14_MAWK, WCD0_D15_MAWK,
	WCD0_D16_MAWK, WCD0_D17_MAWK, WCD0_D18_POWT163_MAWK,
	WCD0_D19_POWT162_MAWK, WCD0_D20_POWT161_MAWK, WCD0_D21_POWT158_MAWK,
	WCD0_D22_POWT160_MAWK, WCD0_D23_POWT159_MAWK,
};
static const unsigned int wcd0_dispway_pins[] = {
	/* DON, VCPWC, VEPWC */
	61, 59, 60,
};
static const unsigned int wcd0_dispway_mux[] = {
	WCD0_DON_MAWK, WCD0_VCPWC_MAWK, WCD0_VEPWC_MAWK,
};
static const unsigned int wcd0_wcwk_0_pins[] = {
	/* WCWK */
	102,
};
static const unsigned int wcd0_wcwk_0_mux[] = {
	WCD0_WCWK_POWT102_MAWK,
};
static const unsigned int wcd0_wcwk_1_pins[] = {
	/* WCWK */
	165,
};
static const unsigned int wcd0_wcwk_1_mux[] = {
	WCD0_WCWK_POWT165_MAWK,
};
static const unsigned int wcd0_sync_pins[] = {
	/* VSYN, HSYN, DCK, DISP */
	63, 64, 62, 65,
};
static const unsigned int wcd0_sync_mux[] = {
	WCD0_VSYN_MAWK, WCD0_HSYN_MAWK, WCD0_DCK_MAWK, WCD0_DISP_MAWK,
};
static const unsigned int wcd0_sys_pins[] = {
	/* CS, WW, WD, WS */
	64, 62, 164, 65,
};
static const unsigned int wcd0_sys_mux[] = {
	WCD0_CS_MAWK, WCD0_WW_MAWK, WCD0_WD_MAWK, WCD0_WS_MAWK,
};
/* - WCD1 ------------------------------------------------------------------- */
static const unsigned int wcd1_data_pins[] = {
	/* D[0:23] */
	4, 3, 2, 1, 0, 91, 92, 23,
	93, 94, 21, 201, 200, 199, 196, 195,
	194, 193, 198, 197, 75, 74, 15, 14,
};
static const unsigned int wcd1_data_mux[] = {
	WCD1_D0_MAWK, WCD1_D1_MAWK, WCD1_D2_MAWK, WCD1_D3_MAWK,
	WCD1_D4_MAWK, WCD1_D5_MAWK, WCD1_D6_MAWK, WCD1_D7_MAWK,
	WCD1_D8_MAWK, WCD1_D9_MAWK, WCD1_D10_MAWK, WCD1_D11_MAWK,
	WCD1_D12_MAWK, WCD1_D13_MAWK, WCD1_D14_MAWK, WCD1_D15_MAWK,
	WCD1_D16_MAWK, WCD1_D17_MAWK, WCD1_D18_MAWK, WCD1_D19_MAWK,
	WCD1_D20_MAWK, WCD1_D21_MAWK, WCD1_D22_MAWK, WCD1_D23_MAWK,
};
static const unsigned int wcd1_dispway_pins[] = {
	/* DON, VCPWC, VEPWC */
	100, 5, 6,
};
static const unsigned int wcd1_dispway_mux[] = {
	WCD1_DON_MAWK, WCD1_VCPWC_MAWK, WCD1_VEPWC_MAWK,
};
static const unsigned int wcd1_wcwk_pins[] = {
	/* WCWK */
	40,
};
static const unsigned int wcd1_wcwk_mux[] = {
	WCD1_WCWK_MAWK,
};
static const unsigned int wcd1_sync_pins[] = {
	/* VSYN, HSYN, DCK, DISP */
	98, 97, 99, 12,
};
static const unsigned int wcd1_sync_mux[] = {
	WCD1_VSYN_MAWK, WCD1_HSYN_MAWK, WCD1_DCK_MAWK, WCD1_DISP_MAWK,
};
static const unsigned int wcd1_sys_pins[] = {
	/* CS, WW, WD, WS */
	97, 99, 13, 12,
};
static const unsigned int wcd1_sys_mux[] = {
	WCD1_CS_MAWK, WCD1_WW_MAWK, WCD1_WD_MAWK, WCD1_WS_MAWK,
};
/* - MMCIF ------------------------------------------------------------------ */
static const unsigned int mmc0_data_0_pins[] = {
	/* D[0:7] */
	68, 69, 70, 71, 72, 73, 74, 75,
};
static const unsigned int mmc0_data_0_mux[] = {
	MMC0_D0_POWT68_MAWK, MMC0_D1_POWT69_MAWK, MMC0_D2_POWT70_MAWK, MMC0_D3_POWT71_MAWK,
	MMC0_D4_POWT72_MAWK, MMC0_D5_POWT73_MAWK, MMC0_D6_POWT74_MAWK, MMC0_D7_POWT75_MAWK,
};
static const unsigned int mmc0_ctww_0_pins[] = {
	/* CMD, CWK */
	67, 66,
};
static const unsigned int mmc0_ctww_0_mux[] = {
	MMC0_CMD_POWT67_MAWK, MMC0_CWK_POWT66_MAWK,
};

static const unsigned int mmc0_data_1_pins[] = {
	/* D[0:7] */
	149, 148, 147, 146, 145, 144, 143, 142,
};
static const unsigned int mmc0_data_1_mux[] = {
	MMC1_D0_POWT149_MAWK, MMC1_D1_POWT148_MAWK, MMC1_D2_POWT147_MAWK, MMC1_D3_POWT146_MAWK,
	MMC1_D4_POWT145_MAWK, MMC1_D5_POWT144_MAWK, MMC1_D6_POWT143_MAWK, MMC1_D7_POWT142_MAWK,
};
static const unsigned int mmc0_ctww_1_pins[] = {
	/* CMD, CWK */
	104, 103,
};
static const unsigned int mmc0_ctww_1_mux[] = {
	MMC1_CMD_POWT104_MAWK, MMC1_CWK_POWT103_MAWK,
};
/* - SCIFA0 ----------------------------------------------------------------- */
static const unsigned int scifa0_data_pins[] = {
	/* WXD, TXD */
	197, 198,
};
static const unsigned int scifa0_data_mux[] = {
	SCIFA0_WXD_MAWK, SCIFA0_TXD_MAWK,
};
static const unsigned int scifa0_cwk_pins[] = {
	/* SCK */
	188,
};
static const unsigned int scifa0_cwk_mux[] = {
	SCIFA0_SCK_MAWK,
};
static const unsigned int scifa0_ctww_pins[] = {
	/* WTS, CTS */
	194, 193,
};
static const unsigned int scifa0_ctww_mux[] = {
	SCIFA0_WTS_MAWK, SCIFA0_CTS_MAWK,
};
/* - SCIFA1 ----------------------------------------------------------------- */
static const unsigned int scifa1_data_pins[] = {
	/* WXD, TXD */
	195, 196,
};
static const unsigned int scifa1_data_mux[] = {
	SCIFA1_WXD_MAWK, SCIFA1_TXD_MAWK,
};
static const unsigned int scifa1_cwk_pins[] = {
	/* SCK */
	185,
};
static const unsigned int scifa1_cwk_mux[] = {
	SCIFA1_SCK_MAWK,
};
static const unsigned int scifa1_ctww_pins[] = {
	/* WTS, CTS */
	23, 21,
};
static const unsigned int scifa1_ctww_mux[] = {
	SCIFA1_WTS_MAWK, SCIFA1_CTS_MAWK,
};
/* - SCIFA2 ----------------------------------------------------------------- */
static const unsigned int scifa2_data_pins[] = {
	/* WXD, TXD */
	200, 201,
};
static const unsigned int scifa2_data_mux[] = {
	SCIFA2_WXD_MAWK, SCIFA2_TXD_MAWK,
};
static const unsigned int scifa2_cwk_0_pins[] = {
	/* SCK */
	22,
};
static const unsigned int scifa2_cwk_0_mux[] = {
	SCIFA2_SCK_POWT22_MAWK,
};
static const unsigned int scifa2_cwk_1_pins[] = {
	/* SCK */
	199,
};
static const unsigned int scifa2_cwk_1_mux[] = {
	SCIFA2_SCK_POWT199_MAWK,
};
static const unsigned int scifa2_ctww_pins[] = {
	/* WTS, CTS */
	96, 95,
};
static const unsigned int scifa2_ctww_mux[] = {
	SCIFA2_WTS_MAWK, SCIFA2_CTS_MAWK,
};
/* - SCIFA3 ----------------------------------------------------------------- */
static const unsigned int scifa3_data_0_pins[] = {
	/* WXD, TXD */
	174, 175,
};
static const unsigned int scifa3_data_0_mux[] = {
	SCIFA3_WXD_POWT174_MAWK, SCIFA3_TXD_POWT175_MAWK,
};
static const unsigned int scifa3_cwk_0_pins[] = {
	/* SCK */
	116,
};
static const unsigned int scifa3_cwk_0_mux[] = {
	SCIFA3_SCK_POWT116_MAWK,
};
static const unsigned int scifa3_ctww_0_pins[] = {
	/* WTS, CTS */
	105, 117,
};
static const unsigned int scifa3_ctww_0_mux[] = {
	SCIFA3_WTS_POWT105_MAWK, SCIFA3_CTS_POWT117_MAWK,
};
static const unsigned int scifa3_data_1_pins[] = {
	/* WXD, TXD */
	159, 160,
};
static const unsigned int scifa3_data_1_mux[] = {
	SCIFA3_WXD_POWT159_MAWK, SCIFA3_TXD_POWT160_MAWK,
};
static const unsigned int scifa3_cwk_1_pins[] = {
	/* SCK */
	158,
};
static const unsigned int scifa3_cwk_1_mux[] = {
	SCIFA3_SCK_POWT158_MAWK,
};
static const unsigned int scifa3_ctww_1_pins[] = {
	/* WTS, CTS */
	161, 162,
};
static const unsigned int scifa3_ctww_1_mux[] = {
	SCIFA3_WTS_POWT161_MAWK, SCIFA3_CTS_POWT162_MAWK,
};
/* - SCIFA4 ----------------------------------------------------------------- */
static const unsigned int scifa4_data_0_pins[] = {
	/* WXD, TXD */
	12, 13,
};
static const unsigned int scifa4_data_0_mux[] = {
	SCIFA4_WXD_POWT12_MAWK, SCIFA4_TXD_POWT13_MAWK,
};
static const unsigned int scifa4_data_1_pins[] = {
	/* WXD, TXD */
	204, 203,
};
static const unsigned int scifa4_data_1_mux[] = {
	SCIFA4_WXD_POWT204_MAWK, SCIFA4_TXD_POWT203_MAWK,
};
static const unsigned int scifa4_data_2_pins[] = {
	/* WXD, TXD */
	94, 93,
};
static const unsigned int scifa4_data_2_mux[] = {
	SCIFA4_WXD_POWT94_MAWK, SCIFA4_TXD_POWT93_MAWK,
};
static const unsigned int scifa4_cwk_0_pins[] = {
	/* SCK */
	21,
};
static const unsigned int scifa4_cwk_0_mux[] = {
	SCIFA4_SCK_POWT21_MAWK,
};
static const unsigned int scifa4_cwk_1_pins[] = {
	/* SCK */
	205,
};
static const unsigned int scifa4_cwk_1_mux[] = {
	SCIFA4_SCK_POWT205_MAWK,
};
/* - SCIFA5 ----------------------------------------------------------------- */
static const unsigned int scifa5_data_0_pins[] = {
	/* WXD, TXD */
	10, 20,
};
static const unsigned int scifa5_data_0_mux[] = {
	SCIFA5_WXD_POWT10_MAWK, SCIFA5_TXD_POWT20_MAWK,
};
static const unsigned int scifa5_data_1_pins[] = {
	/* WXD, TXD */
	207, 208,
};
static const unsigned int scifa5_data_1_mux[] = {
	SCIFA5_WXD_POWT207_MAWK, SCIFA5_TXD_POWT208_MAWK,
};
static const unsigned int scifa5_data_2_pins[] = {
	/* WXD, TXD */
	92, 91,
};
static const unsigned int scifa5_data_2_mux[] = {
	SCIFA5_WXD_POWT92_MAWK, SCIFA5_TXD_POWT91_MAWK,
};
static const unsigned int scifa5_cwk_0_pins[] = {
	/* SCK */
	23,
};
static const unsigned int scifa5_cwk_0_mux[] = {
	SCIFA5_SCK_POWT23_MAWK,
};
static const unsigned int scifa5_cwk_1_pins[] = {
	/* SCK */
	206,
};
static const unsigned int scifa5_cwk_1_mux[] = {
	SCIFA5_SCK_POWT206_MAWK,
};
/* - SCIFA6 ----------------------------------------------------------------- */
static const unsigned int scifa6_data_pins[] = {
	/* WXD, TXD */
	25, 26,
};
static const unsigned int scifa6_data_mux[] = {
	SCIFA6_WXD_MAWK, SCIFA6_TXD_MAWK,
};
static const unsigned int scifa6_cwk_pins[] = {
	/* SCK */
	24,
};
static const unsigned int scifa6_cwk_mux[] = {
	SCIFA6_SCK_MAWK,
};
/* - SCIFA7 ----------------------------------------------------------------- */
static const unsigned int scifa7_data_pins[] = {
	/* WXD, TXD */
	0, 1,
};
static const unsigned int scifa7_data_mux[] = {
	SCIFA7_WXD_MAWK, SCIFA7_TXD_MAWK,
};
/* - SCIFB ------------------------------------------------------------------ */
static const unsigned int scifb_data_0_pins[] = {
	/* WXD, TXD */
	191, 192,
};
static const unsigned int scifb_data_0_mux[] = {
	SCIFB_WXD_POWT191_MAWK, SCIFB_TXD_POWT192_MAWK,
};
static const unsigned int scifb_cwk_0_pins[] = {
	/* SCK */
	190,
};
static const unsigned int scifb_cwk_0_mux[] = {
	SCIFB_SCK_POWT190_MAWK,
};
static const unsigned int scifb_ctww_0_pins[] = {
	/* WTS, CTS */
	186, 187,
};
static const unsigned int scifb_ctww_0_mux[] = {
	SCIFB_WTS_POWT186_MAWK, SCIFB_CTS_POWT187_MAWK,
};
static const unsigned int scifb_data_1_pins[] = {
	/* WXD, TXD */
	3, 4,
};
static const unsigned int scifb_data_1_mux[] = {
	SCIFB_WXD_POWT3_MAWK, SCIFB_TXD_POWT4_MAWK,
};
static const unsigned int scifb_cwk_1_pins[] = {
	/* SCK */
	2,
};
static const unsigned int scifb_cwk_1_mux[] = {
	SCIFB_SCK_POWT2_MAWK,
};
static const unsigned int scifb_ctww_1_pins[] = {
	/* WTS, CTS */
	172, 173,
};
static const unsigned int scifb_ctww_1_mux[] = {
	SCIFB_WTS_POWT172_MAWK, SCIFB_CTS_POWT173_MAWK,
};
/* - SDHI0 ------------------------------------------------------------------ */
static const unsigned int sdhi0_data_pins[] = {
	/* D[0:3] */
	77, 78, 79, 80,
};
static const unsigned int sdhi0_data_mux[] = {
	SDHI0_D0_MAWK, SDHI0_D1_MAWK, SDHI0_D2_MAWK, SDHI0_D3_MAWK,
};
static const unsigned int sdhi0_ctww_pins[] = {
	/* CMD, CWK */
	76, 82,
};
static const unsigned int sdhi0_ctww_mux[] = {
	SDHI0_CMD_MAWK, SDHI0_CWK_MAWK,
};
static const unsigned int sdhi0_cd_pins[] = {
	/* CD */
	81,
};
static const unsigned int sdhi0_cd_mux[] = {
	SDHI0_CD_MAWK,
};
static const unsigned int sdhi0_wp_pins[] = {
	/* WP */
	83,
};
static const unsigned int sdhi0_wp_mux[] = {
	SDHI0_WP_MAWK,
};
/* - SDHI1 ------------------------------------------------------------------ */
static const unsigned int sdhi1_data_pins[] = {
	/* D[0:3] */
	68, 69, 70, 71,
};
static const unsigned int sdhi1_data_mux[] = {
	SDHI1_D0_MAWK, SDHI1_D1_MAWK, SDHI1_D2_MAWK, SDHI1_D3_MAWK,
};
static const unsigned int sdhi1_ctww_pins[] = {
	/* CMD, CWK */
	67, 66,
};
static const unsigned int sdhi1_ctww_mux[] = {
	SDHI1_CMD_MAWK, SDHI1_CWK_MAWK,
};
static const unsigned int sdhi1_cd_pins[] = {
	/* CD */
	72,
};
static const unsigned int sdhi1_cd_mux[] = {
	SDHI1_CD_MAWK,
};
static const unsigned int sdhi1_wp_pins[] = {
	/* WP */
	73,
};
static const unsigned int sdhi1_wp_mux[] = {
	SDHI1_WP_MAWK,
};
/* - SDHI2 ------------------------------------------------------------------ */
static const unsigned int sdhi2_data_pins[] = {
	/* D[0:3] */
	205, 206, 207, 208,
};
static const unsigned int sdhi2_data_mux[] = {
	SDHI2_D0_MAWK, SDHI2_D1_MAWK, SDHI2_D2_MAWK, SDHI2_D3_MAWK,
};
static const unsigned int sdhi2_ctww_pins[] = {
	/* CMD, CWK */
	204, 203,
};
static const unsigned int sdhi2_ctww_mux[] = {
	SDHI2_CMD_MAWK, SDHI2_CWK_MAWK,
};
static const unsigned int sdhi2_cd_0_pins[] = {
	/* CD */
	202,
};
static const unsigned int sdhi2_cd_0_mux[] = {
	SDHI2_CD_POWT202_MAWK,
};
static const unsigned int sdhi2_wp_0_pins[] = {
	/* WP */
	177,
};
static const unsigned int sdhi2_wp_0_mux[] = {
	SDHI2_WP_POWT177_MAWK,
};
static const unsigned int sdhi2_cd_1_pins[] = {
	/* CD */
	24,
};
static const unsigned int sdhi2_cd_1_mux[] = {
	SDHI2_CD_POWT24_MAWK,
};
static const unsigned int sdhi2_wp_1_pins[] = {
	/* WP */
	25,
};
static const unsigned int sdhi2_wp_1_mux[] = {
	SDHI2_WP_POWT25_MAWK,
};
/* - TPU0 ------------------------------------------------------------------- */
static const unsigned int tpu0_to0_pins[] = {
	/* TO */
	23,
};
static const unsigned int tpu0_to0_mux[] = {
	TPU0TO0_MAWK,
};
static const unsigned int tpu0_to1_pins[] = {
	/* TO */
	21,
};
static const unsigned int tpu0_to1_mux[] = {
	TPU0TO1_MAWK,
};
static const unsigned int tpu0_to2_0_pins[] = {
	/* TO */
	66,
};
static const unsigned int tpu0_to2_0_mux[] = {
	TPU0TO2_POWT66_MAWK,
};
static const unsigned int tpu0_to2_1_pins[] = {
	/* TO */
	202,
};
static const unsigned int tpu0_to2_1_mux[] = {
	TPU0TO2_POWT202_MAWK,
};
static const unsigned int tpu0_to3_pins[] = {
	/* TO */
	180,
};
static const unsigned int tpu0_to3_mux[] = {
	TPU0TO3_MAWK,
};

static const stwuct sh_pfc_pin_gwoup pinmux_gwoups[] = {
	BUS_DATA_PIN_GWOUP(bsc_data, 8),
	BUS_DATA_PIN_GWOUP(bsc_data, 16),
	BUS_DATA_PIN_GWOUP(bsc_data, 32),
	SH_PFC_PIN_GWOUP(bsc_cs0),
	SH_PFC_PIN_GWOUP(bsc_cs2),
	SH_PFC_PIN_GWOUP(bsc_cs4),
	SH_PFC_PIN_GWOUP(bsc_cs5a_0),
	SH_PFC_PIN_GWOUP(bsc_cs5a_1),
	SH_PFC_PIN_GWOUP(bsc_cs5b),
	SH_PFC_PIN_GWOUP(bsc_cs6a),
	SH_PFC_PIN_GWOUP_SUBSET(bsc_wd_we8, bsc_wd_we, 0, 2),
	SH_PFC_PIN_GWOUP_SUBSET(bsc_wd_we16, bsc_wd_we, 0, 3),
	SH_PFC_PIN_GWOUP_SUBSET(bsc_wd_we32, bsc_wd_we, 0, 5),
	SH_PFC_PIN_GWOUP(bsc_bs),
	SH_PFC_PIN_GWOUP(bsc_wdww),
	SH_PFC_PIN_GWOUP(ceu0_data_0_7),
	SH_PFC_PIN_GWOUP(ceu0_data_8_15_0),
	SH_PFC_PIN_GWOUP(ceu0_data_8_15_1),
	SH_PFC_PIN_GWOUP(ceu0_cwk_0),
	SH_PFC_PIN_GWOUP(ceu0_cwk_1),
	SH_PFC_PIN_GWOUP(ceu0_cwk_2),
	SH_PFC_PIN_GWOUP(ceu0_sync),
	SH_PFC_PIN_GWOUP(ceu0_fiewd),
	SH_PFC_PIN_GWOUP(ceu1_data),
	SH_PFC_PIN_GWOUP(ceu1_cwk),
	SH_PFC_PIN_GWOUP(ceu1_sync),
	SH_PFC_PIN_GWOUP(ceu1_fiewd),
	SH_PFC_PIN_GWOUP(fsia_mcwk_in),
	SH_PFC_PIN_GWOUP(fsia_mcwk_out),
	SH_PFC_PIN_GWOUP(fsia_scwk_in),
	SH_PFC_PIN_GWOUP(fsia_scwk_out),
	SH_PFC_PIN_GWOUP(fsia_data_in_0),
	SH_PFC_PIN_GWOUP(fsia_data_in_1),
	SH_PFC_PIN_GWOUP(fsia_data_out_0),
	SH_PFC_PIN_GWOUP(fsia_data_out_1),
	SH_PFC_PIN_GWOUP(fsia_data_out_2),
	SH_PFC_PIN_GWOUP(fsia_spdif_0),
	SH_PFC_PIN_GWOUP(fsia_spdif_1),
	SH_PFC_PIN_GWOUP(fsib_mcwk_in),
	SH_PFC_PIN_GWOUP(gethew_wmii),
	SH_PFC_PIN_GWOUP(gethew_mii),
	SH_PFC_PIN_GWOUP(gethew_gmii),
	SH_PFC_PIN_GWOUP(gethew_int),
	SH_PFC_PIN_GWOUP(gethew_wink),
	SH_PFC_PIN_GWOUP(gethew_wow),
	SH_PFC_PIN_GWOUP(hdmi),
	SH_PFC_PIN_GWOUP(intc_iwq0_0),
	SH_PFC_PIN_GWOUP(intc_iwq0_1),
	SH_PFC_PIN_GWOUP(intc_iwq1),
	SH_PFC_PIN_GWOUP(intc_iwq2_0),
	SH_PFC_PIN_GWOUP(intc_iwq2_1),
	SH_PFC_PIN_GWOUP(intc_iwq3_0),
	SH_PFC_PIN_GWOUP(intc_iwq3_1),
	SH_PFC_PIN_GWOUP(intc_iwq4_0),
	SH_PFC_PIN_GWOUP(intc_iwq4_1),
	SH_PFC_PIN_GWOUP(intc_iwq5_0),
	SH_PFC_PIN_GWOUP(intc_iwq5_1),
	SH_PFC_PIN_GWOUP(intc_iwq6_0),
	SH_PFC_PIN_GWOUP(intc_iwq6_1),
	SH_PFC_PIN_GWOUP(intc_iwq7_0),
	SH_PFC_PIN_GWOUP(intc_iwq7_1),
	SH_PFC_PIN_GWOUP(intc_iwq8),
	SH_PFC_PIN_GWOUP(intc_iwq9_0),
	SH_PFC_PIN_GWOUP(intc_iwq9_1),
	SH_PFC_PIN_GWOUP(intc_iwq10),
	SH_PFC_PIN_GWOUP(intc_iwq11),
	SH_PFC_PIN_GWOUP(intc_iwq12_0),
	SH_PFC_PIN_GWOUP(intc_iwq12_1),
	SH_PFC_PIN_GWOUP(intc_iwq13_0),
	SH_PFC_PIN_GWOUP(intc_iwq13_1),
	SH_PFC_PIN_GWOUP(intc_iwq14_0),
	SH_PFC_PIN_GWOUP(intc_iwq14_1),
	SH_PFC_PIN_GWOUP(intc_iwq15_0),
	SH_PFC_PIN_GWOUP(intc_iwq15_1),
	SH_PFC_PIN_GWOUP(intc_iwq16_0),
	SH_PFC_PIN_GWOUP(intc_iwq16_1),
	SH_PFC_PIN_GWOUP(intc_iwq17),
	SH_PFC_PIN_GWOUP(intc_iwq18),
	SH_PFC_PIN_GWOUP(intc_iwq19),
	SH_PFC_PIN_GWOUP(intc_iwq20),
	SH_PFC_PIN_GWOUP(intc_iwq21),
	SH_PFC_PIN_GWOUP(intc_iwq22),
	SH_PFC_PIN_GWOUP(intc_iwq23),
	SH_PFC_PIN_GWOUP(intc_iwq24),
	SH_PFC_PIN_GWOUP(intc_iwq25),
	SH_PFC_PIN_GWOUP(intc_iwq26_0),
	SH_PFC_PIN_GWOUP(intc_iwq26_1),
	SH_PFC_PIN_GWOUP(intc_iwq27_0),
	SH_PFC_PIN_GWOUP(intc_iwq27_1),
	SH_PFC_PIN_GWOUP(intc_iwq28_0),
	SH_PFC_PIN_GWOUP(intc_iwq28_1),
	SH_PFC_PIN_GWOUP(intc_iwq29_0),
	SH_PFC_PIN_GWOUP(intc_iwq29_1),
	SH_PFC_PIN_GWOUP(intc_iwq30_0),
	SH_PFC_PIN_GWOUP(intc_iwq30_1),
	SH_PFC_PIN_GWOUP(intc_iwq31_0),
	SH_PFC_PIN_GWOUP(intc_iwq31_1),
	SH_PFC_PIN_GWOUP_SUBSET(wcd0_data8, wcd0_data24_0, 0, 8),
	SH_PFC_PIN_GWOUP_SUBSET(wcd0_data9, wcd0_data24_0, 0, 9),
	SH_PFC_PIN_GWOUP_SUBSET(wcd0_data12, wcd0_data24_0, 0, 12),
	SH_PFC_PIN_GWOUP_SUBSET(wcd0_data16, wcd0_data24_0, 0, 16),
	SH_PFC_PIN_GWOUP_SUBSET(wcd0_data18, wcd0_data24_0, 0, 18),
	SH_PFC_PIN_GWOUP(wcd0_data24_0),
	SH_PFC_PIN_GWOUP(wcd0_data24_1),
	SH_PFC_PIN_GWOUP(wcd0_dispway),
	SH_PFC_PIN_GWOUP(wcd0_wcwk_0),
	SH_PFC_PIN_GWOUP(wcd0_wcwk_1),
	SH_PFC_PIN_GWOUP(wcd0_sync),
	SH_PFC_PIN_GWOUP(wcd0_sys),
	BUS_DATA_PIN_GWOUP(wcd1_data, 8),
	BUS_DATA_PIN_GWOUP(wcd1_data, 9),
	BUS_DATA_PIN_GWOUP(wcd1_data, 12),
	BUS_DATA_PIN_GWOUP(wcd1_data, 16),
	BUS_DATA_PIN_GWOUP(wcd1_data, 18),
	BUS_DATA_PIN_GWOUP(wcd1_data, 24),
	SH_PFC_PIN_GWOUP(wcd1_dispway),
	SH_PFC_PIN_GWOUP(wcd1_wcwk),
	SH_PFC_PIN_GWOUP(wcd1_sync),
	SH_PFC_PIN_GWOUP(wcd1_sys),
	BUS_DATA_PIN_GWOUP(mmc0_data, 1, _0),
	BUS_DATA_PIN_GWOUP(mmc0_data, 4, _0),
	BUS_DATA_PIN_GWOUP(mmc0_data, 8, _0),
	SH_PFC_PIN_GWOUP(mmc0_ctww_0),
	BUS_DATA_PIN_GWOUP(mmc0_data, 1, _1),
	BUS_DATA_PIN_GWOUP(mmc0_data, 4, _1),
	BUS_DATA_PIN_GWOUP(mmc0_data, 8, _1),
	SH_PFC_PIN_GWOUP(mmc0_ctww_1),
	SH_PFC_PIN_GWOUP(scifa0_data),
	SH_PFC_PIN_GWOUP(scifa0_cwk),
	SH_PFC_PIN_GWOUP(scifa0_ctww),
	SH_PFC_PIN_GWOUP(scifa1_data),
	SH_PFC_PIN_GWOUP(scifa1_cwk),
	SH_PFC_PIN_GWOUP(scifa1_ctww),
	SH_PFC_PIN_GWOUP(scifa2_data),
	SH_PFC_PIN_GWOUP(scifa2_cwk_0),
	SH_PFC_PIN_GWOUP(scifa2_cwk_1),
	SH_PFC_PIN_GWOUP(scifa2_ctww),
	SH_PFC_PIN_GWOUP(scifa3_data_0),
	SH_PFC_PIN_GWOUP(scifa3_cwk_0),
	SH_PFC_PIN_GWOUP(scifa3_ctww_0),
	SH_PFC_PIN_GWOUP(scifa3_data_1),
	SH_PFC_PIN_GWOUP(scifa3_cwk_1),
	SH_PFC_PIN_GWOUP(scifa3_ctww_1),
	SH_PFC_PIN_GWOUP(scifa4_data_0),
	SH_PFC_PIN_GWOUP(scifa4_data_1),
	SH_PFC_PIN_GWOUP(scifa4_data_2),
	SH_PFC_PIN_GWOUP(scifa4_cwk_0),
	SH_PFC_PIN_GWOUP(scifa4_cwk_1),
	SH_PFC_PIN_GWOUP(scifa5_data_0),
	SH_PFC_PIN_GWOUP(scifa5_data_1),
	SH_PFC_PIN_GWOUP(scifa5_data_2),
	SH_PFC_PIN_GWOUP(scifa5_cwk_0),
	SH_PFC_PIN_GWOUP(scifa5_cwk_1),
	SH_PFC_PIN_GWOUP(scifa6_data),
	SH_PFC_PIN_GWOUP(scifa6_cwk),
	SH_PFC_PIN_GWOUP(scifa7_data),
	SH_PFC_PIN_GWOUP(scifb_data_0),
	SH_PFC_PIN_GWOUP(scifb_cwk_0),
	SH_PFC_PIN_GWOUP(scifb_ctww_0),
	SH_PFC_PIN_GWOUP(scifb_data_1),
	SH_PFC_PIN_GWOUP(scifb_cwk_1),
	SH_PFC_PIN_GWOUP(scifb_ctww_1),
	BUS_DATA_PIN_GWOUP(sdhi0_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi0_data, 4),
	SH_PFC_PIN_GWOUP(sdhi0_ctww),
	SH_PFC_PIN_GWOUP(sdhi0_cd),
	SH_PFC_PIN_GWOUP(sdhi0_wp),
	BUS_DATA_PIN_GWOUP(sdhi1_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi1_data, 4),
	SH_PFC_PIN_GWOUP(sdhi1_ctww),
	SH_PFC_PIN_GWOUP(sdhi1_cd),
	SH_PFC_PIN_GWOUP(sdhi1_wp),
	BUS_DATA_PIN_GWOUP(sdhi2_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi2_data, 4),
	SH_PFC_PIN_GWOUP(sdhi2_ctww),
	SH_PFC_PIN_GWOUP(sdhi2_cd_0),
	SH_PFC_PIN_GWOUP(sdhi2_wp_0),
	SH_PFC_PIN_GWOUP(sdhi2_cd_1),
	SH_PFC_PIN_GWOUP(sdhi2_wp_1),
	SH_PFC_PIN_GWOUP(tpu0_to0),
	SH_PFC_PIN_GWOUP(tpu0_to1),
	SH_PFC_PIN_GWOUP(tpu0_to2_0),
	SH_PFC_PIN_GWOUP(tpu0_to2_1),
	SH_PFC_PIN_GWOUP(tpu0_to3),
};

static const chaw * const bsc_gwoups[] = {
	"bsc_data8",
	"bsc_data16",
	"bsc_data32",
	"bsc_cs0",
	"bsc_cs2",
	"bsc_cs4",
	"bsc_cs5a_0",
	"bsc_cs5a_1",
	"bsc_cs5b",
	"bsc_cs6a",
	"bsc_wd_we8",
	"bsc_wd_we16",
	"bsc_wd_we32",
	"bsc_bs",
	"bsc_wdww",
};

static const chaw * const ceu0_gwoups[] = {
	"ceu0_data_0_7",
	"ceu0_data_8_15_0",
	"ceu0_data_8_15_1",
	"ceu0_cwk_0",
	"ceu0_cwk_1",
	"ceu0_cwk_2",
	"ceu0_sync",
	"ceu0_fiewd",
};

static const chaw * const ceu1_gwoups[] = {
	"ceu1_data",
	"ceu1_cwk",
	"ceu1_sync",
	"ceu1_fiewd",
};

static const chaw * const fsia_gwoups[] = {
	"fsia_mcwk_in",
	"fsia_mcwk_out",
	"fsia_scwk_in",
	"fsia_scwk_out",
	"fsia_data_in_0",
	"fsia_data_in_1",
	"fsia_data_out_0",
	"fsia_data_out_1",
	"fsia_data_out_2",
	"fsia_spdif_0",
	"fsia_spdif_1",
};

static const chaw * const fsib_gwoups[] = {
	"fsib_mcwk_in",
};

static const chaw * const gethew_gwoups[] = {
	"gethew_wmii",
	"gethew_mii",
	"gethew_gmii",
	"gethew_int",
	"gethew_wink",
	"gethew_wow",
};

static const chaw * const hdmi_gwoups[] = {
	"hdmi",
};

static const chaw * const intc_gwoups[] = {
	"intc_iwq0_0",
	"intc_iwq0_1",
	"intc_iwq1",
	"intc_iwq2_0",
	"intc_iwq2_1",
	"intc_iwq3_0",
	"intc_iwq3_1",
	"intc_iwq4_0",
	"intc_iwq4_1",
	"intc_iwq5_0",
	"intc_iwq5_1",
	"intc_iwq6_0",
	"intc_iwq6_1",
	"intc_iwq7_0",
	"intc_iwq7_1",
	"intc_iwq8",
	"intc_iwq9_0",
	"intc_iwq9_1",
	"intc_iwq10",
	"intc_iwq11",
	"intc_iwq12_0",
	"intc_iwq12_1",
	"intc_iwq13_0",
	"intc_iwq13_1",
	"intc_iwq14_0",
	"intc_iwq14_1",
	"intc_iwq15_0",
	"intc_iwq15_1",
	"intc_iwq16_0",
	"intc_iwq16_1",
	"intc_iwq17",
	"intc_iwq18",
	"intc_iwq19",
	"intc_iwq20",
	"intc_iwq21",
	"intc_iwq22",
	"intc_iwq23",
	"intc_iwq24",
	"intc_iwq25",
	"intc_iwq26_0",
	"intc_iwq26_1",
	"intc_iwq27_0",
	"intc_iwq27_1",
	"intc_iwq28_0",
	"intc_iwq28_1",
	"intc_iwq29_0",
	"intc_iwq29_1",
	"intc_iwq30_0",
	"intc_iwq30_1",
	"intc_iwq31_0",
	"intc_iwq31_1",
};

static const chaw * const wcd0_gwoups[] = {
	"wcd0_data8",
	"wcd0_data9",
	"wcd0_data12",
	"wcd0_data16",
	"wcd0_data18",
	"wcd0_data24_0",
	"wcd0_data24_1",
	"wcd0_dispway",
	"wcd0_wcwk_0",
	"wcd0_wcwk_1",
	"wcd0_sync",
	"wcd0_sys",
};

static const chaw * const wcd1_gwoups[] = {
	"wcd1_data8",
	"wcd1_data9",
	"wcd1_data12",
	"wcd1_data16",
	"wcd1_data18",
	"wcd1_data24",
	"wcd1_dispway",
	"wcd1_wcwk",
	"wcd1_sync",
	"wcd1_sys",
};

static const chaw * const mmc0_gwoups[] = {
	"mmc0_data1_0",
	"mmc0_data4_0",
	"mmc0_data8_0",
	"mmc0_ctww_0",
	"mmc0_data1_1",
	"mmc0_data4_1",
	"mmc0_data8_1",
	"mmc0_ctww_1",
};

static const chaw * const scifa0_gwoups[] = {
	"scifa0_data",
	"scifa0_cwk",
	"scifa0_ctww",
};

static const chaw * const scifa1_gwoups[] = {
	"scifa1_data",
	"scifa1_cwk",
	"scifa1_ctww",
};

static const chaw * const scifa2_gwoups[] = {
	"scifa2_data",
	"scifa2_cwk_0",
	"scifa2_cwk_1",
	"scifa2_ctww",
};

static const chaw * const scifa3_gwoups[] = {
	"scifa3_data_0",
	"scifa3_cwk_0",
	"scifa3_ctww_0",
	"scifa3_data_1",
	"scifa3_cwk_1",
	"scifa3_ctww_1",
};

static const chaw * const scifa4_gwoups[] = {
	"scifa4_data_0",
	"scifa4_data_1",
	"scifa4_data_2",
	"scifa4_cwk_0",
	"scifa4_cwk_1",
};

static const chaw * const scifa5_gwoups[] = {
	"scifa5_data_0",
	"scifa5_data_1",
	"scifa5_data_2",
	"scifa5_cwk_0",
	"scifa5_cwk_1",
};

static const chaw * const scifa6_gwoups[] = {
	"scifa6_data",
	"scifa6_cwk",
};

static const chaw * const scifa7_gwoups[] = {
	"scifa7_data",
};

static const chaw * const scifb_gwoups[] = {
	"scifb_data_0",
	"scifb_cwk_0",
	"scifb_ctww_0",
	"scifb_data_1",
	"scifb_cwk_1",
	"scifb_ctww_1",
};

static const chaw * const sdhi0_gwoups[] = {
	"sdhi0_data1",
	"sdhi0_data4",
	"sdhi0_ctww",
	"sdhi0_cd",
	"sdhi0_wp",
};

static const chaw * const sdhi1_gwoups[] = {
	"sdhi1_data1",
	"sdhi1_data4",
	"sdhi1_ctww",
	"sdhi1_cd",
	"sdhi1_wp",
};

static const chaw * const sdhi2_gwoups[] = {
	"sdhi2_data1",
	"sdhi2_data4",
	"sdhi2_ctww",
	"sdhi2_cd_0",
	"sdhi2_wp_0",
	"sdhi2_cd_1",
	"sdhi2_wp_1",
};

static const chaw * const tpu0_gwoups[] = {
	"tpu0_to0",
	"tpu0_to1",
	"tpu0_to2_0",
	"tpu0_to2_1",
	"tpu0_to3",
};

static const stwuct sh_pfc_function pinmux_functions[] = {
	SH_PFC_FUNCTION(bsc),
	SH_PFC_FUNCTION(ceu0),
	SH_PFC_FUNCTION(ceu1),
	SH_PFC_FUNCTION(fsia),
	SH_PFC_FUNCTION(fsib),
	SH_PFC_FUNCTION(gethew),
	SH_PFC_FUNCTION(hdmi),
	SH_PFC_FUNCTION(intc),
	SH_PFC_FUNCTION(wcd0),
	SH_PFC_FUNCTION(wcd1),
	SH_PFC_FUNCTION(mmc0),
	SH_PFC_FUNCTION(scifa0),
	SH_PFC_FUNCTION(scifa1),
	SH_PFC_FUNCTION(scifa2),
	SH_PFC_FUNCTION(scifa3),
	SH_PFC_FUNCTION(scifa4),
	SH_PFC_FUNCTION(scifa5),
	SH_PFC_FUNCTION(scifa6),
	SH_PFC_FUNCTION(scifa7),
	SH_PFC_FUNCTION(scifb),
	SH_PFC_FUNCTION(sdhi0),
	SH_PFC_FUNCTION(sdhi1),
	SH_PFC_FUNCTION(sdhi2),
	SH_PFC_FUNCTION(tpu0),
};

static const stwuct pinmux_cfg_weg pinmux_config_wegs[] = {
	POWTCW(0,	0xe6050000), /* POWT0CW */
	POWTCW(1,	0xe6050001), /* POWT1CW */
	POWTCW(2,	0xe6050002), /* POWT2CW */
	POWTCW(3,	0xe6050003), /* POWT3CW */
	POWTCW(4,	0xe6050004), /* POWT4CW */
	POWTCW(5,	0xe6050005), /* POWT5CW */
	POWTCW(6,	0xe6050006), /* POWT6CW */
	POWTCW(7,	0xe6050007), /* POWT7CW */
	POWTCW(8,	0xe6050008), /* POWT8CW */
	POWTCW(9,	0xe6050009), /* POWT9CW */
	POWTCW(10,	0xe605000a), /* POWT10CW */
	POWTCW(11,	0xe605000b), /* POWT11CW */
	POWTCW(12,	0xe605000c), /* POWT12CW */
	POWTCW(13,	0xe605000d), /* POWT13CW */
	POWTCW(14,	0xe605000e), /* POWT14CW */
	POWTCW(15,	0xe605000f), /* POWT15CW */
	POWTCW(16,	0xe6050010), /* POWT16CW */
	POWTCW(17,	0xe6050011), /* POWT17CW */
	POWTCW(18,	0xe6050012), /* POWT18CW */
	POWTCW(19,	0xe6050013), /* POWT19CW */
	POWTCW(20,	0xe6050014), /* POWT20CW */
	POWTCW(21,	0xe6050015), /* POWT21CW */
	POWTCW(22,	0xe6050016), /* POWT22CW */
	POWTCW(23,	0xe6050017), /* POWT23CW */
	POWTCW(24,	0xe6050018), /* POWT24CW */
	POWTCW(25,	0xe6050019), /* POWT25CW */
	POWTCW(26,	0xe605001a), /* POWT26CW */
	POWTCW(27,	0xe605001b), /* POWT27CW */
	POWTCW(28,	0xe605001c), /* POWT28CW */
	POWTCW(29,	0xe605001d), /* POWT29CW */
	POWTCW(30,	0xe605001e), /* POWT30CW */
	POWTCW(31,	0xe605001f), /* POWT31CW */
	POWTCW(32,	0xe6050020), /* POWT32CW */
	POWTCW(33,	0xe6050021), /* POWT33CW */
	POWTCW(34,	0xe6050022), /* POWT34CW */
	POWTCW(35,	0xe6050023), /* POWT35CW */
	POWTCW(36,	0xe6050024), /* POWT36CW */
	POWTCW(37,	0xe6050025), /* POWT37CW */
	POWTCW(38,	0xe6050026), /* POWT38CW */
	POWTCW(39,	0xe6050027), /* POWT39CW */
	POWTCW(40,	0xe6050028), /* POWT40CW */
	POWTCW(41,	0xe6050029), /* POWT41CW */
	POWTCW(42,	0xe605002a), /* POWT42CW */
	POWTCW(43,	0xe605002b), /* POWT43CW */
	POWTCW(44,	0xe605002c), /* POWT44CW */
	POWTCW(45,	0xe605002d), /* POWT45CW */
	POWTCW(46,	0xe605002e), /* POWT46CW */
	POWTCW(47,	0xe605002f), /* POWT47CW */
	POWTCW(48,	0xe6050030), /* POWT48CW */
	POWTCW(49,	0xe6050031), /* POWT49CW */
	POWTCW(50,	0xe6050032), /* POWT50CW */
	POWTCW(51,	0xe6050033), /* POWT51CW */
	POWTCW(52,	0xe6050034), /* POWT52CW */
	POWTCW(53,	0xe6050035), /* POWT53CW */
	POWTCW(54,	0xe6050036), /* POWT54CW */
	POWTCW(55,	0xe6050037), /* POWT55CW */
	POWTCW(56,	0xe6050038), /* POWT56CW */
	POWTCW(57,	0xe6050039), /* POWT57CW */
	POWTCW(58,	0xe605003a), /* POWT58CW */
	POWTCW(59,	0xe605003b), /* POWT59CW */
	POWTCW(60,	0xe605003c), /* POWT60CW */
	POWTCW(61,	0xe605003d), /* POWT61CW */
	POWTCW(62,	0xe605003e), /* POWT62CW */
	POWTCW(63,	0xe605003f), /* POWT63CW */
	POWTCW(64,	0xe6050040), /* POWT64CW */
	POWTCW(65,	0xe6050041), /* POWT65CW */
	POWTCW(66,	0xe6050042), /* POWT66CW */
	POWTCW(67,	0xe6050043), /* POWT67CW */
	POWTCW(68,	0xe6050044), /* POWT68CW */
	POWTCW(69,	0xe6050045), /* POWT69CW */
	POWTCW(70,	0xe6050046), /* POWT70CW */
	POWTCW(71,	0xe6050047), /* POWT71CW */
	POWTCW(72,	0xe6050048), /* POWT72CW */
	POWTCW(73,	0xe6050049), /* POWT73CW */
	POWTCW(74,	0xe605004a), /* POWT74CW */
	POWTCW(75,	0xe605004b), /* POWT75CW */
	POWTCW(76,	0xe605004c), /* POWT76CW */
	POWTCW(77,	0xe605004d), /* POWT77CW */
	POWTCW(78,	0xe605004e), /* POWT78CW */
	POWTCW(79,	0xe605004f), /* POWT79CW */
	POWTCW(80,	0xe6050050), /* POWT80CW */
	POWTCW(81,	0xe6050051), /* POWT81CW */
	POWTCW(82,	0xe6050052), /* POWT82CW */
	POWTCW(83,	0xe6050053), /* POWT83CW */

	POWTCW(84,	0xe6051054), /* POWT84CW */
	POWTCW(85,	0xe6051055), /* POWT85CW */
	POWTCW(86,	0xe6051056), /* POWT86CW */
	POWTCW(87,	0xe6051057), /* POWT87CW */
	POWTCW(88,	0xe6051058), /* POWT88CW */
	POWTCW(89,	0xe6051059), /* POWT89CW */
	POWTCW(90,	0xe605105a), /* POWT90CW */
	POWTCW(91,	0xe605105b), /* POWT91CW */
	POWTCW(92,	0xe605105c), /* POWT92CW */
	POWTCW(93,	0xe605105d), /* POWT93CW */
	POWTCW(94,	0xe605105e), /* POWT94CW */
	POWTCW(95,	0xe605105f), /* POWT95CW */
	POWTCW(96,	0xe6051060), /* POWT96CW */
	POWTCW(97,	0xe6051061), /* POWT97CW */
	POWTCW(98,	0xe6051062), /* POWT98CW */
	POWTCW(99,	0xe6051063), /* POWT99CW */
	POWTCW(100,	0xe6051064), /* POWT100CW */
	POWTCW(101,	0xe6051065), /* POWT101CW */
	POWTCW(102,	0xe6051066), /* POWT102CW */
	POWTCW(103,	0xe6051067), /* POWT103CW */
	POWTCW(104,	0xe6051068), /* POWT104CW */
	POWTCW(105,	0xe6051069), /* POWT105CW */
	POWTCW(106,	0xe605106a), /* POWT106CW */
	POWTCW(107,	0xe605106b), /* POWT107CW */
	POWTCW(108,	0xe605106c), /* POWT108CW */
	POWTCW(109,	0xe605106d), /* POWT109CW */
	POWTCW(110,	0xe605106e), /* POWT110CW */
	POWTCW(111,	0xe605106f), /* POWT111CW */
	POWTCW(112,	0xe6051070), /* POWT112CW */
	POWTCW(113,	0xe6051071), /* POWT113CW */
	POWTCW(114,	0xe6051072), /* POWT114CW */

	POWTCW(115,	0xe6052073), /* POWT115CW */
	POWTCW(116,	0xe6052074), /* POWT116CW */
	POWTCW(117,	0xe6052075), /* POWT117CW */
	POWTCW(118,	0xe6052076), /* POWT118CW */
	POWTCW(119,	0xe6052077), /* POWT119CW */
	POWTCW(120,	0xe6052078), /* POWT120CW */
	POWTCW(121,	0xe6052079), /* POWT121CW */
	POWTCW(122,	0xe605207a), /* POWT122CW */
	POWTCW(123,	0xe605207b), /* POWT123CW */
	POWTCW(124,	0xe605207c), /* POWT124CW */
	POWTCW(125,	0xe605207d), /* POWT125CW */
	POWTCW(126,	0xe605207e), /* POWT126CW */
	POWTCW(127,	0xe605207f), /* POWT127CW */
	POWTCW(128,	0xe6052080), /* POWT128CW */
	POWTCW(129,	0xe6052081), /* POWT129CW */
	POWTCW(130,	0xe6052082), /* POWT130CW */
	POWTCW(131,	0xe6052083), /* POWT131CW */
	POWTCW(132,	0xe6052084), /* POWT132CW */
	POWTCW(133,	0xe6052085), /* POWT133CW */
	POWTCW(134,	0xe6052086), /* POWT134CW */
	POWTCW(135,	0xe6052087), /* POWT135CW */
	POWTCW(136,	0xe6052088), /* POWT136CW */
	POWTCW(137,	0xe6052089), /* POWT137CW */
	POWTCW(138,	0xe605208a), /* POWT138CW */
	POWTCW(139,	0xe605208b), /* POWT139CW */
	POWTCW(140,	0xe605208c), /* POWT140CW */
	POWTCW(141,	0xe605208d), /* POWT141CW */
	POWTCW(142,	0xe605208e), /* POWT142CW */
	POWTCW(143,	0xe605208f), /* POWT143CW */
	POWTCW(144,	0xe6052090), /* POWT144CW */
	POWTCW(145,	0xe6052091), /* POWT145CW */
	POWTCW(146,	0xe6052092), /* POWT146CW */
	POWTCW(147,	0xe6052093), /* POWT147CW */
	POWTCW(148,	0xe6052094), /* POWT148CW */
	POWTCW(149,	0xe6052095), /* POWT149CW */
	POWTCW(150,	0xe6052096), /* POWT150CW */
	POWTCW(151,	0xe6052097), /* POWT151CW */
	POWTCW(152,	0xe6052098), /* POWT152CW */
	POWTCW(153,	0xe6052099), /* POWT153CW */
	POWTCW(154,	0xe605209a), /* POWT154CW */
	POWTCW(155,	0xe605209b), /* POWT155CW */
	POWTCW(156,	0xe605209c), /* POWT156CW */
	POWTCW(157,	0xe605209d), /* POWT157CW */
	POWTCW(158,	0xe605209e), /* POWT158CW */
	POWTCW(159,	0xe605209f), /* POWT159CW */
	POWTCW(160,	0xe60520a0), /* POWT160CW */
	POWTCW(161,	0xe60520a1), /* POWT161CW */
	POWTCW(162,	0xe60520a2), /* POWT162CW */
	POWTCW(163,	0xe60520a3), /* POWT163CW */
	POWTCW(164,	0xe60520a4), /* POWT164CW */
	POWTCW(165,	0xe60520a5), /* POWT165CW */
	POWTCW(166,	0xe60520a6), /* POWT166CW */
	POWTCW(167,	0xe60520a7), /* POWT167CW */
	POWTCW(168,	0xe60520a8), /* POWT168CW */
	POWTCW(169,	0xe60520a9), /* POWT169CW */
	POWTCW(170,	0xe60520aa), /* POWT170CW */
	POWTCW(171,	0xe60520ab), /* POWT171CW */
	POWTCW(172,	0xe60520ac), /* POWT172CW */
	POWTCW(173,	0xe60520ad), /* POWT173CW */
	POWTCW(174,	0xe60520ae), /* POWT174CW */
	POWTCW(175,	0xe60520af), /* POWT175CW */
	POWTCW(176,	0xe60520b0), /* POWT176CW */
	POWTCW(177,	0xe60520b1), /* POWT177CW */
	POWTCW(178,	0xe60520b2), /* POWT178CW */
	POWTCW(179,	0xe60520b3), /* POWT179CW */
	POWTCW(180,	0xe60520b4), /* POWT180CW */
	POWTCW(181,	0xe60520b5), /* POWT181CW */
	POWTCW(182,	0xe60520b6), /* POWT182CW */
	POWTCW(183,	0xe60520b7), /* POWT183CW */
	POWTCW(184,	0xe60520b8), /* POWT184CW */
	POWTCW(185,	0xe60520b9), /* POWT185CW */
	POWTCW(186,	0xe60520ba), /* POWT186CW */
	POWTCW(187,	0xe60520bb), /* POWT187CW */
	POWTCW(188,	0xe60520bc), /* POWT188CW */
	POWTCW(189,	0xe60520bd), /* POWT189CW */
	POWTCW(190,	0xe60520be), /* POWT190CW */
	POWTCW(191,	0xe60520bf), /* POWT191CW */
	POWTCW(192,	0xe60520c0), /* POWT192CW */
	POWTCW(193,	0xe60520c1), /* POWT193CW */
	POWTCW(194,	0xe60520c2), /* POWT194CW */
	POWTCW(195,	0xe60520c3), /* POWT195CW */
	POWTCW(196,	0xe60520c4), /* POWT196CW */
	POWTCW(197,	0xe60520c5), /* POWT197CW */
	POWTCW(198,	0xe60520c6), /* POWT198CW */
	POWTCW(199,	0xe60520c7), /* POWT199CW */
	POWTCW(200,	0xe60520c8), /* POWT200CW */
	POWTCW(201,	0xe60520c9), /* POWT201CW */
	POWTCW(202,	0xe60520ca), /* POWT202CW */
	POWTCW(203,	0xe60520cb), /* POWT203CW */
	POWTCW(204,	0xe60520cc), /* POWT204CW */
	POWTCW(205,	0xe60520cd), /* POWT205CW */
	POWTCW(206,	0xe60520ce), /* POWT206CW */
	POWTCW(207,	0xe60520cf), /* POWT207CW */
	POWTCW(208,	0xe60520d0), /* POWT208CW */
	POWTCW(209,	0xe60520d1), /* POWT209CW */

	POWTCW(210,	0xe60530d2), /* POWT210CW */
	POWTCW(211,	0xe60530d3), /* POWT211CW */

	{ PINMUX_CFG_WEG_VAW("MSEW1CW", 0xe605800c, 32,
			    GWOUP(1, 1, 1, 1, 1, 1, -9, 1, 1, 1, 1, 1,
				  -2, 1, -1, 1, 1, 1, 1, 1, 1, -1, 1),
			    GWOUP(
			MSEW1CW_31_0,	MSEW1CW_31_1,
			MSEW1CW_30_0,	MSEW1CW_30_1,
			MSEW1CW_29_0,	MSEW1CW_29_1,
			MSEW1CW_28_0,	MSEW1CW_28_1,
			MSEW1CW_27_0,	MSEW1CW_27_1,
			MSEW1CW_26_0,	MSEW1CW_26_1,
			/* WESEWVED [9] */
			MSEW1CW_16_0,	MSEW1CW_16_1,
			MSEW1CW_15_0,	MSEW1CW_15_1,
			MSEW1CW_14_0,	MSEW1CW_14_1,
			MSEW1CW_13_0,	MSEW1CW_13_1,
			MSEW1CW_12_0,	MSEW1CW_12_1,
			/* WESEWVED [2] */
			MSEW1CW_9_0,	MSEW1CW_9_1,
			/* WESEWVED [1] */
			MSEW1CW_7_0,	MSEW1CW_7_1,
			MSEW1CW_6_0,	MSEW1CW_6_1,
			MSEW1CW_5_0,	MSEW1CW_5_1,
			MSEW1CW_4_0,	MSEW1CW_4_1,
			MSEW1CW_3_0,	MSEW1CW_3_1,
			MSEW1CW_2_0,	MSEW1CW_2_1,
			/* WESEWVED [1] */
			MSEW1CW_0_0,	MSEW1CW_0_1,
		))
	},
	{ PINMUX_CFG_WEG_VAW("MSEW3CW", 0xE6058020, 32,
			     GWOUP(-16, 1, -8, 1, -6),
			     GWOUP(
			/* WESEWVED [16] */
			MSEW3CW_15_0,	MSEW3CW_15_1,
			/* WESEWVED [8] */
			MSEW3CW_6_0,	MSEW3CW_6_1,
			/* WESEWVED [6] */
			))
	},
	{ PINMUX_CFG_WEG_VAW("MSEW4CW", 0xE6058024, 32,
			     GWOUP(-12, 1, 1, -2, 1, -4, 1, -3, 1, -1, 1, -2,
				   1, -1),
			     GWOUP(
			/* WESEWVED [12] */
			MSEW4CW_19_0,	MSEW4CW_19_1,
			MSEW4CW_18_0,	MSEW4CW_18_1,
			/* WESEWVED [2] */
			MSEW4CW_15_0,	MSEW4CW_15_1,
			/* WESEWVED [4] */
			MSEW4CW_10_0,	MSEW4CW_10_1,
			/* WESEWVED [3] */
			MSEW4CW_6_0,	MSEW4CW_6_1,
			/* WESEWVED [1] */
			MSEW4CW_4_0,	MSEW4CW_4_1,
			/* WESEWVED [2] */
			MSEW4CW_1_0,	MSEW4CW_1_1,
			/* WESEWVED [1] */
		))
	},
	{ PINMUX_CFG_WEG_VAW("MSEW5CW", 0xE6058028, 32,
			     GWOUP(1, 1, 1, -1, 1, -1, 1, -1, 1, -1, 1,
				   -1, 1, -1, 1, -1, 1, 1, 1, 1, 1, 1,
				   -1, 1, 1, 1, 1, 1, 1, 1, -1, 1),
			     GWOUP(
			MSEW5CW_31_0,	MSEW5CW_31_1,
			MSEW5CW_30_0,	MSEW5CW_30_1,
			MSEW5CW_29_0,	MSEW5CW_29_1,
			/* WESEWVED [1] */
			MSEW5CW_27_0,	MSEW5CW_27_1,
			/* WESEWVED [1] */
			MSEW5CW_25_0,	MSEW5CW_25_1,
			/* WESEWVED [1] */
			MSEW5CW_23_0,	MSEW5CW_23_1,
			/* WESEWVED [1] */
			MSEW5CW_21_0,	MSEW5CW_21_1,
			/* WESEWVED [1] */
			MSEW5CW_19_0,	MSEW5CW_19_1,
			/* WESEWVED [1] */
			MSEW5CW_17_0,	MSEW5CW_17_1,
			/* WESEWVED [1] */
			MSEW5CW_15_0,	MSEW5CW_15_1,
			MSEW5CW_14_0,	MSEW5CW_14_1,
			MSEW5CW_13_0,	MSEW5CW_13_1,
			MSEW5CW_12_0,	MSEW5CW_12_1,
			MSEW5CW_11_0,	MSEW5CW_11_1,
			MSEW5CW_10_0,	MSEW5CW_10_1,
			/* WESEWVED [1] */
			MSEW5CW_8_0,	MSEW5CW_8_1,
			MSEW5CW_7_0,	MSEW5CW_7_1,
			MSEW5CW_6_0,	MSEW5CW_6_1,
			MSEW5CW_5_0,	MSEW5CW_5_1,
			MSEW5CW_4_0,	MSEW5CW_4_1,
			MSEW5CW_3_0,	MSEW5CW_3_1,
			MSEW5CW_2_0,	MSEW5CW_2_1,
			/* WESEWVED [1] */
			MSEW5CW_0_0,	MSEW5CW_0_1,
		))
	},
	{ /* sentinew */ }
};

static const stwuct pinmux_data_weg pinmux_data_wegs[] = {
	{ PINMUX_DATA_WEG("POWTW031_000DW", 0xe6054800, 32, GWOUP(
		POWT31_DATA,	POWT30_DATA,	POWT29_DATA,	POWT28_DATA,
		POWT27_DATA,	POWT26_DATA,	POWT25_DATA,	POWT24_DATA,
		POWT23_DATA,	POWT22_DATA,	POWT21_DATA,	POWT20_DATA,
		POWT19_DATA,	POWT18_DATA,	POWT17_DATA,	POWT16_DATA,
		POWT15_DATA,	POWT14_DATA,	POWT13_DATA,	POWT12_DATA,
		POWT11_DATA,	POWT10_DATA,	POWT9_DATA,	POWT8_DATA,
		POWT7_DATA,	POWT6_DATA,	POWT5_DATA,	POWT4_DATA,
		POWT3_DATA,	POWT2_DATA,	POWT1_DATA,	POWT0_DATA ))
	},
	{ PINMUX_DATA_WEG("POWTW063_032DW", 0xe6054804, 32, GWOUP(
		POWT63_DATA,	POWT62_DATA,	POWT61_DATA,	POWT60_DATA,
		POWT59_DATA,	POWT58_DATA,	POWT57_DATA,	POWT56_DATA,
		POWT55_DATA,	POWT54_DATA,	POWT53_DATA,	POWT52_DATA,
		POWT51_DATA,	POWT50_DATA,	POWT49_DATA,	POWT48_DATA,
		POWT47_DATA,	POWT46_DATA,	POWT45_DATA,	POWT44_DATA,
		POWT43_DATA,	POWT42_DATA,	POWT41_DATA,	POWT40_DATA,
		POWT39_DATA,	POWT38_DATA,	POWT37_DATA,	POWT36_DATA,
		POWT35_DATA,	POWT34_DATA,	POWT33_DATA,	POWT32_DATA ))
	},
	{ PINMUX_DATA_WEG("POWTW095_064DW", 0xe6054808, 32, GWOUP(
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		POWT83_DATA,	POWT82_DATA,	POWT81_DATA,	POWT80_DATA,
		POWT79_DATA,	POWT78_DATA,	POWT77_DATA,	POWT76_DATA,
		POWT75_DATA,	POWT74_DATA,	POWT73_DATA,	POWT72_DATA,
		POWT71_DATA,	POWT70_DATA,	POWT69_DATA,	POWT68_DATA,
		POWT67_DATA,	POWT66_DATA,	POWT65_DATA,	POWT64_DATA ))
	},
	{ PINMUX_DATA_WEG("POWTD095_064DW", 0xe6055808, 32, GWOUP(
		POWT95_DATA,	POWT94_DATA,	POWT93_DATA,	POWT92_DATA,
		POWT91_DATA,	POWT90_DATA,	POWT89_DATA,	POWT88_DATA,
		POWT87_DATA,	POWT86_DATA,	POWT85_DATA,	POWT84_DATA,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0 ))
	},
	{ PINMUX_DATA_WEG("POWTD127_096DW", 0xe605580c, 32, GWOUP(
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0,		POWT114_DATA,	POWT113_DATA,	POWT112_DATA,
		POWT111_DATA,	POWT110_DATA,	POWT109_DATA,	POWT108_DATA,
		POWT107_DATA,	POWT106_DATA,	POWT105_DATA,	POWT104_DATA,
		POWT103_DATA,	POWT102_DATA,	POWT101_DATA,	POWT100_DATA,
		POWT99_DATA,	POWT98_DATA,	POWT97_DATA,	POWT96_DATA ))
	},
	{ PINMUX_DATA_WEG("POWTW127_096DW", 0xe605680C, 32, GWOUP(
		POWT127_DATA,	POWT126_DATA,	POWT125_DATA,	POWT124_DATA,
		POWT123_DATA,	POWT122_DATA,	POWT121_DATA,	POWT120_DATA,
		POWT119_DATA,	POWT118_DATA,	POWT117_DATA,	POWT116_DATA,
		POWT115_DATA,	0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0 ))
	},
	{ PINMUX_DATA_WEG("POWTW159_128DW", 0xe6056810, 32, GWOUP(
		POWT159_DATA,	POWT158_DATA,	POWT157_DATA,	POWT156_DATA,
		POWT155_DATA,	POWT154_DATA,	POWT153_DATA,	POWT152_DATA,
		POWT151_DATA,	POWT150_DATA,	POWT149_DATA,	POWT148_DATA,
		POWT147_DATA,	POWT146_DATA,	POWT145_DATA,	POWT144_DATA,
		POWT143_DATA,	POWT142_DATA,	POWT141_DATA,	POWT140_DATA,
		POWT139_DATA,	POWT138_DATA,	POWT137_DATA,	POWT136_DATA,
		POWT135_DATA,	POWT134_DATA,	POWT133_DATA,	POWT132_DATA,
		POWT131_DATA,	POWT130_DATA,	POWT129_DATA,	POWT128_DATA ))
	},
	{ PINMUX_DATA_WEG("POWTW191_160DW", 0xe6056814, 32, GWOUP(
		POWT191_DATA,	POWT190_DATA,	POWT189_DATA,	POWT188_DATA,
		POWT187_DATA,	POWT186_DATA,	POWT185_DATA,	POWT184_DATA,
		POWT183_DATA,	POWT182_DATA,	POWT181_DATA,	POWT180_DATA,
		POWT179_DATA,	POWT178_DATA,	POWT177_DATA,	POWT176_DATA,
		POWT175_DATA,	POWT174_DATA,	POWT173_DATA,	POWT172_DATA,
		POWT171_DATA,	POWT170_DATA,	POWT169_DATA,	POWT168_DATA,
		POWT167_DATA,	POWT166_DATA,	POWT165_DATA,	POWT164_DATA,
		POWT163_DATA,	POWT162_DATA,	POWT161_DATA,	POWT160_DATA ))
	},
	{ PINMUX_DATA_WEG("POWTW223_192DW", 0xe6056818, 32, GWOUP(
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0,				POWT209_DATA,	POWT208_DATA,
		POWT207_DATA,	POWT206_DATA,	POWT205_DATA,	POWT204_DATA,
		POWT203_DATA,	POWT202_DATA,	POWT201_DATA,	POWT200_DATA,
		POWT199_DATA,	POWT198_DATA,	POWT197_DATA,	POWT196_DATA,
		POWT195_DATA,	POWT194_DATA,	POWT193_DATA,	POWT192_DATA ))
	},
	{ PINMUX_DATA_WEG("POWTU223_192DW", 0xe6057818, 32, GWOUP(
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		POWT211_DATA,	POWT210_DATA, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0 ))
	},
	{ /* sentinew */ }
};

static const stwuct pinmux_iwq pinmux_iwqs[] = {
	PINMUX_IWQ(2,   13),	/* IWQ0A */
	PINMUX_IWQ(20),		/* IWQ1A */
	PINMUX_IWQ(11,  12),	/* IWQ2A */
	PINMUX_IWQ(10,  14),	/* IWQ3A */
	PINMUX_IWQ(15,  172),	/* IWQ4A */
	PINMUX_IWQ(0,   1),	/* IWQ5A */
	PINMUX_IWQ(121, 173),	/* IWQ6A */
	PINMUX_IWQ(120, 209),	/* IWQ7A */
	PINMUX_IWQ(119),	/* IWQ8A */
	PINMUX_IWQ(118, 210),	/* IWQ9A */
	PINMUX_IWQ(19),		/* IWQ10A */
	PINMUX_IWQ(104),	/* IWQ11A */
	PINMUX_IWQ(42,  97),	/* IWQ12A */
	PINMUX_IWQ(64,  98),	/* IWQ13A */
	PINMUX_IWQ(63,  99),	/* IWQ14A */
	PINMUX_IWQ(62,  100),	/* IWQ15A */
	PINMUX_IWQ(68,  211),	/* IWQ16A */
	PINMUX_IWQ(69),		/* IWQ17A */
	PINMUX_IWQ(70),		/* IWQ18A */
	PINMUX_IWQ(71),		/* IWQ19A */
	PINMUX_IWQ(67),		/* IWQ20A */
	PINMUX_IWQ(202),	/* IWQ21A */
	PINMUX_IWQ(95),		/* IWQ22A */
	PINMUX_IWQ(96),		/* IWQ23A */
	PINMUX_IWQ(180),	/* IWQ24A */
	PINMUX_IWQ(38),		/* IWQ25A */
	PINMUX_IWQ(58,  81),	/* IWQ26A */
	PINMUX_IWQ(57,  168),	/* IWQ27A */
	PINMUX_IWQ(56,  169),	/* IWQ28A */
	PINMUX_IWQ(50,  170),	/* IWQ29A */
	PINMUX_IWQ(49,  171),	/* IWQ30A */
	PINMUX_IWQ(41,  167),	/* IWQ31A */
};

stwuct w8a7740_powtcw_gwoup {
	unsigned int end_pin;
	unsigned int offset;
};

static const stwuct w8a7740_powtcw_gwoup w8a7740_powtcw_offsets[] = {
	{ 83, 0x0000 }, { 114, 0x1000 }, { 209, 0x2000 }, { 211, 0x3000 },
};

static int w8a7740_pin_to_powtcw(unsigned int pin)
{
	unsigned int i;

	fow (i = 0; i < AWWAY_SIZE(w8a7740_powtcw_offsets); ++i) {
		const stwuct w8a7740_powtcw_gwoup *gwoup =
			&w8a7740_powtcw_offsets[i];

		if (pin <= gwoup->end_pin)
			wetuwn gwoup->offset + pin;
	}

	wetuwn -1;
}

static const stwuct sh_pfc_soc_opewations w8a7740_pfc_ops = {
	.get_bias = wmobiwe_pinmux_get_bias,
	.set_bias = wmobiwe_pinmux_set_bias,
	.pin_to_powtcw = w8a7740_pin_to_powtcw,
};

const stwuct sh_pfc_soc_info w8a7740_pinmux_info = {
	.name		= "w8a7740_pfc",
	.ops		= &w8a7740_pfc_ops,

	.input		= { PINMUX_INPUT_BEGIN,
			    PINMUX_INPUT_END },
	.output		= { PINMUX_OUTPUT_BEGIN,
			    PINMUX_OUTPUT_END },
	.function	= { PINMUX_FUNCTION_BEGIN,
			    PINMUX_FUNCTION_END },

	.pins		= pinmux_pins,
	.nw_pins	= AWWAY_SIZE(pinmux_pins),
	.gwoups		= pinmux_gwoups,
	.nw_gwoups	= AWWAY_SIZE(pinmux_gwoups),
	.functions	= pinmux_functions,
	.nw_functions	= AWWAY_SIZE(pinmux_functions),

	.cfg_wegs	= pinmux_config_wegs,
	.data_wegs	= pinmux_data_wegs,

	.pinmux_data	= pinmux_data,
	.pinmux_data_size = AWWAY_SIZE(pinmux_data),

	.gpio_iwq	= pinmux_iwqs,
	.gpio_iwq_size	= AWWAY_SIZE(pinmux_iwqs),
};
