
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _48_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_4)
     9    0.06    0.17    0.44    0.68 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_out.in[2] (net)
                  0.17    0.00    0.68 ^ _21_/C_N (sky130_fd_sc_hd__or4bb_4)
     5    0.01    0.11    0.59    1.27 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.11    0.00    1.27 v _44_/B (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.04    0.22    1.49 v _44_/X (sky130_fd_sc_hd__and4b_2)
                                         _19_ (net)
                  0.04    0.00    1.49 v _45_/A (sky130_fd_sc_hd__buf_2)
     1    0.01    0.04    0.14    1.62 v _45_/X (sky130_fd_sc_hd__buf_2)
                                         _03_ (net)
                  0.04    0.00    1.62 v _49_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11   10.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.22 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.49   slack (MET)


Startpoint: _48_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _48_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_4)
     9    0.06    0.17    0.44    0.68 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_out.in[2] (net)
                  0.17    0.00    0.68 ^ _21_/C_N (sky130_fd_sc_hd__or4bb_4)
     5    0.01    0.11    0.59    1.27 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.11    0.00    1.27 v _40_/B (sky130_fd_sc_hd__and4b_2)
     1    0.02    0.08    0.28    1.54 v _40_/X (sky130_fd_sc_hd__and4b_2)
                                         _16_ (net)
                  0.08    0.00    1.54 v _41_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.10    1.64 v _41_/X (sky130_fd_sc_hd__buf_1)
                                         _02_ (net)
                  0.02    0.00    1.64 v _48_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13   10.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.24 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.24   clock reconvergence pessimism
                         -0.10   10.14   library setup time
                                 10.14   data required time
-----------------------------------------------------------------------------
                                 10.14   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  8.50   slack (MET)


Startpoint: _48_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_4)
     9    0.06    0.17    0.44    0.68 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_out.in[2] (net)
                  0.17    0.00    0.68 ^ _21_/C_N (sky130_fd_sc_hd__or4bb_4)
     5    0.01    0.11    0.59    1.27 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.11    0.00    1.27 v _36_/B (sky130_fd_sc_hd__and4b_1)
     1    0.01    0.07    0.23    1.50 v _36_/X (sky130_fd_sc_hd__and4b_1)
                                         _13_ (net)
                  0.07    0.00    1.50 v _37_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    1.59 v _37_/X (sky130_fd_sc_hd__buf_1)
                                         _01_ (net)
                  0.02    0.00    1.59 v _47_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11   10.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.22 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.10   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.53   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.32    0.56 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.05    0.00    0.56 ^ _20_/A (sky130_fd_sc_hd__buf_6)
    10    0.04    0.08    0.13    0.69 ^ _20_/X (sky130_fd_sc_hd__buf_6)
                                         _04_ (net)
                  0.08    0.00    0.69 ^ _33_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.02    0.04    0.73 v _33_/Y (sky130_fd_sc_hd__nor2_2)
                                         _00_ (net)
                  0.02    0.00    0.73 v _46_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.73   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13   10.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.24 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.24   clock reconvergence pessimism
                         -0.10   10.14   library setup time
                                 10.14   data required time
-----------------------------------------------------------------------------
                                 10.14   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)



worst slack corner Typical: 8.4850
