# MIPS_CPU_Pipelin

An implementation of Pipeline written in VHDL.

32-bit MIPS processor

5 stage pipeline

