

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_3_s'
================================================================
* Date:           Wed Apr  2 21:41:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.885 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       43|       43|  0.172 us|  0.172 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop  |       41|       41|        11|          1|          1|    32|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m189 = alloca i32 1"   --->   Operation 14 'alloca' 'm189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m189"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln368 = br void %fpga_resource_hint.R_Group_loop.45" [FFT.cpp:368]   --->   Operation 80 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%m189_load = load i9 %m189" [FFT.cpp:368]   --->   Operation 81 'load' 'm189_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.62ns)   --->   "%m = add i9 %m189_load, i9 8" [FFT.cpp:368]   --->   Operation 82 'add' 'm' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m189_load, i32 3, i32 7" [FFT.cpp:368]   --->   Operation 83 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i5 %lshr_ln" [FFT.cpp:368]   --->   Operation 84 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 85 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 86 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_d0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.43ns)   --->   "%d0 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 88 'load' 'd0' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_8 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_d0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.43ns)   --->   "%d0_8 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 90 'load' 'd0_8' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 91 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 92 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr"   --->   Operation 93 'muxlogic' 'muxLogicRAMAddr_to_d1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.43ns)   --->   "%d1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 94 'load' 'd1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_25 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr"   --->   Operation 95 'muxlogic' 'muxLogicRAMAddr_to_d1_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.43ns)   --->   "%d1_25 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 96 'load' 'd1_25' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 97 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 98 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 99 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 100 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 101 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 102 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 103 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 104 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 105 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 106 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 107 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 108 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr"   --->   Operation 109 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 110 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr"   --->   Operation 111 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 112 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr"   --->   Operation 113 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 114 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr"   --->   Operation 115 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 116 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr"   --->   Operation 117 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 118 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_26 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr"   --->   Operation 119 'muxlogic' 'muxLogicRAMAddr_to_d1_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (0.43ns)   --->   "%d1_26 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 120 'load' 'd1_26' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr"   --->   Operation 121 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 122 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr"   --->   Operation 123 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 124 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr"   --->   Operation 125 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 126 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr"   --->   Operation 127 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 128 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr"   --->   Operation 129 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 130 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_27 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr"   --->   Operation 131 'muxlogic' 'muxLogicRAMAddr_to_d1_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (0.43ns)   --->   "%d1_27 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 132 'load' 'd1_27' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m, i32 8" [FFT.cpp:368]   --->   Operation 133 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %m, i9 %m189" [FFT.cpp:368]   --->   Operation 134 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %tmp, void %fpga_resource_hint.R_Group_loop.45, void %FFT_stage_spatial_unroll<3>.exit" [FFT.cpp:368]   --->   Operation 135 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 136 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d0 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 136 'load' 'd0' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 137 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d0_8 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 137 'load' 'd0_8' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 138 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 138 'load' 'd1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 139 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d1_25 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 139 'load' 'd1_25' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 140 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 140 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 141 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 141 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 142 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 143 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 143 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 144 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 144 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 145 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d1_26 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 145 'load' 'd1_26' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 146 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 146 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 147 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 147 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 148 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 148 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 149 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 149 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 150 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 150 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 151 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d1_27 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 151 'load' 'd1_27' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 152 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_ac = muxlogic i32 %d1_26"   --->   Operation 152 'muxlogic' 'muxLogicI0_to_ac' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 153 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_ac = muxlogic i32 -0.707107"   --->   Operation 153 'muxlogic' 'muxLogicI1_to_ac' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 154 [1/1] (2.13ns) (share mux size 4)   --->   "%ac = fmul i32 %d1_26, i32 -0.707107" [FFT.cpp:24->FFT.cpp:381]   --->   Operation 154 'fmul' 'ac' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_bd = muxlogic i32 %d1_27"   --->   Operation 155 'muxlogic' 'muxLogicI0_to_bd' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 156 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_bd = muxlogic i32 -0.707107"   --->   Operation 156 'muxlogic' 'muxLogicI1_to_bd' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 157 [1/1] (2.13ns) (share mux size 4)   --->   "%bd = fmul i32 %d1_27, i32 -0.707107" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 157 'fmul' 'bd' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.07>
ST_3 : Operation 158 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d1_real_16 = muxlogic i32 %ac"   --->   Operation 158 'muxlogic' 'muxLogicI0_to_d1_real_16' <Predicate = true> <Delay = 1.07>
ST_3 : Operation 159 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d1_real_16 = muxlogic i32 %bd"   --->   Operation 159 'muxlogic' 'muxLogicI1_to_d1_real_16' <Predicate = true> <Delay = 1.07>
ST_3 : Operation 160 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d1_imag_16 = muxlogic i32 %ac"   --->   Operation 160 'muxlogic' 'muxLogicI0_to_d1_imag_16' <Predicate = true> <Delay = 1.07>
ST_3 : Operation 161 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d1_imag_16 = muxlogic i32 %bd"   --->   Operation 161 'muxlogic' 'muxLogicI1_to_d1_imag_16' <Predicate = true> <Delay = 1.07>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 162 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d1_real_16 = muxlogic i32 %ac"   --->   Operation 162 'muxlogic' 'muxLogicI0_to_d1_real_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d1_real_16 = muxlogic i32 %bd"   --->   Operation 163 'muxlogic' 'muxLogicI1_to_d1_real_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [4/4] (2.56ns) (share mux size 18)   --->   "%d1_real_16 = fsub i32 %ac, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 164 'fsub' 'd1_real_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d1_imag_16 = muxlogic i32 %ac"   --->   Operation 165 'muxlogic' 'muxLogicI0_to_d1_imag_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d1_imag_16 = muxlogic i32 %bd"   --->   Operation 166 'muxlogic' 'muxLogicI1_to_d1_imag_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [4/4] (2.56ns) (share mux size 18)   --->   "%d1_imag_16 = fadd i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 167 'fadd' 'd1_imag_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.57>
ST_5 : Operation 168 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_bd_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load"   --->   Operation 168 'muxlogic' 'muxLogicI0_to_bd_i' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 169 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_bd_i = muxlogic i32 -0.707107"   --->   Operation 169 'muxlogic' 'muxLogicI1_to_bd_i' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 170 [1/1] (2.13ns) (share mux size 4)   --->   "%bd_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load, i32 -0.707107" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 170 'fmul' 'bd_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_bc_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_bc_i' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 172 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_bc_i = muxlogic i32 0.707107"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_bc_i' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 173 [1/1] (2.13ns) (share mux size 4)   --->   "%bc_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load, i32 0.707107" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 173 'fmul' 'bc_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [3/4] (2.56ns) (share mux size 18)   --->   "%d1_real_16 = fsub i32 %ac, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 174 'fsub' 'd1_real_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [3/4] (2.56ns) (share mux size 18)   --->   "%d1_imag_16 = fadd i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 175 'fadd' 'd1_imag_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.88>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%muxLogicI0_to_d1_real_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load"   --->   Operation 176 'muxlogic' 'muxLogicI0_to_d1_real_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%muxLogicI1_to_d1_real_i = muxlogic i32 0.707107"   --->   Operation 177 'muxlogic' 'muxLogicI1_to_d1_real_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%muxLogicI2_to_d1_real_i = muxlogic i32 %bd_i"   --->   Operation 178 'muxlogic' 'muxLogicI2_to_d1_real_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (2.88ns)   --->   "%d1_real_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load, i32 0.707107, i32 %bd_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 179 'fmsub' 'd1_real_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 180 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%muxLogicI0_to_d1_imag_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load"   --->   Operation 181 'muxlogic' 'muxLogicI0_to_d1_imag_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%muxLogicI1_to_d1_imag_i = muxlogic i32 -0.707107"   --->   Operation 182 'muxlogic' 'muxLogicI1_to_d1_imag_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%muxLogicI2_to_d1_imag_i = muxlogic i32 %bc_i"   --->   Operation 183 'muxlogic' 'muxLogicI2_to_d1_imag_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (2.88ns)   --->   "%d1_imag_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load, i32 -0.707107, i32 %bc_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 184 'fmadd' 'd1_imag_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 185 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [2/4] (2.56ns) (share mux size 18)   --->   "%d1_real_16 = fsub i32 %ac, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 186 'fsub' 'd1_real_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [2/4] (2.56ns) (share mux size 18)   --->   "%d1_imag_16 = fadd i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 187 'fadd' 'd1_imag_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.14>
ST_7 : Operation 188 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 188 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 189 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1"   --->   Operation 189 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 190 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_8"   --->   Operation 190 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 191 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_25"   --->   Operation 191 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 192 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 192 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 193 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1"   --->   Operation 193 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 194 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_8"   --->   Operation 194 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 195 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_25"   --->   Operation 195 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 196 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load"   --->   Operation 196 'muxlogic' 'muxLogicI0_to_d2_real_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 197 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_15_i = muxlogic i32 %d1_real_i"   --->   Operation 197 'muxlogic' 'muxLogicI1_to_d2_real_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 198 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load"   --->   Operation 198 'muxlogic' 'muxLogicI0_to_d2_imag_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 199 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_15_i = muxlogic i32 %d1_imag_i"   --->   Operation 199 'muxlogic' 'muxLogicI1_to_d2_imag_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 200 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load"   --->   Operation 200 'muxlogic' 'muxLogicI0_to_d3_real_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 201 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_15_i = muxlogic i32 %d1_real_i"   --->   Operation 201 'muxlogic' 'muxLogicI1_to_d3_real_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 202 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load"   --->   Operation 202 'muxlogic' 'muxLogicI0_to_d3_imag_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 203 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_15_i = muxlogic i32 %d1_imag_i"   --->   Operation 203 'muxlogic' 'muxLogicI1_to_d3_imag_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 204 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load"   --->   Operation 204 'muxlogic' 'muxLogicI0_to_d2_imag_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 205 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load"   --->   Operation 205 'muxlogic' 'muxLogicI1_to_d2_imag_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 206 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load"   --->   Operation 206 'muxlogic' 'muxLogicI0_to_d3_imag_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 207 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load"   --->   Operation 207 'muxlogic' 'muxLogicI1_to_d3_imag_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 208 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load"   --->   Operation 208 'muxlogic' 'muxLogicI0_to_d2_real_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 209 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load"   --->   Operation 209 'muxlogic' 'muxLogicI1_to_d2_real_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 210 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load"   --->   Operation 210 'muxlogic' 'muxLogicI0_to_d3_real_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 211 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load"   --->   Operation 211 'muxlogic' 'muxLogicI1_to_d3_real_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 212 [1/4] (0.07ns) (share mux size 18)   --->   "%d1_real_16 = fsub i32 %ac, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 212 'fsub' 'd1_real_16' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_16, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 213 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/4] (0.07ns) (share mux size 18)   --->   "%d1_imag_16 = fadd i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 214 'fadd' 'd1_imag_16' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_16, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 215 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load"   --->   Operation 216 'muxlogic' 'muxLogicI0_to_d2_real_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 217 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_6 = muxlogic i32 %d1_real_16"   --->   Operation 217 'muxlogic' 'muxLogicI1_to_d2_real_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 218 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load"   --->   Operation 218 'muxlogic' 'muxLogicI0_to_d2_imag_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 219 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_6 = muxlogic i32 %d1_imag_16"   --->   Operation 219 'muxlogic' 'muxLogicI1_to_d2_imag_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 220 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load"   --->   Operation 220 'muxlogic' 'muxLogicI0_to_d3_real_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 221 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_6 = muxlogic i32 %d1_real_16"   --->   Operation 221 'muxlogic' 'muxLogicI1_to_d3_real_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 222 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load"   --->   Operation 222 'muxlogic' 'muxLogicI0_to_d3_imag_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 223 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_6 = muxlogic i32 %d1_imag_16"   --->   Operation 223 'muxlogic' 'muxLogicI1_to_d3_imag_6' <Predicate = true> <Delay = 1.07>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 224 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 224 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1"   --->   Operation 225 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 226 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_8"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_25"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_imag = fadd i32 %d0_8, i32 %d1_25" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 229 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 230 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1"   --->   Operation 231 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 232 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_8"   --->   Operation 233 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_25"   --->   Operation 234 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_imag = fsub i32 %d0_8, i32 %d1_25" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 235 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load"   --->   Operation 236 'muxlogic' 'muxLogicI0_to_d2_real_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_15_i = muxlogic i32 %d1_real_i"   --->   Operation 237 'muxlogic' 'muxLogicI1_to_d2_real_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_real_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 238 'fadd' 'd2_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load"   --->   Operation 239 'muxlogic' 'muxLogicI0_to_d2_imag_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_15_i = muxlogic i32 %d1_imag_i"   --->   Operation 240 'muxlogic' 'muxLogicI1_to_d2_imag_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 241 'fadd' 'd2_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load"   --->   Operation 242 'muxlogic' 'muxLogicI0_to_d3_real_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_15_i = muxlogic i32 %d1_real_i"   --->   Operation 243 'muxlogic' 'muxLogicI1_to_d3_real_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_real_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 244 'fsub' 'd3_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_d3_imag_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_15_i = muxlogic i32 %d1_imag_i"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_d3_imag_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 247 'fsub' 'd3_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_d2_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_d2_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 250 'fsub' 'd2_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_d3_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_d3_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 253 'fadd' 'd3_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load"   --->   Operation 254 'muxlogic' 'muxLogicI0_to_d2_real_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load"   --->   Operation 255 'muxlogic' 'muxLogicI1_to_d2_real_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_real_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 256 'fadd' 'd2_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_d3_real_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_d3_real_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_real_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 259 'fsub' 'd3_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load"   --->   Operation 260 'muxlogic' 'muxLogicI0_to_d2_real_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_6 = muxlogic i32 %d1_real_16"   --->   Operation 261 'muxlogic' 'muxLogicI1_to_d2_real_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_real_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 262 'fadd' 'd2_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load"   --->   Operation 263 'muxlogic' 'muxLogicI0_to_d2_imag_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_6 = muxlogic i32 %d1_imag_16"   --->   Operation 264 'muxlogic' 'muxLogicI1_to_d2_imag_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 265 'fadd' 'd2_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load"   --->   Operation 266 'muxlogic' 'muxLogicI0_to_d3_real_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_6 = muxlogic i32 %d1_real_16"   --->   Operation 267 'muxlogic' 'muxLogicI1_to_d3_real_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_real_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 268 'fsub' 'd3_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load"   --->   Operation 269 'muxlogic' 'muxLogicI0_to_d3_imag_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_6 = muxlogic i32 %d1_imag_16"   --->   Operation 270 'muxlogic' 'muxLogicI1_to_d3_imag_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 271 'fsub' 'd3_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 272 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 272 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_imag = fadd i32 %d0_8, i32 %d1_25" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 273 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 274 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_imag = fsub i32 %d0_8, i32 %d1_25" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 275 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_real_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 276 'fadd' 'd2_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 277 'fadd' 'd2_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_real_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 278 'fsub' 'd3_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 279 'fsub' 'd3_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 280 'fsub' 'd2_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 281 'fadd' 'd3_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_real_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 282 'fadd' 'd2_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_real_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 283 'fsub' 'd3_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_real_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 284 'fadd' 'd2_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 285 'fadd' 'd2_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_real_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 286 'fsub' 'd3_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 287 'fsub' 'd3_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 288 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 288 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_imag = fadd i32 %d0_8, i32 %d1_25" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 289 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 290 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_imag = fsub i32 %d0_8, i32 %d1_25" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 291 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_real_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 292 'fadd' 'd2_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 293 'fadd' 'd2_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_real_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 294 'fsub' 'd3_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 295 'fsub' 'd3_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 296 'fsub' 'd2_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 297 'fadd' 'd3_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_real_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 298 'fadd' 'd2_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_real_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 299 'fsub' 'd3_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_real_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 300 'fadd' 'd2_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 301 'fadd' 'd2_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_real_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 302 'fsub' 'd3_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 303 'fsub' 'd3_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.50>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 304 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%speclooptripcount_ln368 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:368]   --->   Operation 305 'speclooptripcount' 'speclooptripcount_ln368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [FFT.cpp:368]   --->   Operation 306 'specloopname' 'specloopname_ln368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:369]   --->   Operation 307 'specperformance' 'specperformance_ln369' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107" [FFT.cpp:375]   --->   Operation 308 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%specfucore_ln376 = specfucore void @_ssdm_op_SpecFUCore, i16 0, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:376]   --->   Operation 309 'specfucore' 'specfucore_ln376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%rend26_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin22_i" [FFT.cpp:375]   --->   Operation 310 'specregionend' 'rend26_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 311 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 312 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 313 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin23_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 314 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 315 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_imag = fadd i32 %d0_8, i32 %d1_25" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 316 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 317 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin21_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 318 'specregionend' 'rend22_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 319 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 320 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 321 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin19_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 322 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 323 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_imag = fsub i32 %d0_8, i32 %d1_25" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 324 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 325 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin17_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 326 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 327 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 328 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 329 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 330 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [FFT.cpp:375]   --->   Operation 331 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%specfucore_ln376 = specfucore void @_ssdm_op_SpecFUCore, i16 32, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:376]   --->   Operation 332 'specfucore' 'specfucore_ln376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin15_i" [FFT.cpp:375]   --->   Operation 333 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 334 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 335 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 336 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 337 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [FFT.cpp:375]   --->   Operation 338 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%specfucore_ln376 = specfucore void @_ssdm_op_SpecFUCore, i16 64, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:376]   --->   Operation 339 'specfucore' 'specfucore_ln376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin13_i" [FFT.cpp:375]   --->   Operation 340 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 341 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 342 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 343 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 344 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [FFT.cpp:375]   --->   Operation 345 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%specfucore_ln376 = specfucore void @_ssdm_op_SpecFUCore, i16 96, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:376]   --->   Operation 346 'specfucore' 'specfucore_ln376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin11_i" [FFT.cpp:375]   --->   Operation 347 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_real_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 348 'fadd' 'd2_real_15_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_15_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 349 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_imag_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 350 'fadd' 'd2_imag_15_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_15_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 351 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_real_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 352 'fsub' 'd3_real_15_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_15_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 353 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_imag_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 354 'fsub' 'd3_imag_15_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_15_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 355 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_imag_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 356 'fsub' 'd2_imag_3_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_3_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 357 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_imag_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 358 'fadd' 'd3_imag_3_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_3_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 359 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_real_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 360 'fadd' 'd2_real_3_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_3_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 361 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_real_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 362 'fsub' 'd3_real_3_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_3_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 363 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 364 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin9_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 365 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 366 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin7_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 367 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 368 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 369 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_real_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 369 'fadd' 'd2_real_6' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 370 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin5_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 371 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 372 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 373 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_imag_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 373 'fadd' 'd2_imag_6' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 374 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 375 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 376 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 377 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_real_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 377 'fsub' 'd3_real_6' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 378 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 379 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 380 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_imag_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 381 'fsub' 'd3_imag_6' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 382 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 383 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 384 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 385 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 386 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 387 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real"   --->   Operation 388 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr"   --->   Operation 389 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 390 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real"   --->   Operation 391 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr"   --->   Operation 392 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 393 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_15_i"   --->   Operation 394 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr"   --->   Operation 395 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_real_15_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 396 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_15_i"   --->   Operation 397 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr"   --->   Operation 398 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 399 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_real_15_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 399 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_3_i"   --->   Operation 400 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr"   --->   Operation 401 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 402 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_real_3_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 402 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_3_i"   --->   Operation 403 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr"   --->   Operation 404 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 405 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_real_3_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 405 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_6"   --->   Operation 406 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr"   --->   Operation 407 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 408 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 408 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_6"   --->   Operation 409 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr"   --->   Operation 410 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 411 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag"   --->   Operation 412 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr"   --->   Operation 413 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 414 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag"   --->   Operation 415 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr"   --->   Operation 416 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 417 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_15_i"   --->   Operation 418 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr"   --->   Operation 419 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_imag_15_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 420 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_15_i"   --->   Operation 421 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr"   --->   Operation 422 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 423 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_imag_15_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 423 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_3_i"   --->   Operation 424 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr"   --->   Operation 425 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 426 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_imag_3_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 426 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_3_i"   --->   Operation 427 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr"   --->   Operation 428 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 429 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_imag_3_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 429 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 430 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_6"   --->   Operation 430 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr"   --->   Operation 431 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 432 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 432 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_6"   --->   Operation 433 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr"   --->   Operation 434 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 435 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 435 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 436 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 436 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.372ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'm189' [98]  (0.372 ns)
	'load' operation 9 bit ('m189_load', FFT.cpp:368) on local variable 'm189' [101]  (0.000 ns)
	'add' operation 9 bit ('m', FFT.cpp:368) [102]  (0.628 ns)
	'store' operation 0 bit ('store_ln368', FFT.cpp:368) of variable 'm', FFT.cpp:368 on local variable 'm189' [348]  (0.372 ns)

 <State 2>: 2.643ns
The critical path consists of the following:
	'load' operation 32 bit ('d1', FFT.cpp:11->FFT.cpp:381) on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7' [192]  (0.069 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_ac') [253]  (0.439 ns)
	'fmul' operation 32 bit ('ac', FFT.cpp:24->FFT.cpp:381) [255]  (2.135 ns)

 <State 3>: 1.071ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real_16') [260]  (1.071 ns)

 <State 4>: 2.566ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real_16') [260]  (0.000 ns)
	'fsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) [262]  (2.566 ns)

 <State 5>: 2.574ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_bd_i') [197]  (0.439 ns)
	'fmul' operation 32 bit ('bd_i', FFT.cpp:25->FFT.cpp:381) [199]  (2.135 ns)

 <State 6>: 2.885ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real_i') [203]  (0.000 ns)
	'fmsub' operation 32 bit ('d1_real_i', FFT.cpp:28->FFT.cpp:381) [206]  (2.885 ns)

 <State 7>: 1.141ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) [262]  (0.070 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_d2_real_6') [273]  (1.071 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d2_real') [125]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [127]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [127]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [127]  (2.566 ns)

 <State 11>: 0.506ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [127]  (0.070 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln46') [299]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', FFT.cpp:46->FFT.cpp:381) of variable 'd2_real', FFT.cpp:42->FFT.cpp:381 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0' [301]  (0.436 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
