
5. Printing statistics.

=== my_fifo_316 ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dffe                           3

=== v_fltr_316 ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     my_fifo_316                     4

=== design hierarchy ===

   v_fltr_316                        1
     my_fifo_316                     4

   Number of wires:                 32
   Number of wire bits:            186
   Number of public wires:          32
   Number of public wire bits:     186
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dffe                          12

