
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.431753                       # Number of seconds simulated
sim_ticks                                2431753170000                       # Number of ticks simulated
final_tick                               2431753170000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 851150                       # Simulator instruction rate (inst/s)
host_op_rate                                  1363491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2221992226                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660028                       # Number of bytes of host memory used
host_seconds                                  1094.40                       # Real time elapsed on the host
sim_insts                                   931499899                       # Number of instructions simulated
sim_ops                                    1492207764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        95141952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95164608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1018816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1018816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1486593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1486947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15919                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               9317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           39124839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39134156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          9317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          418964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               418964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          418964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              9317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          39124839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39553120                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4863506340                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499899                       # Number of instructions committed
system.cpu.committedOps                    1492207764                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701050                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701050                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935010                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512941                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310534                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4863506340                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742409                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844146     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207764                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.917250                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.917250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881179984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881179984                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577552                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322210                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899762                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899762                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899762                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899762                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106552                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20268                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126820                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126820                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 570290721000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 570290721000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3500070000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3500070000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 573790791000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 573790791000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 573790791000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 573790791000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 183576.750365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 183576.750365                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 172689.461220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 172689.461220                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 183506.179121                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 183506.179121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 183506.179121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 183506.179121                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       107773                       # number of writebacks
system.cpu.dcache.writebacks::total            107773                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106552                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20268                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126820                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 567184169000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 567184169000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3479802000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3479802000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 570663971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 570663971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 570663971000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 570663971000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 182576.750365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 182576.750365                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 171689.461220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 171689.461220                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 182506.179121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 182506.179121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 182506.179121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 182506.179121                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126308                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.947313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4016965.042373                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.947313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844011604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844011604                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005271                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005271                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005271                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57349000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57349000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57349000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57349000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57349000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57349000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 162002.824859                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 162002.824859                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 162002.824859                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 162002.824859                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 162002.824859                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 162002.824859                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     56995000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56995000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     56995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     56995000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56995000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 161002.824859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 161002.824859                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 161002.824859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 161002.824859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 161002.824859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 161002.824859                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.917075                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253526                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710862                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655190                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.404989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.505518                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999471                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51739070                       # Number of tag accesses
system.l2.tags.data_accesses                 51739070                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       107773                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           107773                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3273                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413056                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416329                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416329                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416329                       # number of overall hits
system.l2.overall_hits::total                 1416329                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693496                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710491                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710845                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data            1710491                       # number of overall misses
system.l2.overall_misses::total               1710845                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3415033500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3415033500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56462500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56462500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 547687253000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 547687253000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56462500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  551102286500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     551158749000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56462500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 551102286500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    551158749000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       107773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       107773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127174                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127174                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.838514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838514                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547039                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547039                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547090                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 200943.424537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 200943.424537                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 159498.587571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 159498.587571                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 323406.286758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 323406.286758                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 159498.587571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 322189.527159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 322155.863915                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 159498.587571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 322189.527159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 322155.863915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               240708                       # number of writebacks
system.l2.writebacks::total                    240708                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693496                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710845                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710845                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3245083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3245083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     52922500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52922500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 530752293000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 530752293000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52922500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 533997376500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 534050299000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52922500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 533997376500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 534050299000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.838514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547090                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 190943.424537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 190943.424537                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 149498.587571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 149498.587571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 313406.286758                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 313406.286758                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 149498.587571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 312189.527159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 312155.863915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 149498.587571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 312189.527159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 312155.863915                       # average overall mshr miss latency
system.l2.replacements                        1708814                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1023.858966                       # Cycle average of tags in use
system.l3.tags.total_refs                     1951553                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1727655                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.129596                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      857.421868                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.197903                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        166.239196                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.837326                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000193                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.162343                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999862                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          526                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  56437559                       # Number of tag accesses
system.l3.tags.data_accesses                 56437559                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       240708                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           240708                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data         223898                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            223898                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                223898                       # number of demand (read+write) hits
system.l3.demand_hits::total                   223898                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               223898                       # number of overall hits
system.l3.overall_hits::total                  223898                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1469598                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1469952                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1486593                       # number of demand (read+write) misses
system.l3.demand_misses::total                1486947                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data            1486593                       # number of overall misses
system.l3.overall_misses::total               1486947                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   3058138500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3058138500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49028500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 509772908000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 509821936500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49028500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  512831046500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     512880075000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49028500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 512831046500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    512880075000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       240708                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       240708                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693496                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693850                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710491                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710845                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710491                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710845                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.867789                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.867817                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.869103                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.869130                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.869103                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.869130                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 179943.424537                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 179943.424537                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 138498.587571                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 346879.151986                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 346828.968905                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 138498.587571                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 344970.712562                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 344921.557392                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 138498.587571                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 344970.712562                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 344921.557392                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                15919                       # number of writebacks
system.l3.writebacks::total                     15919                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks      1467816                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1467816                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1469598                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1469952                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1486593                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1486947                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1486593                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1486947                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   2888188500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2888188500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45488500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 495076928000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 495122416500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45488500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 497965116500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 498010605000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45488500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 497965116500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 498010605000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.867789                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.867817                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.869103                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.869130                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.869103                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.869130                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 169943.424537                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 169943.424537                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 128498.587571                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 336879.151986                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 336828.968905                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 128498.587571                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 334970.712562                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 334921.557392                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 128498.587571                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 334970.712562                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 334921.557392                       # average overall mshr miss latency
system.l3.replacements                        1726631                       # number of replacements
system.membus.snoop_filter.tot_requests       2970681                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1483734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1469952                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15919                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1467815                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1469952                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      4457628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      4457628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4457628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     96183424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     96183424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                96183424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1486947                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1486947    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1486947                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3034358500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7434736500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253526                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1677570                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1677570                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       364400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6197353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9380700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    207013952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              207039424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3435445                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16424128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6562619                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.255625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.436212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4885049     74.44%     74.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1677570     25.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6562619                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3234580000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690230000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2431753170000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693850                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       256627                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3178528                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693850                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130214                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    124899392                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1726631                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1018816                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5146000                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.335529                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.472175                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3419369     66.45%     66.45% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1726631     33.55%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5146000                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1950392500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566267500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
