// Seed: 1704223134
module module_0 ();
  wire id_1;
  wire id_2;
  localparam id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_8;
  logic id_9, id_10;
  generate
    if ((1))
      if (-1) begin : LABEL_0
        integer [-1 : -1] id_11;
        ;
        always @(posedge "" or posedge id_11 == $realtime) begin : LABEL_1
          id_11 = "" ^ 1'b0 == id_4;
          id_5[1 :-1] <= id_4 - id_7;
          id_11 <= ~id_4;
        end
      end else begin : LABEL_2
        wire id_12;
        ;
      end
  endgenerate
  assign id_5[-1] = 1;
endmodule
