# HLS_FPGA
ğŸš€ Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-latency compute cores â€” powered by Vitis HLS, AXI4-Stream, and signal processing for 5G, SDR, and HFT applications. ğŸ”§ğŸ”¬ğŸ’¡
# ğŸ”¥ HLS_FPGA: High-Level Synthesis Design Vault

Welcome to the **HLS_FPGA** repository â€” a cutting-edge collection of **real-world, production-grade** FPGA accelerators built with **Vitis HLS**, tailored for:

- ğŸ›°ï¸ Software-Defined Radio (SDR)
- ğŸ“¡ 5G / O-RAN Signal Processing
- ğŸ“ˆ High-Frequency Trading (HFT)
- ğŸ§  AI/ML Edge Inference
- ğŸ” Embedded Security Accelerators

## ğŸš€ Key Features
- Fully pipelined, low-latency compute chains (filter â†’ gain â†’ envelope)
- AXI4-Stream + AXI-MM optimized for UltraScale+ SoCs
- Complete Vivado-ready project structure
- Benchmark reports: latency, throughput, utilization
- ğŸ§ª Co-Sim & Waveform validation included

## ğŸ§  Concepts Covered
- `#pragma HLS DATAFLOW`, `PIPELINE`, `UNROLL`
- `hls::stream`, `ap_fixed`, `hls::vector`
- Loop optimization, interface pragmas, and dataflow chaining
- AXI4-Lite control interface + AXI-MM streaming buffer logic

## ğŸ’¡ Use Cases
- Real-time DSP on FPGAs
- Hardware-accelerated quant finance
- Latency-critical radio and vision systems

## ğŸ¤ Contribute
Want to optimize a pipeline, add a new design, or share your performance results? Fork this repo and open a PR. Letâ€™s redefine **hardware acceleration** together.

---

### ğŸ“£ Let's make FPGAs mainstream for developers and innovators everywhere. Star â­ the repo, share with your network, and ignite the hardware revolution!

# ğŸš¨ BREAKING: FPGA-Accelerated DSP Pipelines âš¡ğŸ“ˆ

Just completed â€” a fully pipelined, real-time DSP accelerator optimized using Vitis HLS for High-Frequency Trading, signal intelligence, and low-latency inferencing.

ğŸ§  **Project: `dsp_pipeline` â€” HLS + AXI4-Stream + Dataflow** ğŸ”¥

---

## ğŸš€ Why This Is Mind-Blowing

âœ… **Dataflow Rocket:** Every blockâ€”`load_process`, `fir_filter`, `gain_adjust`, `store_process`â€”runs *truly in parallel*. No bubbles. Ultrafast throughput.  
âœ… **Timing Dominated:** Required: 10ns. Achieved: **4.641ns**. Thatâ€™s 216+ MHz Fmax *without even trying*.  
âœ… **DSP-Efficient:** Just **18 DSPs**, 0 BRAMs, 0 URAMs. *UltraLow-resource. UltraFast.*  
âœ… **Latency Optimized:** Full processing latency = **1,052 cycles** (under 10Î¼s @ 100MHz)  
âœ… **Waveform Proven:** Cosim âœ…. RTL trace âœ…. FIFO depth âœ…. Parallel timeline âœ…. *Every bit validated.*

---

## ğŸ’¥ Why It Matters for HFT

> When **nanoseconds = millions**, a pipelined FPGA-based DSP engine like this can preprocess, filter, amplify, and route market signals *before a single CPU interrupt.*  
No latency tax. No wasted cycles.

---

## ğŸ” Use Cases

- Market signal denoising before tick injection  
- Real-time RF front-ends (e.g., GNSS, O-RAN, EW)  
- Quant pipelines for proprietary strategy compute  
- On-FPGA ML feature pre-processing (waveforms â†’ vectors)

---

## ğŸ“¸ Visual Validation Gallery

| Report | Preview |
|--------|---------|
| ğŸ”§ **Post-Implementation Resource Usage** | ![Synthesis Table](https://github.com/user-attachments/assets/212fb321-d8fe-416e-9339-ad8cb8ef883d) |
| â±ï¸ **Co-Simulation Timeline Trace** | ![Timeline Trace](https://github.com/user-attachments/assets/8491d37f-bff0-4b1f-9551-9d0536f58929) |
| ğŸ” **Waveform Trace** | ![Waveform 1](https://github.com/user-attachments/assets/e5218fd7-144e-4f04-9f85-4ed7cafcbcbb) ![Waveform 2](https://github.com/user-attachments/assets/945a77bc-58b6-4c21-9929-91fbc9c7f156)|
| ğŸ§  **Code Analyzer** | ![Code Analyzer](https://github.com/user-attachments/assets/000f4d82-1041-4a16-995a-62b8cbbaffb6) |
| ğŸ§® **Schedule Viewer** | ![Schedule Viewer](https://github.com/user-attachments/assets/121f71f1-5c43-41b2-8b6a-640aa080e55c) |
| ğŸ“Š **Synthesis Report** | ![Synthesis Report](https://github.com/user-attachments/assets/f90eb376-ad13-4861-8a48-ab5f095f2e95) |
| ğŸ“Ÿ **C Simulation Output** | ![C Sim Output](https://github.com/user-attachments/assets/57a67bc5-8488-4f5a-8fd7-041b5db09778) |

 # ğŸš€ Lock-Free FPGA Queue for High-Frequency Trading (HFT)

This is not your average FIFO. This is a fully pipelined, BRAM-backed, single-producer single-consumer (SPSC) queue designed to obliterate lock-based latency in high-frequency trading systems.

---

## ğŸ”¥ Why It Matters

When **nanoseconds = millions**, software locks just donâ€™t cut it. This lock-free SPSC queue:

- âŒ No locks
- âŒ No FIFOs
- âŒ No DSPs
- âœ… Fully pipelined
- âœ… 100% deterministic timing
- âœ… BRAM circular buffer
- âœ… Synthesized with II=1, latency = 5 cycles
- âœ… CoSim, CSim, and Waveform âœ…

---

## ğŸ’¡ Built For:

- FIX/ITCH packet pipelines
- Market snapshot replay
- FPGA risk-aware strategy engines
- Predictable FIFO-less queuing across accelerators

---

## ğŸ“Š Performance Snapshot

| Metric | Value |
|--------|-------|
| CoSim | âœ… Passed |
| II | 1 |
| Latency | 5 cycles |
| FFs | 38 |
| LUTs | 175 |
| BRAM | 1 |
| URAM | 0 |
| DSPs | 0 |

---

## ğŸ§ª Visual Proof

| Preview | Description |
|--------|-------------|
| ![](https://github.com/user-attachments/assets/3fae93d7-d69b-41c9-adfd-ad5aadf80cc4) | AXI4 + BRAM Block Design |
| ![](https://github.com/user-attachments/assets/4553a229-ee3a-477c-a52b-b92137bf0557) | RTL Cosim Waveform |
| ![](https://github.com/user-attachments/assets/b868f047-17e3-4b0c-9421-e4d40fdde148) | RTL Cosim |
| ![](https://github.com/user-attachments/assets/b0b61c40-aa94-441a-ad46-dd3633b02258) | Vivado Synthesis |
| ![](https://github.com/user-attachments/assets/3da5a1ef-96d8-4d20-9532-2de46badb9a9) | Real Trade Loop Output |

---

## ğŸ™Œ Contribute

Ideas? Want to scale this to MPMC or adaptive queues? PRs welcome.

---

## ğŸ™Œ Contribute

Pull requests, forks, and optimizations welcome. 

# ğŸš€ HLS-based 5G FIR Chain Accelerator

> **ğŸ“ˆ Ultra-efficient, pipelined, and zero-stall FIR+Gain+Decimation DSP Engine built with Vitis HLS**

## ğŸ”¥ Project Summary

Imagine streaming 1024 samples through a **FIR â†’ Gain â†’ Decimation** pipeline in **~5Âµs** on FPGA â€” no kernel, no interrupts, no stalls.  
We built it. Itâ€™s fast, deterministic, and verified.

This HLS project demonstrates a fully pipelined digital signal processing accelerator optimized for **5G PHY**, **radar DSP**, and **ultra-low-latency financial compute (HFT)**.

---

## â›“ï¸ Processing Pipeline

load_input()
â†“
fir_filter()
â†“
gain_control()
â†“
decimator()
â†“
store_output()

âœ… Built with `#pragma HLS DATAFLOW` and `hls::stream` for full task-level parallelism  
âœ… AXI4-Stream interfaces, scalable, synthesizable  
âœ… UltraScale+ friendly (ZCU104/ZCU9EG)  
âœ… Bit-accurate waveform and timing validated

---

## ğŸ’¡ Technical Highlights

| Feature                        | Status |
|-------------------------------|--------|
| â± FIR Latency                 | ~1,052 cycles |
| ğŸš€ Max Frequency (Fmax)       | > 200 MHz |
| ğŸ§  DSP Slice Usage            | 18 DSPs only |
| ğŸ“¦ BRAM / URAM Usage          | Zero |
| ğŸ“‰ Decimation Factor          | 2Ã— |
| âœ… Timing Closure             | âœ”ï¸ Clean |
| ğŸ”¬ Waveform Match             | âœ”ï¸ Co-sim + RTL |

---

## ğŸ“¸ Waveform & Benchmark Snapshots

| Co-Simulation | Cycle-Accurate | Synthesis Report |
|---------------|----------------|------------------|
| ![WF](https://github.com/user-attachments/assets/161907aa-4e97-4306-b0b6-23d2d3338f96) | ![CA](https://github.com/user-attachments/assets/1e25ace1-4809-416b-8728-9f07e0a3cd28) | ![SYN](https://github.com/user-attachments/assets/dbdf69d1-aa19-4b13-915a-3848912aab23) |

| Latency Timeline | Vivado Block Design | Vitis HLS Design Implementation |
|------------------|---------------------|---------------------|
| ![TT](https://github.com/user-attachments/assets/61668b91-07ac-4db7-8913-cc55b8a24a57) | ![BD](https://github.com/user-attachments/assets/b9d2e924-e158-48d7-84bc-fe5cd52f3c77) | ![DI](https://github.com/user-attachments/assets/0547ed4c-6fa4-4560-8075-2c6e95188442) |

| Benchmark |
|---------------|
| ![Benchmark](https://github.com/user-attachments/assets/6b355613-5841-40cf-9656-778356b3be9d) |

---

### ğŸ” Quick Analysis

| Metric                          | Value                          |
|--------------------------------|---------------------------------|
| ğŸ”„ Full Pipeline Latency       | 1,052 cycles                    |
| ğŸ§  DSP Usage                   | 17 DSPs                         |
| ğŸ¯ Fmax Achieved (Post-Impl)  | **> 214 MHz** (4.671ns period)  |
| âš™ï¸ Timing Closure              | âœ… Achieved                     |
| ğŸ§© Slices / LUT / FF           | 0 / 3431 / 4256                 |
---

## ğŸ¯ Use Cases

- ğŸ“¡ **5G Uplink/Downlink PHY Chains**
- ğŸ›°ï¸ **Radar Signal Envelope Filtering**
- ğŸ’¸ **HFT Market Signal Preprocessing**
- ğŸ¤– **Edge AI Signal Cleaning (Pre-ML)**

---

## ğŸ§ª How to Run Locally
# 1. Open in Vitis HLS 2023.2 or later
# 2. Import source files
# 3. Run C Simulation
# 4. Run C/RTL Co-Simulation
# 5. Check reports for Fmax and utilization
