From: f.fainelli@gmail.com (Florian Fainelli)
Date: Tue, 22 May 2018 11:19:32 -0700
Subject: [PATCH 08/14] ARM: spectre-v2: harden user aborts in kernel space
In-Reply-To: <20180522181246.GU17671@n2100.armlinux.org.uk>
References: <20180521114238.GN17671@n2100.armlinux.org.uk>
 <E1fKjFO-000648-8d@rmk-PC.armlinux.org.uk>
 <e52b3541-7106-a6dc-5851-01b091bec38f@arm.com>
 <20180522175603.GS17671@n2100.armlinux.org.uk>
 <20180522181246.GU17671@n2100.armlinux.org.uk>
Message-ID: <f7520f6d-a068-49e0-5a8c-6ac8c1b89b01@gmail.com>
To: linux-arm-kernel@lists.infradead.org
List-Id: linux-arm-kernel.lists.infradead.org

On 05/22/2018 11:12 AM, Russell King - ARM Linux wrote:
> On Tue, May 22, 2018 at 06:56:03PM +0100, Russell King - ARM Linux wrote:
>> On Tue, May 22, 2018 at 06:15:02PM +0100, Marc Zyngier wrote:
>>> On 21/05/18 12:45, Russell King wrote:
>>>> In order to prevent aliasing attacks on the branch predictor,
>>>> invalidate the BTB or instruction cache on CPUs that are known to be
>>>> affected when taking an abort on a address that is outside of a user
>>>> task limit:
>>>>
>>>> Cortex A8, A9, A12, A17, A73, A75: flush BTB.
>>>> Cortex A15, Brahma B15: invalidate icache.
>>>>
>>>> Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>
>>>> Reviewed-by: Florian Fainelli <f.fainelli@gmail.com>
>>>> ---
>>>>  arch/arm/include/asm/cp15.h        |  3 +++
>>>>  arch/arm/include/asm/system_misc.h |  8 ++++++
>>>>  arch/arm/mm/fault.c                |  3 +++
>>>>  arch/arm/mm/proc-v7-bugs.c         | 51 ++++++++++++++++++++++++++++++++++++++
>>>>  arch/arm/mm/proc-v7.S              |  8 +++---
>>>>  5 files changed, 70 insertions(+), 3 deletions(-)
>>>>
>>>> diff --git a/arch/arm/include/asm/cp15.h b/arch/arm/include/asm/cp15.h
>>>> index 4c9fa72b59f5..07e27f212dc7 100644
>>>> --- a/arch/arm/include/asm/cp15.h
>>>> +++ b/arch/arm/include/asm/cp15.h
>>>> @@ -65,6 +65,9 @@
>>>>  #define __write_sysreg(v, r, w, c, t)	asm volatile(w " " c : : "r" ((t)(v)))
>>>>  #define write_sysreg(v, ...)		__write_sysreg(v, __VA_ARGS__)
>>>>  
>>>> +#define BPIALL				__ACCESS_CP15(c7, 0, c5, 6)
>>>> +#define ICIALLU				__ACCESS_CP15(c7, 0, c5, 0)
>>>> +
>>>>  extern unsigned long cr_alignment;	/* defined in entry-armv.S */
>>>>  
>>>>  static inline unsigned long get_cr(void)
>>>> diff --git a/arch/arm/include/asm/system_misc.h b/arch/arm/include/asm/system_misc.h
>>>> index 78f6db114faf..3cfe010c5734 100644
>>>> --- a/arch/arm/include/asm/system_misc.h
>>>> +++ b/arch/arm/include/asm/system_misc.h
>>>> @@ -15,6 +15,14 @@ void soft_restart(unsigned long);
>>>>  extern void (*arm_pm_restart)(enum reboot_mode reboot_mode, const char *cmd);
>>>>  extern void (*arm_pm_idle)(void);
>>>>  
>>>> +#ifdef CONFIG_HARDEN_BRANCH_PREDICTOR
>>>> +extern void (*harden_branch_predictor)(void);
>>>> +#define harden_branch_predictor() \
>>>> +	do { if (harden_branch_predictor) harden_branch_predictor(); } while (0)
>>>> +#else
>>>> +#define harden_branch_predictor() do { } while (0)
>>>> +#endif
>>>> +
>>>>  #define UDBG_UNDEFINED	(1 << 0)
>>>>  #define UDBG_SYSCALL	(1 << 1)
>>>>  #define UDBG_BADABORT	(1 << 2)
>>>> diff --git a/arch/arm/mm/fault.c b/arch/arm/mm/fault.c
>>>> index b75eada23d0a..3b1ba003c4f9 100644
>>>> --- a/arch/arm/mm/fault.c
>>>> +++ b/arch/arm/mm/fault.c
>>>> @@ -163,6 +163,9 @@ __do_user_fault(struct task_struct *tsk, unsigned long addr,
>>>>  {
>>>>  	struct siginfo si;
>>>>  
>>>> +	if (addr > TASK_SIZE)
>>>> +		harden_branch_predictor();
>>>> +
>>>>  #ifdef CONFIG_DEBUG_USER
>>>>  	if (((user_debug & UDBG_SEGV) && (sig == SIGSEGV)) ||
>>>>  	    ((user_debug & UDBG_BUS)  && (sig == SIGBUS))) {
>>>> diff --git a/arch/arm/mm/proc-v7-bugs.c b/arch/arm/mm/proc-v7-bugs.c
>>>> index a32ce13479d9..65a9b8141f86 100644
>>>> --- a/arch/arm/mm/proc-v7-bugs.c
>>>> +++ b/arch/arm/mm/proc-v7-bugs.c
>>>> @@ -2,6 +2,12 @@
>>>>  #include <linux/kernel.h>
>>>>  #include <linux/smp.h>
>>>>  
>>>> +#include <asm/cp15.h>
>>>> +#include <asm/cputype.h>
>>>> +#include <asm/system_misc.h>
>>>> +
>>>> +void cpu_v7_bugs_init(void);
>>>> +
>>>>  static __maybe_unused void cpu_v7_check_auxcr_set(u32 mask, const char *msg)
>>>>  {
>>>>  	u32 aux_cr;
>>>> @@ -21,9 +27,54 @@ static void check_spectre_auxcr(u32 bit)
>>>>  void cpu_v7_ca8_ibe(void)
>>>>  {
>>>>  	check_spectre_auxcr(BIT(6));
>>>> +	cpu_v7_bugs_init();
>>>>  }
>>>>  
>>>>  void cpu_v7_ca15_ibe(void)
>>>>  {
>>>>  	check_spectre_auxcr(BIT(0));
>>>> +	cpu_v7_bugs_init();
>>>> +}
>>>> +
>>>> +#ifdef CONFIG_HARDEN_BRANCH_PREDICTOR
>>>> +void (*harden_branch_predictor)(void);
>>>> +
>>>> +static void harden_branch_predictor_bpiall(void)
>>>> +{
>>>> +	write_sysreg(0, BPIALL);
>>>> +}
>>>> +
>>>> +static void harden_branch_predictor_iciallu(void)
>>>> +{
>>>> +	write_sysreg(0, ICIALLU);
>>>> +}
>>>> +
>>>> +void cpu_v7_bugs_init(void)
>>>> +{
>>>> +	const char *spectre_v2_method = NULL;
>>>> +
>>>> +	if (harden_branch_predictor)
>>>> +		return;
>>>
>>> How does it work on a big-little systems where two CPUs have diverging
>>> mitigation methods? Let's say an hypothetical A15/A17 system? Or even a
>>> more common A15/A7 system, where the small core doesn't require the
>>> mitigation?
>>
>> Hmm, I'd forgotten about those, because I don't have them.
>>
>> We don't have the ability to mitigate this on such systems at all at
>> present, it would require a per-CPU cpu_switch_mm() implementation, and
>> the code has no structure to support that at present without considerable
>> rewrite of the CPU glue support.
>>
>> I'm not even sure it could without checking deeper - I think there's some
>> situations where we call this before we're sufficiently setup.
> 
> Confirmed.  We can't access per_cpu variables via cpu_switch_mm()
> because it is used prior to the per_cpu offset being initialised in
> the CPU.  Eg,
> 
> secondary_start_kernel
> {
> ...
> 	cpu_switch_mm(mm->pgd, mm);
> ...
>         cpu_init(); /* <== per cpu setup */
> }
> 
> However, we can change harden_branch_predictor() to be a per-cpu
> function pointer to solve some of your concern, but it's still
> insufficient.

I hate to play that card, but we have all been waiting for these patches
to land in Linus' tree, so on one hand, waiting for the next merge
window is probably doable, since nothing is there. On the other hand,
does this absolutely needs to be addressed right now?
-- 
Florian
