Fitter Place Stage Report for quartus_compile
Tue Apr  4 23:59:43 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Fitter DSP Block Usage Summary
  9. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 656 / 427,200       ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 656                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 826 / 427,200       ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 291                 ;       ;
;         [b] ALMs used for LUT logic                         ; 233                 ;       ;
;         [c] ALMs used for registers                         ; 192                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 110                 ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 189 / 427,200       ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 19 / 427,200        ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ;       ;
;         [c] Due to LAB input limits                         ; 0                   ;       ;
;         [d] Due to virtual I/Os                             ; 19                  ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 102 / 42,720        ; < 1 % ;
;     -- Logic LABs                                           ; 91                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 11                  ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 945                 ;       ;
;     -- 7 input functions                                    ; 1                   ;       ;
;     -- 6 input functions                                    ; 115                 ;       ;
;     -- 5 input functions                                    ; 51                  ;       ;
;     -- 4 input functions                                    ; 73                  ;       ;
;     -- <=3 input functions                                  ; 705                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 347                 ;       ;
; Memory ALUT usage                                           ; 149                 ;       ;
;     -- 64-address deep                                      ; 0                   ;       ;
;     -- 32-address deep                                      ; 149                 ;       ;
;                                                             ;                     ;       ;
;                                                             ;                     ;       ;
; Dedicated logic registers                                   ; 1,126               ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 964 / 854,400       ; < 1 % ;
;         -- Secondary logic registers                        ; 162 / 854,400       ; < 1 % ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 1,126               ;       ;
;         -- Routing optimization registers                   ; 0                   ;       ;
;                                                             ;                     ;       ;
; ALMs adjustment for power estimation                        ; 76                  ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 38                  ;       ;
; I/O pins                                                    ; 0 / 928             ; 0 %   ;
;     -- Clock pins                                           ; 0 / 52              ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 203             ; 0 %   ;
;                                                             ;                     ;       ;
; M20K blocks                                                 ; 4 / 2,713           ; < 1 % ;
; Total MLAB memory bits                                      ; 608                 ;       ;
; Total block memory bits                                     ; 43,520 / 55,562,240 ; < 1 % ;
; Total block memory implementation bits                      ; 81,920 / 55,562,240 ; < 1 % ;
;                                                             ;                     ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 4 / 1,518           ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                   ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 4                   ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                   ;       ;
;                                                             ;                     ;       ;
; IOPLLs                                                      ; 0 / 16              ; 0 %   ;
; FPLLs                                                       ; 0 / 32              ; 0 %   ;
; Global signals                                              ; 1                   ;       ;
;     -- Global clocks                                        ; 1 / 32              ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16              ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384             ; 0 %   ;
; JTAGs                                                       ; 0 / 1               ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4               ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 96              ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 96              ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 96              ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 96              ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 96              ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 96              ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 32              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16              ; 0 %   ;
; Maximum fan-out                                             ; 1482                ;       ;
; Highest non-global fan-out                                  ; 1012                ;       ;
; Total fan-out                                               ; 8570                ;       ;
; Average fan-out                                             ; 3.71                ;       ;
+-------------------------------------------------------------+---------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel® Quartus® Prime Pro Edition Help</i> for more information.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                               ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                                      ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                        ; 655.5 (19.0)         ; 825.0 (17.0)                     ; 188.5 (17.0)                                      ; 19.0 (19.0)                      ; 110.0 (0.0)          ; 945 (0)             ; 1126 (39)                 ; 0 (0)         ; 43520             ; 4     ; 4          ; 0    ; 38           ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; quartus_compile                                                  ; altera_work  ;
;    |getTanh_inst|                                                                                                        ; 636.5 (0.5)          ; 808.0 (0.5)                      ; 171.5 (0.0)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 945 (1)             ; 1087 (0)                  ; 0 (0)         ; 43520             ; 4     ; 4          ; 0    ; 0            ; 0 (0)  ; getTanh_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; getTanh                                                          ; getTanh      ;
;       |gettanh_internal_inst|                                                                                            ; 636.0 (0.0)          ; 807.5 (0.0)                      ; 171.5 (0.0)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 944 (0)             ; 1087 (0)                  ; 0 (0)         ; 43520             ; 4     ; 4          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; getTanh_internal                                                 ; N/A          ;
;          |getTanh_internal|                                                                                              ; 609.3 (0.5)          ; 768.8 (0.5)                      ; 159.5 (0.0)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 887 (1)             ; 1063 (0)                  ; 0 (0)         ; 512               ; 1     ; 4          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; getTanh_function_wrapper                                         ; N/A          ;
;             |thegetTanh_function|                                                                                        ; 608.8 (0.0)          ; 768.3 (0.0)                      ; 159.5 (0.0)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 886 (0)             ; 1063 (0)                  ; 0 (0)         ; 512               ; 1     ; 4          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; getTanh_function                                                 ; N/A          ;
;                |thebb_getTanh_B1_start|                                                                                  ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                         ; getTanh_bb_B1_start                                              ; N/A          ;
;                   |thebb_getTanh_B1_start_stall_region|                                                                  ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                     ; getTanh_bb_B1_start_stall_region                                 ; N/A          ;
;                      |thegetTanh_B1_start_merge_reg|                                                                     ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thegetTanh_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                       ; getTanh_B1_start_merge_reg                                       ; N/A          ;
;                      |thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2|                                               ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2                                                                                                                                                                                                                                                                                                                                                 ; getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0         ; N/A          ;
;                         |theiord|                                                                                        ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2|theiord                                                                                                                                                                                                                                                                                                                                         ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                   ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                               ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                   ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1                                                                                                                                                                                                                                                                                                                                                ; getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0        ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|                                           ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg|                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg                                                                                                                                                                                                                                                                                       ; getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg    ; N/A          ;
;                |thebb_getTanh_B2_sr_0_aunroll_x|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                ; getTanh_bb_B2_sr_0                                               ; N/A          ;
;                |thebb_getTanh_B3|                                                                                        ; 412.2 (0.0)          ; 496.2 (0.0)                      ; 84.0 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 656 (0)             ; 691 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3                                                                                                                                                                                                                                                                                                                                                                                                                                               ; getTanh_bb_B3                                                    ; N/A          ;
;                   |thebb_getTanh_B3_stall_region|                                                                        ; 409.7 (0.0)          ; 493.7 (0.0)                      ; 84.0 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 651 (0)             ; 690 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                 ; getTanh_bb_B3_stall_region                                       ; N/A          ;
;                      |thegetTanh_B3_merge_reg_aunroll_x|                                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thegetTanh_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; getTanh_B3_merge_reg                                             ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|                                 ; 408.6 (0.3)          ; 492.6 (0.5)                      ; 84.0 (0.2)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 650 (1)             ; 688 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x                                                                                                                                                                                                                                                                                                                                               ; getTanh_i_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1     ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|                ; 21.3 (0.3)           ; 27.3 (0.3)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x                                                                                                                                                                                                                                                               ; getTanh_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit32_gettanh0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|   ; 17.8 (0.0)           ; 24.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x                                                                                                                                                                     ; getTanh_i_llvm_fpga_sfc_exit_s_c0_out_fo00002_gettanh1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|                    ; 17.8 (0.0)           ; 24.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                            ; 17.8 (1.8)           ; 24.0 (3.0)                       ; 6.2 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                    ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                  ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                 ; dpram_oa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                   ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                   ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_full_detector|         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_full_detector                                                                                                                                                                           ; getTanh_i_llvm_fpga_sfc_exit_s_c0_out_fo0000ttanh1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_full_detector|      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_full_detector                                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|                        ; 386.9 (181.2)        ; 464.7 (243.6)                    ; 77.8 (62.5)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 628 (342)           ; 655 (379)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x                                                                                                                                                                                                                                                                       ; getTanh_i_sfc_logic_s_c0_in_for_body_get0000c0_enter302_gettanh0 ; N/A          ;
;                            |i_masked22_gettanh113_delay|                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|i_masked22_gettanh113_delay                                                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist27_i_arrayidx1_gettanh0_shift_join_x_q_5_mem_dmem|                                     ; 10.2 (0.0)           ; 10.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist27_i_arrayidx1_gettanh0_shift_join_x_q_5_mem_dmem                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                           ; 10.2 (0.0)           ; 10.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist27_i_arrayidx1_gettanh0_shift_join_x_q_5_mem_dmem|auto_generated                                                                                                                                                                                                ; altera_syncram_oi62                                              ; N/A          ;
;                                  |altsyncram1|                                                                           ; 10.2 (10.2)          ; 10.8 (10.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist27_i_arrayidx1_gettanh0_shift_join_x_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                    ; altsyncram_b6a4                                                  ; N/A          ;
;                            |redist34_i_masked22_gettanh113_q_14|                                                         ; 0.0 (0.0)            ; 3.5 (3.5)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist34_i_masked22_gettanh113_q_14                                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist35_i_llvm_fpga_pop_i32_j_024_pop9_gettanh12_out_data_out_9_mem_dmem|                   ; 20.2 (0.0)           ; 21.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist35_i_llvm_fpga_pop_i32_j_024_pop9_gettanh12_out_data_out_9_mem_dmem                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                           ; 20.2 (0.0)           ; 21.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist35_i_llvm_fpga_pop_i32_j_024_pop9_gettanh12_out_data_out_9_mem_dmem|auto_generated                                                                                                                                                                              ; altera_syncram_3j62                                              ; N/A          ;
;                                  |altsyncram1|                                                                           ; 20.2 (20.2)          ; 21.5 (21.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist35_i_llvm_fpga_pop_i32_j_024_pop9_gettanh12_out_data_out_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                  ; altsyncram_m6a4                                                  ; N/A          ;
;                            |redist39_i_first_cleanup_xor19_gettanh4_q_7|                                                 ; -0.2 (-0.2)          ; 2.0 (2.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist39_i_first_cleanup_xor19_gettanh4_q_7                                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist4_sync_together157_aunroll_x_in_i_valid_9|                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist4_sync_together157_aunroll_x_in_i_valid_9                                                                                                                                                                                                                       ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_conv_gettanh13|                                                                         ; 134.1 (133.0)        ; 139.0 (137.8)                    ; 4.9 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 210 (210)           ; 178 (174)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13                                                                                                                                                                                                                                                   ; getTanh_flt_i_sfc_logic_s_c0_in_for_body00006uq0cp0ju20cp0jo0ouz ; N/A          ;
;                               |inIsZero_uid12_block_rsrvd_fix_delay|                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|inIsZero_uid12_block_rsrvd_fix_delay                                                                                                                                                                                                              ; dspba_delay_ver                                                  ; N/A          ;
;                               |sticky_uid20_block_rsrvd_fix_delay|                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|sticky_uid20_block_rsrvd_fix_delay                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                               |vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_delay|                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                               |vCount_uid56_lzcShifterZ1_uid10_block_rsrvd_fix_delay|                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|vCount_uid56_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_1_gettanh18|                                                       ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_mem_memdep_1_gettanh18                                                                                                                                                                                                                                 ; getTanh_i_llvm_fpga_mem_memdep_1_gettanh0                        ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_1_gettanh1|                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_mem_memdep_1_gettanh18|thei_llvm_fpga_mem_memdep_1_gettanh1                                                                                                                                                                                            ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_mem_memdep_1_gettanh18|thei_llvm_fpga_mem_memdep_1_gettanh1|pipelined_write                                                                                                                                                                            ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_2_gettanh100|                                                      ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_mem_memdep_2_gettanh100                                                                                                                                                                                                                                ; getTanh_i_llvm_fpga_mem_memdep_2_gettanh0                        ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_2_gettanh1|                                                     ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_mem_memdep_2_gettanh100|thei_llvm_fpga_mem_memdep_2_gettanh1                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                       ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_mem_memdep_2_gettanh100|thei_llvm_fpga_mem_memdep_2_gettanh1|pipelined_write                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going13_gettanh6|                                               ; 2.4 (0.0)            ; 3.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6                                                                                                                                                                                                                         ; getTanh_i_llvm_fpga_pipeline_keep_going13_gettanh0               ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going13_gettanh1|                                            ; 2.4 (0.0)            ; 3.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1                                                                                                                                                                           ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|pop1                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|pop2                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                  ; 1.8 (0.0)            ; 2.7 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push                                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                        ; 1.8 (1.8)            ; 2.7 (2.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_gettanh103|                                      ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_gettanh103                                                                                                                                                                                                                ; getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_gettanh0        ; N/A          ;
;                               |thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_gettanh1|                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_gettanh103|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_gettanh1                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_024_pop9_gettanh12|                                                 ; 8.0 (0.0)            ; 8.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pop_i32_j_024_pop9_gettanh12                                                                                                                                                                                                                           ; getTanh_i_llvm_fpga_pop_i32_j_024_pop9_gettanh0                  ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_024_pop9_gettanh1|                                               ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pop_i32_j_024_pop9_gettanh12|thei_llvm_fpga_pop_i32_j_024_pop9_gettanh1                                                                                                                                                                                ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups16_pop11_gettanh2|                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups16_pop11_gettanh2                                                                                                                                                                                                                       ; getTanh_i_llvm_fpga_pop_i4_cleanups16_pop11_gettanh0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups16_pop11_gettanh1|                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups16_pop11_gettanh2|thei_llvm_fpga_pop_i4_cleanups16_pop11_gettanh1                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh112|                                    ; 3.6 (0.0)            ; 3.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh112                                                                                                                                                                                                              ; getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh0      ; N/A          ;
;                               |thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh1|                                   ; 3.6 (0.0)            ; 3.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh112|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh112|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration15_gettanh11|                                          ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration15_gettanh11                                                                                                                                                                                                                    ; getTanh_i_llvm_fpga_push_i1_lastiniteration15_gettanh0           ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration15_gettanh1|                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration15_gettanh11|thei_llvm_fpga_push_i1_lastiniteration15_gettanh1                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration15_gettanh11|thei_llvm_fpga_push_i1_lastiniteration15_gettanh1|staging_reg                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond23_gettanh107|                                             ; 10.9 (0.0)           ; 11.0 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107                                                                                                                                                                                                                       ; getTanh_i_llvm_fpga_push_i1_notexitcond23_gettanh0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond23_gettanh1|                                            ; 10.9 (0.0)           ; 11.0 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 10.9 (0.0)           ; 11.0 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                               ; 8.7 (1.0)            ; 8.7 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                            ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo                                                                                                                                                          ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                        ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|staging_reg                                                                                                                                                        ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_024_push9_gettanh102|                                              ; 9.1 (0.0)            ; 9.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i32_j_024_push9_gettanh102                                                                                                                                                                                                                        ; getTanh_i_llvm_fpga_push_i32_j_024_push9_gettanh0                ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_024_push9_gettanh1|                                             ; 9.1 (0.0)            ; 9.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i32_j_024_push9_gettanh102|thei_llvm_fpga_push_i32_j_024_push9_gettanh1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 8.8 (8.8)            ; 9.2 (9.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i32_j_024_push9_gettanh102|thei_llvm_fpga_push_i32_j_024_push9_gettanh1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups16_push11_gettanh110|                                         ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_cleanups16_push11_gettanh110                                                                                                                                                                                                                   ; getTanh_i_llvm_fpga_push_i4_cleanups16_push11_gettanh0           ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups16_push11_gettanh1|                                        ; 1.0 (0.2)            ; 1.1 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_cleanups16_push11_gettanh110|thei_llvm_fpga_push_i4_cleanups16_push11_gettanh1                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_cleanups16_push11_gettanh110|thei_llvm_fpga_push_i4_cleanups16_push11_gettanh1|fifo                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations11_push10_gettanh9|                                       ; 0.9 (0.0)            ; 1.4 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_initerations11_push10_gettanh9                                                                                                                                                                                                                 ; getTanh_i_llvm_fpga_push_i4_initerations11_push10_gettanh0       ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations11_push10_gettanh1|                                    ; 0.9 (0.3)            ; 1.4 (0.3)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_initerations11_push10_gettanh9|thei_llvm_fpga_push_i4_initerations11_push10_gettanh1                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_initerations11_push10_gettanh9|thei_llvm_fpga_push_i4_initerations11_push10_gettanh1|fifo                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                   |thegetTanh_B3_branch|                                                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thegetTanh_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                          ; getTanh_B3_branch                                                ; N/A          ;
;                   |thegetTanh_B3_merge|                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thegetTanh_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                           ; getTanh_B3_merge                                                 ; N/A          ;
;                |thebb_getTanh_B3_sr_1_aunroll_x|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                ; getTanh_bb_B3_sr_1                                               ; N/A          ;
;                |thebb_getTanh_B4|                                                                                        ; 5.1 (0.0)            ; 18.7 (0.0)                       ; 13.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4                                                                                                                                                                                                                                                                                                                                                                                                                                               ; getTanh_bb_B4                                                    ; N/A          ;
;                   |thebb_getTanh_B4_stall_region|                                                                        ; 5.1 (0.0)            ; 18.7 (0.0)                       ; 13.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                 ; getTanh_bb_B4_stall_region                                       ; N/A          ;
;                      |thei_iowr_bl_return_gettanh_unnamed_gettanh3_gettanh1|                                             ; 1.6 (0.0)            ; 1.9 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_iowr_bl_return_gettanh_unnamed_gettanh3_gettanh1                                                                                                                                                                                                                                                                                                                                                           ; getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh3_gettanh0       ; N/A          ;
;                         |theiowr|                                                                                        ; 1.6 (0.0)            ; 1.9 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_iowr_bl_return_gettanh_unnamed_gettanh3_gettanh1|theiowr                                                                                                                                                                                                                                                                                                                                                   ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                   ; 1.6 (1.6)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_iowr_bl_return_gettanh_unnamed_gettanh3_gettanh1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                         ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|                                                       ; 1.0 (0.0)            ; 14.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0                                                                                                                                                                                                                                                                                                                                                                     ; getTanh_i_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0                 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|                                                    ; 1.0 (1.0)            ; 14.0 (14.0)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1                                                                                                                                                                                                                                                                                                                         ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|                                               ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2                                                                                                                                                                                                                                                                                                                                                             ; getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0         ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_gettanh1|                                            ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|thei_llvm_fpga_push_token_i1_throttle_push_gettanh1                                                                                                                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                        ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|thei_llvm_fpga_push_token_i1_throttle_push_gettanh1|fifo                                                                                                                                                                                                                                                                                                    ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_getTanh_B4_sr_0_aunroll_x|                                                                         ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                ; getTanh_bb_B4_sr_0                                               ; N/A          ;
;                |thebb_getTanh_B5|                                                                                        ; 181.4 (0.0)          ; 242.5 (0.0)                      ; 61.0 (0.0)                                        ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 206 (0)             ; 317 (0)                   ; 0 (0)         ; 512               ; 1     ; 4          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5                                                                                                                                                                                                                                                                                                                                                                                                                                               ; getTanh_bb_B5                                                    ; N/A          ;
;                   |thebb_getTanh_B5_stall_region|                                                                        ; 179.6 (0.0)          ; 240.8 (0.0)                      ; 61.2 (0.0)                                        ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 202 (0)             ; 316 (0)                   ; 0 (0)         ; 512               ; 1     ; 4          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                 ; getTanh_bb_B5_stall_region                                       ; N/A          ;
;                      |thegetTanh_B5_merge_reg_aunroll_x|                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thegetTanh_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; getTanh_B5_merge_reg                                             ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|                               ; 178.6 (0.3)          ; 239.8 (0.3)                      ; 61.2 (0.0)                                        ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 201 (1)             ; 314 (0)                   ; 0 (0)         ; 512               ; 1     ; 4          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x                                                                                                                                                                                                                                                                                                                                             ; getTanh_i_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1   ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|              ; 19.2 (0.5)           ; 26.2 (0.5)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (1)              ; 51 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x                                                                                                                                                                                                                                                           ; getTanh_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit39_gettanh0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x| ; 13.7 (0.0)           ; 20.8 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 41 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x                                                                                                                                                               ; getTanh_i_llvm_fpga_sfc_exit_s_c0_out_fo00009_gettanh1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|                  ; 13.7 (0.0)           ; 20.8 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 41 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                            ; 13.7 (1.8)           ; 20.8 (2.8)                       ; 7.0 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (4)              ; 41 (3)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                             ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                    ; 9.2 (9.0)            ; 10.5 (9.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                            ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated             ; altera_syncram_pk72                                              ; N/A          ;
;                                           |altsyncram1|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1 ; altsyncram_4qb4                                                  ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                   ; 1.5 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                       ; 1.5 (1.5)            ; 3.5 (3.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                   ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                       ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_full_detector|       ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_full_detector                                                                                                                                                                     ; getTanh_i_llvm_fpga_sfc_exit_s_c0_out_fo0001ttanh1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_full_detector|    ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_full_detector                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|                      ; 159.0 (52.1)         ; 213.2 (75.5)                     ; 54.2 (23.4)                                       ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 167 (120)           ; 263 (87)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x                                                                                                                                                                                                                                                                   ; getTanh_i_sfc_logic_s_c0_in_for_body11_g0000c0_enter353_gettanh0 ; N/A          ;
;                            |i_masked_gettanh41_delay|                                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|i_masked_gettanh41_delay                                                                                                                                                                                                                                          ; dspba_delay_ver                                                  ; N/A          ;
;                            |oneIsNaN_uid174_i_cmp16_gettanh20_delay|                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|oneIsNaN_uid174_i_cmp16_gettanh20_delay                                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; N/A          ;
;                            |rPostExc_uid202_i_cmp16_gettanh20_delay|                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|rPostExc_uid202_i_cmp16_gettanh20_delay                                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; N/A          ;
;                            |r_uid201_i_cmp16_gettanh20_delay|                                                            ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|r_uid201_i_cmp16_gettanh20_delay                                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_mem_dmem|               ; 20.3 (0.0)           ; 20.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_mem_dmem                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                           ; 20.3 (0.0)           ; 20.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_mem_dmem|auto_generated                                                                                                                                                                      ; altera_syncram_ni62                                              ; N/A          ;
;                                  |altsyncram1|                                                                           ; 20.3 (20.3)          ; 20.5 (20.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                          ; altsyncram_a6a4                                                  ; N/A          ;
;                            |redist11_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_7_mem_dmem|               ; 19.8 (0.0)           ; 20.3 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist11_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_7_mem_dmem                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                           ; 19.8 (0.0)           ; 20.3 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist11_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_7_mem_dmem|auto_generated                                                                                                                                                                      ; altera_syncram_ni62                                              ; N/A          ;
;                                  |altsyncram1|                                                                           ; 19.8 (19.8)          ; 20.3 (20.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist11_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_7_mem_dmem|auto_generated|altsyncram1                                                                                                                                                          ; altsyncram_a6a4                                                  ; N/A          ;
;                            |redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|              ; 20.0 (0.0)           ; 21.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem                                                                                                                                                                                    ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                           ; 20.0 (0.0)           ; 21.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated                                                                                                                                                                     ; altera_syncram_ri62                                              ; N/A          ;
;                                  |altsyncram1|                                                                           ; 20.0 (20.0)          ; 21.0 (21.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1                                                                                                                                                         ; altsyncram_e6a4                                                  ; N/A          ;
;                            |redist14_i_first_cleanup_xor_gettanh4_q_19|                                                  ; 0.2 (0.2)            ; 4.5 (4.5)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist14_i_first_cleanup_xor_gettanh4_q_19                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist15_i_arrayidx154_gettanh17_vt_join_q_15_mem_dmem|                                      ; 10.7 (0.0)           ; 12.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist15_i_arrayidx154_gettanh17_vt_join_q_15_mem_dmem                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                           ; 10.7 (0.0)           ; 12.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist15_i_arrayidx154_gettanh17_vt_join_q_15_mem_dmem|auto_generated                                                                                                                                                                                             ; altera_syncram_bm62                                              ; N/A          ;
;                                  |altsyncram1|                                                                           ; 10.7 (10.7)          ; 12.0 (12.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist15_i_arrayidx154_gettanh17_vt_join_q_15_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                 ; altsyncram_u9a4                                                  ; N/A          ;
;                            |redist1_sync_together87_aunroll_x_in_c0_eni134_1_tpl_15|                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist1_sync_together87_aunroll_x_in_c0_eni134_1_tpl_15                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist3_sync_together87_aunroll_x_in_i_valid_14|                                             ; 0.2 (0.2)            ; 3.8 (3.8)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist6_sync_together87_aunroll_x_in_i_valid_33|                                             ; -0.2 (-0.2)          ; 4.2 (4.2)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist6_sync_together87_aunroll_x_in_i_valid_33                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist8_i_masked_gettanh41_q_20|                                                             ; -0.6 (-0.6)          ; 5.5 (5.5)                        ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist8_i_masked_gettanh41_q_20                                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|                                   ; 8.2 (0.0)            ; 8.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40                                                                                                                                                                                                         ; getTanh_i_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh0    ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|                                 ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1                                                                                                                                                ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add29_gettanh23|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add29_gettanh23                                                                                                                                                                                                                    ; getTanh_flt_i_sfc_logic_s_c0_in_for_body0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add_gettanh21|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21                                                                                                                                                                                                                      ; getTanh_flt_i_sfc_logic_s_c0_in_for_body0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_gettanh4_gettanh15|                                               ; -0.2 (-0.2)          ; 2.5 (2.5)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_mem_unnamed_gettanh4_gettanh15                                                                                                                                                                                                                     ; getTanh_i_llvm_fpga_mem_unnamed_gettanh4_gettanh0                ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_gettanh5_gettanh19|                                               ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_mem_unnamed_gettanh5_gettanh19                                                                                                                                                                                                                     ; getTanh_i_llvm_fpga_mem_unnamed_gettanh5_gettanh0                ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_gettanh5_gettanh1|                                             ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_mem_unnamed_gettanh5_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh5_gettanh1                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                        ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_mem_unnamed_gettanh5_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh5_gettanh1|pipelined_read                                                                                                                                                         ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_gettanh6|                                                 ; 2.8 (0.0)            ; 3.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_gettanh6                                                                                                                                                                                                                       ; getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0                 ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_gettanh1|                                              ; 2.8 (0.0)            ; 3.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_gettanh6|thei_llvm_fpga_pipeline_keep_going_gettanh1                                                                                                                                                                           ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_gettanh6|thei_llvm_fpga_pipeline_keep_going_gettanh1|pop2                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                  ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_gettanh6|thei_llvm_fpga_pipeline_keep_going_gettanh1|push                                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                        ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_gettanh6|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|staging_reg                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i11_fpga_indvars_iv4_pop12_gettanh30|                                     ; 0.5 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv4_pop12_gettanh30                                                                                                                                                                                                           ; getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv4_pop12_gettanh0      ; N/A          ;
;                               |thei_llvm_fpga_pop_i11_fpga_indvars_iv4_pop12_gettanh1|                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv4_pop12_gettanh30|thei_llvm_fpga_pop_i11_fpga_indvars_iv4_pop12_gettanh1                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_023_pop13_gettanh12|                                                ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pop_i32_i_023_pop13_gettanh12                                                                                                                                                                                                                      ; getTanh_i_llvm_fpga_pop_i32_i_023_pop13_gettanh0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_023_pop13_gettanh1|                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pop_i32_i_023_pop13_gettanh12|thei_llvm_fpga_pop_i32_i_023_pop13_gettanh1                                                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups_pop16_gettanh2|                                               ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop16_gettanh2                                                                                                                                                                                                                     ; getTanh_i_llvm_fpga_pop_i4_cleanups_pop16_gettanh0               ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups_pop16_gettanh1|                                            ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop16_gettanh2|thei_llvm_fpga_pop_i4_cleanups_pop16_gettanh1                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_initerations_pop15_gettanh7|                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop15_gettanh7                                                                                                                                                                                                                 ; getTanh_i_llvm_fpga_pop_i4_initerations_pop15_gettanh0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_initerations_pop15_gettanh1|                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop15_gettanh7|thei_llvm_fpga_pop_i4_initerations_pop15_gettanh1                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i11_fpga_indvars_iv4_push12_gettanh39|                                   ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv4_push12_gettanh39                                                                                                                                                                                                         ; getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv4_push12_gettanh0    ; N/A          ;
;                               |thei_llvm_fpga_push_i11_fpga_indvars_iv4_push12_gettanh1|                                 ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv4_push12_gettanh39|thei_llvm_fpga_push_i11_fpga_indvars_iv4_push12_gettanh1                                                                                                                                                ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv4_push12_gettanh39|thei_llvm_fpga_push_i11_fpga_indvars_iv4_push12_gettanh1|fifo                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_gettanh11|                                            ; 1.4 (0.0)            ; 1.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_gettanh11                                                                                                                                                                                                                  ; getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0             ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_gettanh1|                                          ; 1.4 (0.2)            ; 1.4 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_gettanh11|thei_llvm_fpga_push_i1_lastiniteration_gettanh1                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_gettanh11|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_gettanh34|                                                ; 9.2 (0.0)            ; 10.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34                                                                                                                                                                                                                      ; getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_gettanh1|                                              ; 9.2 (0.0)            ; 10.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 9.2 (1.0)            ; 10.0 (1.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                               ; 8.2 (8.2)            ; 9.0 (9.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_023_push13_gettanh29|                                              ; 3.6 (0.0)            ; 3.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i32_i_023_push13_gettanh29                                                                                                                                                                                                                    ; getTanh_i_llvm_fpga_push_i32_i_023_push13_gettanh0               ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_023_push13_gettanh1|                                            ; 3.6 (0.2)            ; 3.7 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i32_i_023_push13_gettanh29|thei_llvm_fpga_push_i32_i_023_push13_gettanh1                                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i32_i_023_push13_gettanh29|thei_llvm_fpga_push_i32_i_023_push13_gettanh1|fifo                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups_push16_gettanh37|                                            ; 1.1 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push16_gettanh37                                                                                                                                                                                                                  ; getTanh_i_llvm_fpga_push_i4_cleanups_push16_gettanh0             ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups_push16_gettanh1|                                          ; 1.1 (0.2)            ; 1.2 (0.3)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push16_gettanh37|thei_llvm_fpga_push_i4_cleanups_push16_gettanh1                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push16_gettanh37|thei_llvm_fpga_push_i4_cleanups_push16_gettanh1|fifo                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations_push15_gettanh9|                                         ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push15_gettanh9                                                                                                                                                                                                               ; getTanh_i_llvm_fpga_push_i4_initerations_push15_gettanh0         ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations_push15_gettanh1|                                      ; 0.8 (0.2)            ; 1.3 (0.2)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push15_gettanh9|thei_llvm_fpga_push_i4_initerations_push15_gettanh1                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                  ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push15_gettanh9|thei_llvm_fpga_push_i4_initerations_push15_gettanh1|fifo                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_mul18_gettanh22|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22                                                                                                                                                                                                                                              ; getTanh_flt_i_sfc_logic_s_c0_in_for_body0000b0c2463a0054c2a6355y ; N/A          ;
;                            |thei_mul21_gettanh24|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24                                                                                                                                                                                                                                              ; getTanh_flt_i_sfc_logic_s_c0_in_for_body0000b0c2463a0054c2a6355y ; N/A          ;
;                   |thegetTanh_B5_branch|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thegetTanh_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                          ; getTanh_B5_branch                                                ; N/A          ;
;                   |thegetTanh_B5_merge|                                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thegetTanh_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                           ; getTanh_B5_merge                                                 ; N/A          ;
;                |thebb_getTanh_B5_sr_1_aunroll_x|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                ; getTanh_bb_B5_sr_1                                               ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going13_gettanh6_sr|                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thei_llvm_fpga_pipeline_keep_going13_gettanh6_sr                                                                                                                                                                                                                                                                                                                                                                                                               ; getTanh_i_llvm_fpga_pipeline_keep_going13_gettanh6_sr            ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_gettanh6_sr|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thei_llvm_fpga_pipeline_keep_going_gettanh6_sr                                                                                                                                                                                                                                                                                                                                                                                                                 ; getTanh_i_llvm_fpga_pipeline_keep_going_gettanh6_sr              ; N/A          ;
;                |theloop_limiter_getTanh0|                                                                                ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; getTanh_loop_limiter_0                                           ; N/A          ;
;                   |thelimiter|                                                                                           ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_getTanh1|                                                                                ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; getTanh_loop_limiter_1                                           ; N/A          ;
;                   |thelimiter|                                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_loop_limiter                                                 ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                              ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_true_dual_port                                ; N/A          ;
;                      |altera_syncram_inst|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                              ; altera_syncram_th43                                              ; N/A          ;
;                            |altsyncram1|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; altsyncram_5ee4                                                  ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|                                            ; 19.7 (0.0)           ; 26.3 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                  ; getTanh_internal_ic_10295715645886237553                         ; N/A          ;
;             |a[0].a|                                                                                                     ; 19.7 (19.7)          ; 26.3 (26.3)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|                                            ; 4.2 (0.0)            ; 4.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                  ; getTanh_internal_ic_6556085024641785210                          ; N/A          ;
;             |a[0].a|                                                                                                     ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                     ; 2.6 (2.6)            ; 7.8 (7.8)                        ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                              ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                               ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                            ; altera_syncram_9f82                                              ; N/A          ;
;                            |altsyncram1|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                ; altsyncram_h1a4                                                  ; N/A          ;
+--------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                 ;
+-------------------------------------------------------+--------------------------+--------------------------+
; Statistic                                             ; |                        ; getTanh_inst             ;
+-------------------------------------------------------+--------------------------+--------------------------+
; ALMs needed [=A-B+C]                                  ; 655.5 / 427200 ( < 1 % ) ; 636.5 / 427200 ( < 1 % ) ;
;     [A] ALMs used in final placement                  ; 825.0 / 427200 ( < 1 % ) ; 808.0 / 427200 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 188.5 / 427200 ( < 1 % ) ; 171.5 / 427200 ( < 1 % ) ;
;     [C] Estimate of ALMs unavailable                  ; 19.0 / 427200 ( < 1 % )  ; 0.0 / 427200 ( 0 % )     ;
; ALMs used for memory                                  ; 110.0                    ; 110.0                    ;
; Combinational ALUTs                                   ; 945                      ; 945                      ;
; Dedicated Logic Registers                             ; 1126 / 1708800 ( < 1 % ) ; 1087 / 1708800 ( < 1 % ) ;
; I/O Registers                                         ; 0                        ; 0                        ;
; Block Memory Bits                                     ; 43520                    ; 43520                    ;
; M20Ks                                                 ; 4 / 2713 ( < 1 % )       ; 4 / 2713 ( < 1 % )       ;
; DSP Blocks                                            ; 4 / 1518 ( < 1 % )       ; 4 / 1518 ( < 1 % )       ;
; Pins                                                  ; 0                        ; 0                        ;
; Virtual Pins                                          ; 38                       ; 0                        ;
; IOPLLs                                                ; 0                        ; 0                        ;
;                                                       ;                          ;                          ;
; Region Placement                                      ; -                        ; -                        ;
;                                                       ;                          ;                          ;
; Partition Ports                                       ;                          ;                          ;
;     -- Input Ports                                    ; 0                        ; 4                        ;
;     -- Output Ports                                   ; 0                        ; 34                       ;
;                                                       ;                          ;                          ;
; Connections                                           ;                          ;                          ;
;     -- Input Connections                              ; 2468                     ; 34                       ;
;     -- Registered Input Connections                   ; 1025                     ; 32                       ;
;     -- Output Connections                             ; 34                       ; 2468                     ;
;     -- Registered Output Connections                  ; 34                       ; 1964                     ;
;                                                       ;                          ;                          ;
; Internal Connections                                  ;                          ;                          ;
;     -- Total Connections                              ; 2584                     ; 9099                     ;
;     -- Registered Connections                         ; 1095                     ; 4964                     ;
;                                                       ;                          ;                          ;
; External Connections                                  ;                          ;                          ;
;     -- |                                              ; 0                        ; 2502                     ;
;     -- getTanh_inst                                   ; 2502                     ; 0                        ;
+-------------------------------------------------------+--------------------------+--------------------------+


+---------------------------------------------+
; Non-Global High Fan-Out Signals             ;
+----------------+---------+------------------+
; Name           ; Fan-Out ; Physical Fan-Out ;
+----------------+---------+------------------+
; sync_resetn[2] ; 1012    ; 90               ;
+----------------+---------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                           ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X101_Y93_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist27_i_arrayidx1_gettanh0_shift_join_x_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 12           ; 3            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 36    ; 3                           ; 10                          ; 3                           ; 10                          ; 30                  ; 0           ; 1     ; None ; LAB_X109_Y91_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist35_i_llvm_fpga_pop_i32_j_024_pop9_gettanh12_out_data_out_9_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 6            ; 32           ; 6            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 192   ; 6                           ; 32                          ; 6                           ; 32                          ; 192                 ; 0           ; 2     ; None ; LAB_X111_Y95_N0, LAB_X109_Y94_N0   ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 512          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 12288 ; --                          ; --                          ; 512                         ; 1                           ; 512                 ; 1           ; 0     ; None ; M20K_X106_Y96_N0                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 32           ; 2            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 64    ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 0           ; 2     ; None ; LAB_X103_Y92_N0, LAB_X103_Y96_N0   ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist11_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_7_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 32           ; 2            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 64    ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 0           ; 2     ; None ; LAB_X101_Y95_N0, LAB_X101_Y96_N0   ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 32           ; 3            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 96    ; 3                           ; 32                          ; 3                           ; 32                          ; 96                  ; 0           ; 2     ; None ; LAB_X98_Y95_N0, LAB_X101_Y94_N0    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist15_i_arrayidx154_gettanh17_vt_join_q_15_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 13           ; 64           ; 13           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 832   ; 13                          ; 10                          ; 13                          ; 10                          ; 130                 ; 0           ; 1     ; None ; LAB_X109_Y93_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                  ; M20K block ; True Dual Port   ; Single Clock ; --           ; --           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; --                          ; --                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None ; M20K_X106_Y92_N0, M20K_X106_Y91_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; M20K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 9                           ; 1024                        ; 10                          ; 10240               ; 1           ; 0     ; None ; M20K_X106_Y93_N0                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------+-------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X106_Y96_N0      ; 512                     ; 2.5                           ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y93_N0      ; 10240                   ; 50.0                          ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ;
; M20K_X106_Y91_N0      ; 12288                   ; 60.0                          ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                  ;
; M20K_X106_Y92_N0      ; 20480                   ; 100.0                         ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                  ;
+-----------------------+-------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------------------------------------+
; Fitter DSP Block Usage Summary               ;
+--------------------------------+-------------+
; Statistic                      ; Number Used ;
+--------------------------------+-------------+
; Floating Point Multiplier      ; 2           ;
; Floating Point Sum of Products ; 2           ;
; Total number of DSP blocks     ; 4           ;
;                                ;             ;
+--------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Tue Apr  4 23:56:05 2023
    Info: System process ID: 123304
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/getTanh/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:05
Info (18252): The Fitter is using Physical Synthesis.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (11888): Total time spent on timing analysis during Global Placement is 1.92 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:11
Info (11888): Total time spent on timing analysis during Global Placement is 0.01 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.


