

================================================================
== Vitis HLS Report for 'los_Pipeline_VITIS_LOOP_104_4'
================================================================
* Date:           Mon Aug 12 18:55:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.118 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_4  |        ?|        ?|         7|          5|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    530|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    122|    -|
|Register         |        -|    -|     443|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     443|    652|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_220_p2     |         +|   0|  0|  13|          10|          10|
    |err_33_fu_308_p2        |         +|   0|  0|  39|          32|          32|
    |x0_20_fu_272_p2         |         +|   0|  0|  39|          32|          32|
    |y0_20_fu_296_p2         |         +|   0|  0|  39|          32|           1|
    |err_31_fu_267_p2        |         -|   0|  0|  39|          32|          32|
    |and_ln105_fu_198_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_1_fu_192_p2  |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln105_fu_186_p2    |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln107_fu_245_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln110_fu_262_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln115_fu_291_p2    |      icmp|   0|  0|  39|          32|          32|
    |or_ln107_fu_251_p2      |        or|   0|  0|   2|           1|           1|
    |err_32_fu_276_p3        |    select|   0|  0|  32|           1|          32|
    |err_34_fu_320_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln105_fu_230_p3  |    select|   0|  0|  32|           1|           1|
    |x0_21_fu_284_p3         |    select|   0|  0|  32|           1|          32|
    |y0_21_fu_301_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 530|         306|         317|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x0      |  14|          3|   32|         96|
    |ap_sig_allocacmp_y0      |  14|          3|   32|         96|
    |err_3_fu_58              |   9|          2|   32|         64|
    |sight_1_fu_62            |   9|          2|   32|         64|
    |x0_3_fu_50               |   9|          2|   32|         64|
    |y0_3_fu_54               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 122|         26|  196|        460|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln105_reg_396            |  10|   0|   10|          0|
    |and_ln105_reg_391            |   1|   0|    1|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |err_32_reg_414               |  32|   0|   32|          0|
    |err_33_reg_435               |  32|   0|   32|          0|
    |err_3_fu_58                  |  32|   0|   32|          0|
    |icmp_ln115_reg_425           |   1|   0|    1|          0|
    |obstacles_1_load_reg_406     |   1|   0|    1|          0|
    |select_ln85_cast_reg_364     |  32|   0|   32|          0|
    |sext_ln80_cast_reg_374       |  32|   0|   32|          0|
    |sext_ln86_1_cast_reg_358     |  32|   0|   32|          0|
    |sight_1_fu_62                |  32|   0|   32|          0|
    |x0_21_reg_420                |  32|   0|   32|          0|
    |x0_3_fu_50                   |  32|   0|   32|          0|
    |x0_reg_379                   |  32|   0|   32|          0|
    |y0_21_reg_430                |  32|   0|   32|          0|
    |y0_3_fu_54                   |  32|   0|   32|          0|
    |y0_reg_385                   |  32|   0|   32|          0|
    |zext_ln80_1_cast_reg_369     |   6|   0|   32|         26|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 443|   0|  469|         26|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|sext_ln102            |   in|    7|     ap_none|                     sext_ln102|        scalar|
|zext_ln80_3           |   in|    4|     ap_none|                    zext_ln80_3|        scalar|
|zext_ln91             |   in|    6|     ap_none|                      zext_ln91|        scalar|
|sext_ln80             |   in|    6|     ap_none|                      sext_ln80|        scalar|
|zext_ln80_1           |   in|    6|     ap_none|                    zext_ln80_1|        scalar|
|select_ln85           |   in|    2|     ap_none|                    select_ln85|        scalar|
|sext_ln86_1           |   in|    7|     ap_none|                    sext_ln86_1|        scalar|
|obstacles_1_address0  |  out|   10|   ap_memory|                    obstacles_1|         array|
|obstacles_1_ce0       |  out|    1|   ap_memory|                    obstacles_1|         array|
|obstacles_1_q0        |   in|    1|   ap_memory|                    obstacles_1|         array|
|sight_1_1_out         |  out|   32|      ap_vld|                  sight_1_1_out|       pointer|
|sight_1_1_out_ap_vld  |  out|    1|      ap_vld|                  sight_1_1_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x0_3 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:83]   --->   Operation 10 'alloca' 'x0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y0_3 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:84]   --->   Operation 11 'alloca' 'y0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%err_3 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:102]   --->   Operation 12 'alloca' 'err_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sight_1 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:82]   --->   Operation 13 'alloca' 'sight_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln86_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln86_1"   --->   Operation 14 'read' 'sext_ln86_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln85_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln85"   --->   Operation 15 'read' 'select_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln80_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln80_1"   --->   Operation 16 'read' 'zext_ln80_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln80_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln80"   --->   Operation 17 'read' 'sext_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln91_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln91"   --->   Operation 18 'read' 'zext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln80_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln80_3"   --->   Operation 19 'read' 'zext_ln80_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln102_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln102"   --->   Operation 20 'read' 'sext_ln102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln86_1_cast = sext i7 %sext_ln86_1_read"   --->   Operation 21 'sext' 'sext_ln86_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%select_ln85_cast = sext i2 %select_ln85_read"   --->   Operation 22 'sext' 'select_ln85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln80_1_cast = zext i6 %zext_ln80_1_read"   --->   Operation 23 'zext' 'zext_ln80_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln80_cast = sext i6 %sext_ln80_read"   --->   Operation 24 'sext' 'sext_ln80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln91_cast = zext i6 %zext_ln91_read"   --->   Operation 25 'zext' 'zext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln80_3_cast = zext i4 %zext_ln80_3_read"   --->   Operation 26 'zext' 'zext_ln80_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln102_cast = sext i7 %sext_ln102_read"   --->   Operation 27 'sext' 'sext_ln102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 1, i32 %sight_1" [benchmarks/jianyicheng/los/src/los.cpp:82]   --->   Operation 28 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %sext_ln102_cast, i32 %err_3" [benchmarks/jianyicheng/los/src/los.cpp:102]   --->   Operation 29 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln84 = store i32 %zext_ln80_3_cast, i32 %y0_3" [benchmarks/jianyicheng/los/src/los.cpp:84]   --->   Operation 30 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %zext_ln91_cast, i32 %x0_3" [benchmarks/jianyicheng/los/src/los.cpp:83]   --->   Operation 31 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body79"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x0 = load i32 %x0_3" [benchmarks/jianyicheng/los/src/los.cpp:82]   --->   Operation 33 'load' 'x0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y0 = load i32 %y0_3" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 34 'load' 'y0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln105 = icmp_eq  i32 %x0, i32 32" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 35 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.55ns)   --->   "%icmp_ln105_1 = icmp_eq  i32 %y0, i32 32" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 36 'icmp' 'icmp_ln105_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %icmp_ln105, i1 %icmp_ln105_1" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 37 'and' 'and_ln105' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105, void %land.lhs.true83, void %if.end90" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 38 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %y0" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 39 'trunc' 'trunc_ln105' <Predicate = (!and_ln105)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln105, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 40 'bitconcatenate' 'shl_ln1' <Predicate = (!and_ln105)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %x0" [benchmarks/jianyicheng/los/src/los.cpp:82]   --->   Operation 41 'trunc' 'trunc_ln82' <Predicate = (!and_ln105)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln105 = add i10 %shl_ln1, i10 %trunc_ln82" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 42 'add' 'add_ln105' <Predicate = (!and_ln105)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i10 %add_ln105" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 43 'zext' 'zext_ln105' <Predicate = (!and_ln105)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%obstacles_1_addr = getelementptr i1 %obstacles_1, i64 0, i64 %zext_ln105" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 44 'getelementptr' 'obstacles_1_addr' <Predicate = (!and_ln105)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%obstacles_1_load = load i10 %obstacles_1_addr" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 45 'load' 'obstacles_1_load' <Predicate = (!and_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%obstacles_1_load = load i10 %obstacles_1_addr" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 46 'load' 'obstacles_1_load' <Predicate = (!and_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sight_1_load = load i32 %sight_1" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 47 'load' 'sight_1_load' <Predicate = (!and_ln105 & !obstacles_1_load)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.69ns)   --->   "%select_ln105 = select i1 %obstacles_1_load, i32 0, i32 %sight_1_load" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 48 'select' 'select_ln105' <Predicate = (!and_ln105)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 %select_ln105, i32 %sight_1" [benchmarks/jianyicheng/los/src/los.cpp:82]   --->   Operation 49 'store' 'store_ln82' <Predicate = (!and_ln105)> <Delay = 1.58>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln105 = br void %if.end90" [benchmarks/jianyicheng/los/src/los.cpp:105]   --->   Operation 50 'br' 'br_ln105' <Predicate = (!and_ln105)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.53>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%err = load i32 %err_3" [benchmarks/jianyicheng/los/src/los.cpp:109]   --->   Operation 51 'load' 'err' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [benchmarks/jianyicheng/los/src/los.cpp:82]   --->   Operation 52 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/jianyicheng/los/src/los.cpp:104]   --->   Operation 53 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sight_1_1 = load i32 %sight_1"   --->   Operation 54 'load' 'sight_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.55ns)   --->   "%icmp_ln107 = icmp_eq  i32 %sight_1_1, i32 0" [benchmarks/jianyicheng/los/src/los.cpp:107]   --->   Operation 55 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns)   --->   "%or_ln107 = or i1 %and_ln105, i1 %icmp_ln107" [benchmarks/jianyicheng/los/src/los.cpp:107]   --->   Operation 56 'or' 'or_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %or_ln107, void %if.end97, void %while.end111.exitStub" [benchmarks/jianyicheng/los/src/los.cpp:107]   --->   Operation 57 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%e2 = shl i32 %err, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:109]   --->   Operation 58 'shl' 'e2' <Predicate = (!or_ln107)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.55ns)   --->   "%icmp_ln110 = icmp_sgt  i32 %e2, i32 %sext_ln80_cast" [benchmarks/jianyicheng/los/src/los.cpp:110]   --->   Operation 59 'icmp' 'icmp_ln110' <Predicate = (!or_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%err_31 = sub i32 %err, i32 %zext_ln80_1_cast" [benchmarks/jianyicheng/los/src/los.cpp:111]   --->   Operation 60 'sub' 'err_31' <Predicate = (!or_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.55ns)   --->   "%x0_20 = add i32 %x0, i32 %select_ln85_cast" [benchmarks/jianyicheng/los/src/los.cpp:112]   --->   Operation 61 'add' 'x0_20' <Predicate = (!or_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.69ns)   --->   "%err_32 = select i1 %icmp_ln110, i32 %err_31, i32 %err" [benchmarks/jianyicheng/los/src/los.cpp:110]   --->   Operation 62 'select' 'err_32' <Predicate = (!or_ln107)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%x0_21 = select i1 %icmp_ln110, i32 %x0_20, i32 %x0" [benchmarks/jianyicheng/los/src/los.cpp:110]   --->   Operation 63 'select' 'x0_21' <Predicate = (!or_ln107)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.55ns)   --->   "%icmp_ln115 = icmp_slt  i32 %e2, i32 %sext_ln86_1_cast" [benchmarks/jianyicheng/los/src/los.cpp:115]   --->   Operation 64 'icmp' 'icmp_ln115' <Predicate = (!or_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.55ns)   --->   "%y0_20 = add i32 %y0, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:117]   --->   Operation 65 'add' 'y0_20' <Predicate = (!or_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%y0_21 = select i1 %icmp_ln115, i32 %y0_20, i32 %y0" [benchmarks/jianyicheng/los/src/los.cpp:115]   --->   Operation 66 'select' 'y0_21' <Predicate = (!or_ln107)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sight_1_1_out, i32 %sight_1_1"   --->   Operation 73 'write' 'write_ln0' <Predicate = (or_ln107)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (or_ln107)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 67 [1/1] (2.55ns)   --->   "%err_33 = add i32 %err_32, i32 %sext_ln86_1_cast" [benchmarks/jianyicheng/los/src/los.cpp:116]   --->   Operation 67 'add' 'err_33' <Predicate = (icmp_ln115)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln84 = store i32 %y0_21, i32 %y0_3" [benchmarks/jianyicheng/los/src/los.cpp:84]   --->   Operation 68 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %x0_21, i32 %x0_3" [benchmarks/jianyicheng/los/src/los.cpp:83]   --->   Operation 69 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.28>
ST_7 : Operation 70 [1/1] (0.69ns)   --->   "%err_34 = select i1 %icmp_ln115, i32 %err_33, i32 %err_32" [benchmarks/jianyicheng/los/src/los.cpp:115]   --->   Operation 70 'select' 'err_34' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %err_34, i32 %err_3" [benchmarks/jianyicheng/los/src/los.cpp:102]   --->   Operation 71 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln104 = br void %while.body79" [benchmarks/jianyicheng/los/src/los.cpp:104]   --->   Operation 72 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln102]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln80_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln91]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln80_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln85]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln86_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ obstacles_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sight_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x0_3               (alloca        ) [ 01111110]
y0_3               (alloca        ) [ 01111110]
err_3              (alloca        ) [ 01111111]
sight_1            (alloca        ) [ 01111100]
sext_ln86_1_read   (read          ) [ 00000000]
select_ln85_read   (read          ) [ 00000000]
zext_ln80_1_read   (read          ) [ 00000000]
sext_ln80_read     (read          ) [ 00000000]
zext_ln91_read     (read          ) [ 00000000]
zext_ln80_3_read   (read          ) [ 00000000]
sext_ln102_read    (read          ) [ 00000000]
sext_ln86_1_cast   (sext          ) [ 01111110]
select_ln85_cast   (sext          ) [ 00111100]
zext_ln80_1_cast   (zext          ) [ 00111100]
sext_ln80_cast     (sext          ) [ 00111100]
zext_ln91_cast     (zext          ) [ 00000000]
zext_ln80_3_cast   (zext          ) [ 00000000]
sext_ln102_cast    (sext          ) [ 00000000]
store_ln82         (store         ) [ 00000000]
store_ln102        (store         ) [ 00000000]
store_ln84         (store         ) [ 00000000]
store_ln83         (store         ) [ 00000000]
br_ln0             (br            ) [ 00000000]
x0                 (load          ) [ 00111100]
y0                 (load          ) [ 00111100]
icmp_ln105         (icmp          ) [ 00000000]
icmp_ln105_1       (icmp          ) [ 00000000]
and_ln105          (and           ) [ 01111100]
br_ln105           (br            ) [ 00000000]
trunc_ln105        (trunc         ) [ 00000000]
shl_ln1            (bitconcatenate) [ 00000000]
trunc_ln82         (trunc         ) [ 00000000]
add_ln105          (add           ) [ 00100000]
zext_ln105         (zext          ) [ 00000000]
obstacles_1_addr   (getelementptr ) [ 00010000]
obstacles_1_load   (load          ) [ 00001000]
sight_1_load       (load          ) [ 00000000]
select_ln105       (select        ) [ 00000000]
store_ln82         (store         ) [ 00000000]
br_ln105           (br            ) [ 00000000]
err                (load          ) [ 00000000]
specpipeline_ln82  (specpipeline  ) [ 00000000]
specloopname_ln104 (specloopname  ) [ 00000000]
sight_1_1          (load          ) [ 00000000]
icmp_ln107         (icmp          ) [ 00000000]
or_ln107           (or            ) [ 00000100]
br_ln107           (br            ) [ 00000000]
e2                 (shl           ) [ 00000000]
icmp_ln110         (icmp          ) [ 00000000]
err_31             (sub           ) [ 00000000]
x0_20              (add           ) [ 00000000]
err_32             (select        ) [ 01100011]
x0_21              (select        ) [ 01000010]
icmp_ln115         (icmp          ) [ 01100011]
y0_20              (add           ) [ 00000000]
y0_21              (select        ) [ 01000010]
err_33             (add           ) [ 00100001]
store_ln84         (store         ) [ 00000000]
store_ln83         (store         ) [ 00000000]
err_34             (select        ) [ 00000000]
store_ln102        (store         ) [ 00000000]
br_ln104           (br            ) [ 00000000]
write_ln0          (write         ) [ 00000000]
ret_ln0            (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln102">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln80_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln80_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln91">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln80">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln80"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln80_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln85">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln85"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln86_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="obstacles_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obstacles_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sight_1_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sight_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="x0_3_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x0_3/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="y0_3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y0_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="err_3_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="err_3/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sight_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sight_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln86_1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln86_1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="select_ln85_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln85_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln80_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln80_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln80_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln80_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln91_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln91_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln80_3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln80_3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln102_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln102_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="obstacles_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obstacles_1_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obstacles_1_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="3"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sight_1_load/4 sight_1_1/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln86_1_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_1_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln85_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln85_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln80_1_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_ln80_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln91_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln80_3_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_3_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln102_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln82_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln102_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln84_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln83_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x0_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="y0_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln105_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln105_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln105_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln105_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln82_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln105_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="10" slack="0"/>
<pin id="223" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln105_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln105_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln82_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="3"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="err_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="4"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="err/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln107_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln107_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="4"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="e2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="e2/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln110_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="4"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="err_31_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="4"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="err_31/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="x0_20_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="4"/>
<pin id="274" dir="0" index="1" bw="2" slack="4"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_20/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="err_32_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="err_32/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="x0_21_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="4"/>
<pin id="288" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_21/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln115_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="4"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="y0_20_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="4"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y0_20/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="y0_21_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="4"/>
<pin id="305" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y0_21/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="err_33_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="7" slack="5"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="err_33/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln84_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="5"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln83_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="5"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="err_34_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="0" index="2" bw="32" slack="2"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="err_34/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln102_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="6"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/7 "/>
</bind>
</comp>

<comp id="330" class="1005" name="x0_3_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x0_3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="y0_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y0_3 "/>
</bind>
</comp>

<comp id="344" class="1005" name="err_3_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="err_3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="sight_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sight_1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="sext_ln86_1_cast_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="4"/>
<pin id="360" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln86_1_cast "/>
</bind>
</comp>

<comp id="364" class="1005" name="select_ln85_cast_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="4"/>
<pin id="366" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln85_cast "/>
</bind>
</comp>

<comp id="369" class="1005" name="zext_ln80_1_cast_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="4"/>
<pin id="371" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln80_1_cast "/>
</bind>
</comp>

<comp id="374" class="1005" name="sext_ln80_cast_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="4"/>
<pin id="376" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln80_cast "/>
</bind>
</comp>

<comp id="379" class="1005" name="x0_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="4"/>
<pin id="381" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x0 "/>
</bind>
</comp>

<comp id="385" class="1005" name="y0_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="4"/>
<pin id="387" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="y0 "/>
</bind>
</comp>

<comp id="391" class="1005" name="and_ln105_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln105 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln105_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="1"/>
<pin id="398" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="401" class="1005" name="obstacles_1_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="1"/>
<pin id="403" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="obstacles_1_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="obstacles_1_load_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="obstacles_1_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="err_32_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="err_32 "/>
</bind>
</comp>

<comp id="420" class="1005" name="x0_21_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x0_21 "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln115_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="430" class="1005" name="y0_21_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y0_21 "/>
</bind>
</comp>

<comp id="435" class="1005" name="err_33_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="err_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="135"><net_src comp="66" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="78" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="84" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="90" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="96" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="102" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="152" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="148" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="186" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="183" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="180" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="208" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="128" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="128" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="242" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="242" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="281"><net_src comp="262" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="267" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="242" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="262" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="272" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="256" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="291" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="329"><net_src comp="320" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="50" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="340"><net_src comp="54" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="347"><net_src comp="58" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="354"><net_src comp="62" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="361"><net_src comp="132" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="367"><net_src comp="136" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="372"><net_src comp="140" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="377"><net_src comp="144" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="382"><net_src comp="180" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="388"><net_src comp="183" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="394"><net_src comp="198" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="399"><net_src comp="220" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="404"><net_src comp="115" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="409"><net_src comp="122" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="417"><net_src comp="276" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="423"><net_src comp="284" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="428"><net_src comp="291" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="433"><net_src comp="301" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="438"><net_src comp="308" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="320" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: obstacles_1 | {}
	Port: sight_1_1_out | {5 }
 - Input state : 
	Port: los_Pipeline_VITIS_LOOP_104_4 : sext_ln102 | {1 }
	Port: los_Pipeline_VITIS_LOOP_104_4 : zext_ln80_3 | {1 }
	Port: los_Pipeline_VITIS_LOOP_104_4 : zext_ln91 | {1 }
	Port: los_Pipeline_VITIS_LOOP_104_4 : sext_ln80 | {1 }
	Port: los_Pipeline_VITIS_LOOP_104_4 : zext_ln80_1 | {1 }
	Port: los_Pipeline_VITIS_LOOP_104_4 : select_ln85 | {1 }
	Port: los_Pipeline_VITIS_LOOP_104_4 : sext_ln86_1 | {1 }
	Port: los_Pipeline_VITIS_LOOP_104_4 : obstacles_1 | {2 3 }
  - Chain level:
	State 1
		store_ln82 : 1
		store_ln102 : 1
		store_ln84 : 1
		store_ln83 : 1
		x0 : 1
		y0 : 1
		icmp_ln105 : 2
		icmp_ln105_1 : 2
		and_ln105 : 3
		br_ln105 : 3
		trunc_ln105 : 2
		shl_ln1 : 3
		trunc_ln82 : 2
		add_ln105 : 4
	State 2
		obstacles_1_addr : 1
		obstacles_1_load : 2
	State 3
	State 4
		select_ln105 : 1
		store_ln82 : 2
	State 5
		icmp_ln107 : 1
		or_ln107 : 2
		br_ln107 : 2
		e2 : 1
		icmp_ln110 : 1
		err_31 : 1
		err_32 : 2
		x0_21 : 2
		icmp_ln115 : 1
		y0_21 : 2
		write_ln0 : 1
	State 6
	State 7
		store_ln102 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln105_fu_186      |    0    |    39   |
|          |     icmp_ln105_1_fu_192     |    0    |    39   |
|   icmp   |      icmp_ln107_fu_245      |    0    |    39   |
|          |      icmp_ln110_fu_262      |    0    |    39   |
|          |      icmp_ln115_fu_291      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |     select_ln105_fu_230     |    0    |    32   |
|          |        err_32_fu_276        |    0    |    32   |
|  select  |         x0_21_fu_284        |    0    |    32   |
|          |         y0_21_fu_301        |    0    |    32   |
|          |        err_34_fu_320        |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |       add_ln105_fu_220      |    0    |    13   |
|    add   |         x0_20_fu_272        |    0    |    39   |
|          |         y0_20_fu_296        |    0    |    39   |
|          |        err_33_fu_308        |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    sub   |        err_31_fu_267        |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln105_fu_198      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln107_fu_251       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          | sext_ln86_1_read_read_fu_66 |    0    |    0    |
|          | select_ln85_read_read_fu_72 |    0    |    0    |
|          | zext_ln80_1_read_read_fu_78 |    0    |    0    |
|   read   |  sext_ln80_read_read_fu_84  |    0    |    0    |
|          |  zext_ln91_read_read_fu_90  |    0    |    0    |
|          | zext_ln80_3_read_read_fu_96 |    0    |    0    |
|          | sext_ln102_read_read_fu_102 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_108   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   sext_ln86_1_cast_fu_132   |    0    |    0    |
|   sext   |   select_ln85_cast_fu_136   |    0    |    0    |
|          |    sext_ln80_cast_fu_144    |    0    |    0    |
|          |    sext_ln102_cast_fu_156   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   zext_ln80_1_cast_fu_140   |    0    |    0    |
|   zext   |    zext_ln91_cast_fu_148    |    0    |    0    |
|          |   zext_ln80_3_cast_fu_152   |    0    |    0    |
|          |      zext_ln105_fu_226      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln105_fu_204     |    0    |    0    |
|          |      trunc_ln82_fu_216      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln1_fu_208       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |          e2_fu_256          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   528   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln105_reg_396   |   10   |
|    and_ln105_reg_391   |    1   |
|     err_32_reg_414     |   32   |
|     err_33_reg_435     |   32   |
|      err_3_reg_344     |   32   |
|   icmp_ln115_reg_425   |    1   |
|obstacles_1_addr_reg_401|   10   |
|obstacles_1_load_reg_406|    1   |
|select_ln85_cast_reg_364|   32   |
| sext_ln80_cast_reg_374 |   32   |
|sext_ln86_1_cast_reg_358|   32   |
|     sight_1_reg_351    |   32   |
|      x0_21_reg_420     |   32   |
|      x0_3_reg_330      |   32   |
|       x0_reg_379       |   32   |
|      y0_21_reg_430     |   32   |
|      y0_3_reg_337      |   32   |
|       y0_reg_385       |   32   |
|zext_ln80_1_cast_reg_369|   32   |
+------------------------+--------+
|          Total         |   471  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   528  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   471  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   471  |   537  |
+-----------+--------+--------+--------+
