

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Tue Apr  9 23:32:28 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144| 0.720 us | 0.720 us |  144|  144|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      143|      143|        11|          -|          -|    13|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    615|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     280|    317|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     83|    -|
|Register         |        -|      -|     456|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     776|   1015|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_lshr_32ns_32ns_32_2_1_U1194  |myproject_axi_lshr_32ns_32ns_32_2_1  |        0|      0|  140|  126|    0|
    |myproject_axi_mux_134_16_1_1_U1193         |myproject_axi_mux_134_16_1_1         |        0|      0|    0|   65|    0|
    |myproject_axi_shl_64ns_32ns_64_2_1_U1195   |myproject_axi_shl_64ns_32ns_64_2_1   |        0|      0|  140|  126|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |Total                                      |                                     |        0|      0|  280|  317|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+----+------------+------------+
    |add_ln949_fu_424_p2     |     +    |      0|   0|  23|           6|          16|
    |add_ln958_fu_391_p2     |     +    |      0|   0|  39|           6|          32|
    |add_ln964_fu_532_p2     |     +    |      0|   0|   8|           8|           8|
    |j_fu_235_p2             |     +    |      0|   0|  13|           4|           1|
    |lsb_index_fu_356_p2     |     +    |      0|   0|  39|           6|          32|
    |m_2_fu_493_p2           |     +    |      0|   0|  71|          64|          64|
    |sub_ln944_fu_337_p2     |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_fu_350_p2     |     -    |      0|   0|  15|           4|           5|
    |sub_ln958_fu_396_p2     |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_fu_527_p2     |     -    |      0|   0|   8|           3|           8|
    |tmp_V_fu_292_p2         |     -    |      0|   0|  23|           1|          16|
    |a_fu_406_p2             |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_436_p2     |    and   |      0|   0|   2|           1|           1|
    |last_fu_247_p2          |    and   |      0|   0|   2|           1|           1|
    |p_Result_35_fu_380_p2   |    and   |      0|   0|  16|          16|          16|
    |l_fu_325_p3             |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln31_fu_229_p2     |   icmp   |      0|   0|   9|           4|           3|
    |icmp_ln32_fu_241_p2     |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln935_fu_297_p2    |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln947_1_fu_385_p2  |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln947_fu_401_p2    |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_fu_462_p2    |   icmp   |      0|   0|  18|          32|           1|
    |lshr_ln947_fu_374_p2    |   lshr   |      0|   0|  35|           2|          16|
    |ap_block_state1         |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_442_p2      |    or    |      0|   0|   2|           1|           1|
    |m_1_fu_484_p3           |  select  |      0|   0|  64|           1|          64|
    |out_r_TDATA_int         |  select  |      0|   0|  32|           1|           1|
    |select_ln964_fu_517_p3  |  select  |      0|   0|   7|           1|           7|
    |tmp_V_4_fu_302_p3       |  select  |      0|   0|  16|           1|          16|
    |xor_ln949_fu_418_p2     |    xor   |      0|   0|   2|           1|           2|
    +------------------------+----------+-------+----+----+------------+------------+
    |Total                   |          |      0|  40| 615|         275|         384|
    +------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  56|         13|    1|         13|
    |ap_done            |   9|          2|    1|          2|
    |j3_0_i_reg_218     |   9|          2|    4|          8|
    |out_r_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  83|         19|    7|         25|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln958_reg_664     |  32|   0|   32|          0|
    |ap_CS_fsm             |  12|   0|   12|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |icmp_ln935_reg_608    |   1|   0|    1|          0|
    |icmp_ln947_1_reg_659  |   1|   0|    1|          0|
    |icmp_ln958_reg_689    |   1|   0|    1|          0|
    |j3_0_i_reg_218        |   4|   0|    4|          0|
    |j_reg_580             |   4|   0|    4|          0|
    |l_reg_621             |  32|   0|   32|          0|
    |last_reg_585          |   1|   0|    1|          0|
    |lsb_index_reg_648     |  32|   0|   32|          0|
    |lshr_ln958_reg_699    |  32|   0|   32|          0|
    |m_5_reg_709           |  63|   0|   63|          0|
    |or_ln_i_reg_674       |   1|   0|   32|         31|
    |p_Result_39_reg_597   |   1|   0|    1|          0|
    |select_ln964_reg_719  |   1|   0|    8|          7|
    |shl_ln958_reg_704     |  64|   0|   64|          0|
    |sub_ln944_reg_631     |  32|   0|   32|          0|
    |sub_ln947_reg_643     |   5|   0|    5|          0|
    |sub_ln958_reg_669     |  32|   0|   32|          0|
    |tmp_94_reg_714        |   1|   0|    1|          0|
    |tmp_V_3_reg_590       |  16|   0|   16|          0|
    |tmp_V_4_reg_613       |  16|   0|   16|          0|
    |tmp_V_reg_603         |  16|   0|   16|          0|
    |tmp_reg_654           |  31|   0|   31|          0|
    |trunc_ln943_reg_626   |   8|   0|    8|          0|
    |trunc_ln944_reg_638   |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 456|   0|  494|         38|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|out_r_TDATA     | out |   32|    axis    |    out_data    |    pointer   |
|out_r_TVALID    | out |    1|    axis    |   out_last_V   |    pointer   |
|out_r_TREADY    |  in |    1|    axis    |   out_last_V   |    pointer   |
|out_r_TLAST     | out |    1|    axis    |   out_last_V   |    pointer   |
|p_read          |  in |    1|   ap_none  |     p_read     |    scalar    |
|tmp_data_V_0    |  in |   16|   ap_none  |  tmp_data_V_0  |    pointer   |
|tmp_data_V_1    |  in |   16|   ap_none  |  tmp_data_V_1  |    pointer   |
|tmp_data_V_2    |  in |   16|   ap_none  |  tmp_data_V_2  |    pointer   |
|tmp_data_V_3    |  in |   16|   ap_none  |  tmp_data_V_3  |    pointer   |
|tmp_data_V_4    |  in |   16|   ap_none  |  tmp_data_V_4  |    pointer   |
|tmp_data_V_5    |  in |   16|   ap_none  |  tmp_data_V_5  |    pointer   |
|tmp_data_V_6    |  in |   16|   ap_none  |  tmp_data_V_6  |    pointer   |
|tmp_data_V_727  |  in |   16|   ap_none  | tmp_data_V_727 |    pointer   |
|tmp_data_V_8    |  in |   16|   ap_none  |  tmp_data_V_8  |    pointer   |
|tmp_data_V_9    |  in |   16|   ap_none  |  tmp_data_V_9  |    pointer   |
|tmp_data_V_10   |  in |   16|   ap_none  |  tmp_data_V_10 |    pointer   |
|tmp_data_V_11   |  in |   16|   ap_none  |  tmp_data_V_11 |    pointer   |
|tmp_data_V_12   |  in |   16|   ap_none  |  tmp_data_V_12 |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

