fifo_generator_2048.v,verilog,xil_defaultlib,../../../../dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048/sim/fifo_generator_2048.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
