# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:41:59 on Oct 16,2025
# vlog -reportprogress 300 ../../src/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 13:41:59 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:41:59 on Oct 16,2025
# vlog -reportprogress 300 ../../sim/full_adder_tb.v 
# -- Compiling module full_adder_tb
# 
# Top level modules:
# 	full_adder_tb
# End time: 13:41:59 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.full_adder_tb 
# Start time: 13:41:59 on Oct 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.full_adder_tb(fast)
# Loading work.full_adder(fast)
# Time | a b cin | sum cout
#    0 | 0 0 0 | 0 0
# 10000 | 0 0 1 | 1 0
# 20000 | 0 1 0 | 1 0
# 30000 | 0 1 1 | 0 1
# 40000 | 1 0 0 | 1 0
# 50000 | 1 0 1 | 0 1
# 60000 | 1 1 0 | 0 1
# 70000 | 1 1 1 | 1 1
# ** Note: $finish    : ../../sim/full_adder_tb.v(32)
#    Time: 80 ns  Iteration: 0  Instance: /full_adder_tb
# 1
# Break in Module full_adder_tb at ../../sim/full_adder_tb.v line 32
# 0 ps
# 84 ns
exit
# End time: 13:43:35 on Oct 16,2025, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
