Renesas Optimizing Linker (W2.07.00 )             10-Oct-2017 18:06:48

*** Options ***

-subcommand=DefaultBuild\magnetic_floating_control_with_pid.clnk
-library=DefaultBuild\magnetic_floating_control_with_pid.lib
-input=DefaultBuild\magnetic_floating_control_with_pid.obj
-input=DefaultBuild\ApplicationHook.obj
-input=DefaultBuild\heap_1.obj
-input=DefaultBuild\port.obj
-input=DefaultBuild\port_asm.obj
-input=DefaultBuild\croutine.obj
-input=DefaultBuild\event_groups.obj
-input=DefaultBuild\list.obj
-input=DefaultBuild\queue.obj
-input=DefaultBuild\tasks.obj
-input=DefaultBuild\timers.obj
-input=DefaultBuild\main_apl.obj
-input=DefaultBuild\UserSetting.obj
-input=DefaultBuild\Config_PORT.obj
-input=DefaultBuild\Config_PORT_user.obj
-input=DefaultBuild\Config_RIIC0.obj
-input=DefaultBuild\Config_RIIC0_user.obj
-input=DefaultBuild\r_cg_dmac_user.obj
-input=DefaultBuild\r_cg_hardware_setup.obj
-input=DefaultBuild\r_smc_cgc.obj
-input=DefaultBuild\r_smc_cgc_user.obj
-input=DefaultBuild\r_smc_interrupt.obj
-input=DefaultBuild\dbsct.obj
-input=DefaultBuild\hwsetup.obj
-input=DefaultBuild\lowlvl.obj
-input=DefaultBuild\lowsrc.obj
-input=DefaultBuild\resetprg.obj
-input=DefaultBuild\sbrk.obj
-input=DefaultBuild\vecttbl.obj
-input=DefaultBuild\r_bsp_common.obj
-input=DefaultBuild\cpu.obj
-input=DefaultBuild\locking.obj
-input=DefaultBuild\mcu_clocks.obj
-input=DefaultBuild\mcu_init.obj
-input=DefaultBuild\mcu_interrupts.obj
-input=DefaultBuild\mcu_locks.obj
-input=DefaultBuild\mcu_mapped_interrupts.obj
-input=DefaultBuild\Pin.obj
-input=DefaultBuild\oled.obj
-noprelink
-output=DefaultBuild\magnetic_floating_control_with_pid.abs
-vect=_undefined_interrupt_source_isr
-list=DefaultBuild\magnetic_floating_control_with_pid.map
-nooptimize
-start=B_1,R_1,B_2,R_2,B,R,SU,SI/00000004,C_1,C_2,C,C$DSEC,C$BSEC,C$VECT,D_1,D_2,D,P,W_1,W_2,W,L/0FFC00100,EXCEPTVECT/0FFFFFF80,RESETVECT/0FFFFFFFC
-rom=D=R,D_1=R_1,D_2=R_2
-nologo
-end

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN
B_1
                                  00000004  0000b832      b82f   1
R_1
                                  0000b833  0000b8a6        74   1
B_2
                                  0000b8a8  0000b8b7        10   2
R_2
                                  0000b8b8  0000b8b8         0   1
B
                                  0000b8b8  0000c14f       898   4
R
                                  0000c150  0000c28b       13c   4
SU
                                  0000c28c  0000d28b      1000   4
SI
                                  0000d28c  0000d68b       400   4
$ADDR_C_120040
                                  00120040  00120043         4   1
$ADDR_C_120048
                                  00120048  0012004b         4   1
$ADDR_C_120050
                                  00120050  0012006f        20   1
C_1
                                  ffc00100  ffc00100         0   1
C_2
                                  ffc00100  ffc00105         6   2
C
                                  ffc00108  ffc0018f        88   4
C$DSEC
                                  ffc00190  ffc001b3        24   4
C$BSEC
                                  ffc001b4  ffc001cb        18   4
C$VECT
                                  ffc001cc  ffc005cb       400   4
D_1
                                  ffc005cc  ffc0063f        74   1
D_2
                                  ffc00640  ffc00640         0   1
D
                                  ffc00640  ffc0077b       13c   4
P
                                  ffc0077c  ffc06227      5aac   1
W_1
                                  ffc06228  ffc06228         0   1
W_2
                                  ffc06228  ffc06228         0   1
W
                                  ffc06228  ffc06228         0   1
L
                                  ffc06228  ffc06293        6c   4
EXCEPTVECT
                                  ffffff80  fffffffb        7c   4
RESETVECT
                                  fffffffc  ffffffff         4   4
