IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.85        Core1: 13.22        
Core2: 36.23        Core3: 37.89        
Core4: 33.40        Core5: 45.56        
Core6: 42.83        Core7: 12.91        
Core8: 13.85        Core9: 26.08        
Core10: 31.59        Core11: 45.94        
Core12: 33.79        Core13: 37.80        
Core14: 14.87        Core15: 11.07        
Core16: 34.15        Core17: 25.16        
Core18: 44.87        Core19: 31.51        
Core20: 50.81        Core21: 12.59        
Core22: 12.07        Core23: 30.60        
Core24: 39.82        Core25: 30.42        
Core26: 44.04        Core27: 39.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.75
Socket1: 26.13
DDR read Latency(ns)
Socket0: 497.82
Socket1: 516.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.23        Core1: 13.25        
Core2: 35.87        Core3: 37.39        
Core4: 32.10        Core5: 45.66        
Core6: 48.78        Core7: 13.03        
Core8: 13.25        Core9: 25.26        
Core10: 31.42        Core11: 46.13        
Core12: 33.60        Core13: 37.93        
Core14: 14.62        Core15: 11.16        
Core16: 41.04        Core17: 24.63        
Core18: 44.71        Core19: 30.78        
Core20: 50.39        Core21: 12.01        
Core22: 12.05        Core23: 30.89        
Core24: 41.13        Core25: 30.08        
Core26: 44.04        Core27: 38.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.65
Socket1: 25.82
DDR read Latency(ns)
Socket0: 509.85
Socket1: 521.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.28        Core1: 13.14        
Core2: 35.75        Core3: 37.65        
Core4: 32.27        Core5: 45.64        
Core6: 34.91        Core7: 13.11        
Core8: 12.73        Core9: 25.63        
Core10: 29.26        Core11: 46.12        
Core12: 33.51        Core13: 35.62        
Core14: 15.09        Core15: 11.17        
Core16: 40.16        Core17: 24.61        
Core18: 44.90        Core19: 30.56        
Core20: 49.44        Core21: 12.21        
Core22: 12.01        Core23: 31.27        
Core24: 40.19        Core25: 30.11        
Core26: 43.83        Core27: 37.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 25.94
DDR read Latency(ns)
Socket0: 505.98
Socket1: 524.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.62        Core1: 12.93        
Core2: 36.89        Core3: 38.20        
Core4: 32.60        Core5: 45.73        
Core6: 42.50        Core7: 13.40        
Core8: 12.07        Core9: 25.58        
Core10: 31.32        Core11: 46.26        
Core12: 33.72        Core13: 37.38        
Core14: 15.30        Core15: 11.14        
Core16: 41.04        Core17: 24.76        
Core18: 44.94        Core19: 31.16        
Core20: 50.56        Core21: 12.05        
Core22: 12.17        Core23: 32.14        
Core24: 40.43        Core25: 30.26        
Core26: 44.01        Core27: 38.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.43
Socket1: 25.99
DDR read Latency(ns)
Socket0: 500.89
Socket1: 522.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.06        Core1: 13.29        
Core2: 36.39        Core3: 38.04        
Core4: 34.22        Core5: 45.90        
Core6: 48.46        Core7: 13.19        
Core8: 12.67        Core9: 25.42        
Core10: 31.17        Core11: 46.29        
Core12: 33.69        Core13: 38.44        
Core14: 15.16        Core15: 11.08        
Core16: 40.42        Core17: 23.52        
Core18: 44.68        Core19: 31.34        
Core20: 50.53        Core21: 11.99        
Core22: 12.29        Core23: 32.09        
Core24: 40.74        Core25: 30.20        
Core26: 43.85        Core27: 38.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.61
Socket1: 26.06
DDR read Latency(ns)
Socket0: 498.98
Socket1: 524.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.25        Core1: 13.39        
Core2: 37.02        Core3: 38.33        
Core4: 34.11        Core5: 45.95        
Core6: 42.67        Core7: 13.21        
Core8: 12.82        Core9: 26.05        
Core10: 31.38        Core11: 46.11        
Core12: 33.72        Core13: 37.35        
Core14: 15.22        Core15: 10.96        
Core16: 40.53        Core17: 25.06        
Core18: 45.05        Core19: 31.92        
Core20: 50.33        Core21: 12.27        
Core22: 12.06        Core23: 31.88        
Core24: 41.57        Core25: 30.23        
Core26: 44.17        Core27: 38.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.79
Socket1: 26.18
DDR read Latency(ns)
Socket0: 500.98
Socket1: 519.50
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.02        Core1: 12.09        
Core2: 32.59        Core3: 38.36        
Core4: 33.94        Core5: 46.13        
Core6: 43.93        Core7: 14.50        
Core8: 12.94        Core9: 43.86        
Core10: 45.69        Core11: 45.04        
Core12: 33.92        Core13: 39.17        
Core14: 12.16        Core15: 12.61        
Core16: 31.62        Core17: 38.05        
Core18: 46.22        Core19: 31.78        
Core20: 39.30        Core21: 11.28        
Core22: 11.99        Core23: 25.57        
Core24: 45.42        Core25: 34.31        
Core26: 45.28        Core27: 31.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.95
Socket1: 26.86
DDR read Latency(ns)
Socket0: 498.10
Socket1: 486.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 12.30        
Core2: 35.31        Core3: 38.46        
Core4: 34.16        Core5: 45.81        
Core6: 45.61        Core7: 14.20        
Core8: 13.23        Core9: 44.80        
Core10: 50.19        Core11: 44.97        
Core12: 33.81        Core13: 39.25        
Core14: 11.87        Core15: 12.55        
Core16: 32.27        Core17: 39.49        
Core18: 46.37        Core19: 31.59        
Core20: 38.45        Core21: 11.23        
Core22: 11.69        Core23: 25.95        
Core24: 46.60        Core25: 33.13        
Core26: 45.33        Core27: 31.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 26.79
DDR read Latency(ns)
Socket0: 505.35
Socket1: 492.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.76        Core1: 12.05        
Core2: 36.10        Core3: 38.18        
Core4: 34.36        Core5: 46.08        
Core6: 48.01        Core7: 14.27        
Core8: 13.33        Core9: 43.52        
Core10: 38.01        Core11: 44.96        
Core12: 33.92        Core13: 39.89        
Core14: 11.91        Core15: 12.47        
Core16: 34.92        Core17: 37.21        
Core18: 44.35        Core19: 29.21        
Core20: 35.94        Core21: 11.26        
Core22: 11.78        Core23: 26.13        
Core24: 45.65        Core25: 34.70        
Core26: 45.53        Core27: 30.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 26.59
DDR read Latency(ns)
Socket0: 504.20
Socket1: 495.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.36        Core1: 12.19        
Core2: 34.59        Core3: 38.20        
Core4: 34.21        Core5: 45.79        
Core6: 43.18        Core7: 14.37        
Core8: 13.10        Core9: 45.37        
Core10: 41.86        Core11: 44.75        
Core12: 31.41        Core13: 39.52        
Core14: 11.89        Core15: 12.22        
Core16: 31.43        Core17: 38.61        
Core18: 46.35        Core19: 31.57        
Core20: 38.06        Core21: 11.38        
Core22: 11.67        Core23: 25.76        
Core24: 46.59        Core25: 34.43        
Core26: 45.42        Core27: 31.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.67
Socket1: 26.74
DDR read Latency(ns)
Socket0: 514.54
Socket1: 485.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.20        Core1: 12.21        
Core2: 35.64        Core3: 38.34        
Core4: 34.24        Core5: 45.87        
Core6: 45.80        Core7: 14.30        
Core8: 13.51        Core9: 43.90        
Core10: 48.90        Core11: 44.92        
Core12: 33.82        Core13: 38.72        
Core14: 11.89        Core15: 12.54        
Core16: 32.23        Core17: 40.31        
Core18: 46.46        Core19: 31.85        
Core20: 38.58        Core21: 11.33        
Core22: 11.68        Core23: 25.96        
Core24: 46.89        Core25: 34.13        
Core26: 45.25        Core27: 31.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 26.79
DDR read Latency(ns)
Socket0: 505.08
Socket1: 483.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 12.23        
Core2: 35.40        Core3: 38.83        
Core4: 34.29        Core5: 45.27        
Core6: 42.94        Core7: 14.59        
Core8: 13.46        Core9: 45.60        
Core10: 50.57        Core11: 45.20        
Core12: 33.92        Core13: 39.28        
Core14: 11.84        Core15: 12.74        
Core16: 31.22        Core17: 40.17        
Core18: 47.26        Core19: 32.97        
Core20: 38.55        Core21: 11.40        
Core22: 11.69        Core23: 25.91        
Core24: 46.82        Core25: 34.16        
Core26: 45.30        Core27: 33.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 27.12
DDR read Latency(ns)
Socket0: 504.14
Socket1: 480.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.42        Core1: 13.45        
Core2: 30.15        Core3: 35.90        
Core4: 25.77        Core5: 45.70        
Core6: 26.71        Core7: 14.60        
Core8: 13.12        Core9: 48.55        
Core10: 26.47        Core11: 44.69        
Core12: 27.80        Core13: 23.80        
Core14: 13.40        Core15: 13.16        
Core16: 41.21        Core17: 37.26        
Core18: 46.47        Core19: 29.17        
Core20: 45.00        Core21: 11.54        
Core22: 12.74        Core23: 27.89        
Core24: 39.39        Core25: 33.82        
Core26: 45.27        Core27: 29.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 27.22
DDR read Latency(ns)
Socket0: 498.34
Socket1: 514.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.40        Core1: 13.68        
Core2: 31.85        Core3: 35.95        
Core4: 25.84        Core5: 45.82        
Core6: 28.92        Core7: 14.36        
Core8: 13.13        Core9: 46.11        
Core10: 26.54        Core11: 44.75        
Core12: 29.39        Core13: 23.90        
Core14: 13.55        Core15: 12.73        
Core16: 41.34        Core17: 37.31        
Core18: 46.21        Core19: 28.93        
Core20: 46.99        Core21: 11.52        
Core22: 12.79        Core23: 27.56        
Core24: 39.13        Core25: 33.81        
Core26: 45.36        Core27: 29.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.35
Socket1: 27.16
DDR read Latency(ns)
Socket0: 493.74
Socket1: 513.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.24        Core1: 13.63        
Core2: 24.84        Core3: 36.20        
Core4: 25.38        Core5: 45.59        
Core6: 25.84        Core7: 14.23        
Core8: 13.57        Core9: 41.85        
Core10: 26.31        Core11: 44.70        
Core12: 26.57        Core13: 24.07        
Core14: 13.73        Core15: 12.78        
Core16: 40.27        Core17: 36.83        
Core18: 45.70        Core19: 29.74        
Core20: 31.90        Core21: 11.46        
Core22: 12.44        Core23: 27.75        
Core24: 38.80        Core25: 33.98        
Core26: 45.53        Core27: 30.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.09
Socket1: 27.15
DDR read Latency(ns)
Socket0: 512.51
Socket1: 509.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.34        Core1: 13.73        
Core2: 26.48        Core3: 35.83        
Core4: 25.43        Core5: 45.40        
Core6: 23.26        Core7: 14.64        
Core8: 12.73        Core9: 47.76        
Core10: 26.17        Core11: 44.36        
Core12: 22.07        Core13: 23.69        
Core14: 13.19        Core15: 13.04        
Core16: 40.80        Core17: 36.71        
Core18: 46.17        Core19: 28.96        
Core20: 44.21        Core21: 11.37        
Core22: 12.62        Core23: 27.93        
Core24: 37.37        Core25: 33.64        
Core26: 45.04        Core27: 28.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.95
Socket1: 27.08
DDR read Latency(ns)
Socket0: 521.64
Socket1: 522.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.79        Core1: 13.73        
Core2: 30.88        Core3: 35.60        
Core4: 26.00        Core5: 46.10        
Core6: 27.69        Core7: 14.84        
Core8: 12.61        Core9: 44.88        
Core10: 26.63        Core11: 44.43        
Core12: 29.05        Core13: 23.95        
Core14: 13.63        Core15: 12.36        
Core16: 41.11        Core17: 37.93        
Core18: 46.28        Core19: 28.90        
Core20: 43.60        Core21: 11.73        
Core22: 13.03        Core23: 27.23        
Core24: 38.88        Core25: 33.96        
Core26: 45.33        Core27: 29.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.23
Socket1: 27.22
DDR read Latency(ns)
Socket0: 488.13
Socket1: 511.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.79        Core1: 13.78        
Core2: 33.97        Core3: 35.81        
Core4: 25.91        Core5: 46.18        
Core6: 33.09        Core7: 14.90        
Core8: 12.90        Core9: 47.79        
Core10: 26.62        Core11: 45.03        
Core12: 31.67        Core13: 24.15        
Core14: 12.77        Core15: 13.58        
Core16: 41.22        Core17: 38.15        
Core18: 46.59        Core19: 28.70        
Core20: 45.79        Core21: 11.83        
Core22: 13.58        Core23: 28.01        
Core24: 40.80        Core25: 33.86        
Core26: 45.35        Core27: 29.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 27.68
DDR read Latency(ns)
Socket0: 472.20
Socket1: 512.64
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 12.60        
Core2: 34.69        Core3: 27.73        
Core4: 32.17        Core5: 46.20        
Core6: 35.83        Core7: 14.97        
Core8: 13.33        Core9: 23.46        
Core10: 46.97        Core11: 44.94        
Core12: 34.34        Core13: 38.99        
Core14: 12.62        Core15: 12.36        
Core16: 26.42        Core17: 33.53        
Core18: 45.33        Core19: 35.35        
Core20: 41.71        Core21: 14.68        
Core22: 12.62        Core23: 24.62        
Core24: 32.20        Core25: 35.52        
Core26: 46.44        Core27: 35.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 28.08
DDR read Latency(ns)
Socket0: 488.40
Socket1: 451.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.42        Core1: 12.77        
Core2: 35.44        Core3: 26.58        
Core4: 34.26        Core5: 45.48        
Core6: 36.09        Core7: 15.59        
Core8: 13.14        Core9: 24.06        
Core10: 44.27        Core11: 44.86        
Core12: 34.63        Core13: 38.51        
Core14: 12.82        Core15: 12.42        
Core16: 27.45        Core17: 32.59        
Core18: 46.38        Core19: 35.11        
Core20: 41.42        Core21: 14.25        
Core22: 12.20        Core23: 24.30        
Core24: 35.22        Core25: 35.51        
Core26: 46.35        Core27: 36.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.26
Socket1: 28.09
DDR read Latency(ns)
Socket0: 484.85
Socket1: 453.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.16        Core1: 13.01        
Core2: 35.52        Core3: 26.54        
Core4: 35.14        Core5: 46.30        
Core6: 36.88        Core7: 14.40        
Core8: 14.48        Core9: 23.44        
Core10: 43.58        Core11: 44.43        
Core12: 34.62        Core13: 39.97        
Core14: 12.94        Core15: 12.53        
Core16: 27.57        Core17: 34.33        
Core18: 45.56        Core19: 34.95        
Core20: 41.73        Core21: 14.71        
Core22: 12.18        Core23: 23.74        
Core24: 36.24        Core25: 35.68        
Core26: 46.59        Core27: 36.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 28.01
DDR read Latency(ns)
Socket0: 479.97
Socket1: 448.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.23        Core1: 12.84        
Core2: 33.66        Core3: 27.77        
Core4: 34.88        Core5: 46.12        
Core6: 33.39        Core7: 15.21        
Core8: 13.15        Core9: 23.26        
Core10: 47.50        Core11: 44.59        
Core12: 32.03        Core13: 39.70        
Core14: 12.55        Core15: 12.61        
Core16: 25.24        Core17: 32.94        
Core18: 46.01        Core19: 35.04        
Core20: 41.41        Core21: 13.94        
Core22: 12.36        Core23: 24.30        
Core24: 36.14        Core25: 35.22        
Core26: 46.23        Core27: 36.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.91
Socket1: 28.00
DDR read Latency(ns)
Socket0: 489.77
Socket1: 455.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.73        Core1: 13.05        
Core2: 34.59        Core3: 27.47        
Core4: 34.10        Core5: 46.01        
Core6: 36.55        Core7: 14.49        
Core8: 12.71        Core9: 23.94        
Core10: 43.93        Core11: 44.95        
Core12: 34.36        Core13: 38.72        
Core14: 12.59        Core15: 12.64        
Core16: 27.19        Core17: 31.83        
Core18: 46.41        Core19: 35.20        
Core20: 40.10        Core21: 14.40        
Core22: 12.38        Core23: 24.49        
Core24: 34.62        Core25: 34.61        
Core26: 46.18        Core27: 35.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.01
Socket1: 27.90
DDR read Latency(ns)
Socket0: 485.40
Socket1: 451.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.05        Core1: 12.79        
Core2: 35.22        Core3: 26.77        
Core4: 34.83        Core5: 45.79        
Core6: 35.84        Core7: 15.21        
Core8: 13.59        Core9: 23.82        
Core10: 43.88        Core11: 44.66        
Core12: 34.40        Core13: 38.24        
Core14: 12.73        Core15: 12.72        
Core16: 26.63        Core17: 33.25        
Core18: 47.25        Core19: 34.75        
Core20: 41.46        Core21: 13.80        
Core22: 12.17        Core23: 24.20        
Core24: 36.28        Core25: 35.27        
Core26: 46.22        Core27: 35.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 27.89
DDR read Latency(ns)
Socket0: 484.60
Socket1: 453.55
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.05        Core1: 15.36        
Core2: 43.10        Core3: 40.25        
Core4: 33.35        Core5: 46.16        
Core6: 51.44        Core7: 13.66        
Core8: 15.27        Core9: 36.28        
Core10: 35.08        Core11: 44.91        
Core12: 33.66        Core13: 40.73        
Core14: 13.09        Core15: 12.47        
Core16: 43.49        Core17: 37.91        
Core18: 45.82        Core19: 34.07        
Core20: 32.51        Core21: 11.88        
Core22: 12.09        Core23: 25.13        
Core24: 42.57        Core25: 34.54        
Core26: 46.29        Core27: 25.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 27.76
DDR read Latency(ns)
Socket0: 514.15
Socket1: 473.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.98        Core1: 15.36        
Core2: 43.52        Core3: 35.65        
Core4: 35.42        Core5: 46.14        
Core6: 51.37        Core7: 13.27        
Core8: 15.75        Core9: 35.05        
Core10: 35.22        Core11: 45.21        
Core12: 33.69        Core13: 41.56        
Core14: 12.96        Core15: 12.62        
Core16: 41.31        Core17: 37.63        
Core18: 45.39        Core19: 34.38        
Core20: 32.14        Core21: 11.84        
Core22: 12.14        Core23: 24.82        
Core24: 41.72        Core25: 34.52        
Core26: 46.54        Core27: 25.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.89
Socket1: 27.80
DDR read Latency(ns)
Socket0: 512.96
Socket1: 472.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.91        Core1: 15.72        
Core2: 43.90        Core3: 40.31        
Core4: 35.13        Core5: 46.04        
Core6: 51.73        Core7: 13.29        
Core8: 15.05        Core9: 36.16        
Core10: 34.32        Core11: 44.69        
Core12: 33.44        Core13: 40.67        
Core14: 12.98        Core15: 12.48        
Core16: 39.06        Core17: 37.74        
Core18: 46.01        Core19: 33.71        
Core20: 30.29        Core21: 12.07        
Core22: 12.03        Core23: 24.77        
Core24: 39.64        Core25: 34.70        
Core26: 46.40        Core27: 24.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.47
Socket1: 27.71
DDR read Latency(ns)
Socket0: 518.55
Socket1: 472.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.48        Core1: 13.61        
Core2: 43.11        Core3: 35.34        
Core4: 25.31        Core5: 45.91        
Core6: 49.87        Core7: 13.65        
Core8: 15.16        Core9: 35.28        
Core10: 35.57        Core11: 44.67        
Core12: 33.53        Core13: 40.47        
Core14: 13.11        Core15: 12.30        
Core16: 40.72        Core17: 37.50        
Core18: 44.88        Core19: 33.21        
Core20: 31.76        Core21: 12.08        
Core22: 12.02        Core23: 25.13        
Core24: 41.42        Core25: 31.25        
Core26: 46.55        Core27: 25.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.64
Socket1: 26.53
DDR read Latency(ns)
Socket0: 533.56
Socket1: 475.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.29        Core1: 13.32        
Core2: 43.08        Core3: 38.02        
Core4: 24.13        Core5: 45.96        
Core6: 49.46        Core7: 13.69        
Core8: 15.23        Core9: 35.99        
Core10: 34.78        Core11: 44.84        
Core12: 33.43        Core13: 39.29        
Core14: 12.93        Core15: 12.65        
Core16: 41.60        Core17: 37.32        
Core18: 45.25        Core19: 33.94        
Core20: 31.81        Core21: 12.00        
Core22: 11.90        Core23: 25.56        
Core24: 41.45        Core25: 34.72        
Core26: 45.85        Core27: 24.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.29
Socket1: 27.09
DDR read Latency(ns)
Socket0: 537.99
Socket1: 468.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.44        Core1: 13.49        
Core2: 42.95        Core3: 41.13        
Core4: 25.00        Core5: 46.02        
Core6: 50.00        Core7: 13.86        
Core8: 14.95        Core9: 35.00        
Core10: 34.38        Core11: 44.58        
Core12: 33.30        Core13: 41.46        
Core14: 12.98        Core15: 12.46        
Core16: 41.32        Core17: 37.82        
Core18: 46.15        Core19: 33.83        
Core20: 31.94        Core21: 12.09        
Core22: 11.89        Core23: 25.52        
Core24: 41.58        Core25: 34.64        
Core26: 45.97        Core27: 24.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 27.01
DDR read Latency(ns)
Socket0: 539.16
Socket1: 469.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.02        Core1: 13.18        
Core2: 28.58        Core3: 33.60        
Core4: 17.79        Core5: 45.18        
Core6: 37.50        Core7: 14.21        
Core8: 12.97        Core9: 43.19        
Core10: 40.35        Core11: 45.40        
Core12: 32.47        Core13: 32.07        
Core14: 12.89        Core15: 13.28        
Core16: 26.98        Core17: 41.30        
Core18: 45.67        Core19: 32.72        
Core20: 33.63        Core21: 11.75        
Core22: 10.76        Core23: 26.43        
Core24: 43.97        Core25: 33.52        
Core26: 45.13        Core27: 41.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.61
Socket1: 26.74
DDR read Latency(ns)
Socket0: 576.17
Socket1: 492.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.88        Core1: 12.94        
Core2: 32.42        Core3: 33.69        
Core4: 16.79        Core5: 45.17        
Core6: 40.30        Core7: 14.72        
Core8: 12.90        Core9: 41.34        
Core10: 40.14        Core11: 45.30        
Core12: 32.40        Core13: 31.61        
Core14: 12.90        Core15: 12.79        
Core16: 25.96        Core17: 41.16        
Core18: 45.55        Core19: 33.44        
Core20: 33.67        Core21: 11.85        
Core22: 10.76        Core23: 26.44        
Core24: 44.91        Core25: 32.33        
Core26: 44.97        Core27: 43.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.43
Socket1: 26.58
DDR read Latency(ns)
Socket0: 586.31
Socket1: 493.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.96        Core1: 13.20        
Core2: 27.28        Core3: 32.80        
Core4: 17.78        Core5: 45.12        
Core6: 40.63        Core7: 14.63        
Core8: 12.92        Core9: 36.63        
Core10: 40.73        Core11: 45.29        
Core12: 32.42        Core13: 31.51        
Core14: 12.94        Core15: 13.02        
Core16: 26.57        Core17: 41.86        
Core18: 45.64        Core19: 30.25        
Core20: 33.24        Core21: 11.76        
Core22: 10.75        Core23: 26.72        
Core24: 44.15        Core25: 33.17        
Core26: 45.01        Core27: 41.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.53
Socket1: 26.39
DDR read Latency(ns)
Socket0: 582.18
Socket1: 499.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.91        Core1: 13.36        
Core2: 32.57        Core3: 33.59        
Core4: 17.87        Core5: 45.14        
Core6: 40.41        Core7: 14.68        
Core8: 12.88        Core9: 44.32        
Core10: 40.96        Core11: 45.30        
Core12: 32.45        Core13: 31.69        
Core14: 12.94        Core15: 13.37        
Core16: 26.75        Core17: 41.87        
Core18: 45.87        Core19: 33.37        
Core20: 33.26        Core21: 11.82        
Core22: 10.73        Core23: 26.88        
Core24: 44.55        Core25: 33.25        
Core26: 45.11        Core27: 44.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.57
Socket1: 27.00
DDR read Latency(ns)
Socket0: 581.96
Socket1: 490.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.63        Core1: 13.34        
Core2: 32.90        Core3: 33.69        
Core4: 16.63        Core5: 45.08        
Core6: 40.82        Core7: 14.82        
Core8: 12.64        Core9: 41.09        
Core10: 41.03        Core11: 45.32        
Core12: 32.40        Core13: 31.82        
Core14: 12.94        Core15: 13.14        
Core16: 25.72        Core17: 42.29        
Core18: 45.58        Core19: 32.84        
Core20: 33.76        Core21: 11.94        
Core22: 10.79        Core23: 26.53        
Core24: 43.96        Core25: 33.24        
Core26: 45.15        Core27: 43.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.16
Socket1: 26.84
DDR read Latency(ns)
Socket0: 585.82
Socket1: 487.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.24        Core1: 13.85        
Core2: 32.54        Core3: 33.49        
Core4: 18.27        Core5: 45.16        
Core6: 40.91        Core7: 14.93        
Core8: 12.84        Core9: 39.99        
Core10: 40.24        Core11: 45.24        
Core12: 32.40        Core13: 31.98        
Core14: 13.18        Core15: 12.88        
Core16: 26.57        Core17: 41.89        
Core18: 45.51        Core19: 33.36        
Core20: 35.80        Core21: 11.88        
Core22: 10.93        Core23: 26.24        
Core24: 44.64        Core25: 33.07        
Core26: 45.03        Core27: 44.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.32
Socket1: 27.03
DDR read Latency(ns)
Socket0: 577.07
Socket1: 493.62
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.85        Core1: 13.33        
Core2: 32.59        Core3: 36.43        
Core4: 33.79        Core5: 46.17        
Core6: 45.56        Core7: 13.90        
Core8: 13.23        Core9: 40.92        
Core10: 41.92        Core11: 44.54        
Core12: 34.13        Core13: 22.70        
Core14: 11.98        Core15: 13.19        
Core16: 34.02        Core17: 40.93        
Core18: 46.74        Core19: 31.92        
Core20: 40.72        Core21: 11.54        
Core22: 13.42        Core23: 24.38        
Core24: 28.35        Core25: 35.93        
Core26: 44.33        Core27: 33.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.03
Socket1: 27.30
DDR read Latency(ns)
Socket0: 494.59
Socket1: 495.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.77        Core1: 13.07        
Core2: 30.21        Core3: 35.85        
Core4: 33.98        Core5: 45.15        
Core6: 41.34        Core7: 14.23        
Core8: 12.78        Core9: 41.24        
Core10: 41.81        Core11: 43.45        
Core12: 28.22        Core13: 22.63        
Core14: 11.63        Core15: 13.70        
Core16: 34.21        Core17: 41.51        
Core18: 47.11        Core19: 32.70        
Core20: 40.16        Core21: 11.61        
Core22: 12.93        Core23: 24.84        
Core24: 28.34        Core25: 28.35        
Core26: 44.04        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 26.61
DDR read Latency(ns)
Socket0: 515.41
Socket1: 513.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.68        Core1: 13.01        
Core2: 30.47        Core3: 35.25        
Core4: 32.83        Core5: 45.76        
Core6: 48.52        Core7: 13.74        
Core8: 12.61        Core9: 43.81        
Core10: 41.69        Core11: 43.26        
Core12: 33.15        Core13: 22.49        
Core14: 11.53        Core15: 13.56        
Core16: 29.72        Core17: 40.22        
Core18: 45.34        Core19: 30.50        
Core20: 39.88        Core21: 11.45        
Core22: 12.61        Core23: 24.49        
Core24: 28.31        Core25: 24.88        
Core26: 44.66        Core27: 26.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.67
Socket1: 25.65
DDR read Latency(ns)
Socket0: 512.32
Socket1: 541.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.01        Core1: 13.21        
Core2: 32.05        Core3: 36.49        
Core4: 31.55        Core5: 45.87        
Core6: 46.94        Core7: 13.86        
Core8: 12.62        Core9: 42.98        
Core10: 41.83        Core11: 44.17        
Core12: 33.66        Core13: 22.52        
Core14: 11.65        Core15: 13.13        
Core16: 33.55        Core17: 45.00        
Core18: 46.72        Core19: 32.31        
Core20: 40.03        Core21: 11.50        
Core22: 12.94        Core23: 24.49        
Core24: 28.13        Core25: 28.39        
Core26: 44.24        Core27: 29.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.96
Socket1: 26.39
DDR read Latency(ns)
Socket0: 513.72
Socket1: 521.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.49        Core1: 12.80        
Core2: 31.62        Core3: 35.61        
Core4: 27.64        Core5: 45.76        
Core6: 50.76        Core7: 13.79        
Core8: 12.60        Core9: 41.96        
Core10: 41.65        Core11: 44.20        
Core12: 32.97        Core13: 22.39        
Core14: 11.58        Core15: 13.54        
Core16: 34.35        Core17: 41.59        
Core18: 46.66        Core19: 32.12        
Core20: 39.26        Core21: 11.46        
Core22: 12.69        Core23: 24.65        
Core24: 28.51        Core25: 29.89        
Core26: 44.02        Core27: 31.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 26.41
DDR read Latency(ns)
Socket0: 524.60
Socket1: 519.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.28        Core1: 13.15        
Core2: 27.65        Core3: 35.30        
Core4: 32.78        Core5: 46.04        
Core6: 41.67        Core7: 13.98        
Core8: 12.88        Core9: 39.78        
Core10: 41.52        Core11: 41.85        
Core12: 23.21        Core13: 22.52        
Core14: 11.82        Core15: 13.09        
Core16: 36.41        Core17: 44.20        
Core18: 46.52        Core19: 30.60        
Core20: 40.11        Core21: 11.48        
Core22: 12.98        Core23: 24.71        
Core24: 27.66        Core25: 35.87        
Core26: 44.32        Core27: 31.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.17
Socket1: 26.75
DDR read Latency(ns)
Socket0: 530.87
Socket1: 509.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.88        Core1: 12.88        
Core2: 31.75        Core3: 34.58        
Core4: 34.06        Core5: 45.49        
Core6: 24.39        Core7: 11.75        
Core8: 14.64        Core9: 28.73        
Core10: 49.07        Core11: 43.87        
Core12: 33.57        Core13: 43.41        
Core14: 13.65        Core15: 11.04        
Core16: 30.54        Core17: 25.70        
Core18: 45.18        Core19: 30.02        
Core20: 40.79        Core21: 10.74        
Core22: 12.56        Core23: 26.59        
Core24: 34.14        Core25: 22.19        
Core26: 44.33        Core27: 35.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.07
Socket1: 23.15
DDR read Latency(ns)
Socket0: 501.87
Socket1: 568.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.33        Core1: 13.02        
Core2: 31.55        Core3: 34.53        
Core4: 34.41        Core5: 45.20        
Core6: 24.95        Core7: 11.99        
Core8: 13.31        Core9: 27.12        
Core10: 47.44        Core11: 44.10        
Core12: 33.35        Core13: 44.11        
Core14: 14.07        Core15: 10.97        
Core16: 32.42        Core17: 25.13        
Core18: 45.06        Core19: 28.39        
Core20: 40.35        Core21: 10.67        
Core22: 12.85        Core23: 26.83        
Core24: 33.87        Core25: 20.88        
Core26: 44.05        Core27: 34.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.80
Socket1: 22.97
DDR read Latency(ns)
Socket0: 494.81
Socket1: 586.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.22        Core1: 12.86        
Core2: 32.37        Core3: 34.55        
Core4: 34.45        Core5: 45.89        
Core6: 25.03        Core7: 11.94        
Core8: 13.94        Core9: 29.87        
Core10: 42.49        Core11: 44.21        
Core12: 33.45        Core13: 33.45        
Core14: 13.91        Core15: 11.03        
Core16: 30.77        Core17: 26.32        
Core18: 45.10        Core19: 29.93        
Core20: 40.11        Core21: 10.72        
Core22: 12.81        Core23: 26.68        
Core24: 33.75        Core25: 23.55        
Core26: 44.34        Core27: 34.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.03
Socket1: 23.45
DDR read Latency(ns)
Socket0: 496.44
Socket1: 568.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.51        Core1: 13.23        
Core2: 32.32        Core3: 34.45        
Core4: 33.29        Core5: 44.73        
Core6: 24.76        Core7: 11.84        
Core8: 14.58        Core9: 30.00        
Core10: 41.53        Core11: 44.11        
Core12: 33.61        Core13: 40.82        
Core14: 13.61        Core15: 11.15        
Core16: 30.03        Core17: 25.96        
Core18: 45.17        Core19: 29.78        
Core20: 40.75        Core21: 10.79        
Core22: 12.58        Core23: 26.87        
Core24: 34.13        Core25: 23.26        
Core26: 44.56        Core27: 36.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.82
Socket1: 23.45
DDR read Latency(ns)
Socket0: 503.43
Socket1: 571.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.54        Core1: 13.05        
Core2: 32.85        Core3: 34.26        
Core4: 34.30        Core5: 45.57        
Core6: 24.54        Core7: 11.58        
Core8: 15.15        Core9: 29.41        
Core10: 45.84        Core11: 43.93        
Core12: 33.59        Core13: 46.48        
Core14: 13.68        Core15: 11.02        
Core16: 35.38        Core17: 26.09        
Core18: 45.05        Core19: 28.67        
Core20: 40.24        Core21: 10.71        
Core22: 12.56        Core23: 27.39        
Core24: 34.27        Core25: 21.78        
Core26: 44.42        Core27: 35.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 23.01
DDR read Latency(ns)
Socket0: 502.34
Socket1: 579.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.82        Core1: 12.79        
Core2: 32.33        Core3: 34.17        
Core4: 34.27        Core5: 44.82        
Core6: 24.74        Core7: 11.68        
Core8: 14.54        Core9: 29.23        
Core10: 43.15        Core11: 44.10        
Core12: 33.64        Core13: 38.55        
Core14: 13.50        Core15: 11.03        
Core16: 30.61        Core17: 26.12        
Core18: 45.10        Core19: 26.90        
Core20: 41.62        Core21: 10.75        
Core22: 12.60        Core23: 27.22        
Core24: 34.32        Core25: 22.99        
Core26: 44.42        Core27: 35.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.01
Socket1: 22.99
DDR read Latency(ns)
Socket0: 503.23
Socket1: 580.45
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.65        Core1: 13.43        
Core2: 30.73        Core3: 39.17        
Core4: 34.88        Core5: 44.62        
Core6: 39.35        Core7: 13.91        
Core8: 17.09        Core9: 31.13        
Core10: 36.02        Core11: 46.54        
Core12: 34.16        Core13: 45.03        
Core14: 12.76        Core15: 14.57        
Core16: 31.15        Core17: 37.19        
Core18: 47.55        Core19: 35.50        
Core20: 34.68        Core21: 12.04        
Core22: 11.27        Core23: 34.79        
Core24: 44.63        Core25: 35.04        
Core26: 46.72        Core27: 38.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.31
Socket1: 28.29
DDR read Latency(ns)
Socket0: 474.21
Socket1: 469.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.61        Core1: 13.45        
Core2: 31.62        Core3: 40.35        
Core4: 34.94        Core5: 44.14        
Core6: 39.76        Core7: 13.74        
Core8: 16.94        Core9: 31.69        
Core10: 39.53        Core11: 47.22        
Core12: 34.63        Core13: 44.27        
Core14: 12.77        Core15: 14.70        
Core16: 31.54        Core17: 37.44        
Core18: 47.40        Core19: 35.51        
Core20: 35.42        Core21: 11.96        
Core22: 11.35        Core23: 36.00        
Core24: 44.49        Core25: 35.10        
Core26: 46.59        Core27: 39.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.45
Socket1: 28.26
DDR read Latency(ns)
Socket0: 476.86
Socket1: 470.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.51        Core1: 13.41        
Core2: 30.19        Core3: 39.94        
Core4: 34.40        Core5: 45.90        
Core6: 36.04        Core7: 12.98        
Core8: 16.80        Core9: 30.90        
Core10: 37.93        Core11: 46.57        
Core12: 30.39        Core13: 39.12        
Core14: 12.79        Core15: 14.21        
Core16: 25.74        Core17: 36.47        
Core18: 46.87        Core19: 35.19        
Core20: 34.95        Core21: 11.86        
Core22: 11.38        Core23: 34.00        
Core24: 41.16        Core25: 31.90        
Core26: 46.39        Core27: 38.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.75
Socket1: 27.38
DDR read Latency(ns)
Socket0: 490.66
Socket1: 478.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.48        Core1: 13.02        
Core2: 30.39        Core3: 39.53        
Core4: 33.89        Core5: 44.97        
Core6: 37.72        Core7: 13.59        
Core8: 16.69        Core9: 31.50        
Core10: 37.32        Core11: 46.16        
Core12: 32.76        Core13: 43.01        
Core14: 12.71        Core15: 14.11        
Core16: 29.04        Core17: 36.50        
Core18: 46.64        Core19: 33.75        
Core20: 34.74        Core21: 11.75        
Core22: 11.25        Core23: 35.16        
Core24: 43.41        Core25: 27.18        
Core26: 46.37        Core27: 36.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.67
Socket1: 26.62
DDR read Latency(ns)
Socket0: 487.33
Socket1: 500.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.46        Core1: 13.51        
Core2: 29.71        Core3: 40.16        
Core4: 34.41        Core5: 46.51        
Core6: 35.67        Core7: 13.31        
Core8: 17.14        Core9: 29.44        
Core10: 37.42        Core11: 45.49        
Core12: 29.83        Core13: 50.22        
Core14: 12.64        Core15: 14.09        
Core16: 26.31        Core17: 35.21        
Core18: 46.92        Core19: 35.13        
Core20: 34.95        Core21: 11.75        
Core22: 11.30        Core23: 34.56        
Core24: 44.71        Core25: 32.73        
Core26: 45.85        Core27: 36.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 27.54
DDR read Latency(ns)
Socket0: 489.31
Socket1: 482.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.70        Core1: 13.21        
Core2: 30.96        Core3: 40.00        
Core4: 32.76        Core5: 46.42        
Core6: 39.20        Core7: 13.74        
Core8: 17.10        Core9: 30.68        
Core10: 36.48        Core11: 46.41        
Core12: 33.79        Core13: 41.58        
Core14: 12.51        Core15: 14.17        
Core16: 31.18        Core17: 36.47        
Core18: 47.01        Core19: 35.07        
Core20: 35.73        Core21: 11.68        
Core22: 11.38        Core23: 35.77        
Core24: 44.06        Core25: 33.26        
Core26: 45.88        Core27: 36.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.80
Socket1: 27.70
DDR read Latency(ns)
Socket0: 483.60
Socket1: 482.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.85        Core1: 12.77        
Core2: 34.64        Core3: 38.50        
Core4: 35.13        Core5: 46.74        
Core6: 44.73        Core7: 13.44        
Core8: 16.50        Core9: 32.46        
Core10: 45.08        Core11: 46.39        
Core12: 30.04        Core13: 38.87        
Core14: 11.79        Core15: 14.06        
Core16: 39.62        Core17: 48.37        
Core18: 45.72        Core19: 35.62        
Core20: 29.24        Core21: 11.43        
Core22: 11.89        Core23: 34.74        
Core24: 44.16        Core25: 34.80        
Core26: 43.95        Core27: 38.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.14
Socket1: 27.45
DDR read Latency(ns)
Socket0: 487.01
Socket1: 482.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.18        Core1: 13.07        
Core2: 34.87        Core3: 40.27        
Core4: 34.12        Core5: 46.43        
Core6: 44.37        Core7: 13.71        
Core8: 16.62        Core9: 33.03        
Core10: 46.57        Core11: 46.20        
Core12: 30.03        Core13: 38.02        
Core14: 11.85        Core15: 13.73        
Core16: 41.11        Core17: 44.40        
Core18: 46.36        Core19: 35.41        
Core20: 29.61        Core21: 11.22        
Core22: 11.99        Core23: 33.94        
Core24: 43.42        Core25: 32.89        
Core26: 42.87        Core27: 37.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.66
Socket1: 27.22
DDR read Latency(ns)
Socket0: 494.13
Socket1: 502.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.35        Core1: 12.90        
Core2: 34.82        Core3: 39.51        
Core4: 34.66        Core5: 46.57        
Core6: 45.10        Core7: 12.83        
Core8: 16.55        Core9: 32.56        
Core10: 34.83        Core11: 46.14        
Core12: 30.09        Core13: 38.49        
Core14: 11.86        Core15: 14.37        
Core16: 41.22        Core17: 40.54        
Core18: 46.38        Core19: 35.70        
Core20: 29.04        Core21: 11.52        
Core22: 11.94        Core23: 34.09        
Core24: 44.64        Core25: 33.07        
Core26: 43.14        Core27: 37.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.73
Socket1: 27.05
DDR read Latency(ns)
Socket0: 495.11
Socket1: 494.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.36        Core1: 13.13        
Core2: 34.44        Core3: 39.12        
Core4: 33.24        Core5: 46.46        
Core6: 43.93        Core7: 13.38        
Core8: 16.32        Core9: 31.90        
Core10: 46.67        Core11: 45.89        
Core12: 29.96        Core13: 35.56        
Core14: 11.96        Core15: 13.98        
Core16: 41.57        Core17: 51.87        
Core18: 46.23        Core19: 31.39        
Core20: 29.81        Core21: 11.36        
Core22: 11.96        Core23: 34.73        
Core24: 44.26        Core25: 33.86        
Core26: 42.86        Core27: 33.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.53
Socket1: 26.83
DDR read Latency(ns)
Socket0: 495.98
Socket1: 502.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.42        Core1: 12.27        
Core2: 33.98        Core3: 39.38        
Core4: 34.36        Core5: 46.32        
Core6: 46.80        Core7: 13.85        
Core8: 16.64        Core9: 34.48        
Core10: 43.28        Core11: 45.18        
Core12: 29.88        Core13: 38.30        
Core14: 11.69        Core15: 13.87        
Core16: 40.92        Core17: 47.19        
Core18: 45.97        Core19: 27.53        
Core20: 29.22        Core21: 11.21        
Core22: 11.98        Core23: 33.47        
Core24: 43.11        Core25: 34.07        
Core26: 42.92        Core27: 31.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.70
Socket1: 26.26
DDR read Latency(ns)
Socket0: 494.33
Socket1: 519.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.67        Core1: 13.19        
Core2: 35.04        Core3: 40.06        
Core4: 35.00        Core5: 46.57        
Core6: 43.08        Core7: 12.99        
Core8: 16.42        Core9: 33.34        
Core10: 48.61        Core11: 46.34        
Core12: 30.17        Core13: 36.03        
Core14: 11.89        Core15: 14.41        
Core16: 41.31        Core17: 47.12        
Core18: 46.58        Core19: 35.66        
Core20: 29.07        Core21: 11.46        
Core22: 11.94        Core23: 35.21        
Core24: 45.29        Core25: 34.19        
Core26: 43.08        Core27: 37.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.00
Socket1: 27.36
DDR read Latency(ns)
Socket0: 489.55
Socket1: 489.83
