Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 31 14:05:03 2025
| Host         : TheJackdaw running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/lz4CompressEngineRun_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_7__0/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[9]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_6__0/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[10]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_5__0/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[11]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_4__1/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[12]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_19__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_19__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_3__3/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[13]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_25__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_25__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_8__0/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[8]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_7__0/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[9]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_6__0/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[10]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_5__0/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[11]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.309ns (22.339%)  route 4.551ns (77.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/Q[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9/O
                         net (fo=1, unplaced)         0.449     2.994    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.118 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4/O
                         net (fo=4, unplaced)         1.135     4.253    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4_n_12
                         LUT6 (Prop_lut6_I0_O)        0.124     4.377 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0/O
                         net (fo=18, unplaced)        0.959     5.336    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0/O
                         net (fo=1, unplaced)         0.449     5.909    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0_n_12
                         LUT5 (Prop_lut5_I0_O)        0.124     6.033 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_4__1/O
                         net (fo=4, unplaced)         0.800     6.833    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[12]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3802, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.490    




