verilog xil_defaultlib --include "D:/Program/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../top_level.gen/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../top_level.gen/sources_1/bd/top_level/ipshared/5765/hdl" \
"../../../../top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_action_ram_0_0/sim/Q_Matrix_inst_0_action_ram_0_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_action_ram_1_0/sim/Q_Matrix_inst_0_action_ram_1_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_action_ram_2_0/sim/Q_Matrix_inst_0_action_ram_2_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_action_ram_3_0/sim/Q_Matrix_inst_0_action_ram_3_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_const_0_8bit_0/sim/Q_Matrix_inst_0_const_0_8bit_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_const_1_1bit_0/sim/Q_Matrix_inst_0_const_1_1bit_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/sim/Q_Matrix_inst_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ip/top_level_processing_system7_0_0/sim/top_level_processing_system7_0_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ip/top_level_xbar_0/sim/top_level_xbar_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/edit_Intellight_Accelerator_v1_0.srcs/sources_1/imports/hdl/AGENT.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/Accelerator.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/CU.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/ENV.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/Intellight_Accelerator_v1_0_S00_AXI.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/MII.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/QA.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/RD.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/SD.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/file_arith.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/file_max.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/file_mux.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ipshared/18d4/hdl/Intellight_Accelerator_v1_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ip/top_level_Intellight_Accelerat_0_0/sim/top_level_Intellight_Accelerat_0_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_2/sim/top_level_auto_pc_2.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/sim/top_level_auto_pc_0.v" \
"../../../../top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_1/sim/top_level_auto_pc_1.v" \
"../../../../top_level.gen/sources_1/bd/top_level/sim/top_level.v" \

verilog xil_defaultlib "glbl.v"

nosort
