;  Generated by PSoC Designer 5.4.3191
;
; LED7SEG_1a address and mask equates
LED7SEG_1a_Data_ADDR:	equ	0h
LED7SEG_1a_DriveMode_0_ADDR:	equ	100h
LED7SEG_1a_DriveMode_1_ADDR:	equ	101h
LED7SEG_1a_DriveMode_2_ADDR:	equ	3h
LED7SEG_1a_GlobalSelect_ADDR:	equ	2h
LED7SEG_1a_IntCtrl_0_ADDR:	equ	102h
LED7SEG_1a_IntCtrl_1_ADDR:	equ	103h
LED7SEG_1a_IntEn_ADDR:	equ	1h
LED7SEG_1a_MASK:	equ	1h
; LED7SEG_1b address and mask equates
LED7SEG_1b_Data_ADDR:	equ	0h
LED7SEG_1b_DriveMode_0_ADDR:	equ	100h
LED7SEG_1b_DriveMode_1_ADDR:	equ	101h
LED7SEG_1b_DriveMode_2_ADDR:	equ	3h
LED7SEG_1b_GlobalSelect_ADDR:	equ	2h
LED7SEG_1b_IntCtrl_0_ADDR:	equ	102h
LED7SEG_1b_IntCtrl_1_ADDR:	equ	103h
LED7SEG_1b_IntEn_ADDR:	equ	1h
LED7SEG_1b_MASK:	equ	2h
; LED7SEG_1c address and mask equates
LED7SEG_1c_Data_ADDR:	equ	0h
LED7SEG_1c_DriveMode_0_ADDR:	equ	100h
LED7SEG_1c_DriveMode_1_ADDR:	equ	101h
LED7SEG_1c_DriveMode_2_ADDR:	equ	3h
LED7SEG_1c_GlobalSelect_ADDR:	equ	2h
LED7SEG_1c_IntCtrl_0_ADDR:	equ	102h
LED7SEG_1c_IntCtrl_1_ADDR:	equ	103h
LED7SEG_1c_IntEn_ADDR:	equ	1h
LED7SEG_1c_MASK:	equ	4h
; LED7SEG_1d address and mask equates
LED7SEG_1d_Data_ADDR:	equ	0h
LED7SEG_1d_DriveMode_0_ADDR:	equ	100h
LED7SEG_1d_DriveMode_1_ADDR:	equ	101h
LED7SEG_1d_DriveMode_2_ADDR:	equ	3h
LED7SEG_1d_GlobalSelect_ADDR:	equ	2h
LED7SEG_1d_IntCtrl_0_ADDR:	equ	102h
LED7SEG_1d_IntCtrl_1_ADDR:	equ	103h
LED7SEG_1d_IntEn_ADDR:	equ	1h
LED7SEG_1d_MASK:	equ	8h
; LED7SEG_1e address and mask equates
LED7SEG_1e_Data_ADDR:	equ	0h
LED7SEG_1e_DriveMode_0_ADDR:	equ	100h
LED7SEG_1e_DriveMode_1_ADDR:	equ	101h
LED7SEG_1e_DriveMode_2_ADDR:	equ	3h
LED7SEG_1e_GlobalSelect_ADDR:	equ	2h
LED7SEG_1e_IntCtrl_0_ADDR:	equ	102h
LED7SEG_1e_IntCtrl_1_ADDR:	equ	103h
LED7SEG_1e_IntEn_ADDR:	equ	1h
LED7SEG_1e_MASK:	equ	10h
; LED7SEG_1f address and mask equates
LED7SEG_1f_Data_ADDR:	equ	0h
LED7SEG_1f_DriveMode_0_ADDR:	equ	100h
LED7SEG_1f_DriveMode_1_ADDR:	equ	101h
LED7SEG_1f_DriveMode_2_ADDR:	equ	3h
LED7SEG_1f_GlobalSelect_ADDR:	equ	2h
LED7SEG_1f_IntCtrl_0_ADDR:	equ	102h
LED7SEG_1f_IntCtrl_1_ADDR:	equ	103h
LED7SEG_1f_IntEn_ADDR:	equ	1h
LED7SEG_1f_MASK:	equ	20h
; LED7SEG_1g address and mask equates
LED7SEG_1g_Data_ADDR:	equ	0h
LED7SEG_1g_DriveMode_0_ADDR:	equ	100h
LED7SEG_1g_DriveMode_1_ADDR:	equ	101h
LED7SEG_1g_DriveMode_2_ADDR:	equ	3h
LED7SEG_1g_GlobalSelect_ADDR:	equ	2h
LED7SEG_1g_IntCtrl_0_ADDR:	equ	102h
LED7SEG_1g_IntCtrl_1_ADDR:	equ	103h
LED7SEG_1g_IntEn_ADDR:	equ	1h
LED7SEG_1g_MASK:	equ	40h
; LED7SEG_1dp address and mask equates
LED7SEG_1dp_Data_ADDR:	equ	0h
LED7SEG_1dp_DriveMode_0_ADDR:	equ	100h
LED7SEG_1dp_DriveMode_1_ADDR:	equ	101h
LED7SEG_1dp_DriveMode_2_ADDR:	equ	3h
LED7SEG_1dp_GlobalSelect_ADDR:	equ	2h
LED7SEG_1dp_IntCtrl_0_ADDR:	equ	102h
LED7SEG_1dp_IntCtrl_1_ADDR:	equ	103h
LED7SEG_1dp_IntEn_ADDR:	equ	1h
LED7SEG_1dp_MASK:	equ	80h
; LED7SEG_1Digit0 address and mask equates
LED7SEG_1Digit0_Data_ADDR:	equ	4h
LED7SEG_1Digit0_DriveMode_0_ADDR:	equ	104h
LED7SEG_1Digit0_DriveMode_1_ADDR:	equ	105h
LED7SEG_1Digit0_DriveMode_2_ADDR:	equ	7h
LED7SEG_1Digit0_GlobalSelect_ADDR:	equ	6h
LED7SEG_1Digit0_IntCtrl_0_ADDR:	equ	106h
LED7SEG_1Digit0_IntCtrl_1_ADDR:	equ	107h
LED7SEG_1Digit0_IntEn_ADDR:	equ	5h
LED7SEG_1Digit0_MASK:	equ	1h
; LED7SEG_1Digit0_Data access macros
;   GetLED7SEG_1Digit0_Data macro, return in a
macro GetLED7SEG_1Digit0_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 1h
endm
;   SetLED7SEG_1Digit0_Data macro
macro SetLED7SEG_1Digit0_Data
	or		[Port_1_Data_SHADE], 1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED7SEG_1Digit0_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit0_Data macro
macro ClearLED7SEG_1Digit0_Data
	and		[Port_1_Data_SHADE], ~1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED7SEG_1Digit0_Data_ADDR], a
endm

; LED7SEG_1Digit0_DriveMode_0 access macros
;   GetLED7SEG_1Digit0_DriveMode_0 macro, return in a
macro GetLED7SEG_1Digit0_DriveMode_0
	mov		a,[Port_1_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLED7SEG_1Digit0_DriveMode_0 macro
macro SetLED7SEG_1Digit0_DriveMode_0
	or		[Port_1_DriveMode_0_SHADE], 1h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LED7SEG_1Digit0_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit0_DriveMode_0 macro
macro ClearLED7SEG_1Digit0_DriveMode_0
	and		[Port_1_DriveMode_0_SHADE], ~1h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LED7SEG_1Digit0_Data_ADDR], a
endm

; LED7SEG_1Digit0_DriveMode_1 access macros
;   GetLED7SEG_1Digit0_DriveMode_1 macro, return in a
macro GetLED7SEG_1Digit0_DriveMode_1
	mov		a,[Port_1_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLED7SEG_1Digit0_DriveMode_1 macro
macro SetLED7SEG_1Digit0_DriveMode_1
	or		[Port_1_DriveMode_1_SHADE], 1h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LED7SEG_1Digit0_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit0_DriveMode_1 macro
macro ClearLED7SEG_1Digit0_DriveMode_1
	and		[Port_1_DriveMode_1_SHADE], ~1h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LED7SEG_1Digit0_Data_ADDR], a
endm

; LED7SEG_1Digit1 address and mask equates
LED7SEG_1Digit1_Data_ADDR:	equ	4h
LED7SEG_1Digit1_DriveMode_0_ADDR:	equ	104h
LED7SEG_1Digit1_DriveMode_1_ADDR:	equ	105h
LED7SEG_1Digit1_DriveMode_2_ADDR:	equ	7h
LED7SEG_1Digit1_GlobalSelect_ADDR:	equ	6h
LED7SEG_1Digit1_IntCtrl_0_ADDR:	equ	106h
LED7SEG_1Digit1_IntCtrl_1_ADDR:	equ	107h
LED7SEG_1Digit1_IntEn_ADDR:	equ	5h
LED7SEG_1Digit1_MASK:	equ	2h
; LED7SEG_1Digit1_Data access macros
;   GetLED7SEG_1Digit1_Data macro, return in a
macro GetLED7SEG_1Digit1_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 2h
endm
;   SetLED7SEG_1Digit1_Data macro
macro SetLED7SEG_1Digit1_Data
	or		[Port_1_Data_SHADE], 2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED7SEG_1Digit1_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit1_Data macro
macro ClearLED7SEG_1Digit1_Data
	and		[Port_1_Data_SHADE], ~2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED7SEG_1Digit1_Data_ADDR], a
endm

; LED7SEG_1Digit1_DriveMode_0 access macros
;   GetLED7SEG_1Digit1_DriveMode_0 macro, return in a
macro GetLED7SEG_1Digit1_DriveMode_0
	mov		a,[Port_1_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLED7SEG_1Digit1_DriveMode_0 macro
macro SetLED7SEG_1Digit1_DriveMode_0
	or		[Port_1_DriveMode_0_SHADE], 2h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LED7SEG_1Digit1_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit1_DriveMode_0 macro
macro ClearLED7SEG_1Digit1_DriveMode_0
	and		[Port_1_DriveMode_0_SHADE], ~2h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LED7SEG_1Digit1_Data_ADDR], a
endm

; LED7SEG_1Digit1_DriveMode_1 access macros
;   GetLED7SEG_1Digit1_DriveMode_1 macro, return in a
macro GetLED7SEG_1Digit1_DriveMode_1
	mov		a,[Port_1_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLED7SEG_1Digit1_DriveMode_1 macro
macro SetLED7SEG_1Digit1_DriveMode_1
	or		[Port_1_DriveMode_1_SHADE], 2h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LED7SEG_1Digit1_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit1_DriveMode_1 macro
macro ClearLED7SEG_1Digit1_DriveMode_1
	and		[Port_1_DriveMode_1_SHADE], ~2h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LED7SEG_1Digit1_Data_ADDR], a
endm

; LED7SEG_1Digit2 address and mask equates
LED7SEG_1Digit2_Data_ADDR:	equ	4h
LED7SEG_1Digit2_DriveMode_0_ADDR:	equ	104h
LED7SEG_1Digit2_DriveMode_1_ADDR:	equ	105h
LED7SEG_1Digit2_DriveMode_2_ADDR:	equ	7h
LED7SEG_1Digit2_GlobalSelect_ADDR:	equ	6h
LED7SEG_1Digit2_IntCtrl_0_ADDR:	equ	106h
LED7SEG_1Digit2_IntCtrl_1_ADDR:	equ	107h
LED7SEG_1Digit2_IntEn_ADDR:	equ	5h
LED7SEG_1Digit2_MASK:	equ	4h
; LED7SEG_1Digit2_Data access macros
;   GetLED7SEG_1Digit2_Data macro, return in a
macro GetLED7SEG_1Digit2_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 4h
endm
;   SetLED7SEG_1Digit2_Data macro
macro SetLED7SEG_1Digit2_Data
	or		[Port_1_Data_SHADE], 4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED7SEG_1Digit2_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit2_Data macro
macro ClearLED7SEG_1Digit2_Data
	and		[Port_1_Data_SHADE], ~4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED7SEG_1Digit2_Data_ADDR], a
endm

; LED7SEG_1Digit2_DriveMode_0 access macros
;   GetLED7SEG_1Digit2_DriveMode_0 macro, return in a
macro GetLED7SEG_1Digit2_DriveMode_0
	mov		a,[Port_1_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLED7SEG_1Digit2_DriveMode_0 macro
macro SetLED7SEG_1Digit2_DriveMode_0
	or		[Port_1_DriveMode_0_SHADE], 4h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LED7SEG_1Digit2_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit2_DriveMode_0 macro
macro ClearLED7SEG_1Digit2_DriveMode_0
	and		[Port_1_DriveMode_0_SHADE], ~4h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LED7SEG_1Digit2_Data_ADDR], a
endm

; LED7SEG_1Digit2_DriveMode_1 access macros
;   GetLED7SEG_1Digit2_DriveMode_1 macro, return in a
macro GetLED7SEG_1Digit2_DriveMode_1
	mov		a,[Port_1_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLED7SEG_1Digit2_DriveMode_1 macro
macro SetLED7SEG_1Digit2_DriveMode_1
	or		[Port_1_DriveMode_1_SHADE], 4h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LED7SEG_1Digit2_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit2_DriveMode_1 macro
macro ClearLED7SEG_1Digit2_DriveMode_1
	and		[Port_1_DriveMode_1_SHADE], ~4h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LED7SEG_1Digit2_Data_ADDR], a
endm

; LED7SEG_1Digit3 address and mask equates
LED7SEG_1Digit3_Data_ADDR:	equ	4h
LED7SEG_1Digit3_DriveMode_0_ADDR:	equ	104h
LED7SEG_1Digit3_DriveMode_1_ADDR:	equ	105h
LED7SEG_1Digit3_DriveMode_2_ADDR:	equ	7h
LED7SEG_1Digit3_GlobalSelect_ADDR:	equ	6h
LED7SEG_1Digit3_IntCtrl_0_ADDR:	equ	106h
LED7SEG_1Digit3_IntCtrl_1_ADDR:	equ	107h
LED7SEG_1Digit3_IntEn_ADDR:	equ	5h
LED7SEG_1Digit3_MASK:	equ	8h
; LED7SEG_1Digit3_Data access macros
;   GetLED7SEG_1Digit3_Data macro, return in a
macro GetLED7SEG_1Digit3_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 8h
endm
;   SetLED7SEG_1Digit3_Data macro
macro SetLED7SEG_1Digit3_Data
	or		[Port_1_Data_SHADE], 8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED7SEG_1Digit3_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit3_Data macro
macro ClearLED7SEG_1Digit3_Data
	and		[Port_1_Data_SHADE], ~8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED7SEG_1Digit3_Data_ADDR], a
endm

; LED7SEG_1Digit3_DriveMode_0 access macros
;   GetLED7SEG_1Digit3_DriveMode_0 macro, return in a
macro GetLED7SEG_1Digit3_DriveMode_0
	mov		a,[Port_1_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLED7SEG_1Digit3_DriveMode_0 macro
macro SetLED7SEG_1Digit3_DriveMode_0
	or		[Port_1_DriveMode_0_SHADE], 8h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LED7SEG_1Digit3_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit3_DriveMode_0 macro
macro ClearLED7SEG_1Digit3_DriveMode_0
	and		[Port_1_DriveMode_0_SHADE], ~8h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LED7SEG_1Digit3_Data_ADDR], a
endm

; LED7SEG_1Digit3_DriveMode_1 access macros
;   GetLED7SEG_1Digit3_DriveMode_1 macro, return in a
macro GetLED7SEG_1Digit3_DriveMode_1
	mov		a,[Port_1_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLED7SEG_1Digit3_DriveMode_1 macro
macro SetLED7SEG_1Digit3_DriveMode_1
	or		[Port_1_DriveMode_1_SHADE], 8h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LED7SEG_1Digit3_Data_ADDR], a
endm
;   ClearLED7SEG_1Digit3_DriveMode_1 macro
macro ClearLED7SEG_1Digit3_DriveMode_1
	and		[Port_1_DriveMode_1_SHADE], ~8h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LED7SEG_1Digit3_Data_ADDR], a
endm

; LCD_1E address and mask equates
LCD_1E_Data_ADDR:	equ	4h
LCD_1E_DriveMode_0_ADDR:	equ	104h
LCD_1E_DriveMode_1_ADDR:	equ	105h
LCD_1E_DriveMode_2_ADDR:	equ	7h
LCD_1E_GlobalSelect_ADDR:	equ	6h
LCD_1E_IntCtrl_0_ADDR:	equ	106h
LCD_1E_IntCtrl_1_ADDR:	equ	107h
LCD_1E_IntEn_ADDR:	equ	5h
LCD_1E_MASK:	equ	10h
; LCD_1E_Data access macros
;   GetLCD_1E_Data macro, return in a
macro GetLCD_1E_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_Data macro
macro SetLCD_1E_Data
	or		[Port_1_Data_SHADE], 10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_Data macro
macro ClearLCD_1E_Data
	and		[Port_1_Data_SHADE], ~10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1E_DriveMode_0 access macros
;   GetLCD_1E_DriveMode_0 macro, return in a
macro GetLCD_1E_DriveMode_0
	mov		a,[Port_1_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_DriveMode_0 macro
macro SetLCD_1E_DriveMode_0
	or		[Port_1_DriveMode_0_SHADE], 10h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_DriveMode_0 macro
macro ClearLCD_1E_DriveMode_0
	and		[Port_1_DriveMode_0_SHADE], ~10h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1E_DriveMode_1 access macros
;   GetLCD_1E_DriveMode_1 macro, return in a
macro GetLCD_1E_DriveMode_1
	mov		a,[Port_1_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_DriveMode_1 macro
macro SetLCD_1E_DriveMode_1
	or		[Port_1_DriveMode_1_SHADE], 10h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_DriveMode_1 macro
macro ClearLCD_1E_DriveMode_1
	and		[Port_1_DriveMode_1_SHADE], ~10h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1RS address and mask equates
LCD_1RS_Data_ADDR:	equ	4h
LCD_1RS_DriveMode_0_ADDR:	equ	104h
LCD_1RS_DriveMode_1_ADDR:	equ	105h
LCD_1RS_DriveMode_2_ADDR:	equ	7h
LCD_1RS_GlobalSelect_ADDR:	equ	6h
LCD_1RS_IntCtrl_0_ADDR:	equ	106h
LCD_1RS_IntCtrl_1_ADDR:	equ	107h
LCD_1RS_IntEn_ADDR:	equ	5h
LCD_1RS_MASK:	equ	20h
; LCD_1RS_Data access macros
;   GetLCD_1RS_Data macro, return in a
macro GetLCD_1RS_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_Data macro
macro SetLCD_1RS_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_Data macro
macro ClearLCD_1RS_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RS_DriveMode_0 access macros
;   GetLCD_1RS_DriveMode_0 macro, return in a
macro GetLCD_1RS_DriveMode_0
	mov		a,[Port_1_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_DriveMode_0 macro
macro SetLCD_1RS_DriveMode_0
	or		[Port_1_DriveMode_0_SHADE], 20h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_DriveMode_0 macro
macro ClearLCD_1RS_DriveMode_0
	and		[Port_1_DriveMode_0_SHADE], ~20h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RS_DriveMode_1 access macros
;   GetLCD_1RS_DriveMode_1 macro, return in a
macro GetLCD_1RS_DriveMode_1
	mov		a,[Port_1_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_DriveMode_1 macro
macro SetLCD_1RS_DriveMode_1
	or		[Port_1_DriveMode_1_SHADE], 20h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_DriveMode_1 macro
macro ClearLCD_1RS_DriveMode_1
	and		[Port_1_DriveMode_1_SHADE], ~20h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RW address and mask equates
LCD_1RW_Data_ADDR:	equ	4h
LCD_1RW_DriveMode_0_ADDR:	equ	104h
LCD_1RW_DriveMode_1_ADDR:	equ	105h
LCD_1RW_DriveMode_2_ADDR:	equ	7h
LCD_1RW_GlobalSelect_ADDR:	equ	6h
LCD_1RW_IntCtrl_0_ADDR:	equ	106h
LCD_1RW_IntCtrl_1_ADDR:	equ	107h
LCD_1RW_IntEn_ADDR:	equ	5h
LCD_1RW_MASK:	equ	40h
; LCD_1RW_Data access macros
;   GetLCD_1RW_Data macro, return in a
macro GetLCD_1RW_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_Data macro
macro SetLCD_1RW_Data
	or		[Port_1_Data_SHADE], 40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_Data macro
macro ClearLCD_1RW_Data
	and		[Port_1_Data_SHADE], ~40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LCD_1RW_DriveMode_0 access macros
;   GetLCD_1RW_DriveMode_0 macro, return in a
macro GetLCD_1RW_DriveMode_0
	mov		a,[Port_1_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_DriveMode_0 macro
macro SetLCD_1RW_DriveMode_0
	or		[Port_1_DriveMode_0_SHADE], 40h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_DriveMode_0 macro
macro ClearLCD_1RW_DriveMode_0
	and		[Port_1_DriveMode_0_SHADE], ~40h
	mov		a, [Port_1_DriveMode_0_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LCD_1RW_DriveMode_1 access macros
;   GetLCD_1RW_DriveMode_1 macro, return in a
macro GetLCD_1RW_DriveMode_1
	mov		a,[Port_1_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_DriveMode_1 macro
macro SetLCD_1RW_DriveMode_1
	or		[Port_1_DriveMode_1_SHADE], 40h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_DriveMode_1 macro
macro ClearLCD_1RW_DriveMode_1
	and		[Port_1_DriveMode_1_SHADE], ~40h
	mov		a, [Port_1_DriveMode_1_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LED_BLPin address and mask equates
LED_BLPin_Data_ADDR:	equ	8h
LED_BLPin_DriveMode_0_ADDR:	equ	108h
LED_BLPin_DriveMode_1_ADDR:	equ	109h
LED_BLPin_DriveMode_2_ADDR:	equ	bh
LED_BLPin_GlobalSelect_ADDR:	equ	ah
LED_BLPin_IntCtrl_0_ADDR:	equ	10ah
LED_BLPin_IntCtrl_1_ADDR:	equ	10bh
LED_BLPin_IntEn_ADDR:	equ	9h
LED_BLPin_MASK:	equ	10h
; LED_BLPin_Data access macros
;   GetLED_BLPin_Data macro, return in a
macro GetLED_BLPin_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLED_BLPin_Data macro
macro SetLED_BLPin_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED_BLPin_Data_ADDR], a
endm
;   ClearLED_BLPin_Data macro
macro ClearLED_BLPin_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED_BLPin_Data_ADDR], a
endm

