--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/final_submission/final_submission.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -2.668(F)|    2.940(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    0.396(R)|    1.136(R)|clock_27mhz_IBUFG |   0.000|
button1      |    1.906(R)|   -0.427(R)|clock_27mhz_IBUFG |   0.000|
button2      |    3.035(R)|   -0.377(R)|clock_27mhz_IBUFG |   0.000|
button3      |    5.953(R)|   -1.547(R)|clock_27mhz_IBUFG |   0.000|
button_down  |    0.598(R)|    0.544(R)|clock_27mhz_IBUFG |   0.000|
button_enter |    1.599(R)|   -0.429(R)|clock_27mhz_IBUFG |   0.000|
button_left  |    0.696(R)|    0.407(R)|clock_27mhz_IBUFG |   0.000|
button_right |    1.670(R)|    0.701(R)|clock_27mhz_IBUFG |   0.000|
button_up    |    1.100(R)|    0.614(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0> |    3.322(R)|   -3.050(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1> |    2.339(R)|   -2.067(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2> |    2.497(R)|   -2.225(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3> |    5.704(R)|   -5.432(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4> |    3.037(R)|   -2.765(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5> |    2.295(R)|   -2.023(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6> |    2.563(R)|   -2.291(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7> |    2.705(R)|   -2.433(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8> |    2.811(R)|   -2.539(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9> |    3.398(R)|   -3.126(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>|    3.406(R)|   -3.134(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>|    3.639(R)|   -3.367(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>|    3.134(R)|   -2.862(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>|    3.593(R)|   -3.321(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>|    3.336(R)|   -3.064(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>|    3.115(R)|   -2.843(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>|    2.338(R)|   -2.066(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>|    3.199(R)|   -2.927(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>|    2.938(R)|   -2.666(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>|    2.926(R)|   -2.654(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>|    3.461(R)|   -3.189(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>|    2.733(R)|   -2.461(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>|    3.249(R)|   -2.977(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>|    2.905(R)|   -2.633(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>|    3.358(R)|   -3.086(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>|    3.355(R)|   -3.083(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>|    2.642(R)|   -2.370(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>|    3.354(R)|   -3.082(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>|    2.786(R)|   -2.514(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>|    3.926(R)|   -3.654(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>|    2.576(R)|   -2.304(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>|    3.252(R)|   -2.980(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>|    3.408(R)|   -3.136(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>|    3.797(R)|   -3.525(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>|    3.613(R)|   -3.341(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>|    2.382(R)|   -2.110(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0> |    0.597(R)|   -0.325(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1> |    0.852(R)|   -0.580(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2> |    1.423(R)|   -1.151(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3> |    0.606(R)|   -0.334(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4> |    0.569(R)|   -0.297(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5> |    1.850(R)|   -1.578(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6> |    1.464(R)|   -1.192(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7> |    0.919(R)|   -0.647(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8> |    1.627(R)|   -1.355(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9> |    1.481(R)|   -1.209(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>|    1.193(R)|   -0.921(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>|    0.562(R)|   -0.290(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>|    1.295(R)|   -1.023(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>|    0.589(R)|   -0.317(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>|    1.235(R)|   -0.963(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>|    1.202(R)|   -0.930(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>|    0.693(R)|   -0.421(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>|    3.028(R)|   -2.756(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>|    1.139(R)|   -0.867(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>|    0.989(R)|   -0.717(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>|    1.281(R)|   -1.009(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>|    1.467(R)|   -1.195(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>|    1.149(R)|   -0.877(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>|    1.344(R)|   -1.072(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>|    1.296(R)|   -1.024(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>|    1.446(R)|   -1.174(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>|    1.029(R)|   -0.757(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>|    1.661(R)|   -1.389(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>|    1.339(R)|   -1.067(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>|    1.028(R)|   -0.756(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>|    0.643(R)|   -0.371(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>|    0.838(R)|   -0.566(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>|    0.871(R)|   -0.599(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>|    1.345(R)|   -1.073(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>|    1.482(R)|   -1.210(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>|    1.143(R)|   -0.871(R)|clock_27mhz_IBUFG |   0.000|
switch<0>    |    4.672(R)|   -2.596(R)|clock_27mhz_IBUFG |   0.000|
switch<1>    |    7.951(R)|   -3.175(R)|clock_27mhz_IBUFG |   0.000|
switch<2>    |    6.002(R)|   -3.021(R)|clock_27mhz_IBUFG |   0.000|
switch<3>    |    5.673(R)|   -2.956(R)|clock_27mhz_IBUFG |   0.000|
switch<4>    |    6.514(R)|   -2.048(R)|clock_27mhz_IBUFG |   0.000|
switch<5>    |    4.564(R)|   -2.727(R)|clock_27mhz_IBUFG |   0.000|
switch<6>    |    6.555(R)|   -3.564(R)|clock_27mhz_IBUFG |   0.000|
switch<7>    |    5.999(R)|   -2.220(R)|clock_27mhz_IBUFG |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   11.956(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   12.045(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
audio_reset_b   |   12.302(R)|clock_27mhz_IBUFG |   0.000|
disp_clock      |   10.662(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   13.850(R)|clock_27mhz_IBUFG |   0.000|
led<1>          |   13.143(R)|clock_27mhz_IBUFG |   0.000|
led<2>          |   12.815(R)|clock_27mhz_IBUFG |   0.000|
led<3>          |   13.961(R)|clock_27mhz_IBUFG |   0.000|
led<4>          |   12.702(R)|clock_27mhz_IBUFG |   0.000|
led<6>          |   13.835(R)|clock_27mhz_IBUFG |   0.000|
led<7>          |   15.791(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<0> |   12.978(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<1> |   11.364(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<2> |   11.894(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<3> |   20.105(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<4> |   14.086(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<5> |   12.174(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<6> |   13.062(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<7> |   12.093(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<8> |   15.887(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<9> |   13.452(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<10>|   13.895(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<11>|   13.662(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<12>|   19.506(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<13>|   13.731(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<14>|   13.786(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<15>|   13.910(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<16>|   13.384(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<17>|   13.158(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<18>|   12.887(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0>    |   11.959(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1>    |   10.210(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2>    |   10.500(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3>    |   11.758(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4>    |   14.441(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5>    |   11.394(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6>    |   11.381(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7>    |   12.018(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8>    |   12.339(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9>    |   10.592(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>   |   12.392(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>   |   13.084(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>   |   10.407(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>   |   12.521(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>   |   12.536(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>   |   12.519(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>   |   12.147(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>   |   12.241(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>   |   11.824(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>   |   12.250(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>   |   12.437(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>   |   11.727(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>   |   12.104(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>   |   12.441(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>   |   11.770(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>   |   11.776(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>   |   11.916(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>   |   12.438(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>   |   11.912(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>   |   12.433(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>   |   11.760(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>   |   12.754(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>   |   12.199(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>   |   11.805(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>   |   12.665(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>   |   12.068(R)|clock_27mhz_IBUFG |   0.000|
ram0_we_b       |   12.080(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<0> |   11.096(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<1> |   10.107(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<2> |   10.315(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<3> |    9.533(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<4> |   10.974(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<5> |   10.872(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<6> |   10.790(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<7> |   12.402(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<8> |   11.537(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<9> |   12.069(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<10>|   11.444(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<11>|   11.548(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<12>|   12.676(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<13>|   13.784(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<14>|   13.891(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<15>|   12.357(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<16>|   12.015(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<17>|   10.583(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<18>|   11.531(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0>    |   10.295(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1>    |   10.333(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2>    |    9.727(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3>    |   10.355(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4>    |   10.635(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5>    |   11.196(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6>    |   10.737(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7>    |   10.366(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8>    |   11.070(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9>    |   10.921(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>   |   10.629(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>   |   11.124(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>   |    9.668(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>   |   10.381(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>   |   10.369(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>   |   10.128(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>   |   10.666(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>   |   12.364(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>   |   10.928(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>   |   11.092(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>   |   10.128(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>   |   11.130(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>   |   10.765(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>   |   10.808(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>   |   10.754(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>   |   10.638(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>   |   11.091(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>   |   14.854(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>   |   11.520(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>   |   10.698(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>   |   10.425(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>   |   10.768(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>   |   10.693(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>   |   10.385(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>   |   11.260(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>   |   10.375(R)|clock_27mhz_IBUFG |   0.000|
ram1_we_b       |    9.286(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   13.347(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   14.376(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   14.820(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   13.999(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   13.445(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   13.841(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   13.941(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   12.999(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   13.487(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   13.751(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   13.776(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.803(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   13.240(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   14.216(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   14.448(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   14.502(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   14.417(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   13.209(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   17.829(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   15.008(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   17.580(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   15.484(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   15.841(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   15.452(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   16.595(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   18.018(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   11.203(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.926|         |    7.626|    3.444|
clock_27mhz    |    3.640|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.597|    5.539|         |         |
clock_27mhz    |   18.568|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |ram0_clk           |    8.430|
clock_27mhz    |ram1_clk           |   12.746|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Sun Dec  6 21:57:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 736 MB



