
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_wr_sync2[4]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: almost_full (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ rd_ptr_gray_wr_sync2[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.12    0.45    0.45 ^ rd_ptr_gray_wr_sync2[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_bin_wr_sync[4] (net)
                  0.12    0.00    0.45 ^ _410_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.31    0.76 v _410_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _357_ (net)
                  0.10    0.00    0.76 v _411_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.28    1.03 ^ _411_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _360_ (net)
                  0.10    0.00    1.03 ^ _412_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.29    1.32 v _412_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _339_ (net)
                  0.12    0.00    1.32 v _421_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    1.64 ^ _421_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _365_ (net)
                  0.06    0.00    1.64 ^ _745_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.22    0.27    1.92 ^ _745_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _366_ (net)
                  0.22    0.00    1.92 ^ _418_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    2.00 v _418_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _338_ (net)
                  0.10    0.00    2.00 v _737_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.17    0.36    2.36 v _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _340_ (net)
                  0.17    0.00    2.36 v _732_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.17    2.53 v _732_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _334_ (net)
                  0.06    0.00    2.53 v _733_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    2.72 v _733_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _335_ (net)
                  0.08    0.00    2.72 v _734_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    2.84 ^ _734_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _336_ (net)
                  0.18    0.00    2.84 ^ _735_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.26    3.10 v _735_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _337_ (net)
                  0.07    0.00    3.10 v _736_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.00    0.08    0.32    3.42 v _736_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         almost_full (net)
                  0.08    0.00    3.42 v almost_full (out)
                                  3.42   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.78e-02   3.93e-03   1.03e-07   2.17e-02  55.0%
Combinational          1.53e-02   2.43e-03   1.06e-07   1.77e-02  45.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.30e-02   6.36e-03   2.08e-07   3.94e-02 100.0%
                          83.9%      16.1%       0.0%
