[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7905       tick       2914893       1347895       1299487       2914893 
      2   7905       tick       4323851       2109973       2093548       4323851 
      3   7905       tick       4325041       2109867       2094547       4325041 
      4   7905       tick       4327551       2112553       2093347       4327551 
      5   7905       tick       4327899       2111595       2096408       4327899 
      6   7905       tick       4330977       2112890       2094604       4330977 
      7   7905       tick       4323824       2110826       2093264       4323824 
      8   7905       tick       4324061       2110632       2095053       4324061 
      9   7905       tick       4323536       2110210       2091807       4323536 
     10   7905       tick       4328872       2113031       2093951       4328872 
     11   7905       tick       4321786       2109299       2092874       4321786 
     12   7905       tick       4321715       2109315       2092801       4321715 
     13   7905       tick       4329589       2113873       2093341       4329589 
     14   7905       tick       4344550       2120113       2085958       4344550 
     15   7905       tick       4344621       2120722       2083288       4344621 
     16   7905       tick       4345037       2119211       2083220       4345037 
     17   7905       tick       4324279       2110279       2094272       4324279 
     18   7905       tick       4326687       2111124       2094120       4326687 
     19   7905       tick       4331758       2113194       2092408       4331758 
     20   7905       exit       1133713        553255        545915       1133713 
