{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726496560460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726496560461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 16:22:40 2024 " "Processing started: Mon Sep 16 16:22:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726496560461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496560461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_SPAD_readout -c single_SPAD_readout " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_SPAD_readout -c single_SPAD_readout" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496560461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726496560587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726496560588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_MASTER-RTL " "Found design unit 1: SPI_MASTER-RTL" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566873 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER " "Found entity 1: SPI_MASTER" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496566873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behaviour " "Found design unit 1: controller-behaviour" {  } { { "controller.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566873 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496566873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_buffer_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SPI_buffer_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_buffer_sender-RTL " "Found design unit 1: SPI_buffer_sender-RTL" {  } { { "SPI_buffer_sender.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/SPI_buffer_sender.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566874 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_buffer_sender " "Found entity 1: SPI_buffer_sender" {  } { { "SPI_buffer_sender.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/SPI_buffer_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496566874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behaviour " "Found design unit 1: counter-behaviour" {  } { { "counter.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566874 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496566874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_SPAD_readout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_SPAD_readout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_SPAD_readout-behaviour " "Found design unit 1: single_SPAD_readout-behaviour" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566875 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_SPAD_readout " "Found entity 1: single_SPAD_readout" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496566875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496566875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_SPAD_readout " "Elaborating entity \"single_SPAD_readout\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726496566908 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RST single_SPAD_readout.vhd(29) " "VHDL Signal Declaration warning at single_SPAD_readout.vhd(29): used explicit default value for signal \"RST\" because signal was never assigned a value" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726496566909 "|single_SPAD_readout"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST_counters single_SPAD_readout.vhd(30) " "Verilog HDL or VHDL warning at single_SPAD_readout.vhd(30): object \"RST_counters\" assigned a value but never read" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726496566909 "|single_SPAD_readout"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT single_SPAD_readout.vhd(35) " "Verilog HDL or VHDL warning at single_SPAD_readout.vhd(35): object \"DOUT\" assigned a value but never read" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726496566909 "|single_SPAD_readout"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT_VLD single_SPAD_readout.vhd(36) " "Verilog HDL or VHDL warning at single_SPAD_readout.vhd(36): object \"DOUT_VLD\" assigned a value but never read" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726496566909 "|single_SPAD_readout"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CTR " "Elaborating entity \"controller\" for hierarchy \"controller:CTR\"" {  } { { "single_SPAD_readout.vhd" "CTR" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726496566925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:CNT " "Elaborating entity \"counter\" for hierarchy \"counter:CNT\"" {  } { { "single_SPAD_readout.vhd" "CNT" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726496566930 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset counter.vhd(26) " "VHDL Process Statement warning at counter.vhd(26): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726496566930 "|single_SPAD_readout|counter:CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_buffer_sender SPI_buffer_sender:SENDER " "Elaborating entity \"SPI_buffer_sender\" for hierarchy \"SPI_buffer_sender:SENDER\"" {  } { { "single_SPAD_readout.vhd" "SENDER" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726496566934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER SPI_MASTER:SPI_MAMA " "Elaborating entity \"SPI_MASTER\" for hierarchy \"SPI_MASTER:SPI_MAMA\"" {  } { { "single_SPAD_readout.vhd" "SPI_MAMA" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726496566956 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(33) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(33): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 33 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1726496566957 "|single_SPAD_readout|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(52) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(52): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 52 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1726496566959 "|single_SPAD_readout|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg spi_master.vhd(52) " "Verilog HDL or VHDL warning at spi_master.vhd(52): object \"addr_reg\" assigned a value but never read" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726496566959 "|single_SPAD_readout|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spi_master.vhd(137) " "VHDL warning at spi_master.vhd(137): ignored assignment of value to null range" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 137 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1726496566959 "|single_SPAD_readout|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spi_master.vhd(139) " "VHDL warning at spi_master.vhd(139): ignored assignment of value to null range" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 139 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1726496566959 "|single_SPAD_readout|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726496567493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726496567699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726496568214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726496568214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726496568303 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726496568303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "417 " "Implemented 417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726496568303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726496568303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726496568308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 16:22:48 2024 " "Processing ended: Mon Sep 16 16:22:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726496568308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726496568308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726496568308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496568308 ""}
