<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='380' type='98'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='376'>/// Generic instruction to discard the high bits of a register. This differs
/// from (G_EXTRACT val, 0) on its action on vectors: G_TRUNC will truncate
/// each element individually, G_EXTRACT will typically discard the high
/// elements of the vector.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='60' c='_ZN4llvm13CSEConfigFull12shouldCSEOpcEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='348' c='_ZN4llvm14MIPatternMatch8m_GTruncERKT_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='349' u='r' c='_ZN4llvm14MIPatternMatch8m_GTruncERKT_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='407' c='_ZN4llvm14GISelKnownBits20computeKnownBitsImplENS_8RegisterERNS_9KnownBitsERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='551' c='_ZN4llvm14GISelKnownBits18computeNumSignBitsENS_8RegisterERKNS_5APIntEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='449' u='r' c='_ZN4llvm12IRTranslator14translateTruncERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='33' c='_ZN4llvm28LegalizationArtifactCombiner14isArtifactCastEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='241' u='r' c='_ZN4llvm28LegalizationArtifactCombiner15tryCombineTruncERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='360' u='r' c='_ZN4llvm28LegalizationArtifactCombiner18tryFoldUnmergeCastERNS_12MachineInstrES2_RNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='476' u='r' c='_ZN4llvm28LegalizationArtifactCombiner18canFoldMergeOpcodeEjjNS_3LLTES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='818' u='r' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='827' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='853' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='878' c='_ZN4llvm28LegalizationArtifactCombiner17getArtifactSrcRegERKNS_12MachineInstrE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h' l='135' c='_ZN4llvm15LegalizerHelper14widenScalarDstERNS_12MachineInstrENS_3LLTEjj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='96' c='_ZL10isArtifactRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='844' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2342' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3973' c='_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='266' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='267' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='455' u='r' c='_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='718' u='r' c='_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='1043' c='_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='317' c='_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='347' c='_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1108' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1136' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16174' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16211' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16529' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16570' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16909' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='17069' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='17106' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='17424' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='17465' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='17774' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='17953' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='17990' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='18308' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='18349' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='18627' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1281' u='r' c='_ZL13getTestBitRegN4llvm8RegisterERmRbRNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1611' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2784' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2819' u='r' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4423' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5921' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='402' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='717' c='_ZNK4llvm20AArch64LegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc' l='530' c='_ZNK12_GLOBAL__N_136AArch64GenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='676' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='7111' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='7121' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='7148' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3111' c='_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='780' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc' l='540' c='_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPreLegalizeGICombiner.inc' l='523' c='_ZNK12_GLOBAL__N_135AMDGPUGenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='913' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='265' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='13307' u='r' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='14083' u='r' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='14839' u='r' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='169' u='r' c='_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='469' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='355' c='_ZN12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1052' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='240' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='248' u='r' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='22' u='r' c='_ZN12_GLOBAL__N_131AArch64GISelMITest_TestCSE_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='23' u='r' c='_ZN12_GLOBAL__N_131AArch64GISelMITest_TestCSE_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='117' u='r' c='_ZN12_GLOBAL__N_145AArch64GISelMITest_TestCSEConstantConfig_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='1220' u='r' c='_ZN12_GLOBAL__N_138AArch64GISelMITest_WidenSEXTINREG_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='1251' u='r' c='_ZN12_GLOBAL__N_139AArch64GISelMITest_NarrowSEXTINREG_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='1281' u='r' c='_ZN12_GLOBAL__N_140AArch64GISelMITest_NarrowSEXTINREG2_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='1313' u='r' c='_ZN12_GLOBAL__N_138AArch64GISelMITest_LowerSEXTINREG_Test8TestBodyEv'/>
