* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 23 2024 21:58:12

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U712_CHIP_RAM.REFRESH_RST
T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_1
T_13_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g1_5
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_3/in_0

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_14_sp4_h_l_7
T_16_14_lc_trk_g3_2
T_16_14_input_2_5
T_16_14_wire_logic_cluster/lc_5/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_17_10_lc_trk_g0_7
T_17_10_input_2_3
T_17_10_wire_logic_cluster/lc_3/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_18_10_lc_trk_g1_2
T_18_10_input_2_5
T_18_10_wire_logic_cluster/lc_5/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_10_sp4_h_l_0
T_15_10_lc_trk_g3_0
T_15_10_input_2_5
T_15_10_wire_logic_cluster/lc_5/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_10_sp4_h_l_7
T_16_10_lc_trk_g3_2
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_6/in_3

T_13_11_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_6/in_1

T_13_11_wire_logic_cluster/lc_5/out
T_14_11_sp4_h_l_10
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_1/in_3

T_13_11_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_6/in_1

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_6_sp4_v_t_36
T_21_7_lc_trk_g2_4
T_21_7_wire_logic_cluster/lc_7/in_3

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_10_sp4_h_l_0
T_17_10_sp4_v_t_40
T_16_12_lc_trk_g0_5
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_3/in_1

T_13_11_wire_logic_cluster/lc_5/out
T_14_11_sp4_h_l_10
T_17_7_sp4_v_t_41
T_17_9_lc_trk_g3_4
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g1_5
T_13_11_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ1Z_0
T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g1_6
T_14_11_wire_logic_cluster/lc_0/in_1

T_14_11_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g1_6
T_14_10_input_2_3
T_14_10_wire_logic_cluster/lc_3/in_2

T_14_11_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_6/in_3

T_14_11_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_44
T_15_10_sp4_h_l_9
T_19_10_sp4_h_l_0
T_19_10_lc_trk_g0_5
T_19_10_input_2_3
T_19_10_wire_logic_cluster/lc_3/in_2

T_14_11_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_44
T_15_10_sp4_h_l_9
T_19_10_sp4_h_l_0
T_19_10_lc_trk_g0_5
T_19_10_input_2_1
T_19_10_wire_logic_cluster/lc_1/in_2

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_sp4_h_l_1
T_17_7_sp4_v_t_42
T_18_7_sp4_h_l_7
T_20_7_lc_trk_g2_2
T_20_7_wire_logic_cluster/lc_5/in_3

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_sp4_h_l_1
T_17_7_sp4_v_t_42
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_3/in_0

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_sp4_h_l_1
T_17_11_sp4_v_t_43
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_1/in_1

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_sp4_h_l_1
T_17_11_sp4_v_t_43
T_17_12_lc_trk_g2_3
T_17_12_wire_logic_cluster/lc_4/in_3

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_sp4_h_l_1
T_17_7_sp4_v_t_42
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_0/in_3

T_14_11_wire_logic_cluster/lc_6/out
T_15_8_sp4_v_t_37
T_15_9_lc_trk_g3_5
T_15_9_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_6/out
T_15_8_sp4_v_t_37
T_15_9_lc_trk_g3_5
T_15_9_input_2_6
T_15_9_wire_logic_cluster/lc_6/in_2

T_14_11_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g3_6
T_15_10_wire_logic_cluster/lc_4/in_3

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g1_6
T_14_11_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ1Z_2
T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_0/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g1_7
T_14_10_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_6/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_46
T_15_10_sp4_h_l_4
T_19_10_sp4_h_l_7
T_19_10_lc_trk_g1_2
T_19_10_wire_logic_cluster/lc_3/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_46
T_15_10_sp4_h_l_4
T_19_10_sp4_h_l_7
T_19_10_lc_trk_g1_2
T_19_10_wire_logic_cluster/lc_1/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_43
T_15_9_sp4_h_l_11
T_19_9_sp4_h_l_7
T_20_9_lc_trk_g3_7
T_20_9_wire_logic_cluster/lc_7/in_3

T_14_11_wire_logic_cluster/lc_7/out
T_13_11_sp4_h_l_6
T_16_11_sp4_v_t_43
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_1/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_43
T_15_9_sp4_h_l_11
T_15_9_lc_trk_g1_6
T_15_9_wire_logic_cluster/lc_5/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_43
T_15_9_sp4_h_l_11
T_18_9_sp4_v_t_46
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_43
T_15_9_sp4_h_l_11
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_0/in_1

T_14_11_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_43
T_15_9_sp4_h_l_11
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_43
T_15_9_sp4_h_l_11
T_15_9_lc_trk_g1_6
T_15_9_wire_logic_cluster/lc_6/in_3

T_14_11_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g3_7
T_15_10_wire_logic_cluster/lc_4/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g2_7
T_14_11_input_2_7
T_14_11_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_3
T_14_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g0_3
T_14_11_wire_logic_cluster/lc_0/in_3

T_14_11_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_3/out
T_14_10_sp12_v_t_22
T_15_10_sp12_h_l_1
T_21_10_lc_trk_g1_6
T_21_10_wire_logic_cluster/lc_2/in_3

T_14_11_wire_logic_cluster/lc_3/out
T_14_10_sp12_v_t_22
T_15_10_sp12_h_l_1
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g0_3
T_14_11_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.REFRESH_r_1_cascade_
T_11_12_wire_logic_cluster/lc_1/ltout
T_11_12_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4
T_11_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_1/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3
T_11_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5
T_11_13_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g0_5
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.REFRESH6lto2
T_11_13_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7
T_11_13_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g0_7
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g1_7
T_11_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6
T_11_13_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_2/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.N_106_cascade_
T_13_14_wire_logic_cluster/lc_1/ltout
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_50
T_13_12_wire_logic_cluster/lc_1/out
T_13_10_sp4_v_t_47
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g0_1
T_13_11_wire_logic_cluster/lc_2/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g0_1
T_14_12_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g0_1
T_14_12_input_2_1
T_14_12_wire_logic_cluster/lc_1/in_2

T_13_12_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g0_1
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

T_13_12_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6
T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.N_43
T_12_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_1/in_3

T_12_12_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1
T_13_14_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0
T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/cen

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5
T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g0_0
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g0_0
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_1/in_3

T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_3_0
T_14_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g3_2
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.N_106
T_13_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g1_1
T_14_14_input_2_2
T_14_14_wire_logic_cluster/lc_2/in_2

T_13_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g2_1
T_12_14_wire_logic_cluster/lc_1/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g2_1
T_12_14_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_7_0
T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2
T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_input_2_3
T_13_12_wire_logic_cluster/lc_3/in_2

T_13_12_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g0_7
T_13_11_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_0/in_1

T_13_12_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_47
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_2/in_1

T_13_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

T_13_12_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_47
T_14_12_lc_trk_g3_7
T_14_12_input_2_0
T_14_12_wire_logic_cluster/lc_0/in_2

T_13_12_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g0_7
T_12_13_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.N_58
T_13_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_2/in_3

T_13_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.N_100
T_12_13_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_41
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_1/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g3_0
T_13_14_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.N_105_cascade_
T_13_11_wire_logic_cluster/lc_1/ltout
T_13_11_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_78_cascade_
T_14_11_wire_logic_cluster/lc_2/ltout
T_14_11_wire_logic_cluster/lc_3/in_2

End 

Net : CPU_CYCLEm
T_12_14_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_7_14_sp12_h_l_0
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_17_10_sp4_h_l_5
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_17_10_sp4_h_l_5
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_13_13_sp4_h_l_1
T_16_9_sp4_v_t_36
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_17_10_sp4_h_l_5
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_17_10_sp4_h_l_5
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_14_10_lc_trk_g3_1
T_14_10_input_2_6
T_14_10_wire_logic_cluster/lc_6/in_2

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_17_10_sp4_h_l_5
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_13_13_sp4_h_l_1
T_17_13_sp4_h_l_9
T_17_13_lc_trk_g1_4
T_17_13_wire_logic_cluster/lc_4/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_15_10_lc_trk_g2_4
T_15_10_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_17_10_sp4_h_l_5
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_13_13_sp4_h_l_1
T_15_13_lc_trk_g2_4
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_14_10_lc_trk_g2_1
T_14_10_wire_logic_cluster/lc_7/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_13_13_sp4_h_l_1
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_7/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_15_10_lc_trk_g2_4
T_15_10_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_7_14_sp12_h_l_0
T_14_14_sp4_h_l_9
T_17_10_sp4_v_t_44
T_17_11_lc_trk_g2_4
T_17_11_wire_logic_cluster/lc_1/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_7_14_sp12_h_l_0
T_14_14_sp4_h_l_9
T_17_10_sp4_v_t_44
T_17_12_lc_trk_g2_1
T_17_12_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_13_13_sp4_h_l_1
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_13_10_sp4_h_l_9
T_15_10_lc_trk_g2_4
T_15_10_wire_logic_cluster/lc_3/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_37
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_4/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_37
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_7_14_sp12_h_l_0
T_14_14_sp4_h_l_9
T_17_14_sp4_v_t_39
T_14_18_sp4_h_l_7
T_14_18_lc_trk_g0_2
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

T_12_14_wire_logic_cluster/lc_2/out
T_7_14_sp12_h_l_0
T_14_14_sp4_h_l_9
T_17_14_sp4_v_t_39
T_14_18_sp4_h_l_7
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.CPU_TACK_6
T_13_15_wire_logic_cluster/lc_0/out
T_13_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_13_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.N_68
T_12_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g1_7
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_46
T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_6/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g3_2
T_14_12_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.N_57_cascade_
T_13_13_wire_logic_cluster/lc_1/ltout
T_13_13_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_70_2
T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3
T_14_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_1/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_8_sp4_v_t_40
T_12_11_lc_trk_g3_0
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g3_0
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_7/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_4/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_3/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0
T_14_14_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_11_13_sp4_h_l_3
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_1
T_13_14_lc_trk_g0_1
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

T_14_14_wire_logic_cluster/lc_6/out
T_14_12_sp4_v_t_41
T_11_12_sp4_h_l_4
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_36
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_36
T_11_11_sp4_h_l_1
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_1
T_13_10_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_1
T_13_10_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_input_2_6
T_13_11_wire_logic_cluster/lc_6/in_2

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_11_13_sp4_h_l_3
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_4/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_1
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_4/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_1
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_6/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g1_6
T_14_14_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.BANK0_0_sqmuxa_3
T_13_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_8_0_a2_0_4_cascade_
T_12_13_wire_logic_cluster/lc_6/ltout
T_12_13_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CONFIGUREDZ0
T_13_12_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g0_6
T_13_11_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g3_6
T_13_12_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.REFRESH_CYCLEZ0
T_14_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_7/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.N_51
T_13_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_6/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_6/in_0

T_13_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.REFRESH_CYCLE_STARTZ0
T_14_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_7/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.N_40
T_14_14_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_37
T_11_12_sp4_h_l_0
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_13_14_sp4_h_l_0
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_13_14_sp4_h_l_0
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2
T_13_12_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g0_5
T_13_11_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0_0_tz_1_cascade_
T_13_12_wire_logic_cluster/lc_3/ltout
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0_1_cascade_
T_13_12_wire_logic_cluster/lc_4/ltout
T_13_12_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_8_0_cascade_
T_12_14_wire_logic_cluster/lc_1/ltout
T_12_14_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM_DBR_SYNC_1
T_14_16_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_46
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_sp4_h_l_11
T_13_16_sp4_v_t_40
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_46
T_11_17_sp4_h_l_4
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.N_44
T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.N_55_cascade_
T_13_13_wire_logic_cluster/lc_0/ltout
T_13_13_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_54
T_14_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_37
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.N_92_cascade_
T_13_13_wire_logic_cluster/lc_3/ltout
T_13_13_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_105
T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_RNO_0Z0Z_1_cascade_
T_13_11_wire_logic_cluster/lc_4/ltout
T_13_11_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM_DBR_SYNC_0
T_14_17_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_47
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_13_17_sp4_h_l_2
T_12_17_sp4_v_t_45
T_12_18_lc_trk_g2_5
T_12_18_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_6_17_sp12_h_l_1
T_11_17_lc_trk_g1_5
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.N_50_cascade_
T_13_12_wire_logic_cluster/lc_1/ltout
T_13_12_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3Z0Z_0
T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_36
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_2/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_36
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_7/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_37
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.un1_CMA31_0_i_0
T_16_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_2
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_2
T_17_9_sp4_v_t_39
T_18_9_sp4_h_l_2
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_2
T_17_9_sp4_v_t_39
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_2
T_17_9_sp4_v_t_42
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_2
T_17_9_sp4_v_t_42
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_41
T_17_12_sp4_h_l_10
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_0/cen

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_2
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_2
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_6/out
T_15_10_sp12_h_l_0
T_15_10_lc_trk_g1_3
T_15_10_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_6/out
T_15_10_sp12_h_l_0
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_6/out
T_15_10_sp12_h_l_0
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

End 

Net : U712_CHIP_RAM.un1_CMA31_0_i
T_14_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_11
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.N_194_cascade_
T_11_18_wire_logic_cluster/lc_1/ltout
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.N_195
T_11_18_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g3_2
T_10_18_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.N_186_0
T_11_19_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_47
T_11_19_sp4_v_t_43
T_11_20_lc_trk_g3_3
T_11_20_wire_logic_cluster/lc_4/cen

End 

Net : U712_REG_SM.STATE_COUNT_RNIPBP14Z0Z_1_cascade_
T_11_19_wire_logic_cluster/lc_4/ltout
T_11_19_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.C1_SYNCZ0Z_1
T_10_19_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_10_19_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_42
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_wire_logic_cluster/lc_6/in_1

T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g1_7
T_10_19_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_8_0_a2_0_1
T_12_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1
T_13_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_3/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_7/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_36
T_12_11_lc_trk_g2_4
T_12_11_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_36
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_3/in_0

T_13_13_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_36
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_6/in_0

T_13_13_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_4/in_0

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.N_93_1
T_14_12_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_4/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_7_0_cascade_
T_13_14_wire_logic_cluster/lc_3/ltout
T_13_14_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.DMA_CYCLE_STARTZ0
T_15_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_13_14_sp4_h_l_7
T_12_14_lc_trk_g0_7
T_12_14_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_13_14_sp4_h_l_7
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.N_99
T_14_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_4/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_1/in_0

End 

Net : U712_REG_SM.N_163_0
T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_2/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.CPU_CYCLE_STARTZ0
T_13_15_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_input_2_4
T_14_14_wire_logic_cluster/lc_4/in_2

T_13_15_wire_logic_cluster/lc_2/out
T_14_12_sp4_v_t_45
T_14_13_lc_trk_g2_5
T_14_13_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.C3_SYNCZ0Z_1
T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_1/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_4/in_3

T_10_18_wire_logic_cluster/lc_2/out
T_10_18_sp4_h_l_9
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_3/in_3

T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

T_10_18_wire_logic_cluster/lc_2/out
T_10_18_sp4_h_l_9
T_13_14_sp4_v_t_38
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.C3_SYNCZ0Z_2
T_12_17_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.C1_SYNCZ0Z_0
T_10_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_wire_logic_cluster/lc_1/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_6/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_0/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g1_5
T_10_19_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.N_77
T_14_12_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.N_79
T_14_12_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_i_1_1_cascade_
T_13_11_wire_logic_cluster/lc_3/ltout
T_13_11_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa
T_12_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.N_172_0
T_11_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_4/in_1

T_11_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : U712_REG_SM.C1_SYNCZ0Z_2
T_10_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_1/in_3

T_10_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g1_5
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_162_0
T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g1_1
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g0_1
T_11_18_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g0_1
T_11_18_wire_logic_cluster/lc_7/in_0

T_11_19_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g2_1
T_10_18_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.N_159_0
T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.STATE_COUNT_RNIPBP14Z0Z_1
T_11_19_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_44
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_0/in_1

End 

Net : U712_REG_SM.N_157_0
T_11_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_REG_SM.C3_SYNCZ0Z_0
T_10_20_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_1/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_38
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_38
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_2/in_3

End 

Net : U712_REG_SM.N_167_0
T_12_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ1Z_1
T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_4/in_1

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESS4
T_15_17_wire_logic_cluster/lc_7/out
T_15_12_sp12_v_t_22
T_15_13_lc_trk_g3_6
T_15_13_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_7/out
T_15_12_sp12_v_t_22
T_15_14_lc_trk_g2_5
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESS4_0
T_15_13_wire_logic_cluster/lc_4/out
T_15_5_sp12_v_t_23
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_4/out
T_15_5_sp12_v_t_23
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_4/out
T_15_5_sp12_v_t_23
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_4/out
T_15_5_sp12_v_t_23
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

End 

Net : U712_CHIP_RAM.CAS_SYNCZ0Z_0
T_15_18_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.N_169_0
T_11_18_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

T_11_18_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_0
T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.N_187
T_11_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.CAS_SYNCZ0Z_1
T_15_18_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.N_59
T_14_14_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g2_5
T_13_13_wire_logic_cluster/lc_2/in_1

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_6
T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_2/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_6/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_46
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.N_98
T_12_12_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_5/in_0

End 

Net : U712_REG_SM.N_173_0
T_11_19_wire_logic_cluster/lc_2/out
T_11_16_sp4_v_t_44
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_1/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_11_15_sp4_v_t_41
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_3/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_52
T_14_12_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.REFRESH_CYCLE_0_sqmuxa_cascade_
T_14_13_wire_logic_cluster/lc_6/ltout
T_14_13_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_13_c6
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_13_c4
T_12_11_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_1/in_0

T_12_11_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.N_37
T_17_13_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_6
T_16_14_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_43_cascade_
T_12_12_wire_logic_cluster/lc_3/ltout
T_12_12_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CYCLE_TERM.N_45_0_0_en
T_13_16_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g3_6
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CYCLE_TERM.TACK_EN6_0_cascade_
T_13_16_wire_logic_cluster/lc_5/ltout
T_13_16_wire_logic_cluster/lc_6/in_2

End 

Net : CPU_TACKm
T_12_13_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_43
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_43
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_4/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.N_40_cascade_
T_14_14_wire_logic_cluster/lc_4/ltout
T_14_14_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CYCLE_TERM.N_45_0_0_en_0
T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.N_76_cascade_
T_14_11_wire_logic_cluster/lc_5/ltout
T_14_11_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_99_cascade_
T_14_12_wire_logic_cluster/lc_2/ltout
T_14_12_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_0_cascade_
T_17_10_wire_logic_cluster/lc_3/ltout
T_17_10_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_31
T_17_10_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g0_4
T_17_9_wire_logic_cluster/lc_0/in_0

End 

Net : U712_REG_SM.N_175_cascade_
T_11_17_wire_logic_cluster/lc_5/ltout
T_11_17_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_159_0_cascade_
T_12_18_wire_logic_cluster/lc_3/ltout
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.N_165_0
T_12_18_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_3/in_3

End 

Net : U712_REG_SM.N_168_0_cascade_
T_11_17_wire_logic_cluster/lc_2/ltout
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_7_cascade_
T_18_10_wire_logic_cluster/lc_5/ltout
T_18_10_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_38
T_18_10_wire_logic_cluster/lc_6/out
T_19_10_lc_trk_g0_6
T_19_10_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.N_35_cascade_
T_15_10_wire_logic_cluster/lc_3/ltout
T_15_10_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_4
T_15_11_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g1_1
T_15_10_wire_logic_cluster/lc_3/in_1

End 

Net : REG_TACK
T_12_17_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g3_5
T_13_16_input_2_4
T_13_16_wire_logic_cluster/lc_4/in_2

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g2_5
T_12_17_input_2_5
T_12_17_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.N_170_0
T_11_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER17_1
T_13_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g1_7
T_13_11_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_5_cascade_
T_16_10_wire_logic_cluster/lc_3/ltout
T_16_10_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_36
T_16_10_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_7
T_16_13_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_5/in_0

End 

Net : U712_REG_SM.N_170_0_cascade_
T_11_18_wire_logic_cluster/lc_5/ltout
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_174_cascade_
T_11_18_wire_logic_cluster/lc_6/ltout
T_11_18_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_2_cascade_
T_14_10_wire_logic_cluster/lc_6/ltout
T_14_10_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.N_33
T_14_10_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g3_7
T_15_9_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_13_c6_cascade_
T_12_12_wire_logic_cluster/lc_1/ltout
T_12_12_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_8
T_16_13_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_38
T_17_10_sp4_h_l_3
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_0
T_21_14_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g3_2
T_20_14_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESS5_0
T_20_14_wire_logic_cluster/lc_2/out
T_20_14_sp4_h_l_9
T_16_14_sp4_h_l_0
T_19_10_sp4_v_t_43
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_2/cen

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_sp4_h_l_9
T_16_14_sp4_h_l_0
T_19_10_sp4_v_t_43
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_2/cen

T_20_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_4
T_17_14_sp4_h_l_7
T_16_10_sp4_v_t_42
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/cen

T_20_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_4
T_17_14_sp4_h_l_7
T_16_10_sp4_v_t_42
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/cen

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_sp4_h_l_9
T_19_10_sp4_v_t_39
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/cen

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_sp4_h_l_9
T_19_10_sp4_v_t_39
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/cen

T_20_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_4
T_17_14_sp4_h_l_7
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_6/cen

T_20_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_4
T_17_14_sp4_h_l_7
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_6/cen

T_20_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_37
T_18_13_sp4_h_l_6
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_7/cen

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_6
T_17_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_2
T_18_12_wire_logic_cluster/lc_6/out
T_18_10_sp4_v_t_41
T_15_10_sp4_h_l_10
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_1
T_21_14_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_2_1_cascade_
T_12_13_wire_logic_cluster/lc_2/ltout
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_2_2_cascade_
T_12_13_wire_logic_cluster/lc_3/ltout
T_12_13_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_4
T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g0_2
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER53_2_0_cascade_
T_12_13_wire_logic_cluster/lc_4/ltout
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.N_34
T_15_10_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g0_6
T_15_9_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_3_cascade_
T_15_10_wire_logic_cluster/lc_5/ltout
T_15_10_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_0
T_14_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_0/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.N_32
T_15_13_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_1_cascade_
T_15_13_wire_logic_cluster/lc_6/ltout
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_3
T_15_12_wire_logic_cluster/lc_5/out
T_15_8_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_6/in_0

End 

Net : U712_REG_SM.N_162_0_cascade_
T_11_19_wire_logic_cluster/lc_1/ltout
T_11_19_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_1
T_16_13_wire_logic_cluster/lc_1/out
T_17_9_sp4_v_t_38
T_17_10_lc_trk_g3_6
T_17_10_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_3
T_17_14_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_45
T_14_10_sp4_h_l_8
T_15_10_lc_trk_g2_0
T_15_10_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.N_165_0_cascade_
T_12_18_wire_logic_cluster/lc_4/ltout
T_12_18_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CYCLE_TERM.TACK_EN6_0
T_13_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_13_c2
T_13_11_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_7/in_1

T_13_11_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_6
T_16_13_wire_logic_cluster/lc_6/out
T_16_7_sp12_v_t_23
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.CMA_5_0_8
T_14_12_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_44
T_15_11_sp4_h_l_2
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_1/in_1

T_14_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.N_171_0
T_11_16_wire_logic_cluster/lc_2/out
T_11_15_sp4_v_t_36
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_0/in_1

End 

Net : U712_REG_SM.STATE_COUNTZ1Z_0
T_10_18_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_37
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_194
T_11_18_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_47
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_7/in_1

T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_0
T_18_12_wire_logic_cluster/lc_4/out
T_18_8_sp4_v_t_45
T_17_10_lc_trk_g2_0
T_17_10_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_4
T_15_12_wire_logic_cluster/lc_2/out
T_15_9_sp4_v_t_44
T_15_10_lc_trk_g3_4
T_15_10_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_1
T_18_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_1
T_15_13_lc_trk_g0_1
T_15_13_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.REG_CYCLE_STARTZ0
T_10_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_2/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_46
T_10_18_lc_trk_g0_6
T_10_18_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_6/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g0_7
T_10_17_input_2_3
T_10_17_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CYCLE_TERM.N_49
T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_0
T_16_13_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g0_0
T_15_14_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.DBENn_7_0_a2_0
T_15_14_wire_logic_cluster/lc_1/out
T_11_14_sp12_h_l_1
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.N_59_cascade_
T_14_14_wire_logic_cluster/lc_5/ltout
T_14_14_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_4
T_16_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_1/in_0

End 

Net : U712_REG_SM.DS_EN_7_0
T_11_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_5
T_15_12_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g1_0
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.WRITE_CYCLEZ0
T_15_15_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_1/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_7
T_18_11_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_2
T_15_12_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g0_6
T_15_13_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.N_54_cascade_
T_14_13_wire_logic_cluster/lc_0/ltout
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_5
T_16_11_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g1_3
T_16_10_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.REFRESHZ0
T_11_12_wire_logic_cluster/lc_2/out
T_11_9_sp4_v_t_44
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.REFRESH_CYCLE_START_2_2_cascade_
T_14_13_wire_logic_cluster/lc_2/ltout
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATEZ1Z_2
T_13_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_3/in_3

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ1Z_2
T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g2_1
T_11_17_input_2_5
T_11_17_wire_logic_cluster/lc_5/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g2_1
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATE_srsts_0_a3_0_0_0
T_13_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_1
T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_4/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g2_0
T_12_16_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_4
T_11_17_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g2_3
T_12_18_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_3
T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_3/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g3_1
T_13_16_input_2_2
T_13_16_wire_logic_cluster/lc_2/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g2_1
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_3
T_11_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_36
T_12_18_sp4_h_l_7
T_13_18_lc_trk_g2_7
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_5/in_1

End 

Net : CLK40_OUT_i
T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_40
T_17_4_sp4_v_t_36
T_17_8_sp4_v_t_44
T_17_12_sp4_v_t_44
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_0
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_40
T_17_4_sp4_v_t_36
T_17_8_sp4_v_t_44
T_17_12_sp4_v_t_44
T_14_16_sp4_h_l_9
T_13_16_lc_trk_g1_1
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_40
T_17_4_sp4_v_t_36
T_17_8_sp4_v_t_44
T_17_12_sp4_v_t_44
T_14_16_sp4_h_l_9
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_7/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_40
T_17_4_sp4_v_t_36
T_17_8_sp4_v_t_44
T_17_12_sp4_v_t_44
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_0
T_6_16_sp4_h_l_8
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_3/in_0

End 

Net : DMA_CYCLEm
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_sp4_h_l_3
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_5/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_42
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_9_sp12_v_t_22
T_13_17_lc_trk_g2_1
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

T_13_14_wire_logic_cluster/lc_7/out
T_13_9_sp12_v_t_22
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_9_sp12_v_t_22
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_sp4_h_l_3
T_16_14_sp4_v_t_38
T_16_18_sp4_v_t_38
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.un6_CPU_CYCLE_START_cascade_
T_13_15_wire_logic_cluster/lc_1/ltout
T_13_15_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.un6_REG_CYCLE_START_cascade_
T_10_16_wire_logic_cluster/lc_6/ltout
T_10_16_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_5
T_12_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/in_1

End 

Net : U712_REG_SM.REG_CYCLE_GOZ0
T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_1

End 

Net : U712_REG_SM.DS_ENZ0
T_12_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_40
T_14_20_lc_trk_g3_0
T_14_20_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_40
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_1/in_3

End 

Net : TACK_OUTn
T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_5/out
T_4_16_sp12_h_l_1
T_3_16_sp12_v_t_22
T_3_23_sp4_v_t_38
T_0_27_span4_horz_14
T_0_27_lc_trk_g1_6
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : DBENn_c
T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_13_13_sp4_v_t_40
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_13_13_sp4_v_t_40
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp12_h_l_0
T_13_2_sp12_v_t_23
T_2_2_sp12_h_l_0
T_9_2_sp4_h_l_9
T_8_0_span4_vert_20
T_8_0_lc_trk_g0_4
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : U712_REG_SM.UDS_OUTZ0
T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_13_19_sp4_h_l_2
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_1/in_0

End 

Net : REG_CYCLEm
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_sp4_h_l_11
T_16_18_sp4_v_t_46
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_3/out
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_44
T_12_11_lc_trk_g3_4
T_12_11_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_8
T_18_11_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g2_3
T_17_11_input_2_1
T_17_11_wire_logic_cluster/lc_1/in_2

End 

Net : DBDIR_c
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g2_0
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_12_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_8
T_14_14_sp4_v_t_45
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_1/in_3

T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp12_v_t_23
T_12_0_span12_vert_19
T_12_0_span4_vert_43
T_8_0_span4_horz_r_3
T_11_0_lc_trk_g0_7
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_EN_c
T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_13_7_sp12_v_t_22
T_14_7_sp12_h_l_1
T_26_7_sp12_h_l_1
T_32_7_sp4_h_l_6
T_33_3_span4_vert_t_15
T_33_6_lc_trk_g0_7
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_REG_SM.LDS_OUTZ0
T_12_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_1
T_15_19_sp4_v_t_36
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_0
T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_6
T_11_13_wire_logic_cluster/lc_6/cout
T_11_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_5
T_11_13_wire_logic_cluster/lc_5/cout
T_11_13_wire_logic_cluster/lc_6/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_1
T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g3_1
T_11_13_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_4
T_11_13_wire_logic_cluster/lc_4/cout
T_11_13_wire_logic_cluster/lc_5/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_3
T_11_13_wire_logic_cluster/lc_3/cout
T_11_13_wire_logic_cluster/lc_4/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_2
T_11_13_wire_logic_cluster/lc_2/cout
T_11_13_wire_logic_cluster/lc_3/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_1
T_11_13_wire_logic_cluster/lc_1/cout
T_11_13_wire_logic_cluster/lc_2/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_0
T_11_13_wire_logic_cluster/lc_0/cout
T_11_13_wire_logic_cluster/lc_1/in_3

Net : A_c_17
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_5_5_sp12_h_l_0
T_14_5_sp4_h_l_11
T_17_5_sp4_v_t_41
T_17_9_sp4_v_t_41
T_17_11_lc_trk_g3_4
T_17_11_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_7_4_sp12_h_l_0
T_18_4_sp12_v_t_23
T_18_10_lc_trk_g3_4
T_18_10_wire_logic_cluster/lc_6/in_3

End 

Net : A_c_19
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_5_4_sp12_h_l_0
T_14_4_sp4_h_l_11
T_17_4_sp4_v_t_46
T_17_8_sp4_v_t_46
T_17_12_lc_trk_g1_3
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

End 

Net : A_c_2
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_17_11_sp4_v_t_40
T_17_7_sp4_v_t_36
T_17_10_lc_trk_g1_4
T_17_10_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_3
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_12
T_6_13_sp12_v_t_23
T_7_13_sp12_h_l_0
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_7/in_3

End 

Net : A_c_4
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_20
T_3_20_sp12_h_l_0
T_14_8_sp12_v_t_23
T_14_10_lc_trk_g2_4
T_14_10_wire_logic_cluster/lc_7/in_3

End 

Net : A_c_5
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_5_20_sp12_h_l_0
T_16_8_sp12_v_t_23
T_16_8_sp4_v_t_45
T_15_10_lc_trk_g0_3
T_15_10_wire_logic_cluster/lc_6/in_3

End 

Net : A_c_6
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_20
T_2_6_sp12_v_t_23
T_3_6_sp12_h_l_0
T_12_6_sp4_h_l_11
T_15_6_sp4_v_t_41
T_15_10_lc_trk_g1_4
T_15_10_input_2_3
T_15_10_wire_logic_cluster/lc_3/in_2

End 

Net : A_c_7
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_16
T_5_18_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_8
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_20
T_3_17_sp12_h_l_0
T_12_17_sp4_h_l_11
T_15_13_sp4_v_t_46
T_16_13_sp4_h_l_4
T_17_13_lc_trk_g2_4
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_9
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_8
T_9_16_sp12_h_l_0
T_14_16_sp4_h_l_7
T_17_12_sp4_v_t_42
T_17_8_sp4_v_t_38
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_4/in_1

End 

Net : C1_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_17_sp4_v_t_47
T_0_17_span4_horz_4
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_5_19_sp12_h_l_0
T_8_19_sp4_h_l_5
T_11_15_sp4_v_t_40
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_5/in_0

End 

Net : C1_c_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_13_wire_logic_cluster/lc_3/clk

End 

Net : AWEn_c
T_8_33_wire_io_cluster/io_0/D_IN_0
T_6_33_span4_horz_r_0
T_6_33_lc_trk_g0_0
T_6_33_wire_io_cluster/io_0/D_OUT_0

T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_29_sp12_v_t_23
T_8_17_sp12_v_t_23
T_8_17_sp4_v_t_45
T_9_17_sp4_h_l_8
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_0/in_1

T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_29_sp12_v_t_23
T_8_17_sp12_v_t_23
T_8_17_sp4_v_t_45
T_9_17_sp4_h_l_8
T_13_17_sp4_h_l_8
T_16_13_sp4_v_t_45
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_3/in_0

End 

Net : ASn_c
T_11_20_wire_logic_cluster/lc_7/out
T_9_20_sp12_h_l_1
T_8_20_sp12_v_t_22
T_8_29_sp4_v_t_36
T_4_33_span4_horz_r_0
T_5_33_lc_trk_g0_4
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_11_20_wire_logic_cluster/lc_7/out
T_9_20_sp12_h_l_1
T_21_20_sp12_h_l_1
T_32_20_sp12_v_t_22
T_32_29_sp4_v_t_36
T_28_33_span4_horz_r_0
T_29_33_lc_trk_g0_4
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : U712_BYTE_ENABLE.un3_CUMBEnZ0Z_0
T_13_17_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_BYTE_ENABLE.un3_CLLBEnZ0Z_1_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : U712_BYTE_ENABLE.un3_CLLBEnZ0Z_1
T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/in_0

End 

Net : U712_BYTE_ENABLE.UUBE_0
T_13_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_45
T_14_18_lc_trk_g2_5
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : U712_BYTE_ENABLE.UMBE_0
T_13_19_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_2/in_3

End 

Net : U712_BYTE_ENABLE.LMBE_0
T_13_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_45
T_13_17_lc_trk_g2_0
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : U712_BYTE_ENABLE.LLBE_0
T_13_19_wire_logic_cluster/lc_0/out
T_13_15_sp12_v_t_23
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : TSn_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_7_19_sp4_v_t_45
T_8_19_sp4_h_l_8
T_11_15_sp4_v_t_45
T_10_16_lc_trk_g3_5
T_10_16_wire_logic_cluster/lc_7/in_3

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_27_sp12_v_t_23
T_7_15_sp12_v_t_23
T_8_15_sp12_h_l_0
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : TACK_EN_i_ess
T_15_16_wire_logic_cluster/lc_0/out
T_12_16_sp12_h_l_0
T_11_16_sp12_v_t_23
T_11_21_lc_trk_g2_7
T_11_21_wire_logic_cluster/lc_6/in_3

End 

Net : SIZ_c_1
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_18_sp4_v_t_45
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_2/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_18_sp4_v_t_45
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_0/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_18_sp4_v_t_45
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_4/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_10_30_sp4_h_l_9
T_13_26_sp4_v_t_44
T_13_22_sp4_v_t_44
T_13_18_sp4_v_t_40
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_7/in_0

End 

Net : SIZ_c_0
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_4/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_5/in_0

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_13_22_sp4_v_t_40
T_13_18_sp4_v_t_36
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_2/in_0

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_13_22_sp4_v_t_40
T_13_18_sp4_v_t_36
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_0/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_13_22_sp4_v_t_40
T_13_18_sp4_v_t_36
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_4/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_13_22_sp4_v_t_40
T_13_18_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_7/in_1

End 

Net : RnW_c
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_12_19_lc_trk_g1_3
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_12_19_lc_trk_g0_3
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_36
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_0/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_38
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_1/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_23_sp12_v_t_23
T_4_23_sp12_h_l_0
T_15_11_sp12_v_t_23
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : RESETn_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_glb2local_0
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_5/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_glb2local_0
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_7/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_glb2local_0
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_glb2local_1
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_4/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_glb2local_0
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_6/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_glb2local_0
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_6/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_glb2local_0
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_glb2local_0
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_12_glb2local_1
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_6/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_12_glb2local_1
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_0/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_12_glb2local_1
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_2/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_12_glb2local_1
T_12_12_lc_trk_g0_5
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_7_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_7_wire_logic_cluster/lc_5/s_r

End 

Net : RESETn_c_i
T_16_25_wire_logic_cluster/lc_0/out
T_16_21_sp12_v_t_23
T_16_33_lc_trk_g1_0
T_16_33_wire_gbuf/in

End 

Net : RESETn_c
T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_15_sp4_v_t_47
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_0/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_15_sp4_v_t_47
T_16_11_sp4_v_t_47
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_5/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_6/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_0/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_7/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_1/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_5_17_sp12_h_l_0
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_1/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_5_17_sp12_h_l_0
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_6/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_5_17_sp12_h_l_0
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_3/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_2/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_5/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_14_13_sp4_h_l_1
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_7/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_14_13_sp4_h_l_1
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_3/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_15_sp4_v_t_47
T_13_19_sp4_h_l_3
T_12_15_sp4_v_t_45
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_0/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_15_sp4_v_t_47
T_13_19_sp4_h_l_3
T_12_15_sp4_v_t_45
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_7/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_15_9_sp4_v_t_41
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_9
T_11_13_sp4_v_t_44
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_0/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_12_13_sp4_h_l_1
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_15_9_sp4_v_t_41
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_7/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_15_9_sp4_v_t_41
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_5/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_15_9_sp4_v_t_41
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_9_sp4_v_t_41
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_6/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_9_sp4_v_t_41
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_5/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_9_sp4_v_t_41
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_4/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_15_sp4_v_t_47
T_13_19_sp4_h_l_3
T_12_15_sp4_v_t_45
T_12_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_2/in_0

End 

Net : REGSPACEn_c
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_7_3_sp12_v_t_23
T_7_9_sp4_v_t_39
T_8_13_sp4_h_l_8
T_11_13_sp4_v_t_36
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_7/in_1

End 

Net : RASn_c
T_20_9_wire_logic_cluster/lc_7/out
T_21_8_sp4_v_t_47
T_22_8_sp4_h_l_3
T_25_4_sp4_v_t_38
T_25_0_span4_vert_43
T_25_0_lc_trk_g1_3
T_25_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAS1n_c
T_33_14_wire_io_cluster/io_1/D_IN_0
T_31_14_sp12_h_l_0
T_19_14_sp12_h_l_0
T_21_14_lc_trk_g1_7
T_21_14_wire_logic_cluster/lc_2/in_0

End 

Net : RAS0n_c
T_33_15_wire_io_cluster/io_0/D_IN_0
T_33_15_span12_horz_0
T_21_15_sp12_h_l_0
T_22_15_sp4_h_l_3
T_21_11_sp4_v_t_45
T_21_14_lc_trk_g0_5
T_21_14_wire_logic_cluster/lc_2/in_3

T_33_15_wire_io_cluster/io_0/D_IN_0
T_33_15_span12_horz_0
T_21_15_sp12_h_l_0
T_22_15_sp4_h_l_3
T_18_15_sp4_h_l_11
T_17_11_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_6/in_0

End 

Net : RAMSPACEn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_12_27_sp12_h_l_0
T_23_15_sp12_v_t_23
T_12_15_sp12_h_l_0
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_2/in_0

End 

Net : N_510_i
T_11_21_wire_logic_cluster/lc_6/out
T_11_15_sp12_v_t_23
T_0_27_span12_horz_3
T_0_27_lc_trk_g1_3
T_0_27_wire_io_cluster/io_1/OUT_ENB

End 

Net : DRDENn_c
T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_17_sp12_h_l_0
T_27_17_sp12_v_t_23
T_27_25_sp4_v_t_37
T_28_29_sp4_h_l_6
T_31_29_sp4_v_t_46
T_31_33_lc_trk_g0_3
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DRDDIR_0_i
T_13_17_wire_logic_cluster/lc_1/out
T_13_14_sp12_v_t_22
T_14_26_sp12_h_l_1
T_25_26_sp12_v_t_22
T_25_27_sp4_v_t_44
T_26_31_sp4_h_l_9
T_30_31_sp4_h_l_0
T_33_31_lc_trk_g1_5
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : DRA_c_8
T_33_15_wire_io_cluster/io_1/D_IN_0
T_31_15_sp12_h_l_0
T_19_15_sp12_h_l_0
T_18_15_sp4_h_l_1
T_17_11_sp4_v_t_36
T_16_13_lc_trk_g0_1
T_16_13_wire_logic_cluster/lc_7/in_0

T_33_15_wire_io_cluster/io_1/D_IN_0
T_31_15_sp12_h_l_0
T_19_15_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_3/in_0

End 

Net : DRA_c_7
T_33_16_wire_io_cluster/io_0/D_IN_0
T_29_16_sp12_h_l_0
T_17_16_sp12_h_l_0
T_16_4_sp12_v_t_23
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_5/in_3

T_33_16_wire_io_cluster/io_0/D_IN_0
T_29_16_sp12_h_l_0
T_17_16_sp12_h_l_0
T_20_16_sp4_h_l_5
T_19_12_sp4_v_t_40
T_19_8_sp4_v_t_45
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_4/in_0

End 

Net : DRA_c_6
T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_19_19_sp12_h_l_0
T_18_7_sp12_v_t_23
T_18_13_sp4_v_t_39
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_1/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_19_19_sp12_h_l_0
T_18_7_sp12_v_t_23
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_6/in_3

End 

Net : DRA_c_5
T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_12_sp4_v_t_41
T_15_12_sp4_h_l_10
T_15_12_lc_trk_g1_7
T_15_12_wire_logic_cluster/lc_0/in_0

T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_30_8_sp12_v_t_23
T_19_8_sp12_h_l_0
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_36
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_3/in_3

End 

Net : DRA_c_4
T_33_21_wire_io_cluster/io_0/D_IN_0
T_29_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_9_sp4_v_t_45
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_2/in_0

T_33_21_wire_io_cluster/io_0/D_IN_0
T_29_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_9_sp4_v_t_45
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : DRA_c_3
T_33_21_wire_io_cluster/io_1/D_IN_0
T_31_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_18_9_sp12_v_t_23
T_18_13_sp4_v_t_41
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_4/in_0

T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_26_9_sp12_v_t_23
T_15_9_sp12_h_l_0
T_16_9_sp4_h_l_3
T_15_9_sp4_v_t_38
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_5/in_3

End 

Net : DRA_c_2
T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_18_11_sp12_v_t_23
T_18_12_lc_trk_g2_7
T_18_12_wire_logic_cluster/lc_6/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_27_23_sp12_h_l_0
T_26_11_sp12_v_t_23
T_15_11_sp12_h_l_0
T_16_11_sp4_h_l_3
T_15_11_sp4_v_t_38
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_6/in_3

End 

Net : DRA_c_1
T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_13_sp4_v_t_47
T_19_13_sp4_h_l_4
T_18_13_lc_trk_g1_4
T_18_13_wire_logic_cluster/lc_2/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_13_sp4_v_t_47
T_19_13_sp4_h_l_4
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_1/in_0

End 

Net : DRA_c_0
T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_32_16_sp12_v_t_23
T_21_16_sp12_h_l_0
T_22_16_sp4_h_l_3
T_21_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_4/in_0

T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_32_16_sp12_v_t_23
T_21_16_sp12_h_l_0
T_22_16_sp4_h_l_3
T_21_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_17_12_sp4_v_t_45
T_16_13_lc_trk_g3_5
T_16_13_wire_logic_cluster/lc_0/in_0

End 

Net : U712_REG_SM.LDS_OUT_2_0_0
T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : DBRn_c
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_31_sp12_v_t_23
T_6_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_12_19_sp4_h_l_7
T_15_15_sp4_v_t_42
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_5/in_3

End 

Net : CUUBEn_c
T_14_18_wire_logic_cluster/lc_5/out
T_14_18_sp12_h_l_1
T_25_6_sp12_v_t_22
T_26_6_sp12_h_l_1
T_32_6_sp4_h_l_6
T_33_6_span4_vert_t_15
T_33_10_lc_trk_g0_3
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : CUMBEn_c
T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_21_18_sp12_h_l_0
T_32_6_sp12_v_t_23
T_32_4_sp4_v_t_47
T_32_0_span4_vert_43
T_32_0_span4_horz_r_3
T_33_1_lc_trk_g0_3
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : CRCSn_c
T_21_10_wire_logic_cluster/lc_2/out
T_21_10_sp4_h_l_9
T_24_6_sp4_v_t_44
T_24_2_sp4_v_t_44
T_24_0_span4_vert_16
T_24_0_lc_trk_g1_0
T_24_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_16_7_wire_logic_cluster/lc_0/out
T_17_7_sp4_h_l_0
T_20_3_sp4_v_t_37
T_20_0_span4_vert_24
T_20_0_lc_trk_g1_0
T_16_0_wire_pll/RESET

End 

Net : CMA_c_9
T_17_12_wire_logic_cluster/lc_6/out
T_17_6_sp12_v_t_23
T_18_6_sp12_h_l_0
T_30_6_sp12_h_l_0
T_33_6_lc_trk_g1_7
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_8
T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_18_8_sp12_h_l_1
T_28_8_sp4_h_l_10
T_32_8_sp4_h_l_6
T_33_4_span4_vert_t_15
T_33_5_lc_trk_g0_7
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_7
T_19_10_wire_logic_cluster/lc_1/out
T_19_7_sp12_v_t_22
T_20_7_sp12_h_l_1
T_32_7_sp12_h_l_1
T_32_7_sp4_h_l_0
T_33_3_span4_vert_t_14
T_33_5_lc_trk_g0_2
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_6
T_17_12_wire_logic_cluster/lc_4/out
T_17_4_sp12_v_t_23
T_18_4_sp12_h_l_0
T_30_4_sp12_h_l_0
T_33_4_lc_trk_g0_7
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_5
T_17_9_wire_logic_cluster/lc_3/out
T_18_9_sp4_h_l_6
T_22_9_sp4_h_l_6
T_26_9_sp4_h_l_6
T_30_9_sp4_h_l_6
T_33_5_span4_vert_t_15
T_33_1_span4_vert_t_15
T_33_4_lc_trk_g1_7
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_4
T_15_10_wire_logic_cluster/lc_4/out
T_16_10_sp12_h_l_0
T_23_10_sp4_h_l_9
T_27_10_sp4_h_l_5
T_31_10_sp4_h_l_1
T_33_6_span4_vert_t_12
T_33_2_span4_vert_t_12
T_33_3_lc_trk_g1_4
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_3
T_15_9_wire_logic_cluster/lc_5/out
T_15_2_sp12_v_t_22
T_16_2_sp12_h_l_1
T_28_2_sp12_h_l_1
T_33_2_lc_trk_g1_2
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_2
T_15_9_wire_logic_cluster/lc_6/out
T_15_3_sp12_v_t_23
T_15_0_span12_vert_4
T_15_0_lc_trk_g1_4
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_10
T_19_10_wire_logic_cluster/lc_3/out
T_13_10_sp12_h_l_1
T_24_0_span12_vert_18
T_24_0_lc_trk_g0_2
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_1
T_16_12_wire_logic_cluster/lc_1/out
T_16_9_sp12_v_t_22
T_16_0_span12_vert_17
T_16_0_lc_trk_g1_1
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_0
T_17_9_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_44
T_19_7_sp4_h_l_9
T_22_3_sp4_v_t_44
T_22_0_span4_vert_33
T_22_0_lc_trk_g0_1
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLMBEn_c
T_13_17_wire_logic_cluster/lc_2/out
T_8_17_sp12_h_l_0
T_19_5_sp12_v_t_23
T_20_5_sp12_h_l_0
T_29_5_sp4_h_l_11
T_33_5_span4_horz_7
T_33_1_span4_vert_t_13
T_33_2_lc_trk_g1_5
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLLBEn_c
T_13_17_wire_logic_cluster/lc_4/out
T_14_17_sp12_h_l_0
T_13_5_sp12_v_t_23
T_13_3_sp4_v_t_47
T_13_0_span4_vert_25
T_9_0_span4_horz_r_0
T_12_0_lc_trk_g1_4
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK80_OUT_i_i
T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_3_sp4_v_t_47
T_4_0_span4_vert_25
T_4_0_lc_trk_g0_1
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK80_OUT
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_7_glb2local_0
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_1/in_3

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

End 

Net : A_c_0
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_46
T_12_20_lc_trk_g0_0
T_12_20_wire_logic_cluster/lc_4/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_46
T_12_20_lc_trk_g0_0
T_12_20_wire_logic_cluster/lc_5/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_46
T_13_20_lc_trk_g3_3
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_46
T_13_19_lc_trk_g2_6
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_46
T_13_19_lc_trk_g2_6
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_46
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_7/in_3

End 

Net : CLK40_OUT_i_i
T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_0_16_lc_trk_g0_1
T_0_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : A_c_1
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_10_25_sp4_h_l_11
T_13_21_sp4_v_t_46
T_13_17_sp4_v_t_39
T_13_20_lc_trk_g0_7
T_13_20_wire_logic_cluster/lc_2/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_10_25_sp4_h_l_11
T_13_21_sp4_v_t_46
T_13_17_sp4_v_t_39
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_0/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_10_25_sp4_h_l_11
T_13_21_sp4_v_t_46
T_13_17_sp4_v_t_39
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_4/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_10_25_sp4_h_l_11
T_13_21_sp4_v_t_46
T_13_17_sp4_v_t_39
T_13_19_lc_trk_g3_2
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_10
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_12_12_sp4_h_l_7
T_15_12_sp4_v_t_42
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_7/in_1

End 

Net : A_c_11
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_16
T_5_12_sp12_h_l_0
T_12_12_sp4_h_l_9
T_15_8_sp4_v_t_44
T_14_10_lc_trk_g0_2
T_14_10_wire_logic_cluster/lc_7/in_1

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_7_11_sp12_h_l_0
T_12_11_sp4_h_l_7
T_15_7_sp4_v_t_42
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_13
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_16
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_15_7_sp4_v_t_38
T_15_10_lc_trk_g1_6
T_15_10_wire_logic_cluster/lc_3/in_0

End 

Net : CLK40_IN_c
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_12_5_sp12_v_t_23
T_12_3_sp4_v_t_47
T_12_0_span4_vert_25
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : A_c_14
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_14_6_sp4_h_l_9
T_17_6_sp4_v_t_44
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_4/in_1

End 

Net : CASn_c
T_21_7_wire_logic_cluster/lc_7/out
T_21_7_sp4_h_l_3
T_25_7_sp4_h_l_6
T_28_3_sp4_v_t_43
T_28_0_span4_vert_26
T_28_0_lc_trk_g0_2
T_28_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CASUn_c
T_33_30_wire_io_cluster/io_0/D_IN_0
T_25_30_sp12_h_l_0
T_24_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_1/in_3

T_33_30_wire_io_cluster/io_0/D_IN_0
T_25_30_sp12_h_l_0
T_24_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_5/in_1

T_33_30_wire_io_cluster/io_0/D_IN_0
T_25_30_sp12_h_l_0
T_24_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_14_18_sp4_h_l_3
T_13_14_sp4_v_t_45
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_15
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_5_6_sp12_h_l_0
T_14_6_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_10_sp4_v_t_46
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : U712_REG_SM.UDS_OUT_2_0_0
T_12_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_7_5_sp12_h_l_0
T_18_5_sp12_v_t_23
T_18_10_lc_trk_g2_7
T_18_10_wire_logic_cluster/lc_6/in_1

End 

Net : CASLn_c
T_33_29_wire_io_cluster/io_1/D_IN_0
T_27_29_sp12_h_l_0
T_26_17_sp12_v_t_23
T_15_17_sp12_h_l_0
T_16_17_sp4_h_l_3
T_15_17_sp4_v_t_44
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_1/in_0

T_33_29_wire_io_cluster/io_1/D_IN_0
T_27_29_sp12_h_l_0
T_26_17_sp12_v_t_23
T_15_17_sp12_h_l_0
T_16_17_sp4_h_l_3
T_15_17_sp4_v_t_44
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_2/in_1

T_33_29_wire_io_cluster/io_1/D_IN_0
T_23_29_sp12_h_l_0
T_22_17_sp12_v_t_23
T_11_17_sp12_h_l_0
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_4/in_0

End 

Net : C3_c
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_8_21_sp4_h_l_5
T_11_17_sp4_v_t_40
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_1/in_0

End 

Net : U712_REG_SM_un1_LDSn_i
T_14_20_wire_logic_cluster/lc_0/out
T_11_20_sp12_h_l_0
T_22_20_sp12_v_t_23
T_22_28_sp4_v_t_37
T_22_32_sp4_v_t_37
T_22_33_span4_horz_r_2
T_26_33_span4_horz_r_2
T_28_33_lc_trk_g1_2
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_REG_SM_un1_UDSn_i
T_15_19_wire_logic_cluster/lc_1/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_27_28_sp12_v_t_22
T_27_33_lc_trk_g0_6
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : VBENn_c
T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_0_span12_vert_16
T_12_0_lc_trk_g0_0
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : WEn_c
T_20_7_wire_logic_cluster/lc_5/out
T_21_5_sp4_v_t_38
T_22_5_sp4_h_l_3
T_26_5_sp4_h_l_6
T_29_1_sp4_v_t_43
T_30_1_sp4_h_l_6
T_33_1_lc_trk_g1_3
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_7_7_0_
