Source Block: verilog-ethernet/rtl/eth_mac_10g_rx.v@254:294@HdlStmProcess
end

// mask errors to within packet
reg [7:0] detect_error_masked;

always @* begin
    case (detect_term)
    8'b00000000: begin
        detect_error_masked = detect_error;
    end
    8'b00000001: begin
        detect_error_masked = 0;
    end
    8'b00000010: begin
        detect_error_masked = detect_error[0];
    end
    8'b00000100: begin
        detect_error_masked = detect_error[1:0];
    end
    8'b00001000: begin
        detect_error_masked = detect_error[2:0];
    end
    8'b00010000: begin
        detect_error_masked = detect_error[3:0];
    end
    8'b00100000: begin
        detect_error_masked = detect_error[4:0];
    end
    8'b01000000: begin
        detect_error_masked = detect_error[5:0];
    end
    8'b10000000: begin
        detect_error_masked = detect_error[6:0];
    end
    endcase
end

// Mask input data
integer j;

always @* begin

Diff Content:
+ 287     default: begin
+ 287         detect_error_masked = detect_error;
+ 287     end

Clone Blocks:
