<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4069" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4069{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4069{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4069{left:590px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4069{left:70px;bottom:1046px;}
#t5_4069{left:96px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_4069{left:96px;bottom:1033px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_4069{left:96px;bottom:1016px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4069{left:96px;bottom:993px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t9_4069{left:96px;bottom:976px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_4069{left:96px;bottom:959px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tb_4069{left:96px;bottom:943px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_4069{left:96px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_4069{left:96px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_4069{left:96px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_4069{left:96px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tg_4069{left:707px;bottom:863px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_4069{left:813px;bottom:863px;}
#ti_4069{left:96px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_4069{left:96px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_4069{left:96px;bottom:813px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#tl_4069{left:772px;bottom:813px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tm_4069{left:96px;bottom:796px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#tn_4069{left:96px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_4069{left:96px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tp_4069{left:96px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tq_4069{left:96px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tr_4069{left:96px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_4069{left:70px;bottom:679px;}
#tt_4069{left:96px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_4069{left:96px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tv_4069{left:96px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tw_4069{left:96px;bottom:625px;}
#tx_4069{left:122px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#ty_4069{left:122px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_4069{left:96px;bottom:584px;}
#t10_4069{left:122px;bottom:584px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t11_4069{left:122px;bottom:557px;}
#t12_4069{left:148px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t13_4069{left:147px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_4069{left:147px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_4069{left:148px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t16_4069{left:148px;bottom:484px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t17_4069{left:122px;bottom:458px;}
#t18_4069{left:148px;bottom:460px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t19_4069{left:660px;bottom:460px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t1a_4069{left:147px;bottom:443px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1b_4069{left:147px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1c_4069{left:148px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_4069{left:148px;bottom:385px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1e_4069{left:729px;bottom:385px;letter-spacing:-0.13px;word-spacing:-1px;}
#t1f_4069{left:148px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1g_4069{left:70px;bottom:342px;}
#t1h_4069{left:96px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_4069{left:96px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_4069{left:96px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_4069{left:96px;bottom:287px;}
#t1l_4069{left:122px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_4069{left:122px;bottom:270px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1n_4069{left:96px;bottom:246px;}
#t1o_4069{left:122px;bottom:246px;letter-spacing:-0.11px;}
#t1p_4069{left:146px;bottom:246px;letter-spacing:-0.13px;word-spacing:-1.37px;}
#t1q_4069{left:122px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1r_4069{left:122px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1s_4069{left:96px;bottom:188px;}
#t1t_4069{left:122px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1u_4069{left:122px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1v_4069{left:96px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1w_4069{left:96px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1x_4069{left:70px;bottom:1088px;letter-spacing:-0.11px;}

.s1_4069{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4069{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4069{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4069{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4069{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4069{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4069{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4069" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4069Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4069" style="-webkit-user-select: none;"><object width="935" height="1210" data="4069/4069.svg" type="image/svg+xml" id="pdf4069" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4069" class="t s1_4069">Vol. 3C </span><span id="t2_4069" class="t s1_4069">29-13 </span>
<span id="t3_4069" class="t s2_4069">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4069" class="t s3_4069">• </span><span id="t5_4069" class="t s4_4069">The access is a data write and, for any byte to be written, bit 1 (write access) was clear in any of the EPT </span>
<span id="t6_4069" class="t s4_4069">paging-structure entries used to translate the guest-physical address of the byte. Writes by the logical </span>
<span id="t7_4069" class="t s4_4069">processor to guest paging structures to update accessed and dirty flags are considered to be data writes. </span>
<span id="t8_4069" class="t s4_4069">If bit 6 of the EPT pointer (EPTP) is 1 (enabling accessed and dirty flags for EPT), processor accesses to guest </span>
<span id="t9_4069" class="t s4_4069">paging-structure entries are treated as writes with regard to EPT violations. Thus, if bit 1 is clear in any of the </span>
<span id="ta_4069" class="t s4_4069">EPT paging-structure entries used to translate the guest-physical address of a guest paging-structure entry, an </span>
<span id="tb_4069" class="t s4_4069">attempt to use that entry to translate a linear address causes an EPT violation. </span>
<span id="tc_4069" class="t s4_4069">(This does not apply to loads of the PDPTE registers by the MOV to CR instruction for PAE paging; see Section </span>
<span id="td_4069" class="t s4_4069">4.4.1. Those loads of guest PDPTEs are treated as reads and do not cause EPT violations due to a guest- </span>
<span id="te_4069" class="t s4_4069">physical address not being writable.) </span>
<span id="tf_4069" class="t s4_4069">Processor writes to guest paging structures to update accessed and dirty flags are called </span><span id="tg_4069" class="t s5_4069">paging writes</span><span id="th_4069" class="t s4_4069">. </span>
<span id="ti_4069" class="t s4_4069">(When accessed and dirty flags for EPT are enabled all processor accesses to guest paging structures are </span>
<span id="tj_4069" class="t s4_4069">considered paging writes.) If the “EPT paging-write control” VM-execution control is 1, clearing the write- </span>
<span id="tk_4069" class="t s4_4069">access bit in the EPT paging-structure entry that maps a page does not prevent a paging write if bit </span><span id="tl_4069" class="t s4_4069">58 (paging- </span>
<span id="tm_4069" class="t s4_4069">write access) in that entry is 1. (EPT paging-structure entries that reference other EPT paging structures do not </span>
<span id="tn_4069" class="t s4_4069">use bit 58, and it remains the case that they must set the write-access bit for paging writes to be allowed.) </span>
<span id="to_4069" class="t s4_4069">If the “sub-page write permissions for EPT” VM-execution control is 1, data writes to a guest-physical address </span>
<span id="tp_4069" class="t s4_4069">that would cause an EPT violation (as indicated above) do not do so in certain situations. If the guest-physical </span>
<span id="tq_4069" class="t s4_4069">address is mapped using a 4-KByte page and bit 61 (sub-page write permissions) of the EPT PTE used to map </span>
<span id="tr_4069" class="t s4_4069">the page is 1, writes to certain 128-byte sub-pages may be allowed. See Section 29.3.4 for details. </span>
<span id="ts_4069" class="t s3_4069">• </span><span id="tt_4069" class="t s4_4069">The access is an instruction fetch and the EPT paging structures prevent execute access to any of the bytes </span>
<span id="tu_4069" class="t s4_4069">being fetched. Whether this occurs depends upon the setting of the “mode-based execute control for EPT” VM- </span>
<span id="tv_4069" class="t s4_4069">execution control: </span>
<span id="tw_4069" class="t s4_4069">— </span><span id="tx_4069" class="t s4_4069">If the control is 0, an instruction fetch from a byte is prevented if bit 2 (execute access) was clear in any of </span>
<span id="ty_4069" class="t s4_4069">the EPT paging-structure entries used to translate the guest-physical address of the byte. </span>
<span id="tz_4069" class="t s4_4069">— </span><span id="t10_4069" class="t s4_4069">If the control is 1, an instruction fetch from a byte is prevented in either of the following cases: </span>
<span id="t11_4069" class="t s6_4069">• </span><span id="t12_4069" class="t s4_4069">Paging maps the linear address of the byte as a supervisor-mode address and bit 2 (execute access for </span>
<span id="t13_4069" class="t s4_4069">supervisor-mode linear addresses) was clear in any of the EPT paging-structure entries used to </span>
<span id="t14_4069" class="t s4_4069">translate the guest-physical address of the byte. </span>
<span id="t15_4069" class="t s4_4069">Paging maps a linear address as a supervisor-mode address if the U/S flag (bit 2) is 0 in at least one of </span>
<span id="t16_4069" class="t s4_4069">the paging-structure entries controlling the translation of the linear address. </span>
<span id="t17_4069" class="t s6_4069">• </span><span id="t18_4069" class="t s4_4069">Paging maps the linear address of the byte as a user-mode address and bit </span><span id="t19_4069" class="t s4_4069">10 (execute access for user- </span>
<span id="t1a_4069" class="t s4_4069">mode linear addresses) was clear in any of the EPT paging-structure entries used to translate the guest- </span>
<span id="t1b_4069" class="t s4_4069">physical address of the byte. </span>
<span id="t1c_4069" class="t s4_4069">Paging maps a linear address as a user-mode address if the U/S flag is 1 in all of the paging-structure </span>
<span id="t1d_4069" class="t s4_4069">entries controlling the translation of the linear address. If paging is disabled (CR0.PG </span><span id="t1e_4069" class="t s4_4069">= 0), every linear </span>
<span id="t1f_4069" class="t s4_4069">address is a user-mode address. </span>
<span id="t1g_4069" class="t s3_4069">• </span><span id="t1h_4069" class="t s4_4069">If supervisor shadow-stack control is enabled (by setting bit 7 of EPTP), the access is a supervisor shadow- </span>
<span id="t1i_4069" class="t s4_4069">stack access, and the EPT paging-structure entries used to translate the guest-physical address of the access </span>
<span id="t1j_4069" class="t s4_4069">disallow supervisor shadow-stack accesses. Such an access is disallowed if any of the following hold: </span>
<span id="t1k_4069" class="t s4_4069">— </span><span id="t1l_4069" class="t s4_4069">Bit 0 (read access) is clear in any EPT paging-structure entry used to translate the guest-physical address </span>
<span id="t1m_4069" class="t s4_4069">of the access. </span>
<span id="t1n_4069" class="t s4_4069">— </span><span id="t1o_4069" class="t s4_4069">Bit </span><span id="t1p_4069" class="t s4_4069">1 (write access) is clear in any EPT paging-structure entry that references an EPT paging structure in the </span>
<span id="t1q_4069" class="t s4_4069">translation of the guest-physical address. (Clearing bit 1 in the EPT paging-structure entry that maps the </span>
<span id="t1r_4069" class="t s4_4069">page of the guest-physical address does not disallow shadow-stack reads and writes.) </span>
<span id="t1s_4069" class="t s4_4069">— </span><span id="t1t_4069" class="t s4_4069">Bit 60 (supervisor-shadow stack access) is clear in the EPT paging-structure entry that maps the page of </span>
<span id="t1u_4069" class="t s4_4069">the guest-physical address. </span>
<span id="t1v_4069" class="t s4_4069">Supervisor shadow-stack control and the supervisor-shadow stack access bits in EPT paging-structure entries </span>
<span id="t1w_4069" class="t s4_4069">do not affect other accesses (including user shadow-stack accesses). </span>
<span id="t1x_4069" class="t s7_4069">11. Sub-page write permissions. If the “sub-page write permissions for EPT” VM-execution control is 0, this bit is ignored. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
