0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sim_1/new/ascii_hex_tb.vhd,1620941370,vhdl,,,,ascii_hex_tb,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sim_1/new/tea_encrypt_tb.vhd,1620692156,vhdl,,,,teaenciphertb,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sim_1/new/test_tea_tb.vhd,1621029652,vhdl,,,,test_tea_tb,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sim_1/new/top_conv_tb.vhd,1620942269,vhdl,,,,teacollectortb,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,1620257713,verilog,,,,clk_wiz_0,,,../../../../Class_Project.srcs/sources_1/ip/clk_wiz_0_1,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,1620257712,verilog,,C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Class_Project.srcs/sources_1/ip/clk_wiz_0_1,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/PROM.vhd,1620847772,vhdl,,,,prom_img,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/TEA.vhd,1620692257,vhdl,,,,teaencipher,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/ascii_hex.vhd,1620258916,vhdl,,,,ascii_hex,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/decipher_tb.vhd,1621215682,vhdl,,,,teadeciphertb,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/tea_decipher.vhd,1620693245,vhdl,,,,teadecipher,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/test_tea.vhd,1621029903,vhdl,,,,test_tea,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/vga_initials.vhd,1620760605,vhdl,,,,vga_initials,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/vga_intials_top.vhd,1620848080,vhdl,,,,vga_initials_top,,,,,,,,
C:/Users/Ahiezer/Documents/GitHub/project/Class_Project/Class_Project.srcs/sources_1/new/vga_vhdl.vhd,1621057241,vhdl,,,,vga_vhdl,,,,,,,,
