<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>stencil3d</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.170</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>52821</Best-caseLatency>
            <Average-caseLatency>52821</Average-caseLatency>
            <Worst-caseLatency>52821</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.264 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.264 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.264 ms</Worst-caseRealTimeLatency>
            <Interval-min>52822</Interval-min>
            <Interval-max>52822</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>6</DSP>
            <FF>572</FF>
            <LUT>1788</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_address0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_ce0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_q0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_address1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_ce1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_q1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_address0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_ce0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_we0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_d0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_address1</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_ce1</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_we1</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_d1</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>stencil3d</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61</InstName>
                    <ModuleName>stencil3d_Pipeline_height_bound_col_height_bound_row</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>61</ID>
                    <BindInstances>add_ln15_fu_137_p2 add_ln15_1_fu_163_p2 add_ln17_fu_197_p2 add_ln18_fu_216_p2 add_ln16_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69</InstName>
                    <ModuleName>stencil3d_Pipeline_col_bound_height_col_bound_row</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>69</ID>
                    <BindInstances>add_ln21_fu_140_p2 add_ln21_1_fu_166_p2 add_ln24_fu_213_p2 add_ln22_fu_224_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77</InstName>
                    <ModuleName>stencil3d_Pipeline_row_bound_height_row_bound_col</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>77</ID>
                    <BindInstances>add_ln27_fu_136_p2 add_ln27_1_fu_162_p2 add_ln28_fu_202_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85</InstName>
                    <ModuleName>stencil3d_Pipeline_loop_height_loop_col_loop_row</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>85</ID>
                    <BindInstances>add_ln40_fu_510_p2 add_ln41_fu_520_p2 add_ln42_fu_526_p2 add_ln36_fu_240_p2 indvars_iv_next3383_fu_266_p2 add_ln40_1_fu_559_p2 add_ln41_1_fu_572_p2 add_ln42_1_fu_585_p2 add_ln43_fu_272_p2 indvars_iv_next19_dup_fu_312_p2 add_ln40_3_fu_612_p2 add_ln41_3_fu_629_p2 add_ln42_3_fu_642_p2 add_ln44_fu_378_p2 add_ln44_1_fu_454_p2 add_ln45_fu_465_p2 add_ln44_2_fu_724_p2 mul_32s_32s_32_1_1_U7 mul_32s_32s_32_1_1_U8 sol_d0 add_ln37_fu_707_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>stencil3d_Pipeline_height_bound_col_height_bound_row</Name>
            <Loops>
                <height_bound_col_height_bound_row/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.973</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <height_bound_col_height_bound_row>
                        <Name>height_bound_col_height_bound_row</Name>
                        <Slack>3.65</Slack>
                        <TripCount>512</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>5.120 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </height_bound_col_height_bound_row>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>241</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_col_height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_137_p2" SOURCE="stencil.c:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_col_height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_163_p2" SOURCE="stencil.c:15" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_col_height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_197_p2" SOURCE="stencil.c:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_col_height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_216_p2" SOURCE="stencil.c:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_col_height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_241_p2" SOURCE="stencil.c:16" URAM="0" VARIABLE="add_ln16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil3d_Pipeline_col_bound_height_col_bound_row</Name>
            <Loops>
                <col_bound_height_col_bound_row/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>482</Best-caseLatency>
                    <Average-caseLatency>482</Average-caseLatency>
                    <Worst-caseLatency>482</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>482</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <col_bound_height_col_bound_row>
                        <Name>col_bound_height_col_bound_row</Name>
                        <Slack>3.65</Slack>
                        <TripCount>480</TripCount>
                        <Latency>480</Latency>
                        <AbsoluteTimeLatency>2.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </col_bound_height_col_bound_row>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_140_p2" SOURCE="stencil.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_166_p2" SOURCE="stencil.c:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_213_p2" SOURCE="stencil.c:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_224_p2" SOURCE="stencil.c:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil3d_Pipeline_row_bound_height_row_bound_col</Name>
            <Loops>
                <row_bound_height_row_bound_col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>902</Best-caseLatency>
                    <Average-caseLatency>902</Average-caseLatency>
                    <Worst-caseLatency>902</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>902</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <row_bound_height_row_bound_col>
                        <Name>row_bound_height_row_bound_col</Name>
                        <Slack>3.65</Slack>
                        <TripCount>900</TripCount>
                        <Latency>900</Latency>
                        <AbsoluteTimeLatency>4.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </row_bound_height_row_bound_col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_bound_height_row_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_136_p2" SOURCE="stencil.c:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_bound_height_row_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_162_p2" SOURCE="stencil.c:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_bound_height_row_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_202_p2" SOURCE="stencil.c:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil3d_Pipeline_loop_height_loop_col_loop_row</Name>
            <Loops>
                <loop_height_loop_col_loop_row/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.170</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50404</Best-caseLatency>
                    <Average-caseLatency>50404</Average-caseLatency>
                    <Worst-caseLatency>50404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height_loop_col_loop_row>
                        <Name>loop_height_loop_col_loop_row</Name>
                        <Slack>3.65</Slack>
                        <TripCount>12600</TripCount>
                        <Latency>50402</Latency>
                        <AbsoluteTimeLatency>0.252 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_height_loop_col_loop_row>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>320</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>895</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_510_p2" SOURCE="stencil.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_520_p2" SOURCE="stencil.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_526_p2" SOURCE="stencil.c:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_240_p2" SOURCE="stencil.c:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next3383_fu_266_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next3383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_559_p2" SOURCE="stencil.c:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_572_p2" SOURCE="stencil.c:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_585_p2" SOURCE="stencil.c:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_272_p2" SOURCE="stencil.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next19_dup_fu_312_p2" SOURCE="stencil.c:36" URAM="0" VARIABLE="indvars_iv_next19_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_612_p2" SOURCE="stencil.c:40" URAM="0" VARIABLE="add_ln40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_629_p2" SOURCE="stencil.c:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_3_fu_642_p2" SOURCE="stencil.c:42" URAM="0" VARIABLE="add_ln42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_378_p2" SOURCE="stencil.c:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_454_p2" SOURCE="stencil.c:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_465_p2" SOURCE="stencil.c:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_724_p2" SOURCE="stencil.c:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="stencil.c:46" URAM="0" VARIABLE="mul0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U8" SOURCE="stencil.c:47" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="sol_d0" SOURCE="stencil.c:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_707_p2" SOURCE="stencil.c:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil3d</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.170</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52821</Best-caseLatency>
                    <Average-caseLatency>52821</Average-caseLatency>
                    <Worst-caseLatency>52821</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.264 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.264 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.264 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52822</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>572</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1788</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="C" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q0" name="C_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q1" name="C_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="orig" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="orig_address0" name="orig_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_ce0" name="orig_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_q0" name="orig_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="orig_address1" name="orig_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_ce1" name="orig_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_q1" name="orig_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sol" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sol_address0" name="sol_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_ce0" name="sol_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_we0" name="sol_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_d0" name="sol_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sol_address1" name="sol_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_ce1" name="sol_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_we1" name="sol_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_d1" name="sol_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="orig_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="orig_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="orig_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="orig_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="sol_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sol_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="sol_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sol_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="C_address0">1, , </column>
                    <column name="C_address1">1, , </column>
                    <column name="C_q0">32, , </column>
                    <column name="C_q1">32, , </column>
                    <column name="orig_address0">14, , </column>
                    <column name="orig_address1">14, , </column>
                    <column name="orig_q0">32, , </column>
                    <column name="orig_q1">32, , </column>
                    <column name="sol_address0">14, , </column>
                    <column name="sol_address1">14, , </column>
                    <column name="sol_d0">32, , </column>
                    <column name="sol_d1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="C">in, int*</column>
                    <column name="orig">in, int*</column>
                    <column name="sol">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="C">C_address0, port, offset, </column>
                    <column name="C">C_ce0, port, , </column>
                    <column name="C">C_q0, port, , </column>
                    <column name="C">C_address1, port, offset, </column>
                    <column name="C">C_ce1, port, , </column>
                    <column name="C">C_q1, port, , </column>
                    <column name="orig">orig_address0, port, offset, </column>
                    <column name="orig">orig_ce0, port, , </column>
                    <column name="orig">orig_q0, port, , </column>
                    <column name="orig">orig_address1, port, offset, </column>
                    <column name="orig">orig_ce1, port, , </column>
                    <column name="orig">orig_q1, port, , </column>
                    <column name="sol">sol_address0, port, offset, </column>
                    <column name="sol">sol_ce0, port, , </column>
                    <column name="sol">sol_we0, port, , </column>
                    <column name="sol">sol_d0, port, , </column>
                    <column name="sol">sol_address1, port, offset, </column>
                    <column name="sol">sol_ce1, port, , </column>
                    <column name="sol">sol_we1, port, , </column>
                    <column name="sol">sol_d1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

