// Seed: 3584847788
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  tri1 id_3;
  tri  id_5;
  assign id_2 = id_4;
  uwire id_6 = 1;
  assign id_6 = 1;
  wor id_8;
  always if (id_7) id_8 = 1 - id_5;
  assign id_3 = "" > id_7;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  assign id_1 = (1);
  module_0(
      id_3, id_3
  );
  wire id_5;
endmodule
