%TF.GenerationSoftware,KiCad,Pcbnew,9.0.4-9.0.4-0~ubuntu24.04.1*%
%TF.CreationDate,2025-08-22T19:02:32+03:00*%
%TF.ProjectId,ThingsCore-1,5468696e-6773-4436-9f72-652d312e6b69,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.4-9.0.4-0~ubuntu24.04.1) date 2025-08-22 19:02:32*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10C,0.450000*%
%TD*%
%TA.AperFunction,BGAPad,CuDef*%
%ADD11C,0.320000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12R,1.800000X1.350000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.062500X-0.325000X-0.062500X0.325000X-0.062500X0.325000X0.062500X-0.325000X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.062500X-0.062500X-0.325000X0.062500X-0.325000X0.062500X0.325000X-0.062500X0.325000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD15R,2.450000X2.450000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16R,0.950000X0.450000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,3.450000X4.350000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18R,5.800000X5.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19R,0.600000X2.000000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD20C,0.450000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,0.156500*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD22C,0.300000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD23C,0.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD24C,0.121700*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD25C,0.100000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U2,A1,VDDQ_1*%
%TO.N,1V35_DDR*%
X28550000Y-21500000D03*
%TO.P,U2,A2,DQU5*%
%TO.N,/DDR3/DDR_D13*%
X29350000Y-21500000D03*
%TO.P,U2,A3,DQU7*%
%TO.N,/DDR3/DDR_D15*%
X30150000Y-21500000D03*
%TO.P,U2,A7,DQU4*%
%TO.N,/DDR3/DDR_D12*%
X33350000Y-21500000D03*
%TO.P,U2,A8,VDDQ_2*%
%TO.N,1V35_DDR*%
X34150000Y-21500000D03*
%TO.P,U2,A9,VSS_1*%
%TO.N,GND*%
X34950000Y-21500000D03*
%TO.P,U2,B1,VSSQ_1*%
X28550000Y-22300000D03*
%TO.P,U2,B2,VDD_1*%
%TO.N,1V35_DDR*%
X29350000Y-22300000D03*
%TO.P,U2,B3,VSS_2*%
%TO.N,GND*%
X30150000Y-22300000D03*
%TO.P,U2,B7,~{DQSU}*%
%TO.N,/DDR3/DDR_DQS1P*%
X33350000Y-22300000D03*
%TO.P,U2,B8,DQU6*%
%TO.N,/DDR3/DDR_D14*%
X34150000Y-22300000D03*
%TO.P,U2,B9,VSSQ_2*%
%TO.N,GND*%
X34950000Y-22300000D03*
%TO.P,U2,C1,VDDQ_3*%
%TO.N,1V35_DDR*%
X28550000Y-23100000D03*
%TO.P,U2,C2,DQU3*%
%TO.N,/DDR3/DDR_D11*%
X29350000Y-23100000D03*
%TO.P,U2,C3,DQU1*%
%TO.N,/DDR3/DDR_D9*%
X30150000Y-23100000D03*
%TO.P,U2,C7,DQSU*%
%TO.N,/DDR3/DDR_DQS1N*%
X33350000Y-23100000D03*
%TO.P,U2,C8,DQU2*%
%TO.N,/DDR3/DDR_D10*%
X34150000Y-23100000D03*
%TO.P,U2,C9,VDDQ_4*%
%TO.N,1V35_DDR*%
X34950000Y-23100000D03*
%TO.P,U2,D1,VSSQ_3*%
%TO.N,GND*%
X28550000Y-23900000D03*
%TO.P,U2,D2,VDDQ_5*%
%TO.N,1V35_DDR*%
X29350000Y-23900000D03*
%TO.P,U2,D3,DMU*%
%TO.N,/DDR3/DDR_DQM1*%
X30150000Y-23900000D03*
%TO.P,U2,D7,DQU0*%
%TO.N,/DDR3/DDR_D8*%
X33350000Y-23900000D03*
%TO.P,U2,D8,VSSQ_4*%
%TO.N,GND*%
X34150000Y-23900000D03*
%TO.P,U2,D9,VDD_2*%
%TO.N,1V35_DDR*%
X34950000Y-23900000D03*
%TO.P,U2,E1,VSS_3*%
%TO.N,GND*%
X28550000Y-24700000D03*
%TO.P,U2,E2,VSSQ_5*%
X29350000Y-24700000D03*
%TO.P,U2,E3,DQL0*%
%TO.N,/DDR3/DDR_D0*%
X30150000Y-24700000D03*
%TO.P,U2,E7,DML*%
%TO.N,/DDR3/DDR_DQM0*%
X33350000Y-24700000D03*
%TO.P,U2,E8,VSSQ_6*%
%TO.N,GND*%
X34150000Y-24700000D03*
%TO.P,U2,E9,VDDQ_6*%
%TO.N,1V35_DDR*%
X34950000Y-24700000D03*
%TO.P,U2,F1,VDDQ_7*%
X28550000Y-25500000D03*
%TO.P,U2,F2,DQL2*%
%TO.N,/DDR3/DDR_D2*%
X29350000Y-25500000D03*
%TO.P,U2,F3,DQSL*%
%TO.N,/DDR3/DDR_DQS0N*%
X30150000Y-25500000D03*
%TO.P,U2,F7,DQL1*%
%TO.N,/DDR3/DDR_D1*%
X33350000Y-25500000D03*
%TO.P,U2,F8,DQL3*%
%TO.N,/DDR3/DDR_D3*%
X34150000Y-25500000D03*
%TO.P,U2,F9,VSSQ_7*%
%TO.N,GND*%
X34950000Y-25500000D03*
%TO.P,U2,G1,VSSQ_8*%
X28550000Y-26300000D03*
%TO.P,U2,G2,DQL6*%
%TO.N,/DDR3/DDR_D6*%
X29350000Y-26300000D03*
%TO.P,U2,G3,~{DQSL}*%
%TO.N,/DDR3/DDR_DQS0P*%
X30150000Y-26300000D03*
%TO.P,U2,G7,VDD_3*%
%TO.N,1V35_DDR*%
X33350000Y-26300000D03*
%TO.P,U2,G8,VSS_4*%
%TO.N,GND*%
X34150000Y-26300000D03*
%TO.P,U2,G9,VSSQ_9*%
X34950000Y-26300000D03*
%TO.P,U2,H1,VREFDQ*%
%TO.N,/DDR3/DDR_VREF*%
X28550000Y-27100000D03*
%TO.P,U2,H2,VDDQ_8*%
%TO.N,1V35_DDR*%
X29350000Y-27100000D03*
%TO.P,U2,H3,DQL4*%
%TO.N,/DDR3/DDR_D4*%
X30150000Y-27100000D03*
%TO.P,U2,H7,DQL7*%
%TO.N,/DDR3/DDR_D7*%
X33350000Y-27100000D03*
%TO.P,U2,H8,DQL5*%
%TO.N,/DDR3/DDR_D5*%
X34150000Y-27100000D03*
%TO.P,U2,H9,VDDQ_9*%
%TO.N,1V35_DDR*%
X34950000Y-27100000D03*
%TO.P,U2,J1,NC_1/ODT1*%
%TO.N,unconnected-(U2-NC_1{slash}ODT1-PadJ1)*%
X28550000Y-27900000D03*
%TO.P,U2,J2,VSS_5*%
%TO.N,GND*%
X29350000Y-27900000D03*
%TO.P,U2,J3,~{RAS}*%
%TO.N,/DDR3/DDR_RASN*%
X30150000Y-27900000D03*
%TO.P,U2,J7,CK*%
%TO.N,/DDR3/DDR_CLK_P*%
X33350000Y-27900000D03*
%TO.P,U2,J8,VSS_6*%
%TO.N,GND*%
X34150000Y-27900000D03*
%TO.P,U2,J9,NC_2*%
%TO.N,unconnected-(U2-NC_2-PadJ9)*%
X34950000Y-27900000D03*
%TO.P,U2,K1,ODT0*%
%TO.N,/DDR3/DDR_ODT*%
X28550000Y-28700000D03*
%TO.P,U2,K2,VDD_4*%
%TO.N,1V35_DDR*%
X29350000Y-28700000D03*
%TO.P,U2,K3,~{CAS}*%
%TO.N,/DDR3/DDR_CASN*%
X30150000Y-28700000D03*
%TO.P,U2,K7,~{CK}*%
%TO.N,/DDR3/DDR_CLK_N*%
X33350000Y-28700000D03*
%TO.P,U2,K8,VDD_5*%
%TO.N,1V35_DDR*%
X34150000Y-28700000D03*
%TO.P,U2,K9,CKE*%
%TO.N,/DDR3/DDR_CKE*%
X34950000Y-28700000D03*
%TO.P,U2,L1,NC_3*%
%TO.N,unconnected-(U2-NC_3-PadL1)*%
X28550000Y-29500000D03*
%TO.P,U2,L2,~{CS}*%
%TO.N,/DDR3/DDR_CSN*%
X29350000Y-29500000D03*
%TO.P,U2,L3,~{WE}*%
%TO.N,/DDR3/DDR_WEN*%
X30150000Y-29500000D03*
%TO.P,U2,L7,A10/AP*%
%TO.N,/DDR3/DDR_A10*%
X33350000Y-29500000D03*
%TO.P,U2,L8,ZQ*%
%TO.N,/DDR3/ZQ*%
X34150000Y-29500000D03*
%TO.P,U2,L9,NC_4*%
%TO.N,unconnected-(U2-NC_4-PadL9)*%
X34950000Y-29500000D03*
%TO.P,U2,M1,VSS_7*%
%TO.N,GND*%
X28550000Y-30300000D03*
%TO.P,U2,M2,BA0*%
%TO.N,/DDR3/DDR_BA0*%
X29350000Y-30300000D03*
%TO.P,U2,M3,BA2*%
%TO.N,/DDR3/DDR_BA2*%
X30150000Y-30300000D03*
%TO.P,U2,M7,NC_5/A15*%
%TO.N,/DDR3/DDR_A15*%
X33350000Y-30300000D03*
%TO.P,U2,M8,VREFCA*%
%TO.N,/DDR3/DDR_VREF*%
X34150000Y-30300000D03*
%TO.P,U2,M9,VSS_8*%
%TO.N,GND*%
X34950000Y-30300000D03*
%TO.P,U2,N1,VDD_6*%
%TO.N,1V35_DDR*%
X28550000Y-31100000D03*
%TO.P,U2,N2,A3*%
%TO.N,/DDR3/DDR_A3*%
X29350000Y-31100000D03*
%TO.P,U2,N3,A0*%
%TO.N,/DDR3/DDR_A0*%
X30150000Y-31100000D03*
%TO.P,U2,N7,A12/~{BC}*%
%TO.N,/DDR3/DDR_A12*%
X33350000Y-31100000D03*
%TO.P,U2,N8,BA1*%
%TO.N,/DDR3/DDR_BA1*%
X34150000Y-31100000D03*
%TO.P,U2,N9,VDD_7*%
%TO.N,1V35_DDR*%
X34950000Y-31100000D03*
%TO.P,U2,P1,VSS_9*%
%TO.N,GND*%
X28550000Y-31900000D03*
%TO.P,U2,P2,A5*%
%TO.N,/DDR3/DDR_A5*%
X29350000Y-31900000D03*
%TO.P,U2,P3,A2*%
%TO.N,/DDR3/DDR_A2*%
X30150000Y-31900000D03*
%TO.P,U2,P7,A1*%
%TO.N,/DDR3/DDR_A1*%
X33350000Y-31900000D03*
%TO.P,U2,P8,A4*%
%TO.N,/DDR3/DDR_A4*%
X34150000Y-31900000D03*
%TO.P,U2,P9,VSS_10*%
%TO.N,GND*%
X34950000Y-31900000D03*
%TO.P,U2,R1,VDD_8*%
%TO.N,1V35_DDR*%
X28550000Y-32700000D03*
%TO.P,U2,R2,A7*%
%TO.N,/DDR3/DDR_A7*%
X29350000Y-32700000D03*
%TO.P,U2,R3,A9*%
%TO.N,/DDR3/DDR_A9*%
X30150000Y-32700000D03*
%TO.P,U2,R7,A11*%
%TO.N,/DDR3/DDR_A11*%
X33350000Y-32700000D03*
%TO.P,U2,R8,A6*%
%TO.N,/DDR3/DDR_A6*%
X34150000Y-32700000D03*
%TO.P,U2,R9,VDD_9*%
%TO.N,1V35_DDR*%
X34950000Y-32700000D03*
%TO.P,U2,T1,VSS_11*%
%TO.N,GND*%
X28550000Y-33500000D03*
%TO.P,U2,T2,~{RESET}*%
%TO.N,/DDR3/DDR_RESETN*%
X29350000Y-33500000D03*
%TO.P,U2,T3,A13*%
%TO.N,/DDR3/DDR_A13*%
X30150000Y-33500000D03*
%TO.P,U2,T7,A14*%
%TO.N,/DDR3/DDR_A14*%
X33350000Y-33500000D03*
%TO.P,U2,T8,A8*%
%TO.N,/DDR3/DDR_A8*%
X34150000Y-33500000D03*
%TO.P,U2,T9,VSS_12*%
%TO.N,GND*%
X34950000Y-33500000D03*
%TD*%
D11*
%TO.P,U7,A1,VSS*%
%TO.N,GND*%
X27700000Y-53600000D03*
%TO.P,U7,A2,PA9*%
%TO.N,unconnected-(U7D-PA9-PadA2)*%
X27700000Y-52800000D03*
%TO.P,U7,A3,PD10*%
%TO.N,unconnected-(U7D-PD10-PadA3)*%
X27700000Y-52000000D03*
%TO.P,U7,A4,PB7*%
%TO.N,unconnected-(U7D-PB7-PadA4)*%
X27700000Y-51200000D03*
%TO.P,U7,A5,PE7*%
%TO.N,unconnected-(U7E-PE7-PadA5)*%
X27700000Y-50400000D03*
%TO.P,U7,A6,PD5*%
%TO.N,unconnected-(U7D-PD5-PadA6)*%
X27700000Y-49600000D03*
%TO.P,U7,A7,PE8*%
%TO.N,unconnected-(U7E-PE8-PadA7)*%
X27700000Y-48800000D03*
%TO.P,U7,A8,PG4*%
%TO.N,unconnected-(U7E-PG4-PadA8)*%
X27700000Y-48000000D03*
%TO.P,U7,A9,PH9*%
%TO.N,unconnected-(U7E-PH9-PadA9)*%
X27700000Y-47200000D03*
%TO.P,U7,A10,PH13*%
%TO.N,unconnected-(U7E-PH13-PadA10)*%
X27700000Y-46400000D03*
%TO.P,U7,A11,PC7*%
%TO.N,unconnected-(U7D-PC7-PadA11)*%
X27700000Y-45600000D03*
%TO.P,U7,A12,PB9*%
%TO.N,unconnected-(U7D-PB9-PadA12)*%
X27700000Y-44800000D03*
%TO.P,U7,A13,PB14*%
%TO.N,unconnected-(U7D-PB14-PadA13)*%
X27700000Y-44000000D03*
%TO.P,U7,A14,PG6*%
%TO.N,unconnected-(U7E-PG6-PadA14)*%
X27700000Y-43200000D03*
%TO.P,U7,A15,PD2*%
%TO.N,unconnected-(U7D-PD2-PadA15)*%
X27700000Y-42400000D03*
%TO.P,U7,A16,PC9*%
%TO.N,unconnected-(U7D-PC9-PadA16)*%
X27700000Y-41600000D03*
%TO.P,U7,A17,VSS*%
%TO.N,GND*%
X27700000Y-40800000D03*
%TO.P,U7,B1,PD3*%
%TO.N,unconnected-(U7D-PD3-PadB1)*%
X28500000Y-53600000D03*
%TO.P,U7,B2,PF5*%
%TO.N,unconnected-(U7E-PF5-PadB2)*%
X28500000Y-52800000D03*
%TO.P,U7,B3,PD14*%
%TO.N,unconnected-(U7D-PD14-PadB3)*%
X28500000Y-52000000D03*
%TO.P,U7,B4,PE12*%
%TO.N,unconnected-(U7E-PE12-PadB4)*%
X28500000Y-51200000D03*
%TO.P,U7,B5,PE1*%
%TO.N,unconnected-(U7E-PE1-PadB5)*%
X28500000Y-50400000D03*
%TO.P,U7,B6,PE9*%
%TO.N,unconnected-(U7E-PE9-PadB6)*%
X28500000Y-49600000D03*
%TO.P,U7,B7,PH14*%
%TO.N,unconnected-(U7E-PH14-PadB7)*%
X28500000Y-48800000D03*
%TO.P,U7,B8,PE10*%
%TO.N,unconnected-(U7E-PE10-PadB8)*%
X28500000Y-48000000D03*
%TO.P,U7,B9,PF1*%
%TO.N,unconnected-(U7E-PF1-PadB9)*%
X28500000Y-47200000D03*
%TO.P,U7,B10,PF3*%
%TO.N,unconnected-(U7E-PF3-PadB10)*%
X28500000Y-46400000D03*
%TO.P,U7,B11,PC6*%
%TO.N,unconnected-(U7D-PC6-PadB11)*%
X28500000Y-45600000D03*
%TO.P,U7,B12,PB15*%
%TO.N,unconnected-(U7D-PB15-PadB12)*%
X28500000Y-44800000D03*
%TO.P,U7,B13,PB4*%
%TO.N,unconnected-(U7D-PB4-PadB13)*%
X28500000Y-44000000D03*
%TO.P,U7,B14,PC10*%
%TO.N,unconnected-(U7D-PC10-PadB14)*%
X28500000Y-43200000D03*
%TO.P,U7,B15,PC12*%
%TO.N,unconnected-(U7D-PC12-PadB15)*%
X28500000Y-42400000D03*
%TO.P,U7,B16,DDR_DQ4*%
%TO.N,/DDR3/DDR_D4*%
X28500000Y-41600000D03*
%TO.P,U7,B17,DDR_DQ0*%
%TO.N,/DDR3/DDR_D0*%
X28500000Y-40800000D03*
%TO.P,U7,C1,PB6*%
%TO.N,unconnected-(U7D-PB6-PadC1)*%
X29300000Y-53600000D03*
%TO.P,U7,C2,PH12*%
%TO.N,unconnected-(U7E-PH12-PadC2)*%
X29300000Y-52800000D03*
%TO.P,U7,C3,PE14*%
%TO.N,unconnected-(U7E-PE14-PadC3)*%
X29300000Y-52000000D03*
%TO.P,U7,C4,PE13*%
%TO.N,unconnected-(U7E-PE13-PadC4)*%
X29300000Y-51200000D03*
%TO.P,U7,C5,PD8*%
%TO.N,unconnected-(U7D-PD8-PadC5)*%
X29300000Y-50400000D03*
%TO.P,U7,C6,PD12*%
%TO.N,unconnected-(U7D-PD12-PadC6)*%
X29300000Y-49600000D03*
%TO.P,U7,C7,PD15*%
%TO.N,unconnected-(U7D-PD15-PadC7)*%
X29300000Y-48800000D03*
%TO.P,U7,C8,VSS*%
%TO.N,GND*%
X29300000Y-48000000D03*
%TO.P,U7,C9,PG7*%
%TO.N,unconnected-(U7E-PG7-PadC9)*%
X29300000Y-47200000D03*
%TO.P,U7,C10,PB5*%
%TO.N,unconnected-(U7D-PB5-PadC10)*%
X29300000Y-46400000D03*
%TO.P,U7,C11,PB3*%
%TO.N,unconnected-(U7D-PB3-PadC11)*%
X29300000Y-45600000D03*
%TO.P,U7,C12,VDDSD1*%
%TO.N,3V3_VDD*%
X29300000Y-44800000D03*
%TO.P,U7,C13,PF0*%
%TO.N,unconnected-(U7E-PF0-PadC13)*%
X29300000Y-44000000D03*
%TO.P,U7,C14,PC11*%
%TO.N,unconnected-(U7D-PC11-PadC14)*%
X29300000Y-43200000D03*
%TO.P,U7,C15,DDR_DQ1*%
%TO.N,/DDR3/DDR_D1*%
X29300000Y-42400000D03*
%TO.P,U7,C16,DDR_DQS0N*%
%TO.N,/DDR3/DDR_DQS0N*%
X29300000Y-41600000D03*
%TO.P,U7,C17,DDR_DQS0P*%
%TO.N,/DDR3/DDR_DQS0P*%
X29300000Y-40800000D03*
%TO.P,U7,D1,PB8*%
%TO.N,unconnected-(U7D-PB8-PadD1)*%
X30100000Y-53600000D03*
%TO.P,U7,D2,PD6*%
%TO.N,unconnected-(U7D-PD6-PadD2)*%
X30100000Y-52800000D03*
%TO.P,U7,D3,VSS*%
%TO.N,GND*%
X30100000Y-52000000D03*
%TO.P,U7,D4,PE11*%
%TO.N,unconnected-(U7E-PE11-PadD4)*%
X30100000Y-51200000D03*
%TO.P,U7,D5,PD1*%
%TO.N,unconnected-(U7D-PD1-PadD5)*%
X30100000Y-50400000D03*
%TO.P,U7,D6,PE0*%
%TO.N,unconnected-(U7E-PE0-PadD6)*%
X30100000Y-49600000D03*
%TO.P,U7,D7,PG0*%
%TO.N,unconnected-(U7E-PG0-PadD7)*%
X30100000Y-48800000D03*
%TO.P,U7,D8,PE15*%
%TO.N,unconnected-(U7E-PE15-PadD8)*%
X30100000Y-48000000D03*
%TO.P,U7,D9,PB12*%
%TO.N,unconnected-(U7D-PB12-PadD9)*%
X30100000Y-47200000D03*
%TO.P,U7,D10,PB10*%
%TO.N,unconnected-(U7D-PB10-PadD10)*%
X30100000Y-46400000D03*
%TO.P,U7,D11,VDDSD2*%
%TO.N,3V3_VDD*%
X30100000Y-45600000D03*
%TO.P,U7,D12,VSS*%
%TO.N,GND*%
X30100000Y-44800000D03*
%TO.P,U7,D13,PE3*%
%TO.N,unconnected-(U7E-PE3-PadD13)*%
X30100000Y-44000000D03*
%TO.P,U7,D14,PC8*%
%TO.N,unconnected-(U7D-PC8-PadD14)*%
X30100000Y-43200000D03*
%TO.P,U7,D15,DDR_DQM0*%
%TO.N,/DDR3/DDR_DQM0*%
X30100000Y-42400000D03*
%TO.P,U7,D16,DDR_DQ5*%
%TO.N,/DDR3/DDR_D5*%
X30100000Y-41600000D03*
%TO.P,U7,D17,DDR_DQ3*%
%TO.N,/DDR3/DDR_D3*%
X30100000Y-40800000D03*
%TO.P,U7,E1,PG9*%
%TO.N,unconnected-(U7E-PG9-PadE1)*%
X30900000Y-53600000D03*
%TO.P,U7,E2,PD11*%
%TO.N,unconnected-(U7D-PD11-PadE2)*%
X30900000Y-52800000D03*
%TO.P,U7,E3,PA12*%
%TO.N,unconnected-(U7D-PA12-PadE3)*%
X30900000Y-52000000D03*
%TO.P,U7,E4,PD0*%
%TO.N,unconnected-(U7D-PD0-PadE4)*%
X30900000Y-51200000D03*
%TO.P,U7,E5,VSS*%
%TO.N,GND*%
X30900000Y-50400000D03*
%TO.P,U7,E6,PA15*%
%TO.N,unconnected-(U7D-PA15-PadE6)*%
X30900000Y-49600000D03*
%TO.P,U7,E7,PD4*%
%TO.N,unconnected-(U7D-PD4-PadE7)*%
X30900000Y-48800000D03*
%TO.P,U7,E8,PD9*%
%TO.N,unconnected-(U7D-PD9-PadE8)*%
X30900000Y-48000000D03*
%TO.P,U7,E9,PF2*%
%TO.N,unconnected-(U7E-PF2-PadE9)*%
X30900000Y-47200000D03*
%TO.P,U7,E10,PB13*%
%TO.N,unconnected-(U7D-PB13-PadE10)*%
X30900000Y-46400000D03*
%TO.P,U7,E11,PH10*%
%TO.N,unconnected-(U7E-PH10-PadE11)*%
X30900000Y-45600000D03*
%TO.P,U7,E12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X30900000Y-44800000D03*
%TO.P,U7,E13,DDR_DQ2*%
%TO.N,/DDR3/DDR_D2*%
X30900000Y-44000000D03*
%TO.P,U7,E14,DDR_DQ6*%
%TO.N,/DDR3/DDR_D6*%
X30900000Y-43200000D03*
%TO.P,U7,E15,DDR_DQ7*%
%TO.N,/DDR3/DDR_D7*%
X30900000Y-42400000D03*
%TO.P,U7,E16,DDR_A5*%
%TO.N,/DDR3/DDR_A5*%
X30900000Y-41600000D03*
%TO.P,U7,E17,DDR_RESETN*%
%TO.N,/DDR3/DDR_RESETN*%
X30900000Y-40800000D03*
%TO.P,U7,F1,PG10*%
%TO.N,unconnected-(U7E-PG10-PadF1)*%
X31700000Y-53600000D03*
%TO.P,U7,F2,PG5*%
%TO.N,unconnected-(U7E-PG5-PadF2)*%
X31700000Y-52800000D03*
%TO.P,U7,F3,PG8*%
%TO.N,unconnected-(U7E-PG8-PadF3)*%
X31700000Y-52000000D03*
%TO.P,U7,F4,PH2*%
%TO.N,unconnected-(U7E-PH2-PadF4)*%
X31700000Y-51200000D03*
%TO.P,U7,F5,PH8*%
%TO.N,unconnected-(U7E-PH8-PadF5)*%
X31700000Y-50400000D03*
%TO.P,U7,F6,VDDCPU*%
%TO.N,1V25_CORE*%
X31700000Y-49600000D03*
%TO.P,U7,F7,VDD*%
%TO.N,3V3_VDD*%
X31700000Y-48800000D03*
%TO.P,U7,F8,VDDCPU*%
%TO.N,1V25_CORE*%
X31700000Y-48000000D03*
%TO.P,U7,F9,VDDCPU*%
X31700000Y-47200000D03*
%TO.P,U7,F10,VDD*%
%TO.N,3V3_VDD*%
X31700000Y-46400000D03*
%TO.P,U7,F11,VDD*%
X31700000Y-45600000D03*
%TO.P,U7,F12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X31700000Y-44800000D03*
%TO.P,U7,F13,VSS*%
%TO.N,GND*%
X31700000Y-44000000D03*
%TO.P,U7,F14,DDR_A13*%
%TO.N,/DDR3/DDR_A13*%
X31700000Y-43200000D03*
%TO.P,U7,F15,VSS*%
%TO.N,GND*%
X31700000Y-42400000D03*
%TO.P,U7,F16,DDR_A9*%
%TO.N,/DDR3/DDR_A9*%
X31700000Y-41600000D03*
%TO.P,U7,F17,DDR_A2*%
%TO.N,/DDR3/DDR_A2*%
X31700000Y-40800000D03*
%TO.P,U7,G1,PF9*%
%TO.N,unconnected-(U7E-PF9-PadG1)*%
X32500000Y-53600000D03*
%TO.P,U7,G2,PF6*%
%TO.N,unconnected-(U7E-PF6-PadG2)*%
X32500000Y-52800000D03*
%TO.P,U7,G3,PF10*%
%TO.N,unconnected-(U7E-PF10-PadG3)*%
X32500000Y-52000000D03*
%TO.P,U7,G4,PG15*%
%TO.N,unconnected-(U7E-PG15-PadG4)*%
X32500000Y-51200000D03*
%TO.P,U7,G5,PF8*%
%TO.N,unconnected-(U7E-PF8-PadG5)*%
X32500000Y-50400000D03*
%TO.P,U7,G6,VDD*%
%TO.N,3V3_VDD*%
X32500000Y-49600000D03*
%TO.P,U7,G7,VSS*%
%TO.N,GND*%
X32500000Y-48800000D03*
%TO.P,U7,G8,VSS*%
X32500000Y-48000000D03*
%TO.P,U7,G9,VSS*%
X32500000Y-47200000D03*
%TO.P,U7,G10,VSS*%
X32500000Y-46400000D03*
%TO.P,U7,G11,VSS*%
X32500000Y-45600000D03*
%TO.P,U7,G12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X32500000Y-44800000D03*
%TO.P,U7,G13,DDR_BA2*%
%TO.N,/DDR3/DDR_BA2*%
X32500000Y-44000000D03*
%TO.P,U7,G14,DDR_A7*%
%TO.N,/DDR3/DDR_A7*%
X32500000Y-43200000D03*
%TO.P,U7,G15,DDR_A3*%
%TO.N,/DDR3/DDR_A3*%
X32500000Y-42400000D03*
%TO.P,U7,G16,DDR_A0*%
%TO.N,/DDR3/DDR_A0*%
X32500000Y-41600000D03*
%TO.P,U7,G17,DDR_BA0*%
%TO.N,/DDR3/DDR_BA0*%
X32500000Y-40800000D03*
%TO.P,U7,H1,PH11*%
%TO.N,unconnected-(U7E-PH11-PadH1)*%
X33300000Y-53600000D03*
%TO.P,U7,H2,PI3*%
%TO.N,unconnected-(U7E-PI3-PadH2)*%
X33300000Y-52800000D03*
%TO.P,U7,H3,PH7*%
%TO.N,unconnected-(U7E-PH7-PadH3)*%
X33300000Y-52000000D03*
%TO.P,U7,H4,PB2*%
%TO.N,unconnected-(U7D-PB2-PadH4)*%
X33300000Y-51200000D03*
%TO.P,U7,H5,PE4*%
%TO.N,unconnected-(U7E-PE4-PadH5)*%
X33300000Y-50400000D03*
%TO.P,U7,H6,VDDCPU*%
%TO.N,1V25_CORE*%
X33300000Y-49600000D03*
%TO.P,U7,H7,VSS*%
%TO.N,GND*%
X33300000Y-48800000D03*
%TO.P,U7,H8,VDDCORE*%
%TO.N,1V25_CORE*%
X33300000Y-48000000D03*
%TO.P,U7,H9,VDDCORE*%
X33300000Y-47200000D03*
%TO.P,U7,H10,VDDCORE*%
X33300000Y-46400000D03*
%TO.P,U7,H11,VSS*%
%TO.N,GND*%
X33300000Y-45600000D03*
%TO.P,U7,H12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X33300000Y-44800000D03*
%TO.P,U7,H13,DDR_WEN*%
%TO.N,/DDR3/DDR_WEN*%
X33300000Y-44000000D03*
%TO.P,U7,H14,VSS*%
%TO.N,GND*%
X33300000Y-43200000D03*
%TO.P,U7,H15,DDR_ODT*%
%TO.N,/DDR3/DDR_ODT*%
X33300000Y-42400000D03*
%TO.P,U7,H16,DDR_CSN*%
%TO.N,/DDR3/DDR_CSN*%
X33300000Y-41600000D03*
%TO.P,U7,H17,DDR_RASN*%
%TO.N,/DDR3/DDR_RASN*%
X33300000Y-40800000D03*
%TO.P,U7,J1,PD13*%
%TO.N,unconnected-(U7D-PD13-PadJ1)*%
X34100000Y-53600000D03*
%TO.P,U7,J2,VBAT*%
%TO.N,/POWER/VBAT*%
X34100000Y-52800000D03*
%TO.P,U7,J3,PI2*%
%TO.N,unconnected-(U7E-PI2-PadJ3)*%
X34100000Y-52000000D03*
%TO.P,U7,J4,VSS_PLL*%
%TO.N,GND*%
X34100000Y-51200000D03*
%TO.P,U7,J5,VDD_PLL*%
%TO.N,3V3_VDD*%
X34100000Y-50400000D03*
%TO.P,U7,J6,VDDCPU*%
%TO.N,1V25_CORE*%
X34100000Y-49600000D03*
%TO.P,U7,J7,VSS*%
%TO.N,GND*%
X34100000Y-48800000D03*
%TO.P,U7,J8,VDDCORE*%
%TO.N,1V25_CORE*%
X34100000Y-48000000D03*
%TO.P,U7,J9,VSS*%
%TO.N,GND*%
X34100000Y-47200000D03*
%TO.P,U7,J10,VDDCORE*%
%TO.N,1V25_CORE*%
X34100000Y-46400000D03*
%TO.P,U7,J11,VSS*%
%TO.N,GND*%
X34100000Y-45600000D03*
%TO.P,U7,J12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X34100000Y-44800000D03*
%TO.P,U7,J13,VDDCORE*%
%TO.N,1V25_CORE*%
X34100000Y-44000000D03*
%TO.P,U7,J14,DDR_A10*%
%TO.N,/DDR3/DDR_A10*%
X34100000Y-43200000D03*
%TO.P,U7,J15,DDR_CASN*%
%TO.N,/DDR3/DDR_CASN*%
X34100000Y-42400000D03*
%TO.P,U7,J16,DDR_CLKP*%
%TO.N,/DDR3/DDR_CLK_P*%
X34100000Y-41600000D03*
%TO.P,U7,J17,DDR_CLKN*%
%TO.N,/DDR3/DDR_CLK_N*%
X34100000Y-40800000D03*
%TO.P,U7,K1,PC14*%
%TO.N,unconnected-(U7D-PC14-PadK1)*%
X34900000Y-53600000D03*
%TO.P,U7,K2,PC15*%
%TO.N,unconnected-(U7D-PC15-PadK2)*%
X34900000Y-52800000D03*
%TO.P,U7,K3,VSS*%
%TO.N,GND*%
X34900000Y-52000000D03*
%TO.P,U7,K4,PC13*%
%TO.N,unconnected-(U7D-PC13-PadK4)*%
X34900000Y-51200000D03*
%TO.P,U7,K5,PI1*%
%TO.N,unconnected-(U7E-PI1-PadK5)*%
X34900000Y-50400000D03*
%TO.P,U7,K6,VDD*%
%TO.N,3V3_VDD*%
X34900000Y-49600000D03*
%TO.P,U7,K7,VSS*%
%TO.N,GND*%
X34900000Y-48800000D03*
%TO.P,U7,K8,VDDCORE*%
%TO.N,1V25_CORE*%
X34900000Y-48000000D03*
%TO.P,U7,K9,VDDCORE*%
X34900000Y-47200000D03*
%TO.P,U7,K10,VDDCORE*%
X34900000Y-46400000D03*
%TO.P,U7,K11,VSS*%
%TO.N,GND*%
X34900000Y-45600000D03*
%TO.P,U7,K12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X34900000Y-44800000D03*
%TO.P,U7,K13,DDR_A11*%
%TO.N,/DDR3/DDR_A11*%
X34900000Y-44000000D03*
%TO.P,U7,K14,DDR_CKE*%
%TO.N,/DDR3/DDR_CKE*%
X34900000Y-43200000D03*
%TO.P,U7,K15,DDR_A1*%
%TO.N,/DDR3/DDR_A1*%
X34900000Y-42400000D03*
%TO.P,U7,K16,DDR_A15*%
%TO.N,/DDR3/DDR_A15*%
X34900000Y-41600000D03*
%TO.P,U7,K17,DDR_A12*%
%TO.N,/DDR3/DDR_A12*%
X34900000Y-40800000D03*
%TO.P,U7,L1,PE2*%
%TO.N,unconnected-(U7E-PE2-PadL1)*%
X35700000Y-53600000D03*
%TO.P,U7,L2,PF4*%
%TO.N,unconnected-(U7E-PF4-PadL2)*%
X35700000Y-52800000D03*
%TO.P,U7,L3,PH6*%
%TO.N,unconnected-(U7E-PH6-PadL3)*%
X35700000Y-52000000D03*
%TO.P,U7,L4,PI0*%
%TO.N,unconnected-(U7E-PI0-PadL4)*%
X35700000Y-51200000D03*
%TO.P,U7,L5,PG3*%
%TO.N,unconnected-(U7E-PG3-PadL5)*%
X35700000Y-50400000D03*
%TO.P,U7,L6,VDD*%
%TO.N,3V3_VDD*%
X35700000Y-49600000D03*
%TO.P,U7,L7,VSS*%
%TO.N,GND*%
X35700000Y-48800000D03*
%TO.P,U7,L8,VSS*%
X35700000Y-48000000D03*
%TO.P,U7,L9,VSS*%
X35700000Y-47200000D03*
%TO.P,U7,L10,VSS*%
X35700000Y-46400000D03*
%TO.P,U7,L11,VSS*%
X35700000Y-45600000D03*
%TO.P,U7,L12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X35700000Y-44800000D03*
%TO.P,U7,L13,DDR_ATO*%
%TO.N,unconnected-(U7B-DDR_ATO-PadL13)*%
X35700000Y-44000000D03*
%TO.P,U7,L14,DDR_DTO0*%
%TO.N,unconnected-(U7B-DDR_DTO0-PadL14)*%
X35700000Y-43200000D03*
%TO.P,U7,L15,DDR_A8*%
%TO.N,/DDR3/DDR_A8*%
X35700000Y-42400000D03*
%TO.P,U7,L16,DDR_BA1*%
%TO.N,/DDR3/DDR_BA1*%
X35700000Y-41600000D03*
%TO.P,U7,L17,DDR_A14*%
%TO.N,/DDR3/DDR_A14*%
X35700000Y-40800000D03*
%TO.P,U7,M1,PF7*%
%TO.N,unconnected-(U7E-PF7-PadM1)*%
X36500000Y-53600000D03*
%TO.P,U7,M2,PA8*%
%TO.N,unconnected-(U7D-PA8-PadM2)*%
X36500000Y-52800000D03*
%TO.P,U7,M3,PG11*%
%TO.N,unconnected-(U7E-PG11-PadM3)*%
X36500000Y-52000000D03*
%TO.P,U7,M4,VDD_ANA*%
%TO.N,3V3_VDD*%
X36500000Y-51200000D03*
%TO.P,U7,M5,VSS_ANA*%
%TO.N,GND*%
X36500000Y-50400000D03*
%TO.P,U7,M6,VDD*%
%TO.N,3V3_VDD*%
X36500000Y-49600000D03*
%TO.P,U7,M7,VDD*%
X36500000Y-48800000D03*
%TO.P,U7,M8,VDD*%
X36500000Y-48000000D03*
%TO.P,U7,M9,VDD*%
X36500000Y-47200000D03*
%TO.P,U7,M10,VDD*%
X36500000Y-46400000D03*
%TO.P,U7,M11,VDD*%
X36500000Y-45600000D03*
%TO.P,U7,M12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X36500000Y-44800000D03*
%TO.P,U7,M13,DDR_VREF*%
%TO.N,/DDR3/DDR_VREF*%
X36500000Y-44000000D03*
%TO.P,U7,M14,DDR_A4*%
%TO.N,/DDR3/DDR_A4*%
X36500000Y-43200000D03*
%TO.P,U7,M15,VSS*%
%TO.N,GND*%
X36500000Y-42400000D03*
%TO.P,U7,M16,DDR_DTO1*%
%TO.N,unconnected-(U7B-DDR_DTO1-PadM16)*%
X36500000Y-41600000D03*
%TO.P,U7,M17,DDR_A6*%
%TO.N,/DDR3/DDR_A6*%
X36500000Y-40800000D03*
%TO.P,U7,N1,PE6*%
%TO.N,unconnected-(U7E-PE6-PadN1)*%
X37300000Y-53600000D03*
%TO.P,U7,N2,PG1*%
%TO.N,unconnected-(U7E-PG1-PadN2)*%
X37300000Y-52800000D03*
%TO.P,U7,N3,PD7*%
%TO.N,unconnected-(U7D-PD7-PadN3)*%
X37300000Y-52000000D03*
%TO.P,U7,N4,VSS*%
%TO.N,GND*%
X37300000Y-51200000D03*
%TO.P,U7,N5,PB11*%
%TO.N,unconnected-(U7D-PB11-PadN5)*%
X37300000Y-50400000D03*
%TO.P,U7,N6,PF13*%
%TO.N,unconnected-(U7E-PF13-PadN6)*%
X37300000Y-49600000D03*
%TO.P,U7,N7,VSSA*%
%TO.N,GND*%
X37300000Y-48800000D03*
%TO.P,U7,N8,PA3*%
%TO.N,unconnected-(U7D-PA3-PadN8)*%
X37300000Y-48000000D03*
%TO.P,U7,N9,NJTRST*%
%TO.N,unconnected-(U7C-NJTRST-PadN9)*%
X37300000Y-47200000D03*
%TO.P,U7,N10,VSS_USBHS*%
%TO.N,GND*%
X37300000Y-46400000D03*
%TO.P,U7,N11,VDDA1V1_REG*%
%TO.N,/POWER/VDDA1V1*%
X37300000Y-45600000D03*
%TO.P,U7,N12,VDDQ_DDR*%
%TO.N,1V35_DDR*%
X37300000Y-44800000D03*
%TO.P,U7,N13,PWR_LP*%
%TO.N,unconnected-(U7C-PWR_LP-PadN13)*%
X37300000Y-44000000D03*
%TO.P,U7,N14,DDR_DQM1*%
%TO.N,/DDR3/DDR_DQM1*%
X37300000Y-43200000D03*
%TO.P,U7,N15,DDR_DQ10*%
%TO.N,/DDR3/DDR_D10*%
X37300000Y-42400000D03*
%TO.P,U7,N16,DDR_DQ8*%
%TO.N,/DDR3/DDR_D8*%
X37300000Y-41600000D03*
%TO.P,U7,N17,DDR_ZQ*%
%TO.N,/DDR3/ZQ*%
X37300000Y-40800000D03*
%TO.P,U7,P1,PH0*%
%TO.N,unconnected-(U7E-PH0-PadP1)*%
X38100000Y-53600000D03*
%TO.P,U7,P2,PH1*%
%TO.N,unconnected-(U7E-PH1-PadP2)*%
X38100000Y-52800000D03*
%TO.P,U7,P3,PA13*%
%TO.N,unconnected-(U7D-PA13-PadP3)*%
X38100000Y-52000000D03*
%TO.P,U7,P4,PF14*%
%TO.N,unconnected-(U7E-PF14-PadP4)*%
X38100000Y-51200000D03*
%TO.P,U7,P5,PA2*%
%TO.N,unconnected-(U7D-PA2-PadP5)*%
X38100000Y-50400000D03*
%TO.P,U7,P6,VREF-*%
%TO.N,GND*%
X38100000Y-49600000D03*
%TO.P,U7,P7,VDDA*%
%TO.N,3V3_VDD*%
X38100000Y-48800000D03*
%TO.P,U7,P8,PG13*%
%TO.N,unconnected-(U7E-PG13-PadP8)*%
X38100000Y-48000000D03*
%TO.P,U7,P9,PG14*%
%TO.N,unconnected-(U7E-PG14-PadP9)*%
X38100000Y-47200000D03*
%TO.P,U7,P10,VDD3V3_USBHS*%
%TO.N,/POWER/VDD3V3_USBHS*%
X38100000Y-46400000D03*
%TO.P,U7,P11,VSS*%
%TO.N,GND*%
X38100000Y-45600000D03*
%TO.P,U7,P12,PI5*%
%TO.N,unconnected-(U7E-PI5-PadP12)*%
X38100000Y-44800000D03*
%TO.P,U7,P13,VSS_PLL2*%
%TO.N,GND*%
X38100000Y-44000000D03*
%TO.P,U7,P14,PWR_ON*%
%TO.N,/MPU-IO/PWR_ON*%
X38100000Y-43200000D03*
%TO.P,U7,P15,DDR_DQ11*%
%TO.N,/DDR3/DDR_D11*%
X38100000Y-42400000D03*
%TO.P,U7,P16,DDR_DQ13*%
%TO.N,/DDR3/DDR_D13*%
X38100000Y-41600000D03*
%TO.P,U7,P17,DDR_DQ9*%
%TO.N,/DDR3/DDR_D9*%
X38100000Y-40800000D03*
%TO.P,U7,R1,PG2*%
%TO.N,unconnected-(U7E-PG2-PadR1)*%
X38900000Y-53600000D03*
%TO.P,U7,R2,PH3*%
%TO.N,unconnected-(U7E-PH3-PadR2)*%
X38900000Y-52800000D03*
%TO.P,U7,R3,PWR_CPU_ON*%
%TO.N,unconnected-(U7E-PWR_CPU_ON-PadR3)*%
X38900000Y-52000000D03*
%TO.P,U7,R4,PA1*%
%TO.N,unconnected-(U7D-PA1-PadR4)*%
X38900000Y-51200000D03*
%TO.P,U7,R5,VSS*%
%TO.N,GND*%
X38900000Y-50400000D03*
%TO.P,U7,R6,VREF+*%
%TO.N,/POWER/VREF+*%
X38900000Y-49600000D03*
%TO.P,U7,R7,PC5*%
%TO.N,unconnected-(U7D-PC5-PadR7)*%
X38900000Y-48800000D03*
%TO.P,U7,R8,VSS*%
%TO.N,GND*%
X38900000Y-48000000D03*
%TO.P,U7,R9,VDD*%
%TO.N,3V3_VDD*%
X38900000Y-47200000D03*
%TO.P,U7,R10,PF15*%
%TO.N,unconnected-(U7E-PF15-PadR10)*%
X38900000Y-46400000D03*
%TO.P,U7,R11,VDDA1V8_REG*%
%TO.N,/POWER/VDDA1V8*%
X38900000Y-45600000D03*
%TO.P,U7,R12,PI6*%
%TO.N,unconnected-(U7E-PI6-PadR12)*%
X38900000Y-44800000D03*
%TO.P,U7,R13,VDD_PLL2*%
%TO.N,3V3_VDD*%
X38900000Y-44000000D03*
%TO.P,U7,R14,PH5*%
%TO.N,unconnected-(U7E-PH5-PadR14)*%
X38900000Y-43200000D03*
%TO.P,U7,R15,DDR_DQ12*%
%TO.N,/DDR3/DDR_D12*%
X38900000Y-42400000D03*
%TO.P,U7,R16,DDR_DQS1N*%
%TO.N,/DDR3/DDR_DQS1N*%
X38900000Y-41600000D03*
%TO.P,U7,R17,DDR_DQS1P*%
%TO.N,/DDR3/DDR_DQS1P*%
X38900000Y-40800000D03*
%TO.P,U7,T1,PG12*%
%TO.N,unconnected-(U7E-PG12-PadT1)*%
X39700000Y-53600000D03*
%TO.P,U7,T2,PA11*%
%TO.N,unconnected-(U7D-PA11-PadT2)*%
X39700000Y-52800000D03*
%TO.P,U7,T3,PC0*%
%TO.N,unconnected-(U7D-PC0-PadT3)*%
X39700000Y-52000000D03*
%TO.P,U7,T4,PF12*%
%TO.N,unconnected-(U7E-PF12-PadT4)*%
X39700000Y-51200000D03*
%TO.P,U7,T5,PC3*%
%TO.N,unconnected-(U7D-PC3-PadT5)*%
X39700000Y-50400000D03*
%TO.P,U7,T6,PF11*%
%TO.N,unconnected-(U7E-PF11-PadT6)*%
X39700000Y-49600000D03*
%TO.P,U7,T7,PB1*%
%TO.N,unconnected-(U7D-PB1-PadT7)*%
X39700000Y-48800000D03*
%TO.P,U7,T8,PA6*%
%TO.N,unconnected-(U7D-PA6-PadT8)*%
X39700000Y-48000000D03*
%TO.P,U7,T9,PE5*%
%TO.N,unconnected-(U7E-PE5-PadT9)*%
X39700000Y-47200000D03*
%TO.P,U7,T10,PDR_ON*%
%TO.N,unconnected-(U7E-PDR_ON-PadT10)*%
X39700000Y-46400000D03*
%TO.P,U7,T11,USB_DP2*%
%TO.N,unconnected-(U7C-USB_DP2-PadT11)*%
X39700000Y-45600000D03*
%TO.P,U7,T12,PA14*%
%TO.N,unconnected-(U7D-PA14-PadT12)*%
X39700000Y-44800000D03*
%TO.P,U7,T13,USB_DP1*%
%TO.N,unconnected-(U7C-USB_DP1-PadT13)*%
X39700000Y-44000000D03*
%TO.P,U7,T14,BYPASS_REG1V8*%
%TO.N,GND*%
X39700000Y-43200000D03*
%TO.P,U7,T15,PH4*%
%TO.N,unconnected-(U7E-PH4-PadT15)*%
X39700000Y-42400000D03*
%TO.P,U7,T16,DDR_DQ15*%
%TO.N,/DDR3/DDR_D15*%
X39700000Y-41600000D03*
%TO.P,U7,T17,DDR_DQ14*%
%TO.N,/DDR3/DDR_D14*%
X39700000Y-40800000D03*
%TO.P,U7,U1,VSS*%
%TO.N,GND*%
X40500000Y-53600000D03*
%TO.P,U7,U2,PA7*%
%TO.N,unconnected-(U7D-PA7-PadU2)*%
X40500000Y-52800000D03*
%TO.P,U7,U3,PA0*%
%TO.N,unconnected-(U7D-PA0-PadU3)*%
X40500000Y-52000000D03*
%TO.P,U7,U4,PA5*%
%TO.N,unconnected-(U7D-PA5-PadU4)*%
X40500000Y-51200000D03*
%TO.P,U7,U5,PA4*%
%TO.N,unconnected-(U7D-PA4-PadU5)*%
X40500000Y-50400000D03*
%TO.P,U7,U6,PC4*%
%TO.N,unconnected-(U7D-PC4-PadU6)*%
X40500000Y-49600000D03*
%TO.P,U7,U7,PB0*%
%TO.N,unconnected-(U7D-PB0-PadU7)*%
X40500000Y-48800000D03*
%TO.P,U7,U8,PC1*%
%TO.N,unconnected-(U7D-PC1-PadU8)*%
X40500000Y-48000000D03*
%TO.P,U7,U9,PC2*%
%TO.N,unconnected-(U7D-PC2-PadU9)*%
X40500000Y-47200000D03*
%TO.P,U7,U10,NRST*%
%TO.N,/MPU-IO/NRST*%
X40500000Y-46400000D03*
%TO.P,U7,U11,USB_DM2*%
%TO.N,unconnected-(U7C-USB_DM2-PadU11)*%
X40500000Y-45600000D03*
%TO.P,U7,U12,USB_RREF*%
%TO.N,unconnected-(U7C-USB_RREF-PadU12)*%
X40500000Y-44800000D03*
%TO.P,U7,U13,USB_DM1*%
%TO.N,unconnected-(U7C-USB_DM1-PadU13)*%
X40500000Y-44000000D03*
%TO.P,U7,U14,PI4*%
%TO.N,unconnected-(U7E-PI4-PadU14)*%
X40500000Y-43200000D03*
%TO.P,U7,U15,PA10*%
%TO.N,unconnected-(U7D-PA10-PadU15)*%
X40500000Y-42400000D03*
%TO.P,U7,U16,PI7*%
%TO.N,unconnected-(U7E-PI7-PadU16)*%
X40500000Y-41600000D03*
%TO.P,U7,U17,VSS*%
%TO.N,GND*%
X40500000Y-40800000D03*
%TD*%
D12*
%TO.P,S2,1,COM*%
%TO.N,/MPU-IO/NRST*%
X39200000Y-32775000D03*
%TO.P,S2,2,NO*%
%TO.N,GND*%
X39200000Y-28625000D03*
%TD*%
D13*
%TO.P,U6,1,VDD2A*%
%TO.N,unconnected-(U6-VDD2A-Pad1)*%
X16762500Y-46100000D03*
%TO.P,U6,2,LED2/~{INTSEL}*%
%TO.N,unconnected-(U6-LED2{slash}~{INTSEL}-Pad2)*%
X16762500Y-46600000D03*
%TO.P,U6,3,LED1/REGOFF*%
%TO.N,unconnected-(U6-LED1{slash}REGOFF-Pad3)*%
X16762500Y-47100000D03*
%TO.P,U6,4,XTAL2*%
%TO.N,unconnected-(U6-XTAL2-Pad4)*%
X16762500Y-47600000D03*
%TO.P,U6,5,XTAL1/CLKIN*%
%TO.N,unconnected-(U6-XTAL1{slash}CLKIN-Pad5)*%
X16762500Y-48100000D03*
%TO.P,U6,6,VDDCR*%
%TO.N,unconnected-(U6-VDDCR-Pad6)*%
X16762500Y-48600000D03*
D14*
%TO.P,U6,7,RXD1/MODE1*%
%TO.N,unconnected-(U6-RXD1{slash}MODE1-Pad7)*%
X17500000Y-49337500D03*
%TO.P,U6,8,RXD0/MODE0*%
%TO.N,unconnected-(U6-RXD0{slash}MODE0-Pad8)*%
X18000000Y-49337500D03*
%TO.P,U6,9,VDDIO*%
%TO.N,unconnected-(U6-VDDIO-Pad9)*%
X18500000Y-49337500D03*
%TO.P,U6,10,RXER/PHYAD0*%
%TO.N,unconnected-(U6-RXER{slash}PHYAD0-Pad10)*%
X19000000Y-49337500D03*
%TO.P,U6,11,CRS_DV/MODE2*%
%TO.N,unconnected-(U6-CRS_DV{slash}MODE2-Pad11)*%
X19500000Y-49337500D03*
%TO.P,U6,12,MDIO*%
%TO.N,unconnected-(U6-MDIO-Pad12)*%
X20000000Y-49337500D03*
D13*
%TO.P,U6,13,MDC*%
%TO.N,unconnected-(U6-MDC-Pad13)*%
X20737500Y-48600000D03*
%TO.P,U6,14,~{INT}/REFCLKO*%
%TO.N,unconnected-(U6-~{INT}{slash}REFCLKO-Pad14)*%
X20737500Y-48100000D03*
%TO.P,U6,15,~{RST}*%
%TO.N,unconnected-(U6-~{RST}-Pad15)*%
X20737500Y-47600000D03*
%TO.P,U6,16,TXEN*%
%TO.N,unconnected-(U6-TXEN-Pad16)*%
X20737500Y-47100000D03*
%TO.P,U6,17,TXD0*%
%TO.N,unconnected-(U6-TXD0-Pad17)*%
X20737500Y-46600000D03*
%TO.P,U6,18,TXD1*%
%TO.N,unconnected-(U6-TXD1-Pad18)*%
X20737500Y-46100000D03*
D14*
%TO.P,U6,19,VDD1A*%
%TO.N,unconnected-(U6-VDD1A-Pad19)*%
X20000000Y-45362500D03*
%TO.P,U6,20,TXN*%
%TO.N,unconnected-(U6-TXN-Pad20)*%
X19500000Y-45362500D03*
%TO.P,U6,21,TXP*%
%TO.N,unconnected-(U6-TXP-Pad21)*%
X19000000Y-45362500D03*
%TO.P,U6,22,RXN*%
%TO.N,unconnected-(U6-RXN-Pad22)*%
X18500000Y-45362500D03*
%TO.P,U6,23,RXP*%
%TO.N,unconnected-(U6-RXP-Pad23)*%
X18000000Y-45362500D03*
%TO.P,U6,24,RBIAS*%
%TO.N,unconnected-(U6-RBIAS-Pad24)*%
X17500000Y-45362500D03*
D15*
%TO.P,U6,25,VSS*%
%TO.N,unconnected-(U6-VSS-Pad25)*%
X18750000Y-47350000D03*
%TD*%
D16*
%TO.P,U8,1,~{CS}*%
%TO.N,unconnected-(U8-~{CS}-Pad1)*%
X68800000Y-38705000D03*
%TO.P,U8,2,DO/IO1*%
%TO.N,unconnected-(U8-DO{slash}IO1-Pad2)*%
X68800000Y-37435000D03*
%TO.P,U8,3,~{WP}/IO2*%
%TO.N,unconnected-(U8-~{WP}{slash}IO2-Pad3)*%
X68800000Y-36165000D03*
%TO.P,U8,4,GND*%
%TO.N,unconnected-(U8-GND-Pad4)*%
X68800000Y-34895000D03*
%TO.P,U8,5,DI/IO0*%
%TO.N,unconnected-(U8-DI{slash}IO0-Pad5)*%
X61000000Y-34895000D03*
%TO.P,U8,6,CLK*%
%TO.N,unconnected-(U8-CLK-Pad6)*%
X61000000Y-36165000D03*
%TO.P,U8,7,~{HOLD}/~{RESET}/IO3*%
%TO.N,unconnected-(U8-~{HOLD}{slash}~{RESET}{slash}IO3-Pad7)*%
X61000000Y-37435000D03*
%TO.P,U8,8,VCC*%
%TO.N,unconnected-(U8-VCC-Pad8)*%
X61000000Y-38705000D03*
D17*
%TO.P,U8,9,EP*%
%TO.N,unconnected-(U8-EP-Pad9)*%
X64900000Y-36800000D03*
%TD*%
D12*
%TO.P,S1,1,COM*%
%TO.N,unconnected-(S1-COM-Pad1)*%
X39200000Y-26025000D03*
%TO.P,S1,2,NO*%
%TO.N,unconnected-(S1-NO-Pad2)*%
X39200000Y-21875000D03*
%TD*%
D18*
%TO.P,U1,*%
%TO.N,*%
X15307328Y-15308537D03*
X39486338Y-15314455D03*
D19*
%TO.P,U1,1,1*%
%TO.N,unconnected-(U1-Pad1)*%
X15700000Y-61802500D03*
%TO.P,U1,3,3*%
%TO.N,unconnected-(U1-Pad3)*%
X16500000Y-61802500D03*
%TO.P,U1,5,5*%
%TO.N,unconnected-(U1-Pad5)*%
X17300000Y-61802500D03*
%TO.P,U1,7,7*%
%TO.N,unconnected-(U1-Pad7)*%
X18100000Y-61802500D03*
%TO.P,U1,9,9*%
%TO.N,unconnected-(U1-Pad9)*%
X18900000Y-61802500D03*
%TO.P,U1,11,11*%
%TO.N,unconnected-(U1-Pad11)*%
X19700000Y-61802500D03*
%TO.P,U1,13,13*%
%TO.N,unconnected-(U1-Pad13)*%
X20500000Y-61802500D03*
%TO.P,U1,15,15*%
%TO.N,unconnected-(U1-Pad15)*%
X21300000Y-61802500D03*
%TO.P,U1,17,17*%
%TO.N,unconnected-(U1-Pad17)*%
X25300000Y-61802500D03*
%TO.P,U1,19,19*%
%TO.N,unconnected-(U1-Pad19)*%
X26100000Y-61802500D03*
%TO.P,U1,21,21*%
%TO.N,unconnected-(U1-Pad21)*%
X26900000Y-61802500D03*
%TO.P,U1,23,23*%
%TO.N,unconnected-(U1-Pad23)*%
X27700000Y-61802500D03*
%TO.P,U1,25,25*%
%TO.N,unconnected-(U1-Pad25)*%
X28500000Y-61802500D03*
%TO.P,U1,27,27*%
%TO.N,unconnected-(U1-Pad27)*%
X29300000Y-61802500D03*
%TO.P,U1,29,29*%
%TO.N,unconnected-(U1-Pad29)*%
X30100000Y-61802500D03*
%TO.P,U1,31,31*%
%TO.N,unconnected-(U1-Pad31)*%
X30900000Y-61802500D03*
%TO.P,U1,33,33*%
%TO.N,unconnected-(U1-Pad33)*%
X31700000Y-61802500D03*
%TO.P,U1,35,35*%
%TO.N,unconnected-(U1-Pad35)*%
X32500000Y-61802500D03*
%TO.P,U1,37,37*%
%TO.N,unconnected-(U1-Pad37)*%
X33300000Y-61802500D03*
%TO.P,U1,39,39*%
%TO.N,unconnected-(U1-Pad39)*%
X34100000Y-61802500D03*
%TO.P,U1,41,41*%
%TO.N,unconnected-(U1-Pad41)*%
X34900000Y-61802500D03*
%TO.P,U1,43,43*%
%TO.N,unconnected-(U1-Pad43)*%
X35700000Y-61802500D03*
%TO.P,U1,45,45*%
%TO.N,unconnected-(U1-Pad45)*%
X36500000Y-61802500D03*
%TO.P,U1,47,47*%
%TO.N,unconnected-(U1-Pad47)*%
X37300000Y-61802500D03*
%TO.P,U1,49,49*%
%TO.N,unconnected-(U1-Pad49)*%
X38100000Y-61802500D03*
%TO.P,U1,51,51*%
%TO.N,unconnected-(U1-Pad51)*%
X38900000Y-61802500D03*
%TD*%
D20*
%TO.N,/DDR3/DDR_VREF*%
X28000000Y-26900000D03*
%TO.N,1V35_DDR*%
X28950000Y-26700000D03*
%TO.N,GND*%
X29750000Y-28300000D03*
X38500000Y-45200000D03*
X32900000Y-42800000D03*
X31300000Y-42000000D03*
X34600000Y-20600000D03*
X36900000Y-42000000D03*
X27950000Y-26300000D03*
X35800000Y-30300000D03*
X27950000Y-23900000D03*
X35800000Y-31900000D03*
X27950000Y-22300000D03*
X36150000Y-25500000D03*
X29750000Y-21900000D03*
X27400000Y-33500000D03*
X34550000Y-27500000D03*
X34550000Y-25100000D03*
X27950000Y-31900000D03*
X29700000Y-44400000D03*
X27150000Y-41600000D03*
X33750000Y-24300000D03*
X27950000Y-30300000D03*
X34550000Y-25900000D03*
X35800000Y-33500000D03*
X31300000Y-43600000D03*
X37700000Y-44400000D03*
X40100000Y-42800000D03*
X28950000Y-25100000D03*
%TO.N,1V35_DDR*%
X27950000Y-21500000D03*
X35800000Y-32700000D03*
X35800000Y-31100000D03*
X28950000Y-29100000D03*
X33900000Y-20600000D03*
X27950000Y-25500000D03*
X36150000Y-24700000D03*
X27950000Y-31100000D03*
X33750000Y-25900000D03*
X27950000Y-32700000D03*
X27950000Y-23100000D03*
X34550000Y-29100000D03*
X34550000Y-26700000D03*
X28950000Y-24300000D03*
%TO.N,/DDR3/DDR_VREF*%
X34550000Y-30700000D03*
%TO.N,/DDR3/DDR_CKE*%
X37750002Y-39500000D03*
X35300000Y-42800000D03*
%TO.N,/DDR3/DDR_D1*%
X31350000Y-25150000D03*
X28950000Y-42750000D03*
%TO.N,/DDR3/DDR_D13*%
X32370000Y-20220000D03*
X38500000Y-41200000D03*
%TO.N,/DDR3/DDR_D6*%
X29750000Y-25900000D03*
X30500000Y-42800000D03*
%TO.N,/DDR3/DDR_D3*%
X30000000Y-40100000D03*
X32050000Y-24450000D03*
%TO.N,/DDR3/DDR_DQS0N*%
X31850000Y-25573400D03*
X28923400Y-39150000D03*
%TO.N,/DDR3/DDR_DQS1N*%
X38048619Y-38201381D03*
X31114906Y-22388846D03*
%TO.N,/DDR3/DDR_D4*%
X28100000Y-42000000D03*
X30800000Y-27100000D03*
%TO.N,/DDR3/DDR_A4*%
X36000000Y-39050000D03*
X36900000Y-42800000D03*
%TO.N,/DDR3/DDR_A11*%
X34500000Y-37300000D03*
X35300000Y-43600000D03*
%TO.N,/DDR3/DDR_A1*%
X35300000Y-42000000D03*
X34250000Y-38300000D03*
%TO.N,/DDR3/DDR_DQS1P*%
X31612144Y-21891608D03*
X37551381Y-38698619D03*
%TO.N,/DDR3/DDR_D0*%
X30750000Y-24700000D03*
X28100000Y-41200000D03*
%TO.N,/DDR3/DDR_DQS0P*%
X29576600Y-39150000D03*
X31850000Y-26226600D03*
%TO.N,/DDR3/DDR_A13*%
X31300000Y-42800000D03*
%TO.N,/DDR3/DDR_ODT*%
X32900000Y-42000000D03*
%TO.N,/DDR3/DDR_DQM1*%
X28950000Y-23500000D03*
X37700000Y-43600000D03*
%TO.N,/DDR3/DDR_A7*%
X32100000Y-42800000D03*
%TO.N,/DDR3/DDR_D10*%
X38500000Y-42800000D03*
X32550000Y-21900000D03*
%TO.N,/DDR3/DDR_D12*%
X33350000Y-20010000D03*
X39300000Y-42800000D03*
%TO.N,/DDR3/DDR_BA2*%
X32100000Y-43600000D03*
%TO.N,/DDR3/DDR_D15*%
X30150000Y-20550000D03*
X41450000Y-42000000D03*
%TO.N,/DDR3/DDR_A10*%
X33350000Y-39050000D03*
X34500000Y-42800000D03*
%TO.N,/DDR3/DDR_D2*%
X28950000Y-25900000D03*
X30500000Y-43600000D03*
%TO.N,/DDR3/DDR_WEN*%
X32900000Y-43600000D03*
%TO.N,/DDR3/DDR_D8*%
X37700000Y-42000000D03*
X36100000Y-22300000D03*
%TO.N,/DDR3/DDR_A3*%
X32100000Y-42000000D03*
%TO.N,/DDR3/DDR_D5*%
X29700000Y-41200000D03*
X31950000Y-27000000D03*
%TO.N,/DDR3/DDR_D14*%
X34550000Y-21900000D03*
X39700000Y-39700000D03*
%TO.N,/DDR3/DDR_A8*%
X35300000Y-41200000D03*
X36100000Y-42000000D03*
%TO.N,/DDR3/DDR_D7*%
X33750000Y-26700000D03*
X30500000Y-42000000D03*
%TO.N,/DDR3/DDR_D9*%
X32750000Y-20950000D03*
X38400000Y-40000000D03*
%TO.N,/DDR3/DDR_DQM0*%
X29700000Y-43600000D03*
X32700000Y-24450000D03*
%TO.N,/DDR3/DDR_CASN*%
X33700000Y-42000000D03*
%TD*%
D21*
%TO.N,/DDR3/DDR_A8*%
X35300000Y-41200000D02*
X36050000Y-41200000D01*
X36050000Y-41200000D02*
X36150000Y-41100000D01*
X36150000Y-41100000D02*
X36150000Y-40500000D01*
X36150000Y-40500000D02*
X35222500Y-39572500D01*
X35222500Y-39572500D02*
X35222500Y-37172500D01*
X35222500Y-37172500D02*
X34150000Y-36100000D01*
X34150000Y-36100000D02*
X34150000Y-33500000D01*
%TO.N,/DDR3/DDR_A6*%
X36500000Y-40800000D02*
X36500000Y-40357052D01*
X36229250Y-33677802D02*
X36229250Y-33322198D01*
X36500000Y-40357052D02*
X35550000Y-39407052D01*
X35550000Y-38600000D02*
X35935000Y-38215000D01*
X35550000Y-39407052D02*
X35550000Y-38600000D01*
X35935000Y-38215000D02*
X35935000Y-37397746D01*
X35935000Y-37397746D02*
X35750000Y-37212746D01*
X35750000Y-37212746D02*
X35750000Y-34157052D01*
X35750000Y-34157052D02*
X36229250Y-33677802D01*
X36229250Y-33322198D02*
X36050000Y-33142948D01*
X36050000Y-33142948D02*
X36050000Y-33100000D01*
%TO.N,/DDR3/DDR_A4*%
X36000000Y-32300000D02*
X36050000Y-32300000D01*
X36050000Y-32300000D02*
X36350000Y-32600000D01*
X36650000Y-36850000D02*
X36200000Y-37300000D01*
X36350000Y-32600000D02*
X36350000Y-33080202D01*
X36200000Y-37435840D02*
X36192500Y-37443340D01*
X36350000Y-33080202D02*
X36650000Y-33380202D01*
X36650000Y-33380202D02*
X36650000Y-36850000D01*
X36200000Y-37300000D02*
X36200000Y-37435840D01*
X36192500Y-37443340D02*
X36192500Y-38857500D01*
X36192500Y-38857500D02*
X36000000Y-39050000D01*
D22*
%TO.N,/DDR3/DDR_VREF*%
X28550000Y-27100000D02*
X28200000Y-27100000D01*
X28200000Y-27100000D02*
X28000000Y-26900000D01*
%TO.N,1V35_DDR*%
X29350000Y-27100000D02*
X29000000Y-26750000D01*
%TO.N,GND*%
X29350000Y-27900000D02*
X29700000Y-28250000D01*
X33300000Y-45600000D02*
X34100000Y-45600000D01*
X32500000Y-48800000D02*
X32500000Y-48000000D01*
X34150000Y-23900000D02*
X33800000Y-24250000D01*
D23*
X34150000Y-26300000D02*
X34550000Y-25900000D01*
D22*
X32500000Y-45600000D02*
X32500000Y-46400000D01*
X38100000Y-44000000D02*
X37750000Y-44350000D01*
X36500000Y-42400000D02*
X36850000Y-42050000D01*
X28550000Y-31900000D02*
X27950000Y-31900000D01*
X35175000Y-21725000D02*
X34950000Y-21500000D01*
X32500000Y-45600000D02*
X33300000Y-45600000D01*
X35700000Y-48000000D02*
X35700000Y-48800000D01*
X31700000Y-44000000D02*
X31350000Y-43650000D01*
X35700000Y-48800000D02*
X34900000Y-48800000D01*
X30100000Y-44800000D02*
X29750000Y-44450000D01*
X34950000Y-25500000D02*
X34950000Y-26300000D01*
X35700000Y-46400000D02*
X35700000Y-47200000D01*
X34900000Y-48800000D02*
X34100000Y-48800000D01*
X32500000Y-48800000D02*
X33300000Y-48800000D01*
D23*
X34950000Y-25500000D02*
X36150000Y-25500000D01*
D22*
X34950000Y-31900000D02*
X35800000Y-31900000D01*
X27150000Y-41350000D02*
X27150000Y-41600000D01*
X29350000Y-24700000D02*
X28550000Y-24700000D01*
X27700000Y-40800000D02*
X27150000Y-41350000D01*
X34150000Y-27900000D02*
X34500000Y-27550000D01*
X32500000Y-47200000D02*
X32500000Y-46400000D01*
X34950000Y-22300000D02*
X35175000Y-22075000D01*
X35700000Y-47200000D02*
X35700000Y-48000000D01*
X32500000Y-48000000D02*
X32500000Y-47200000D01*
X35175000Y-22075000D02*
X35175000Y-21725000D01*
X35700000Y-45600000D02*
X35700000Y-46400000D01*
X31700000Y-42400000D02*
X31350000Y-42050000D01*
X34900000Y-45600000D02*
X35700000Y-45600000D01*
X27400000Y-33500000D02*
X28600000Y-33500000D01*
X28550000Y-30300000D02*
X27950000Y-30300000D01*
X30150000Y-22300000D02*
X29800000Y-21950000D01*
X29350000Y-24700000D02*
X29000000Y-25050000D01*
X39700000Y-43200000D02*
X40050000Y-42850000D01*
X34150000Y-26300000D02*
X34250000Y-26200000D01*
X33300000Y-48800000D02*
X34100000Y-48800000D01*
X34850000Y-26200000D02*
X34950000Y-26300000D01*
X28550000Y-23900000D02*
X27950000Y-23900000D01*
X34950000Y-20950000D02*
X34700000Y-20700000D01*
X35800000Y-30300000D02*
X34950000Y-30300000D01*
X34950000Y-26300000D02*
X34600000Y-25950000D01*
X34150000Y-24700000D02*
X34500000Y-25050000D01*
X28550000Y-22300000D02*
X27950000Y-22300000D01*
X28550000Y-26300000D02*
X27950000Y-26300000D01*
X33300000Y-43200000D02*
X32950000Y-42850000D01*
X35800000Y-33500000D02*
X34950000Y-33500000D01*
X34950000Y-21500000D02*
X34950000Y-20950000D01*
X34900000Y-45600000D02*
X34100000Y-45600000D01*
X38100000Y-45600000D02*
X38450000Y-45250000D01*
%TO.N,1V35_DDR*%
X34150000Y-28700000D02*
X34500000Y-29050000D01*
X29350000Y-22300000D02*
X28550000Y-21500000D01*
X28550000Y-23100000D02*
X29350000Y-22300000D01*
X28550000Y-32700000D02*
X27950000Y-32700000D01*
X34950000Y-31100000D02*
X35800000Y-31100000D01*
X29350000Y-23900000D02*
X29000000Y-24250000D01*
X34950000Y-23900000D02*
X34950000Y-24700000D01*
X28550000Y-23100000D02*
X27950000Y-23100000D01*
X34150000Y-21500000D02*
X34150000Y-20850000D01*
X34150000Y-20850000D02*
X33900000Y-20600000D01*
X34950000Y-23100000D02*
X34950000Y-23900000D01*
X28550000Y-25500000D02*
X27950000Y-25500000D01*
X28550000Y-31100000D02*
X27950000Y-31100000D01*
X34950000Y-32700000D02*
X35800000Y-32700000D01*
X29350000Y-28700000D02*
X29000000Y-29050000D01*
X34950000Y-27100000D02*
X34600000Y-26750000D01*
X33350000Y-26300000D02*
X33700000Y-25950000D01*
X34950000Y-24700000D02*
X36150000Y-24700000D01*
X28550000Y-21500000D02*
X27950000Y-21500000D01*
%TO.N,/DDR3/DDR_VREF*%
X34150000Y-30300000D02*
X34500000Y-30650000D01*
D24*
%TO.N,/DDR3/DDR_CLK_N*%
X32567290Y-28462450D02*
X31774900Y-29254840D01*
X34100000Y-40500000D02*
X34100000Y-40800000D01*
X31774900Y-29254840D02*
X31774900Y-38174900D01*
X33112450Y-28462450D02*
X32567290Y-28462450D01*
X33350000Y-28700000D02*
X33112450Y-28462450D01*
X31774900Y-38174900D02*
X34100000Y-40500000D01*
%TO.N,/DDR3/DDR_CLK_P*%
X31450000Y-29120260D02*
X31450000Y-38309480D01*
X33350000Y-27900000D02*
X33112450Y-28137550D01*
X32432710Y-28137550D02*
X31450000Y-29120260D01*
X33775100Y-40634580D02*
X33775100Y-41275100D01*
X33775100Y-41275100D02*
X34100000Y-41600000D01*
X31450000Y-38309480D02*
X33775100Y-40634580D01*
X33112450Y-28137550D02*
X32432710Y-28137550D01*
D21*
%TO.N,/DDR3/ZQ*%
X37550000Y-30700000D02*
X36700000Y-29850000D01*
X35500000Y-29900000D02*
X35250000Y-29900000D01*
X36700000Y-29850000D02*
X35550000Y-29850000D01*
X35550000Y-29850000D02*
X35500000Y-29900000D01*
X37300000Y-40800000D02*
X37300000Y-39950000D01*
D25*
X35250000Y-29900000D02*
X34550000Y-29900000D01*
D21*
X36750000Y-39400000D02*
X36750000Y-38150000D01*
D25*
X34550000Y-29900000D02*
X34150000Y-29500000D01*
D21*
X37300000Y-39950000D02*
X36750000Y-39400000D01*
X37550000Y-37350000D02*
X37550000Y-30700000D01*
X36750000Y-38150000D02*
X37550000Y-37350000D01*
%TO.N,/DDR3/DDR_CKE*%
X34950000Y-28700000D02*
X35600000Y-29350000D01*
X37050000Y-39200000D02*
X37350000Y-39500000D01*
X37050000Y-38450000D02*
X37050000Y-39200000D01*
X37350000Y-39500000D02*
X37750002Y-39500000D01*
X38100000Y-30550000D02*
X38100000Y-37400000D01*
X38100000Y-37400000D02*
X37050000Y-38450000D01*
X36900000Y-29350000D02*
X38100000Y-30550000D01*
D25*
X34900000Y-43200000D02*
X35300000Y-42800000D01*
D21*
X35600000Y-29350000D02*
X36900000Y-29350000D01*
%TO.N,/DDR3/DDR_D1*%
X31350000Y-25150000D02*
X31550000Y-24950000D01*
X28950000Y-42750000D02*
X28900000Y-42800000D01*
X31550000Y-24950000D02*
X32150000Y-24950000D01*
X29300000Y-42400000D02*
X28950000Y-42750000D01*
X32700000Y-25500000D02*
X33350000Y-25500000D01*
X32150000Y-24950000D02*
X32700000Y-25500000D01*
%TO.N,/DDR3/DDR_D13*%
X31019250Y-20120750D02*
X31019250Y-20560750D01*
X30619250Y-19960750D02*
X30619250Y-19280750D01*
X29350000Y-20495348D02*
X29350000Y-20450000D01*
X31179250Y-20720750D02*
X31259250Y-20720750D01*
X31419250Y-20120750D02*
X31419250Y-19960750D01*
X32270750Y-20120750D02*
X31979250Y-20120750D01*
X32370000Y-20220000D02*
X32270750Y-20120750D01*
X31419250Y-20560750D02*
X31419250Y-20120750D01*
X30379250Y-20120750D02*
X30459250Y-20120750D01*
X29819250Y-19960750D02*
X29819250Y-19280750D01*
X32059250Y-20120750D02*
X32270750Y-20120750D01*
X31579250Y-19120750D02*
X31659250Y-19120750D01*
X31019250Y-19280750D02*
X31019250Y-19960750D01*
X31419250Y-19960750D02*
X31419250Y-19280750D01*
X31819250Y-19280750D02*
X31819250Y-19960750D01*
X38100000Y-41600000D02*
X38500000Y-41200000D01*
X31979250Y-20120750D02*
X32059250Y-20120750D01*
X29340000Y-20440000D02*
X29658198Y-20121801D01*
X29979250Y-19120750D02*
X30059250Y-19120750D01*
X29350000Y-20450000D02*
X29340000Y-20440000D01*
X31019250Y-19960750D02*
X31019250Y-20120750D01*
X29658198Y-20121801D02*
X29659250Y-20120750D01*
X30219250Y-19280750D02*
X30219250Y-19960750D01*
X30779250Y-19120750D02*
X30859250Y-19120750D01*
X29350000Y-21500000D02*
X29350000Y-20495348D01*
X30859250Y-19120750D02*
G75*
G02*
X31019250Y-19280750I-50J-160050D01*
G01*
X30059250Y-19120750D02*
G75*
G02*
X30219250Y-19280750I-50J-160050D01*
G01*
X31419250Y-19280750D02*
G75*
G02*
X31579250Y-19120750I160050J-50D01*
G01*
X31019250Y-20560750D02*
G75*
G03*
X31179250Y-20720750I160050J50D01*
G01*
X29819250Y-19280750D02*
G75*
G02*
X29979250Y-19120750I160050J-50D01*
G01*
X30619250Y-19280750D02*
G75*
G02*
X30779250Y-19120750I160050J-50D01*
G01*
X29659250Y-20120750D02*
G75*
G03*
X29819250Y-19960750I-50J160050D01*
G01*
X31819250Y-19960750D02*
G75*
G03*
X31979250Y-20120750I160050J50D01*
G01*
X30459250Y-20120750D02*
G75*
G03*
X30619250Y-19960750I-50J160050D01*
G01*
X30219250Y-19960750D02*
G75*
G03*
X30379250Y-20120750I160050J50D01*
G01*
X31259250Y-20720750D02*
G75*
G03*
X31419250Y-20560750I-50J160050D01*
G01*
X31659250Y-19120750D02*
G75*
G02*
X31819250Y-19280750I-50J-160050D01*
G01*
%TO.N,/DDR3/DDR_D6*%
X29350000Y-26300000D02*
X29750000Y-25900000D01*
X30900000Y-43200000D02*
X30500000Y-42800000D01*
D25*
%TO.N,/DDR3/DDR_D3*%
X34150000Y-25500000D02*
X33750000Y-25100000D01*
X32132900Y-24450000D02*
X32050000Y-24450000D01*
X33750000Y-25100000D02*
X32782900Y-25100000D01*
X32782900Y-25100000D02*
X32132900Y-24450000D01*
D21*
%TO.N,/DDR3/DDR_BA1*%
X36850000Y-31500000D02*
X37000000Y-31650000D01*
X36900000Y-40050000D02*
X36900000Y-40200000D01*
X36450000Y-37900000D02*
X36450000Y-39600000D01*
D25*
X36500000Y-41150000D02*
X36050000Y-41600000D01*
X36750000Y-41150000D02*
X36500000Y-41150000D01*
X36900000Y-40200000D02*
X36900000Y-41000000D01*
D21*
X37000000Y-31650000D02*
X37000000Y-37350000D01*
X37000000Y-37350000D02*
X36450000Y-37900000D01*
D25*
X34550000Y-31500000D02*
X36100000Y-31500000D01*
X36050000Y-41600000D02*
X35700000Y-41600000D01*
X36900000Y-41000000D02*
X36750000Y-41150000D01*
D21*
X36100000Y-31500000D02*
X36850000Y-31500000D01*
X36450000Y-39600000D02*
X36900000Y-40050000D01*
D25*
X34150000Y-31100000D02*
X34550000Y-31500000D01*
D24*
%TO.N,/DDR3/DDR_DQS0N*%
X28975100Y-40295160D02*
X29087550Y-40182710D01*
X31685850Y-25737550D02*
X31850000Y-25573400D01*
X30150000Y-25500000D02*
X30387550Y-25737550D01*
X29300000Y-41600000D02*
X28975100Y-41275100D01*
X29087550Y-39314150D02*
X28923400Y-39150000D01*
X30387550Y-25737550D02*
X31685850Y-25737550D01*
X29087550Y-40182710D02*
X29087550Y-39314150D01*
X28975100Y-41275100D02*
X28975100Y-40295160D01*
%TO.N,/DDR3/DDR_DQS1N*%
X39224900Y-39645161D02*
X38048619Y-38468880D01*
X31382405Y-22388846D02*
X31856009Y-22862450D01*
X31856009Y-22862450D02*
X33112450Y-22862450D01*
X33112450Y-22862450D02*
X33350000Y-23100000D01*
X31114906Y-22388846D02*
X31382405Y-22388846D01*
X38048619Y-38468880D02*
X38048619Y-38201381D01*
X38900000Y-41600000D02*
X39224900Y-41275100D01*
X39224900Y-41275100D02*
X39224900Y-39645161D01*
D21*
%TO.N,/DDR3/DDR_D4*%
X28500000Y-41600000D02*
X28100000Y-42000000D01*
X30150000Y-27100000D02*
X30800000Y-27100000D01*
D25*
%TO.N,/DDR3/DDR_A4*%
X34150000Y-31900000D02*
X34550000Y-32300000D01*
X36500000Y-43200000D02*
X36900000Y-42800000D01*
X34550000Y-32300000D02*
X36000000Y-32300000D01*
%TO.N,/DDR3/DDR_A6*%
X34150000Y-32700000D02*
X34550000Y-33100000D01*
X34550000Y-33100000D02*
X36050000Y-33100000D01*
D21*
%TO.N,/DDR3/DDR_A11*%
X34250000Y-37300000D02*
X33750000Y-36800000D01*
X34500000Y-37300000D02*
X34250000Y-37300000D01*
D25*
X33750000Y-33100000D02*
X33750000Y-33900000D01*
D21*
X33750000Y-36800000D02*
X33750000Y-33900000D01*
D25*
X34900000Y-44000000D02*
X35300000Y-43600000D01*
X33350000Y-32700000D02*
X33750000Y-33100000D01*
D21*
%TO.N,/DDR3/DDR_A1*%
X34250000Y-38300000D02*
X32945750Y-36995750D01*
D25*
X34900000Y-42400000D02*
X35300000Y-42000000D01*
D21*
X32969500Y-32508804D02*
X32969500Y-32280500D01*
X32945750Y-36995750D02*
X32945750Y-32532554D01*
X32969500Y-32280500D02*
X33350000Y-31900000D01*
X32945750Y-32532554D02*
X32969500Y-32508804D01*
D24*
%TO.N,/DDR3/DDR_DQS1P*%
X33112450Y-22537550D02*
X33350000Y-22300000D01*
X31990587Y-22537550D02*
X33112450Y-22537550D01*
X31612144Y-21891608D02*
X31612144Y-22159107D01*
X38900000Y-40800000D02*
X38900000Y-39779739D01*
X31612144Y-22159107D02*
X31990587Y-22537550D01*
X38900000Y-39779739D02*
X37818880Y-38698619D01*
X37818880Y-38698619D02*
X37551381Y-38698619D01*
D21*
%TO.N,/DDR3/DDR_D0*%
X30150000Y-24700000D02*
X30750000Y-24700000D01*
X28500000Y-40800000D02*
X28100000Y-41200000D01*
D24*
%TO.N,/DDR3/DDR_DQS0P*%
X29300000Y-40429740D02*
X29412450Y-40317290D01*
X30150000Y-26300000D02*
X30387550Y-26062450D01*
X29300000Y-40800000D02*
X29300000Y-40429740D01*
X30387550Y-26062450D02*
X31685850Y-26062450D01*
X31685850Y-26062450D02*
X31850000Y-26226600D01*
X29412450Y-39314150D02*
X29576600Y-39150000D01*
X29412450Y-40317290D02*
X29412450Y-39314150D01*
D25*
%TO.N,/DDR3/DDR_A13*%
X31700000Y-43200000D02*
X31300000Y-42800000D01*
%TO.N,/DDR3/DDR_ODT*%
X33300000Y-42400000D02*
X32900000Y-42000000D01*
%TO.N,/DDR3/DDR_DQM1*%
X28950000Y-23500000D02*
X29750000Y-23500000D01*
D21*
X37300000Y-43200000D02*
X37700000Y-43600000D01*
D25*
X29750000Y-23500000D02*
X30150000Y-23900000D01*
D21*
%TO.N,/DDR3/DDR_A15*%
X33779250Y-38872198D02*
X33779250Y-38879250D01*
X33527802Y-38620750D02*
X33779250Y-38872198D01*
X32432750Y-37208242D02*
X32456500Y-37231992D01*
X33350000Y-30300000D02*
X32432750Y-31217250D01*
X33925000Y-39225000D02*
X34450000Y-39750000D01*
X32456500Y-37231992D02*
X32456500Y-37556500D01*
X33779250Y-38879250D02*
X33925000Y-39025000D01*
X33520750Y-38620750D02*
X33527802Y-38620750D01*
X34450000Y-39750000D02*
X34450000Y-41150000D01*
X33925000Y-39025000D02*
X33925000Y-39225000D01*
X32456500Y-37556500D02*
X33520750Y-38620750D01*
X32432750Y-31217250D02*
X32432750Y-37208242D01*
X34450000Y-41150000D02*
X34900000Y-41600000D01*
D25*
%TO.N,/DDR3/DDR_A7*%
X32500000Y-43200000D02*
X32100000Y-42800000D01*
D21*
%TO.N,/DDR3/DDR_D10*%
X37300000Y-42400000D02*
X37700000Y-42800000D01*
D25*
X33700000Y-21900000D02*
X32550000Y-21900000D01*
X33750000Y-21950000D02*
X33700000Y-21900000D01*
X34150000Y-23100000D02*
X33750000Y-22700000D01*
D21*
X37700000Y-42800000D02*
X38500000Y-42800000D01*
D25*
X33750000Y-22700000D02*
X33750000Y-21950000D01*
D21*
%TO.N,/DDR3/DDR_D12*%
X33350000Y-20010000D02*
X33350000Y-21500000D01*
X38900000Y-42400000D02*
X39300000Y-42800000D01*
D25*
%TO.N,/DDR3/DDR_BA2*%
X32500000Y-44000000D02*
X32100000Y-43600000D01*
D21*
%TO.N,/DDR3/DDR_D15*%
X40100000Y-42000000D02*
X41450000Y-42000000D01*
X30150000Y-20550000D02*
X30150000Y-21500000D01*
X39700000Y-41600000D02*
X40100000Y-42000000D01*
%TO.N,/DDR3/DDR_A10*%
X32200000Y-37900000D02*
X32200000Y-37338238D01*
X32176250Y-37314488D02*
X32176250Y-30673750D01*
X33350000Y-39050000D02*
X32200000Y-37900000D01*
D25*
X34100000Y-43200000D02*
X34500000Y-42800000D01*
D21*
X32200000Y-37338238D02*
X32176250Y-37314488D01*
X32176250Y-30673750D02*
X33350000Y-29500000D01*
%TO.N,/DDR3/DDR_D2*%
X29350000Y-25500000D02*
X28950000Y-25900000D01*
X30900000Y-44000000D02*
X30500000Y-43600000D01*
D25*
%TO.N,/DDR3/DDR_WEN*%
X33300000Y-44000000D02*
X32900000Y-43600000D01*
%TO.N,/DDR3/DDR_D8*%
X34424000Y-23476000D02*
X33774000Y-23476000D01*
X34750000Y-22700000D02*
X34550000Y-22900000D01*
X36100000Y-22300000D02*
X35700000Y-22700000D01*
X35700000Y-22700000D02*
X34750000Y-22700000D01*
D21*
X37300000Y-41600000D02*
X37700000Y-42000000D01*
D25*
X34550000Y-23350000D02*
X34424000Y-23476000D01*
X34550000Y-22900000D02*
X34550000Y-23350000D01*
X33774000Y-23476000D02*
X33350000Y-23900000D01*
%TO.N,/DDR3/DDR_A3*%
X32500000Y-42400000D02*
X32100000Y-42000000D01*
D21*
%TO.N,/DDR3/DDR_D5*%
X33100000Y-27500000D02*
X32450000Y-27500000D01*
D25*
X34150000Y-27100000D02*
X33750000Y-27500000D01*
D21*
X30100000Y-41600000D02*
X29700000Y-41200000D01*
X34150000Y-27100000D02*
X34100000Y-27150000D01*
X32450000Y-27500000D02*
X31950000Y-27000000D01*
D25*
X33750000Y-27500000D02*
X33100000Y-27500000D01*
D21*
%TO.N,/DDR3/DDR_D14*%
X34150000Y-22300000D02*
X34550000Y-21900000D01*
X39700000Y-40800000D02*
X39700000Y-39700000D01*
%TO.N,/DDR3/DDR_A14*%
X34450000Y-38707052D02*
X34679250Y-38477802D01*
X34427802Y-37870750D02*
X34420750Y-37870750D01*
X35700000Y-40800000D02*
X34965000Y-40065000D01*
X34965000Y-39536680D02*
X34450000Y-39021680D01*
X33350000Y-36800000D02*
X33350000Y-33500000D01*
X34679250Y-38477802D02*
X34679250Y-38122198D01*
X34450000Y-39021680D02*
X34450000Y-38707052D01*
X34679250Y-38122198D02*
X34427802Y-37870750D01*
X34420750Y-37870750D02*
X33350000Y-36800000D01*
X34965000Y-40065000D02*
X34965000Y-39536680D01*
%TO.N,/DDR3/DDR_A12*%
X32689250Y-31760750D02*
X32689250Y-37101996D01*
X32713000Y-37448840D02*
X33627410Y-38363250D01*
X34707500Y-40607500D02*
X34900000Y-40800000D01*
X33627410Y-38363250D02*
X33634462Y-38363250D01*
X34707500Y-39643340D02*
X34707500Y-40607500D01*
X32713000Y-37125746D02*
X32713000Y-37448840D01*
X32689250Y-37101996D02*
X32713000Y-37125746D01*
X34036750Y-38772590D02*
X34182500Y-38918340D01*
X34182500Y-39118340D02*
X34707500Y-39643340D01*
X33350000Y-31100000D02*
X32689250Y-31760750D01*
X34036750Y-38765538D02*
X34036750Y-38772590D01*
X34182500Y-38918340D02*
X34182500Y-39118340D01*
X33634462Y-38363250D02*
X34036750Y-38765538D01*
D25*
%TO.N,/DDR3/DDR_A8*%
X35700000Y-42400000D02*
X36100000Y-42000000D01*
D21*
%TO.N,/DDR3/DDR_D7*%
X33350000Y-27100000D02*
X33750000Y-26700000D01*
X30900000Y-42400000D02*
X30500000Y-42000000D01*
%TO.N,/DDR3/DDR_D9*%
X30685656Y-22564344D02*
X30685656Y-22114344D01*
X30375000Y-22875000D02*
X30685656Y-22564344D01*
X30685656Y-22114344D02*
X30685656Y-21714344D01*
X38100000Y-40800000D02*
X38400000Y-40500000D01*
X30150000Y-23100000D02*
X30375000Y-22875000D01*
X30805866Y-21042593D02*
X30968501Y-21205228D01*
X31194775Y-21205228D02*
X31251343Y-21148658D01*
X31450000Y-20950000D02*
X31900000Y-20950000D01*
X38400000Y-40500000D02*
X38400000Y-40050000D01*
X32700000Y-20950000D02*
X32750000Y-20950000D01*
X32600000Y-20950000D02*
X32700000Y-20950000D01*
X32200000Y-20650000D02*
X32300000Y-20650000D01*
X31251343Y-21148658D02*
X31450000Y-20950000D01*
X30685656Y-21488070D02*
X30523022Y-21325436D01*
X30523022Y-21099162D02*
X30579592Y-21042593D01*
X30685656Y-21714344D02*
G75*
G03*
X30685663Y-21488063I-113156J113144D01*
G01*
X30579592Y-21042593D02*
G75*
G02*
X30805866Y-21042593I113137J-113137D01*
G01*
X31900000Y-20950000D02*
G75*
G03*
X32050000Y-20800000I0J150000D01*
G01*
X30523022Y-21325436D02*
G75*
G02*
X30523023Y-21099163I113178J113136D01*
G01*
X32050000Y-20800000D02*
G75*
G02*
X32200000Y-20650000I150000J0D01*
G01*
X30968501Y-21205228D02*
G75*
G03*
X31194775Y-21205228I113137J113137D01*
G01*
X32450000Y-20800000D02*
G75*
G03*
X32600000Y-20950000I150000J0D01*
G01*
X32300000Y-20650000D02*
G75*
G02*
X32450000Y-20800000I0J-150000D01*
G01*
%TO.N,/DDR3/DDR_DQM0*%
X29699840Y-43599840D02*
X29699840Y-42800160D01*
X33350000Y-24700000D02*
X32950000Y-24700000D01*
X29700000Y-43600000D02*
X29699840Y-43599840D01*
X30100000Y-42400000D02*
X29699840Y-42800160D01*
X32950000Y-24700000D02*
X32700000Y-24450000D01*
D25*
%TO.N,/DDR3/DDR_CASN*%
X34100000Y-42400000D02*
X33700000Y-42000000D01*
%TD*%
M02*
