
LAB3_Exercises.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bdc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ce8  08002ce8  00012ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d0c  08002d0c  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08002d0c  08002d0c  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d0c  08002d0c  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d0c  08002d0c  00012d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d10  08002d10  00012d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08002d14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000024  08002d38  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08002d38  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098c3  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ba6  00000000  00000000  00029910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  0002b4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b0  00000000  00000000  0002bf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a8b  00000000  00000000  0002c910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b511  00000000  00000000  0004339b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825ae  00000000  00000000  0004e8ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0e5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a1c  00000000  00000000  000d0eb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cd0 	.word	0x08002cd0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	08002cd0 	.word	0x08002cd0

0800014c <initLedTime>:

int mode = 1;
int redValue, amberValue, greenValue;
int redNew, amberNew, greenNew;

void initLedTime(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	redValue = RED_INIT;
 8000150:	4b0c      	ldr	r3, [pc, #48]	; (8000184 <initLedTime+0x38>)
 8000152:	221e      	movs	r2, #30
 8000154:	601a      	str	r2, [r3, #0]
	amberValue = AMBER_INIT;
 8000156:	4b0c      	ldr	r3, [pc, #48]	; (8000188 <initLedTime+0x3c>)
 8000158:	2205      	movs	r2, #5
 800015a:	601a      	str	r2, [r3, #0]
	greenValue = GREEN_INIT;
 800015c:	4b0b      	ldr	r3, [pc, #44]	; (800018c <initLedTime+0x40>)
 800015e:	2219      	movs	r2, #25
 8000160:	601a      	str	r2, [r3, #0]
	redNew = redValue;
 8000162:	4b08      	ldr	r3, [pc, #32]	; (8000184 <initLedTime+0x38>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	4a0a      	ldr	r2, [pc, #40]	; (8000190 <initLedTime+0x44>)
 8000168:	6013      	str	r3, [r2, #0]
	amberNew = amberValue;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <initLedTime+0x3c>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	4a09      	ldr	r2, [pc, #36]	; (8000194 <initLedTime+0x48>)
 8000170:	6013      	str	r3, [r2, #0]
	greenNew = greenValue;
 8000172:	4b06      	ldr	r3, [pc, #24]	; (800018c <initLedTime+0x40>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	4a08      	ldr	r2, [pc, #32]	; (8000198 <initLedTime+0x4c>)
 8000178:	6013      	str	r3, [r2, #0]
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	bc80      	pop	{r7}
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	200000d4 	.word	0x200000d4
 8000188:	200000c4 	.word	0x200000c4
 800018c:	200000c8 	.word	0x200000c8
 8000190:	200000cc 	.word	0x200000cc
 8000194:	200000d0 	.word	0x200000d0
 8000198:	200000c0 	.word	0x200000c0

0800019c <increaseNewValue>:


enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState buttonState[3] = {BUTTON_RELEASED};

static void increaseNewValue(){
 800019c:	b480      	push	{r7}
 800019e:	af00      	add	r7, sp, #0
	switch (mode) {
 80001a0:	4b1e      	ldr	r3, [pc, #120]	; (800021c <increaseNewValue+0x80>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	2b04      	cmp	r3, #4
 80001a6:	d020      	beq.n	80001ea <increaseNewValue+0x4e>
 80001a8:	2b04      	cmp	r3, #4
 80001aa:	dc2b      	bgt.n	8000204 <increaseNewValue+0x68>
 80001ac:	2b02      	cmp	r3, #2
 80001ae:	d002      	beq.n	80001b6 <increaseNewValue+0x1a>
 80001b0:	2b03      	cmp	r3, #3
 80001b2:	d00d      	beq.n	80001d0 <increaseNewValue+0x34>
		case 4:
			greenNew++;
			if(greenNew > 99) greenNew = 1;
			break;
		default:
			break;
 80001b4:	e026      	b.n	8000204 <increaseNewValue+0x68>
			redNew++;
 80001b6:	4b1a      	ldr	r3, [pc, #104]	; (8000220 <increaseNewValue+0x84>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	3301      	adds	r3, #1
 80001bc:	4a18      	ldr	r2, [pc, #96]	; (8000220 <increaseNewValue+0x84>)
 80001be:	6013      	str	r3, [r2, #0]
			if(redNew > 99) redNew = 1;
 80001c0:	4b17      	ldr	r3, [pc, #92]	; (8000220 <increaseNewValue+0x84>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	2b63      	cmp	r3, #99	; 0x63
 80001c6:	dd1f      	ble.n	8000208 <increaseNewValue+0x6c>
 80001c8:	4b15      	ldr	r3, [pc, #84]	; (8000220 <increaseNewValue+0x84>)
 80001ca:	2201      	movs	r2, #1
 80001cc:	601a      	str	r2, [r3, #0]
			break;
 80001ce:	e01b      	b.n	8000208 <increaseNewValue+0x6c>
			amberNew++;
 80001d0:	4b14      	ldr	r3, [pc, #80]	; (8000224 <increaseNewValue+0x88>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	3301      	adds	r3, #1
 80001d6:	4a13      	ldr	r2, [pc, #76]	; (8000224 <increaseNewValue+0x88>)
 80001d8:	6013      	str	r3, [r2, #0]
			if(amberNew > 99) amberNew = 1;
 80001da:	4b12      	ldr	r3, [pc, #72]	; (8000224 <increaseNewValue+0x88>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	2b63      	cmp	r3, #99	; 0x63
 80001e0:	dd14      	ble.n	800020c <increaseNewValue+0x70>
 80001e2:	4b10      	ldr	r3, [pc, #64]	; (8000224 <increaseNewValue+0x88>)
 80001e4:	2201      	movs	r2, #1
 80001e6:	601a      	str	r2, [r3, #0]
			break;
 80001e8:	e010      	b.n	800020c <increaseNewValue+0x70>
			greenNew++;
 80001ea:	4b0f      	ldr	r3, [pc, #60]	; (8000228 <increaseNewValue+0x8c>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	3301      	adds	r3, #1
 80001f0:	4a0d      	ldr	r2, [pc, #52]	; (8000228 <increaseNewValue+0x8c>)
 80001f2:	6013      	str	r3, [r2, #0]
			if(greenNew > 99) greenNew = 1;
 80001f4:	4b0c      	ldr	r3, [pc, #48]	; (8000228 <increaseNewValue+0x8c>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	2b63      	cmp	r3, #99	; 0x63
 80001fa:	dd09      	ble.n	8000210 <increaseNewValue+0x74>
 80001fc:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <increaseNewValue+0x8c>)
 80001fe:	2201      	movs	r2, #1
 8000200:	601a      	str	r2, [r3, #0]
			break;
 8000202:	e005      	b.n	8000210 <increaseNewValue+0x74>
			break;
 8000204:	bf00      	nop
 8000206:	e004      	b.n	8000212 <increaseNewValue+0x76>
			break;
 8000208:	bf00      	nop
 800020a:	e002      	b.n	8000212 <increaseNewValue+0x76>
			break;
 800020c:	bf00      	nop
 800020e:	e000      	b.n	8000212 <increaseNewValue+0x76>
			break;
 8000210:	bf00      	nop
	}
}
 8000212:	bf00      	nop
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	20000000 	.word	0x20000000
 8000220:	200000cc 	.word	0x200000cc
 8000224:	200000d0 	.word	0x200000d0
 8000228:	200000c0 	.word	0x200000c0

0800022c <setNewDuration>:
static void setNewDuration(){
 800022c:	b480      	push	{r7}
 800022e:	b083      	sub	sp, #12
 8000230:	af00      	add	r7, sp, #0
	int diff = 0;
 8000232:	2300      	movs	r3, #0
 8000234:	607b      	str	r3, [r7, #4]
	switch (mode) {
 8000236:	4b2b      	ldr	r3, [pc, #172]	; (80002e4 <setNewDuration+0xb8>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	2b04      	cmp	r3, #4
 800023c:	d034      	beq.n	80002a8 <setNewDuration+0x7c>
 800023e:	2b04      	cmp	r3, #4
 8000240:	dc49      	bgt.n	80002d6 <setNewDuration+0xaa>
 8000242:	2b02      	cmp	r3, #2
 8000244:	d002      	beq.n	800024c <setNewDuration+0x20>
 8000246:	2b03      	cmp	r3, #3
 8000248:	d017      	beq.n	800027a <setNewDuration+0x4e>
			greenValue = greenNew;
			redValue += diff;
			redNew += diff;
			break;
		default:
			break;
 800024a:	e044      	b.n	80002d6 <setNewDuration+0xaa>
			diff = redNew - redValue;
 800024c:	4b26      	ldr	r3, [pc, #152]	; (80002e8 <setNewDuration+0xbc>)
 800024e:	681a      	ldr	r2, [r3, #0]
 8000250:	4b26      	ldr	r3, [pc, #152]	; (80002ec <setNewDuration+0xc0>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	1ad3      	subs	r3, r2, r3
 8000256:	607b      	str	r3, [r7, #4]
			redValue = redNew;
 8000258:	4b23      	ldr	r3, [pc, #140]	; (80002e8 <setNewDuration+0xbc>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a23      	ldr	r2, [pc, #140]	; (80002ec <setNewDuration+0xc0>)
 800025e:	6013      	str	r3, [r2, #0]
			greenValue += diff;
 8000260:	4b23      	ldr	r3, [pc, #140]	; (80002f0 <setNewDuration+0xc4>)
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	4413      	add	r3, r2
 8000268:	4a21      	ldr	r2, [pc, #132]	; (80002f0 <setNewDuration+0xc4>)
 800026a:	6013      	str	r3, [r2, #0]
			greenNew += diff;
 800026c:	4b21      	ldr	r3, [pc, #132]	; (80002f4 <setNewDuration+0xc8>)
 800026e:	681a      	ldr	r2, [r3, #0]
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	4413      	add	r3, r2
 8000274:	4a1f      	ldr	r2, [pc, #124]	; (80002f4 <setNewDuration+0xc8>)
 8000276:	6013      	str	r3, [r2, #0]
			break;
 8000278:	e02e      	b.n	80002d8 <setNewDuration+0xac>
			diff = amberNew - amberValue;
 800027a:	4b1f      	ldr	r3, [pc, #124]	; (80002f8 <setNewDuration+0xcc>)
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	4b1f      	ldr	r3, [pc, #124]	; (80002fc <setNewDuration+0xd0>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	1ad3      	subs	r3, r2, r3
 8000284:	607b      	str	r3, [r7, #4]
			amberValue = amberNew;
 8000286:	4b1c      	ldr	r3, [pc, #112]	; (80002f8 <setNewDuration+0xcc>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4a1c      	ldr	r2, [pc, #112]	; (80002fc <setNewDuration+0xd0>)
 800028c:	6013      	str	r3, [r2, #0]
			redValue += diff;
 800028e:	4b17      	ldr	r3, [pc, #92]	; (80002ec <setNewDuration+0xc0>)
 8000290:	681a      	ldr	r2, [r3, #0]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	4413      	add	r3, r2
 8000296:	4a15      	ldr	r2, [pc, #84]	; (80002ec <setNewDuration+0xc0>)
 8000298:	6013      	str	r3, [r2, #0]
			redNew += diff;
 800029a:	4b13      	ldr	r3, [pc, #76]	; (80002e8 <setNewDuration+0xbc>)
 800029c:	681a      	ldr	r2, [r3, #0]
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	4413      	add	r3, r2
 80002a2:	4a11      	ldr	r2, [pc, #68]	; (80002e8 <setNewDuration+0xbc>)
 80002a4:	6013      	str	r3, [r2, #0]
			break;
 80002a6:	e017      	b.n	80002d8 <setNewDuration+0xac>
			diff = greenNew - greenValue;
 80002a8:	4b12      	ldr	r3, [pc, #72]	; (80002f4 <setNewDuration+0xc8>)
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	4b10      	ldr	r3, [pc, #64]	; (80002f0 <setNewDuration+0xc4>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	1ad3      	subs	r3, r2, r3
 80002b2:	607b      	str	r3, [r7, #4]
			greenValue = greenNew;
 80002b4:	4b0f      	ldr	r3, [pc, #60]	; (80002f4 <setNewDuration+0xc8>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a0d      	ldr	r2, [pc, #52]	; (80002f0 <setNewDuration+0xc4>)
 80002ba:	6013      	str	r3, [r2, #0]
			redValue += diff;
 80002bc:	4b0b      	ldr	r3, [pc, #44]	; (80002ec <setNewDuration+0xc0>)
 80002be:	681a      	ldr	r2, [r3, #0]
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	4413      	add	r3, r2
 80002c4:	4a09      	ldr	r2, [pc, #36]	; (80002ec <setNewDuration+0xc0>)
 80002c6:	6013      	str	r3, [r2, #0]
			redNew += diff;
 80002c8:	4b07      	ldr	r3, [pc, #28]	; (80002e8 <setNewDuration+0xbc>)
 80002ca:	681a      	ldr	r2, [r3, #0]
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	4413      	add	r3, r2
 80002d0:	4a05      	ldr	r2, [pc, #20]	; (80002e8 <setNewDuration+0xbc>)
 80002d2:	6013      	str	r3, [r2, #0]
			break;
 80002d4:	e000      	b.n	80002d8 <setNewDuration+0xac>
			break;
 80002d6:	bf00      	nop
	}
}
 80002d8:	bf00      	nop
 80002da:	370c      	adds	r7, #12
 80002dc:	46bd      	mov	sp, r7
 80002de:	bc80      	pop	{r7}
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	20000000 	.word	0x20000000
 80002e8:	200000cc 	.word	0x200000cc
 80002ec:	200000d4 	.word	0x200000d4
 80002f0:	200000c8 	.word	0x200000c8
 80002f4:	200000c0 	.word	0x200000c0
 80002f8:	200000d0 	.word	0x200000d0
 80002fc:	200000c4 	.word	0x200000c4

08000300 <fsm_for_input_processing>:

void fsm_for_input_processing(void){
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	switch (buttonState[0]) {
 8000304:	4b83      	ldr	r3, [pc, #524]	; (8000514 <fsm_for_input_processing+0x214>)
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	2b02      	cmp	r3, #2
 800030a:	d061      	beq.n	80003d0 <fsm_for_input_processing+0xd0>
 800030c:	2b02      	cmp	r3, #2
 800030e:	f300 8090 	bgt.w	8000432 <fsm_for_input_processing+0x132>
 8000312:	2b00      	cmp	r3, #0
 8000314:	d002      	beq.n	800031c <fsm_for_input_processing+0x1c>
 8000316:	2b01      	cmp	r3, #1
 8000318:	d029      	beq.n	800036e <fsm_for_input_processing+0x6e>
				}
				reset_flagForButtonHeld(0);
			}
			break;
		default:
			break;
 800031a:	e08a      	b.n	8000432 <fsm_for_input_processing+0x132>
			if(is_button_pressed(0)){
 800031c:	2000      	movs	r0, #0
 800031e:	f000 fa01 	bl	8000724 <is_button_pressed>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	f000 8086 	beq.w	8000436 <fsm_for_input_processing+0x136>
				buttonState[0] = BUTTON_PRESSED;
 800032a:	4b7a      	ldr	r3, [pc, #488]	; (8000514 <fsm_for_input_processing+0x214>)
 800032c:	2201      	movs	r2, #1
 800032e:	701a      	strb	r2, [r3, #0]
				mode++;
 8000330:	4b79      	ldr	r3, [pc, #484]	; (8000518 <fsm_for_input_processing+0x218>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	3301      	adds	r3, #1
 8000336:	4a78      	ldr	r2, [pc, #480]	; (8000518 <fsm_for_input_processing+0x218>)
 8000338:	6013      	str	r3, [r2, #0]
				if(mode == 2 || mode == 3 || mode == 4){
 800033a:	4b77      	ldr	r3, [pc, #476]	; (8000518 <fsm_for_input_processing+0x218>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	2b02      	cmp	r3, #2
 8000340:	d007      	beq.n	8000352 <fsm_for_input_processing+0x52>
 8000342:	4b75      	ldr	r3, [pc, #468]	; (8000518 <fsm_for_input_processing+0x218>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	2b03      	cmp	r3, #3
 8000348:	d003      	beq.n	8000352 <fsm_for_input_processing+0x52>
 800034a:	4b73      	ldr	r3, [pc, #460]	; (8000518 <fsm_for_input_processing+0x218>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	2b04      	cmp	r3, #4
 8000350:	d103      	bne.n	800035a <fsm_for_input_processing+0x5a>
					initColor1();
 8000352:	f000 fa49 	bl	80007e8 <initColor1>
					initColor2();
 8000356:	f000 faa7 	bl	80008a8 <initColor2>
				if(mode > 4) {
 800035a:	4b6f      	ldr	r3, [pc, #444]	; (8000518 <fsm_for_input_processing+0x218>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2b04      	cmp	r3, #4
 8000360:	dd69      	ble.n	8000436 <fsm_for_input_processing+0x136>
					mode = 1;
 8000362:	4b6d      	ldr	r3, [pc, #436]	; (8000518 <fsm_for_input_processing+0x218>)
 8000364:	2201      	movs	r2, #1
 8000366:	601a      	str	r2, [r3, #0]
					resetCountValue();
 8000368:	f000 fd28 	bl	8000dbc <resetCountValue>
			break;
 800036c:	e063      	b.n	8000436 <fsm_for_input_processing+0x136>
			if(!is_button_pressed(0)){
 800036e:	2000      	movs	r0, #0
 8000370:	f000 f9d8 	bl	8000724 <is_button_pressed>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d102      	bne.n	8000380 <fsm_for_input_processing+0x80>
				buttonState[0] = BUTTON_RELEASED;
 800037a:	4b66      	ldr	r3, [pc, #408]	; (8000514 <fsm_for_input_processing+0x214>)
 800037c:	2200      	movs	r2, #0
 800037e:	701a      	strb	r2, [r3, #0]
			if(is_button_pressed_1s(0)){
 8000380:	2000      	movs	r0, #0
 8000382:	f000 f9e9 	bl	8000758 <is_button_pressed_1s>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d056      	beq.n	800043a <fsm_for_input_processing+0x13a>
				buttonState[0] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800038c:	4b61      	ldr	r3, [pc, #388]	; (8000514 <fsm_for_input_processing+0x214>)
 800038e:	2202      	movs	r2, #2
 8000390:	701a      	strb	r2, [r3, #0]
				mode++;
 8000392:	4b61      	ldr	r3, [pc, #388]	; (8000518 <fsm_for_input_processing+0x218>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	3301      	adds	r3, #1
 8000398:	4a5f      	ldr	r2, [pc, #380]	; (8000518 <fsm_for_input_processing+0x218>)
 800039a:	6013      	str	r3, [r2, #0]
				if(mode == 2 || mode == 3 || mode == 4){
 800039c:	4b5e      	ldr	r3, [pc, #376]	; (8000518 <fsm_for_input_processing+0x218>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	2b02      	cmp	r3, #2
 80003a2:	d007      	beq.n	80003b4 <fsm_for_input_processing+0xb4>
 80003a4:	4b5c      	ldr	r3, [pc, #368]	; (8000518 <fsm_for_input_processing+0x218>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	2b03      	cmp	r3, #3
 80003aa:	d003      	beq.n	80003b4 <fsm_for_input_processing+0xb4>
 80003ac:	4b5a      	ldr	r3, [pc, #360]	; (8000518 <fsm_for_input_processing+0x218>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	2b04      	cmp	r3, #4
 80003b2:	d103      	bne.n	80003bc <fsm_for_input_processing+0xbc>
					initColor1();
 80003b4:	f000 fa18 	bl	80007e8 <initColor1>
					initColor2();
 80003b8:	f000 fa76 	bl	80008a8 <initColor2>
				if(mode > 4) {
 80003bc:	4b56      	ldr	r3, [pc, #344]	; (8000518 <fsm_for_input_processing+0x218>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2b04      	cmp	r3, #4
 80003c2:	dd3a      	ble.n	800043a <fsm_for_input_processing+0x13a>
					mode = 1;
 80003c4:	4b54      	ldr	r3, [pc, #336]	; (8000518 <fsm_for_input_processing+0x218>)
 80003c6:	2201      	movs	r2, #1
 80003c8:	601a      	str	r2, [r3, #0]
					resetCountValue();
 80003ca:	f000 fcf7 	bl	8000dbc <resetCountValue>
			break;
 80003ce:	e034      	b.n	800043a <fsm_for_input_processing+0x13a>
			if(!is_button_pressed(0)){
 80003d0:	2000      	movs	r0, #0
 80003d2:	f000 f9a7 	bl	8000724 <is_button_pressed>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d102      	bne.n	80003e2 <fsm_for_input_processing+0xe2>
				buttonState[0] = BUTTON_RELEASED;
 80003dc:	4b4d      	ldr	r3, [pc, #308]	; (8000514 <fsm_for_input_processing+0x214>)
 80003de:	2200      	movs	r2, #0
 80003e0:	701a      	strb	r2, [r3, #0]
			if(is_button_held(0)){
 80003e2:	2000      	movs	r0, #0
 80003e4:	f000 f9d2 	bl	800078c <is_button_held>
 80003e8:	4603      	mov	r3, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d027      	beq.n	800043e <fsm_for_input_processing+0x13e>
				mode++;
 80003ee:	4b4a      	ldr	r3, [pc, #296]	; (8000518 <fsm_for_input_processing+0x218>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	3301      	adds	r3, #1
 80003f4:	4a48      	ldr	r2, [pc, #288]	; (8000518 <fsm_for_input_processing+0x218>)
 80003f6:	6013      	str	r3, [r2, #0]
				if(mode == 2 || mode == 3 || mode == 4){
 80003f8:	4b47      	ldr	r3, [pc, #284]	; (8000518 <fsm_for_input_processing+0x218>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	2b02      	cmp	r3, #2
 80003fe:	d007      	beq.n	8000410 <fsm_for_input_processing+0x110>
 8000400:	4b45      	ldr	r3, [pc, #276]	; (8000518 <fsm_for_input_processing+0x218>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	2b03      	cmp	r3, #3
 8000406:	d003      	beq.n	8000410 <fsm_for_input_processing+0x110>
 8000408:	4b43      	ldr	r3, [pc, #268]	; (8000518 <fsm_for_input_processing+0x218>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	2b04      	cmp	r3, #4
 800040e:	d103      	bne.n	8000418 <fsm_for_input_processing+0x118>
					initColor1();
 8000410:	f000 f9ea 	bl	80007e8 <initColor1>
					initColor2();
 8000414:	f000 fa48 	bl	80008a8 <initColor2>
				if(mode > 4) {
 8000418:	4b3f      	ldr	r3, [pc, #252]	; (8000518 <fsm_for_input_processing+0x218>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	2b04      	cmp	r3, #4
 800041e:	dd04      	ble.n	800042a <fsm_for_input_processing+0x12a>
					mode = 1;
 8000420:	4b3d      	ldr	r3, [pc, #244]	; (8000518 <fsm_for_input_processing+0x218>)
 8000422:	2201      	movs	r2, #1
 8000424:	601a      	str	r2, [r3, #0]
					resetCountValue();
 8000426:	f000 fcc9 	bl	8000dbc <resetCountValue>
				reset_flagForButtonHeld(0);
 800042a:	2000      	movs	r0, #0
 800042c:	f000 f9c8 	bl	80007c0 <reset_flagForButtonHeld>
			break;
 8000430:	e005      	b.n	800043e <fsm_for_input_processing+0x13e>
			break;
 8000432:	bf00      	nop
 8000434:	e004      	b.n	8000440 <fsm_for_input_processing+0x140>
			break;
 8000436:	bf00      	nop
 8000438:	e002      	b.n	8000440 <fsm_for_input_processing+0x140>
			break;
 800043a:	bf00      	nop
 800043c:	e000      	b.n	8000440 <fsm_for_input_processing+0x140>
			break;
 800043e:	bf00      	nop
	}

	switch (buttonState[1]) {
 8000440:	4b34      	ldr	r3, [pc, #208]	; (8000514 <fsm_for_input_processing+0x214>)
 8000442:	785b      	ldrb	r3, [r3, #1]
 8000444:	2b02      	cmp	r3, #2
 8000446:	d027      	beq.n	8000498 <fsm_for_input_processing+0x198>
 8000448:	2b02      	cmp	r3, #2
 800044a:	dc3a      	bgt.n	80004c2 <fsm_for_input_processing+0x1c2>
 800044c:	2b00      	cmp	r3, #0
 800044e:	d002      	beq.n	8000456 <fsm_for_input_processing+0x156>
 8000450:	2b01      	cmp	r3, #1
 8000452:	d00c      	beq.n	800046e <fsm_for_input_processing+0x16e>
				increaseNewValue();
				reset_flagForButtonHeld(1);
			}
			break;
		default:
			break;
 8000454:	e035      	b.n	80004c2 <fsm_for_input_processing+0x1c2>
			if(is_button_pressed(1)){
 8000456:	2001      	movs	r0, #1
 8000458:	f000 f964 	bl	8000724 <is_button_pressed>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d031      	beq.n	80004c6 <fsm_for_input_processing+0x1c6>
				buttonState[1] = BUTTON_PRESSED;
 8000462:	4b2c      	ldr	r3, [pc, #176]	; (8000514 <fsm_for_input_processing+0x214>)
 8000464:	2201      	movs	r2, #1
 8000466:	705a      	strb	r2, [r3, #1]
				increaseNewValue();
 8000468:	f7ff fe98 	bl	800019c <increaseNewValue>
			break;
 800046c:	e02b      	b.n	80004c6 <fsm_for_input_processing+0x1c6>
			if(!is_button_pressed(1)){
 800046e:	2001      	movs	r0, #1
 8000470:	f000 f958 	bl	8000724 <is_button_pressed>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d102      	bne.n	8000480 <fsm_for_input_processing+0x180>
				buttonState[1] = BUTTON_RELEASED;
 800047a:	4b26      	ldr	r3, [pc, #152]	; (8000514 <fsm_for_input_processing+0x214>)
 800047c:	2200      	movs	r2, #0
 800047e:	705a      	strb	r2, [r3, #1]
			if(is_button_pressed_1s(1)){
 8000480:	2001      	movs	r0, #1
 8000482:	f000 f969 	bl	8000758 <is_button_pressed_1s>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d01e      	beq.n	80004ca <fsm_for_input_processing+0x1ca>
				buttonState[1] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800048c:	4b21      	ldr	r3, [pc, #132]	; (8000514 <fsm_for_input_processing+0x214>)
 800048e:	2202      	movs	r2, #2
 8000490:	705a      	strb	r2, [r3, #1]
				increaseNewValue();
 8000492:	f7ff fe83 	bl	800019c <increaseNewValue>
			break;
 8000496:	e018      	b.n	80004ca <fsm_for_input_processing+0x1ca>
			if(!is_button_pressed(1)){
 8000498:	2001      	movs	r0, #1
 800049a:	f000 f943 	bl	8000724 <is_button_pressed>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d102      	bne.n	80004aa <fsm_for_input_processing+0x1aa>
				buttonState[1] = BUTTON_RELEASED;
 80004a4:	4b1b      	ldr	r3, [pc, #108]	; (8000514 <fsm_for_input_processing+0x214>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	705a      	strb	r2, [r3, #1]
			if(is_button_held(1)){
 80004aa:	2001      	movs	r0, #1
 80004ac:	f000 f96e 	bl	800078c <is_button_held>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d00b      	beq.n	80004ce <fsm_for_input_processing+0x1ce>
				increaseNewValue();
 80004b6:	f7ff fe71 	bl	800019c <increaseNewValue>
				reset_flagForButtonHeld(1);
 80004ba:	2001      	movs	r0, #1
 80004bc:	f000 f980 	bl	80007c0 <reset_flagForButtonHeld>
			break;
 80004c0:	e005      	b.n	80004ce <fsm_for_input_processing+0x1ce>
			break;
 80004c2:	bf00      	nop
 80004c4:	e004      	b.n	80004d0 <fsm_for_input_processing+0x1d0>
			break;
 80004c6:	bf00      	nop
 80004c8:	e002      	b.n	80004d0 <fsm_for_input_processing+0x1d0>
			break;
 80004ca:	bf00      	nop
 80004cc:	e000      	b.n	80004d0 <fsm_for_input_processing+0x1d0>
			break;
 80004ce:	bf00      	nop
	}

	switch (buttonState[2]) {
 80004d0:	4b10      	ldr	r3, [pc, #64]	; (8000514 <fsm_for_input_processing+0x214>)
 80004d2:	789b      	ldrb	r3, [r3, #2]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d002      	beq.n	80004de <fsm_for_input_processing+0x1de>
 80004d8:	2b01      	cmp	r3, #1
 80004da:	d00c      	beq.n	80004f6 <fsm_for_input_processing+0x1f6>
			if(!is_button_pressed(2)){
				buttonState[2] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 80004dc:	e018      	b.n	8000510 <fsm_for_input_processing+0x210>
			if(is_button_pressed(2)){
 80004de:	2002      	movs	r0, #2
 80004e0:	f000 f920 	bl	8000724 <is_button_pressed>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d00f      	beq.n	800050a <fsm_for_input_processing+0x20a>
				setNewDuration();
 80004ea:	f7ff fe9f 	bl	800022c <setNewDuration>
				buttonState[2] = BUTTON_PRESSED;
 80004ee:	4b09      	ldr	r3, [pc, #36]	; (8000514 <fsm_for_input_processing+0x214>)
 80004f0:	2201      	movs	r2, #1
 80004f2:	709a      	strb	r2, [r3, #2]
			break;
 80004f4:	e009      	b.n	800050a <fsm_for_input_processing+0x20a>
			if(!is_button_pressed(2)){
 80004f6:	2002      	movs	r0, #2
 80004f8:	f000 f914 	bl	8000724 <is_button_pressed>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d105      	bne.n	800050e <fsm_for_input_processing+0x20e>
				buttonState[2] = BUTTON_RELEASED;
 8000502:	4b04      	ldr	r3, [pc, #16]	; (8000514 <fsm_for_input_processing+0x214>)
 8000504:	2200      	movs	r2, #0
 8000506:	709a      	strb	r2, [r3, #2]
			break;
 8000508:	e001      	b.n	800050e <fsm_for_input_processing+0x20e>
			break;
 800050a:	bf00      	nop
 800050c:	e000      	b.n	8000510 <fsm_for_input_processing+0x210>
			break;
 800050e:	bf00      	nop
	}
}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000040 	.word	0x20000040
 8000518:	20000000 	.word	0x20000000

0800051c <fsm_automatic_run>:

void fsm_automatic_run(){
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	if(timer_flag[1] == 1){
 8000520:	4b06      	ldr	r3, [pc, #24]	; (800053c <fsm_automatic_run+0x20>)
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	2b01      	cmp	r3, #1
 8000526:	d105      	bne.n	8000534 <fsm_automatic_run+0x18>
		ledScanning();
 8000528:	f000 fda6 	bl	8001078 <ledScanning>
		setTimer(1, 10);
 800052c:	210a      	movs	r1, #10
 800052e:	2001      	movs	r0, #1
 8000530:	f001 f834 	bl	800159c <setTimer>
	}
	ledDispMode();
 8000534:	f000 fd52 	bl	8000fdc <ledDispMode>
}
 8000538:	bf00      	nop
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000070 	.word	0x20000070

08000540 <initButton>:
static uint8_t flagForButtonHeld[NO_OF_BUTTONS];

static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];
static uint16_t counterForButtonHeld[NO_OF_BUTTONS];
static uint16_t BUTTON_Pin[3] = {BUTTON_1_Pin, BUTTON_2_Pin, BUTTON_3_Pin};
void initButton(){
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8000546:	2300      	movs	r3, #0
 8000548:	607b      	str	r3, [r7, #4]
 800054a:	e020      	b.n	800058e <initButton+0x4e>
		debounceButtonBuffer1[i] = BUTTON_IS_RELEASED;
 800054c:	4a14      	ldr	r2, [pc, #80]	; (80005a0 <initButton+0x60>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4413      	add	r3, r2
 8000552:	2201      	movs	r2, #1
 8000554:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000556:	4a13      	ldr	r2, [pc, #76]	; (80005a4 <initButton+0x64>)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	4413      	add	r3, r2
 800055c:	2201      	movs	r2, #1
 800055e:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer3[i] = BUTTON_IS_RELEASED;
 8000560:	4a11      	ldr	r2, [pc, #68]	; (80005a8 <initButton+0x68>)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4413      	add	r3, r2
 8000566:	2201      	movs	r2, #1
 8000568:	701a      	strb	r2, [r3, #0]

		buttonBuffer[i] = BUTTON_IS_RELEASED;
 800056a:	4a10      	ldr	r2, [pc, #64]	; (80005ac <initButton+0x6c>)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4413      	add	r3, r2
 8000570:	2201      	movs	r2, #1
 8000572:	701a      	strb	r2, [r3, #0]
		flagForButtonPress1s[i] = 0;
 8000574:	4a0e      	ldr	r2, [pc, #56]	; (80005b0 <initButton+0x70>)
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	4413      	add	r3, r2
 800057a:	2200      	movs	r2, #0
 800057c:	701a      	strb	r2, [r3, #0]
		counterForButtonPress1s[i] = 0;
 800057e:	4a0d      	ldr	r2, [pc, #52]	; (80005b4 <initButton+0x74>)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2100      	movs	r1, #0
 8000584:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	3301      	adds	r3, #1
 800058c:	607b      	str	r3, [r7, #4]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	2b02      	cmp	r3, #2
 8000592:	dddb      	ble.n	800054c <initButton+0xc>
	}
}
 8000594:	bf00      	nop
 8000596:	bf00      	nop
 8000598:	370c      	adds	r7, #12
 800059a:	46bd      	mov	sp, r7
 800059c:	bc80      	pop	{r7}
 800059e:	4770      	bx	lr
 80005a0:	20000048 	.word	0x20000048
 80005a4:	2000004c 	.word	0x2000004c
 80005a8:	20000050 	.word	0x20000050
 80005ac:	20000044 	.word	0x20000044
 80005b0:	20000054 	.word	0x20000054
 80005b4:	2000005c 	.word	0x2000005c

080005b8 <button_reading>:

void button_reading(void){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++){
 80005be:	2300      	movs	r3, #0
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	e091      	b.n	80006e8 <button_reading+0x130>
		debounceButtonBuffer1[i] = debounceButtonBuffer2[i];
 80005c4:	4a4d      	ldr	r2, [pc, #308]	; (80006fc <button_reading+0x144>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4413      	add	r3, r2
 80005ca:	7819      	ldrb	r1, [r3, #0]
 80005cc:	4a4c      	ldr	r2, [pc, #304]	; (8000700 <button_reading+0x148>)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4413      	add	r3, r2
 80005d2:	460a      	mov	r2, r1
 80005d4:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = debounceButtonBuffer3[i];
 80005d6:	4a4b      	ldr	r2, [pc, #300]	; (8000704 <button_reading+0x14c>)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	4413      	add	r3, r2
 80005dc:	7819      	ldrb	r1, [r3, #0]
 80005de:	4a47      	ldr	r2, [pc, #284]	; (80006fc <button_reading+0x144>)
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	4413      	add	r3, r2
 80005e4:	460a      	mov	r2, r1
 80005e6:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer3[i] = HAL_GPIO_ReadPin(GPIOB, BUTTON_Pin[i]);
 80005e8:	4a47      	ldr	r2, [pc, #284]	; (8000708 <button_reading+0x150>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005f0:	4619      	mov	r1, r3
 80005f2:	4846      	ldr	r0, [pc, #280]	; (800070c <button_reading+0x154>)
 80005f4:	f001 fb40 	bl	8001c78 <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	4619      	mov	r1, r3
 80005fc:	4a41      	ldr	r2, [pc, #260]	; (8000704 <button_reading+0x14c>)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4413      	add	r3, r2
 8000602:	460a      	mov	r2, r1
 8000604:	701a      	strb	r2, [r3, #0]
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i] && debounceButtonBuffer2[i] == debounceButtonBuffer3[i]){
 8000606:	4a3e      	ldr	r2, [pc, #248]	; (8000700 <button_reading+0x148>)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4413      	add	r3, r2
 800060c:	781a      	ldrb	r2, [r3, #0]
 800060e:	493b      	ldr	r1, [pc, #236]	; (80006fc <button_reading+0x144>)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	440b      	add	r3, r1
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	429a      	cmp	r2, r3
 8000618:	d112      	bne.n	8000640 <button_reading+0x88>
 800061a:	4a38      	ldr	r2, [pc, #224]	; (80006fc <button_reading+0x144>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4413      	add	r3, r2
 8000620:	781a      	ldrb	r2, [r3, #0]
 8000622:	4938      	ldr	r1, [pc, #224]	; (8000704 <button_reading+0x14c>)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	440b      	add	r3, r1
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	429a      	cmp	r2, r3
 800062c:	d108      	bne.n	8000640 <button_reading+0x88>
			buttonBuffer[i] = debounceButtonBuffer3[i];
 800062e:	4a35      	ldr	r2, [pc, #212]	; (8000704 <button_reading+0x14c>)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	4413      	add	r3, r2
 8000634:	7819      	ldrb	r1, [r3, #0]
 8000636:	4a36      	ldr	r2, [pc, #216]	; (8000710 <button_reading+0x158>)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	4413      	add	r3, r2
 800063c:	460a      	mov	r2, r1
 800063e:	701a      	strb	r2, [r3, #0]
		}
		if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000640:	4a33      	ldr	r2, [pc, #204]	; (8000710 <button_reading+0x158>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	4413      	add	r3, r2
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d136      	bne.n	80006ba <button_reading+0x102>
			if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 800064c:	4a31      	ldr	r2, [pc, #196]	; (8000714 <button_reading+0x15c>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000654:	2b63      	cmp	r3, #99	; 0x63
 8000656:	d80a      	bhi.n	800066e <button_reading+0xb6>
				counterForButtonPress1s[i]++;
 8000658:	4a2e      	ldr	r2, [pc, #184]	; (8000714 <button_reading+0x15c>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000660:	3301      	adds	r3, #1
 8000662:	b299      	uxth	r1, r3
 8000664:	4a2b      	ldr	r2, [pc, #172]	; (8000714 <button_reading+0x15c>)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800066c:	e039      	b.n	80006e2 <button_reading+0x12a>
			}
			else{
				flagForButtonPress1s[i] = 1;
 800066e:	4a2a      	ldr	r2, [pc, #168]	; (8000718 <button_reading+0x160>)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4413      	add	r3, r2
 8000674:	2201      	movs	r2, #1
 8000676:	701a      	strb	r2, [r3, #0]

				if(counterForButtonHeld[i] < DURATION_FOR_HOLD){
 8000678:	4a28      	ldr	r2, [pc, #160]	; (800071c <button_reading+0x164>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000680:	2b31      	cmp	r3, #49	; 0x31
 8000682:	d82e      	bhi.n	80006e2 <button_reading+0x12a>
					counterForButtonHeld[i]++;
 8000684:	4a25      	ldr	r2, [pc, #148]	; (800071c <button_reading+0x164>)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800068c:	3301      	adds	r3, #1
 800068e:	b299      	uxth	r1, r3
 8000690:	4a22      	ldr	r2, [pc, #136]	; (800071c <button_reading+0x164>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if(counterForButtonHeld[i] >= DURATION_FOR_HOLD){
 8000698:	4a20      	ldr	r2, [pc, #128]	; (800071c <button_reading+0x164>)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006a0:	2b31      	cmp	r3, #49	; 0x31
 80006a2:	d91e      	bls.n	80006e2 <button_reading+0x12a>
						flagForButtonHeld[i] = 1;
 80006a4:	4a1e      	ldr	r2, [pc, #120]	; (8000720 <button_reading+0x168>)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4413      	add	r3, r2
 80006aa:	2201      	movs	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
						counterForButtonHeld[i] = 0;
 80006ae:	4a1b      	ldr	r2, [pc, #108]	; (800071c <button_reading+0x164>)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2100      	movs	r1, #0
 80006b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80006b8:	e013      	b.n	80006e2 <button_reading+0x12a>
				}

			}
		}
		else{
			counterForButtonPress1s[i] = 0;
 80006ba:	4a16      	ldr	r2, [pc, #88]	; (8000714 <button_reading+0x15c>)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2100      	movs	r1, #0
 80006c0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			counterForButtonHeld[i] = 0;
 80006c4:	4a15      	ldr	r2, [pc, #84]	; (800071c <button_reading+0x164>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2100      	movs	r1, #0
 80006ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 80006ce:	4a12      	ldr	r2, [pc, #72]	; (8000718 <button_reading+0x160>)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4413      	add	r3, r2
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]
			flagForButtonHeld[i] = 0;
 80006d8:	4a11      	ldr	r2, [pc, #68]	; (8000720 <button_reading+0x168>)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4413      	add	r3, r2
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NO_OF_BUTTONS; i++){
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	3301      	adds	r3, #1
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2b02      	cmp	r3, #2
 80006ec:	f77f af6a 	ble.w	80005c4 <button_reading+0xc>
		}
	}
}
 80006f0:	bf00      	nop
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	2000004c 	.word	0x2000004c
 8000700:	20000048 	.word	0x20000048
 8000704:	20000050 	.word	0x20000050
 8000708:	20000004 	.word	0x20000004
 800070c:	40010c00 	.word	0x40010c00
 8000710:	20000044 	.word	0x20000044
 8000714:	2000005c 	.word	0x2000005c
 8000718:	20000054 	.word	0x20000054
 800071c:	20000064 	.word	0x20000064
 8000720:	20000058 	.word	0x20000058

08000724 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index){
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	2b02      	cmp	r3, #2
 8000732:	d901      	bls.n	8000738 <is_button_pressed+0x14>
 8000734:	2300      	movs	r3, #0
 8000736:	e007      	b.n	8000748 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	4a06      	ldr	r2, [pc, #24]	; (8000754 <is_button_pressed+0x30>)
 800073c:	5cd3      	ldrb	r3, [r2, r3]
 800073e:	2b00      	cmp	r3, #0
 8000740:	bf0c      	ite	eq
 8000742:	2301      	moveq	r3, #1
 8000744:	2300      	movne	r3, #0
 8000746:	b2db      	uxtb	r3, r3
}
 8000748:	4618      	mov	r0, r3
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	20000044 	.word	0x20000044

08000758 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index){
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	2b02      	cmp	r3, #2
 8000766:	d901      	bls.n	800076c <is_button_pressed_1s+0x14>
 8000768:	2300      	movs	r3, #0
 800076a:	e007      	b.n	800077c <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 800076c:	79fb      	ldrb	r3, [r7, #7]
 800076e:	4a06      	ldr	r2, [pc, #24]	; (8000788 <is_button_pressed_1s+0x30>)
 8000770:	5cd3      	ldrb	r3, [r2, r3]
 8000772:	2b01      	cmp	r3, #1
 8000774:	bf0c      	ite	eq
 8000776:	2301      	moveq	r3, #1
 8000778:	2300      	movne	r3, #0
 800077a:	b2db      	uxtb	r3, r3
}
 800077c:	4618      	mov	r0, r3
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	bc80      	pop	{r7}
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	20000054 	.word	0x20000054

0800078c <is_button_held>:

unsigned char is_button_held(unsigned char index){
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	2b02      	cmp	r3, #2
 800079a:	d901      	bls.n	80007a0 <is_button_held+0x14>
 800079c:	2300      	movs	r3, #0
 800079e:	e007      	b.n	80007b0 <is_button_held+0x24>
	return flagForButtonHeld[index] == 1;
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	4a06      	ldr	r2, [pc, #24]	; (80007bc <is_button_held+0x30>)
 80007a4:	5cd3      	ldrb	r3, [r2, r3]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	bf0c      	ite	eq
 80007aa:	2301      	moveq	r3, #1
 80007ac:	2300      	movne	r3, #0
 80007ae:	b2db      	uxtb	r3, r3
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	370c      	adds	r7, #12
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bc80      	pop	{r7}
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	20000058 	.word	0x20000058

080007c0 <reset_flagForButtonHeld>:
void reset_flagForButtonHeld(unsigned char index){
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return;
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	2b02      	cmp	r3, #2
 80007ce:	d804      	bhi.n	80007da <reset_flagForButtonHeld+0x1a>
	flagForButtonHeld[index] = 0;
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	4a04      	ldr	r2, [pc, #16]	; (80007e4 <reset_flagForButtonHeld+0x24>)
 80007d4:	2100      	movs	r1, #0
 80007d6:	54d1      	strb	r1, [r2, r3]
 80007d8:	e000      	b.n	80007dc <reset_flagForButtonHeld+0x1c>
	if(index >= NO_OF_BUTTONS) return;
 80007da:	bf00      	nop
}
 80007dc:	370c      	adds	r7, #12
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr
 80007e4:	20000058 	.word	0x20000058

080007e8 <initColor1>:
 */
#include "led_display.h"

enum Color {RED, AMBER, GREEN};

void initColor1(void){
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 80007ec:	2201      	movs	r2, #1
 80007ee:	2180      	movs	r1, #128	; 0x80
 80007f0:	4808      	ldr	r0, [pc, #32]	; (8000814 <initColor1+0x2c>)
 80007f2:	f001 fa58 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, SET);
 80007f6:	2201      	movs	r2, #1
 80007f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007fc:	4805      	ldr	r0, [pc, #20]	; (8000814 <initColor1+0x2c>)
 80007fe:	f001 fa52 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000802:	2201      	movs	r2, #1
 8000804:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000808:	4802      	ldr	r0, [pc, #8]	; (8000814 <initColor1+0x2c>)
 800080a:	f001 fa4c 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40010800 	.word	0x40010800

08000818 <setRed1>:
void setRed1(void){
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, RESET);
 800081c:	2200      	movs	r2, #0
 800081e:	2180      	movs	r1, #128	; 0x80
 8000820:	4808      	ldr	r0, [pc, #32]	; (8000844 <setRed1+0x2c>)
 8000822:	f001 fa40 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, SET);
 8000826:	2201      	movs	r2, #1
 8000828:	f44f 7180 	mov.w	r1, #256	; 0x100
 800082c:	4805      	ldr	r0, [pc, #20]	; (8000844 <setRed1+0x2c>)
 800082e:	f001 fa3a 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000832:	2201      	movs	r2, #1
 8000834:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000838:	4802      	ldr	r0, [pc, #8]	; (8000844 <setRed1+0x2c>)
 800083a:	f001 fa34 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40010800 	.word	0x40010800

08000848 <setAmber1>:
void setAmber1(void){
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 800084c:	2201      	movs	r2, #1
 800084e:	2180      	movs	r1, #128	; 0x80
 8000850:	4808      	ldr	r0, [pc, #32]	; (8000874 <setAmber1+0x2c>)
 8000852:	f001 fa28 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	f44f 7180 	mov.w	r1, #256	; 0x100
 800085c:	4805      	ldr	r0, [pc, #20]	; (8000874 <setAmber1+0x2c>)
 800085e:	f001 fa22 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000862:	2201      	movs	r2, #1
 8000864:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000868:	4802      	ldr	r0, [pc, #8]	; (8000874 <setAmber1+0x2c>)
 800086a:	f001 fa1c 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40010800 	.word	0x40010800

08000878 <setGreen1>:
void setGreen1(void){
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2180      	movs	r1, #128	; 0x80
 8000880:	4808      	ldr	r0, [pc, #32]	; (80008a4 <setGreen1+0x2c>)
 8000882:	f001 fa10 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, SET);
 8000886:	2201      	movs	r2, #1
 8000888:	f44f 7180 	mov.w	r1, #256	; 0x100
 800088c:	4805      	ldr	r0, [pc, #20]	; (80008a4 <setGreen1+0x2c>)
 800088e:	f001 fa0a 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000898:	4802      	ldr	r0, [pc, #8]	; (80008a4 <setGreen1+0x2c>)
 800089a:	f001 fa04 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	40010800 	.word	0x40010800

080008a8 <initColor2>:


void initColor2(void){
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 80008ac:	2201      	movs	r2, #1
 80008ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b2:	4808      	ldr	r0, [pc, #32]	; (80008d4 <initColor2+0x2c>)
 80008b4:	f001 f9f7 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, SET);
 80008b8:	2201      	movs	r2, #1
 80008ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <initColor2+0x2c>)
 80008c0:	f001 f9f1 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ca:	4802      	ldr	r0, [pc, #8]	; (80008d4 <initColor2+0x2c>)
 80008cc:	f001 f9eb 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40010800 	.word	0x40010800

080008d8 <setRed2>:
void setRed2(void){
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008e2:	4808      	ldr	r0, [pc, #32]	; (8000904 <setRed2+0x2c>)
 80008e4:	f001 f9df 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008ee:	4805      	ldr	r0, [pc, #20]	; (8000904 <setRed2+0x2c>)
 80008f0:	f001 f9d9 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 80008f4:	2201      	movs	r2, #1
 80008f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008fa:	4802      	ldr	r0, [pc, #8]	; (8000904 <setRed2+0x2c>)
 80008fc:	f001 f9d3 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40010800 	.word	0x40010800

08000908 <setAmber2>:
void setAmber2(void){
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000912:	4808      	ldr	r0, [pc, #32]	; (8000934 <setAmber2+0x2c>)
 8000914:	f001 f9c7 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091e:	4805      	ldr	r0, [pc, #20]	; (8000934 <setAmber2+0x2c>)
 8000920:	f001 f9c1 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000924:	2201      	movs	r2, #1
 8000926:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800092a:	4802      	ldr	r0, [pc, #8]	; (8000934 <setAmber2+0x2c>)
 800092c:	f001 f9bb 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40010800 	.word	0x40010800

08000938 <setGreen2>:
void setGreen2(void){
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 800093c:	2201      	movs	r2, #1
 800093e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000942:	4808      	ldr	r0, [pc, #32]	; (8000964 <setGreen2+0x2c>)
 8000944:	f001 f9af 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, SET);
 8000948:	2201      	movs	r2, #1
 800094a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800094e:	4805      	ldr	r0, [pc, #20]	; (8000964 <setGreen2+0x2c>)
 8000950:	f001 f9a9 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, RESET);
 8000954:	2200      	movs	r2, #0
 8000956:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800095a:	4802      	ldr	r0, [pc, #8]	; (8000964 <setGreen2+0x2c>)
 800095c:	f001 f9a3 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40010800 	.word	0x40010800

08000968 <display7SEG>:

void display7SEG(int index){
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2b09      	cmp	r3, #9
 8000974:	f200 8180 	bhi.w	8000c78 <display7SEG+0x310>
 8000978:	a201      	add	r2, pc, #4	; (adr r2, 8000980 <display7SEG+0x18>)
 800097a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800097e:	bf00      	nop
 8000980:	080009a9 	.word	0x080009a9
 8000984:	080009f1 	.word	0x080009f1
 8000988:	08000a39 	.word	0x08000a39
 800098c:	08000a81 	.word	0x08000a81
 8000990:	08000ac9 	.word	0x08000ac9
 8000994:	08000b11 	.word	0x08000b11
 8000998:	08000b59 	.word	0x08000b59
 800099c:	08000ba1 	.word	0x08000ba1
 80009a0:	08000be9 	.word	0x08000be9
 80009a4:	08000c31 	.word	0x08000c31
	switch (index) {
		case 0:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2101      	movs	r1, #1
 80009ac:	48c6      	ldr	r0, [pc, #792]	; (8000cc8 <display7SEG+0x360>)
 80009ae:	f001 f97a 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2102      	movs	r1, #2
 80009b6:	48c4      	ldr	r0, [pc, #784]	; (8000cc8 <display7SEG+0x360>)
 80009b8:	f001 f975 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	2104      	movs	r1, #4
 80009c0:	48c1      	ldr	r0, [pc, #772]	; (8000cc8 <display7SEG+0x360>)
 80009c2:	f001 f970 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2108      	movs	r1, #8
 80009ca:	48bf      	ldr	r0, [pc, #764]	; (8000cc8 <display7SEG+0x360>)
 80009cc:	f001 f96b 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2110      	movs	r1, #16
 80009d4:	48bc      	ldr	r0, [pc, #752]	; (8000cc8 <display7SEG+0x360>)
 80009d6:	f001 f966 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	2120      	movs	r1, #32
 80009de:	48ba      	ldr	r0, [pc, #744]	; (8000cc8 <display7SEG+0x360>)
 80009e0:	f001 f961 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, SET);
 80009e4:	2201      	movs	r2, #1
 80009e6:	2140      	movs	r1, #64	; 0x40
 80009e8:	48b7      	ldr	r0, [pc, #732]	; (8000cc8 <display7SEG+0x360>)
 80009ea:	f001 f95c 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 80009ee:	e167      	b.n	8000cc0 <display7SEG+0x358>
		case 1:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, SET);
 80009f0:	2201      	movs	r2, #1
 80009f2:	2101      	movs	r1, #1
 80009f4:	48b4      	ldr	r0, [pc, #720]	; (8000cc8 <display7SEG+0x360>)
 80009f6:	f001 f956 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2102      	movs	r1, #2
 80009fe:	48b2      	ldr	r0, [pc, #712]	; (8000cc8 <display7SEG+0x360>)
 8000a00:	f001 f951 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2104      	movs	r1, #4
 8000a08:	48af      	ldr	r0, [pc, #700]	; (8000cc8 <display7SEG+0x360>)
 8000a0a:	f001 f94c 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, SET);
 8000a0e:	2201      	movs	r2, #1
 8000a10:	2108      	movs	r1, #8
 8000a12:	48ad      	ldr	r0, [pc, #692]	; (8000cc8 <display7SEG+0x360>)
 8000a14:	f001 f947 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	2110      	movs	r1, #16
 8000a1c:	48aa      	ldr	r0, [pc, #680]	; (8000cc8 <display7SEG+0x360>)
 8000a1e:	f001 f942 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 8000a22:	2201      	movs	r2, #1
 8000a24:	2120      	movs	r1, #32
 8000a26:	48a8      	ldr	r0, [pc, #672]	; (8000cc8 <display7SEG+0x360>)
 8000a28:	f001 f93d 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	2140      	movs	r1, #64	; 0x40
 8000a30:	48a5      	ldr	r0, [pc, #660]	; (8000cc8 <display7SEG+0x360>)
 8000a32:	f001 f938 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000a36:	e143      	b.n	8000cc0 <display7SEG+0x358>
		case 2:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	48a2      	ldr	r0, [pc, #648]	; (8000cc8 <display7SEG+0x360>)
 8000a3e:	f001 f932 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000a42:	2200      	movs	r2, #0
 8000a44:	2102      	movs	r1, #2
 8000a46:	48a0      	ldr	r0, [pc, #640]	; (8000cc8 <display7SEG+0x360>)
 8000a48:	f001 f92d 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2104      	movs	r1, #4
 8000a50:	489d      	ldr	r0, [pc, #628]	; (8000cc8 <display7SEG+0x360>)
 8000a52:	f001 f928 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2108      	movs	r1, #8
 8000a5a:	489b      	ldr	r0, [pc, #620]	; (8000cc8 <display7SEG+0x360>)
 8000a5c:	f001 f923 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	2110      	movs	r1, #16
 8000a64:	4898      	ldr	r0, [pc, #608]	; (8000cc8 <display7SEG+0x360>)
 8000a66:	f001 f91e 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	2120      	movs	r1, #32
 8000a6e:	4896      	ldr	r0, [pc, #600]	; (8000cc8 <display7SEG+0x360>)
 8000a70:	f001 f919 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2140      	movs	r1, #64	; 0x40
 8000a78:	4893      	ldr	r0, [pc, #588]	; (8000cc8 <display7SEG+0x360>)
 8000a7a:	f001 f914 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000a7e:	e11f      	b.n	8000cc0 <display7SEG+0x358>
		case 3:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2101      	movs	r1, #1
 8000a84:	4890      	ldr	r0, [pc, #576]	; (8000cc8 <display7SEG+0x360>)
 8000a86:	f001 f90e 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2102      	movs	r1, #2
 8000a8e:	488e      	ldr	r0, [pc, #568]	; (8000cc8 <display7SEG+0x360>)
 8000a90:	f001 f909 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000a94:	2200      	movs	r2, #0
 8000a96:	2104      	movs	r1, #4
 8000a98:	488b      	ldr	r0, [pc, #556]	; (8000cc8 <display7SEG+0x360>)
 8000a9a:	f001 f904 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2108      	movs	r1, #8
 8000aa2:	4889      	ldr	r0, [pc, #548]	; (8000cc8 <display7SEG+0x360>)
 8000aa4:	f001 f8ff 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2110      	movs	r1, #16
 8000aac:	4886      	ldr	r0, [pc, #536]	; (8000cc8 <display7SEG+0x360>)
 8000aae:	f001 f8fa 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	2120      	movs	r1, #32
 8000ab6:	4884      	ldr	r0, [pc, #528]	; (8000cc8 <display7SEG+0x360>)
 8000ab8:	f001 f8f5 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000abc:	2200      	movs	r2, #0
 8000abe:	2140      	movs	r1, #64	; 0x40
 8000ac0:	4881      	ldr	r0, [pc, #516]	; (8000cc8 <display7SEG+0x360>)
 8000ac2:	f001 f8f0 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000ac6:	e0fb      	b.n	8000cc0 <display7SEG+0x358>
		case 4:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, SET);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	2101      	movs	r1, #1
 8000acc:	487e      	ldr	r0, [pc, #504]	; (8000cc8 <display7SEG+0x360>)
 8000ace:	f001 f8ea 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2102      	movs	r1, #2
 8000ad6:	487c      	ldr	r0, [pc, #496]	; (8000cc8 <display7SEG+0x360>)
 8000ad8:	f001 f8e5 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2104      	movs	r1, #4
 8000ae0:	4879      	ldr	r0, [pc, #484]	; (8000cc8 <display7SEG+0x360>)
 8000ae2:	f001 f8e0 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, SET);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	2108      	movs	r1, #8
 8000aea:	4877      	ldr	r0, [pc, #476]	; (8000cc8 <display7SEG+0x360>)
 8000aec:	f001 f8db 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	2110      	movs	r1, #16
 8000af4:	4874      	ldr	r0, [pc, #464]	; (8000cc8 <display7SEG+0x360>)
 8000af6:	f001 f8d6 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2120      	movs	r1, #32
 8000afe:	4872      	ldr	r0, [pc, #456]	; (8000cc8 <display7SEG+0x360>)
 8000b00:	f001 f8d1 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000b04:	2200      	movs	r2, #0
 8000b06:	2140      	movs	r1, #64	; 0x40
 8000b08:	486f      	ldr	r0, [pc, #444]	; (8000cc8 <display7SEG+0x360>)
 8000b0a:	f001 f8cc 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000b0e:	e0d7      	b.n	8000cc0 <display7SEG+0x358>
		case 5:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2101      	movs	r1, #1
 8000b14:	486c      	ldr	r0, [pc, #432]	; (8000cc8 <display7SEG+0x360>)
 8000b16:	f001 f8c6 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, SET);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	2102      	movs	r1, #2
 8000b1e:	486a      	ldr	r0, [pc, #424]	; (8000cc8 <display7SEG+0x360>)
 8000b20:	f001 f8c1 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2104      	movs	r1, #4
 8000b28:	4867      	ldr	r0, [pc, #412]	; (8000cc8 <display7SEG+0x360>)
 8000b2a:	f001 f8bc 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2108      	movs	r1, #8
 8000b32:	4865      	ldr	r0, [pc, #404]	; (8000cc8 <display7SEG+0x360>)
 8000b34:	f001 f8b7 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2110      	movs	r1, #16
 8000b3c:	4862      	ldr	r0, [pc, #392]	; (8000cc8 <display7SEG+0x360>)
 8000b3e:	f001 f8b2 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2120      	movs	r1, #32
 8000b46:	4860      	ldr	r0, [pc, #384]	; (8000cc8 <display7SEG+0x360>)
 8000b48:	f001 f8ad 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2140      	movs	r1, #64	; 0x40
 8000b50:	485d      	ldr	r0, [pc, #372]	; (8000cc8 <display7SEG+0x360>)
 8000b52:	f001 f8a8 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000b56:	e0b3      	b.n	8000cc0 <display7SEG+0x358>
		case 6:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	485a      	ldr	r0, [pc, #360]	; (8000cc8 <display7SEG+0x360>)
 8000b5e:	f001 f8a2 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, SET);
 8000b62:	2201      	movs	r2, #1
 8000b64:	2102      	movs	r1, #2
 8000b66:	4858      	ldr	r0, [pc, #352]	; (8000cc8 <display7SEG+0x360>)
 8000b68:	f001 f89d 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2104      	movs	r1, #4
 8000b70:	4855      	ldr	r0, [pc, #340]	; (8000cc8 <display7SEG+0x360>)
 8000b72:	f001 f898 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2108      	movs	r1, #8
 8000b7a:	4853      	ldr	r0, [pc, #332]	; (8000cc8 <display7SEG+0x360>)
 8000b7c:	f001 f893 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2110      	movs	r1, #16
 8000b84:	4850      	ldr	r0, [pc, #320]	; (8000cc8 <display7SEG+0x360>)
 8000b86:	f001 f88e 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	2120      	movs	r1, #32
 8000b8e:	484e      	ldr	r0, [pc, #312]	; (8000cc8 <display7SEG+0x360>)
 8000b90:	f001 f889 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2140      	movs	r1, #64	; 0x40
 8000b98:	484b      	ldr	r0, [pc, #300]	; (8000cc8 <display7SEG+0x360>)
 8000b9a:	f001 f884 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000b9e:	e08f      	b.n	8000cc0 <display7SEG+0x358>
		case 7:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2101      	movs	r1, #1
 8000ba4:	4848      	ldr	r0, [pc, #288]	; (8000cc8 <display7SEG+0x360>)
 8000ba6:	f001 f87e 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2102      	movs	r1, #2
 8000bae:	4846      	ldr	r0, [pc, #280]	; (8000cc8 <display7SEG+0x360>)
 8000bb0:	f001 f879 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2104      	movs	r1, #4
 8000bb8:	4843      	ldr	r0, [pc, #268]	; (8000cc8 <display7SEG+0x360>)
 8000bba:	f001 f874 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, SET);
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	2108      	movs	r1, #8
 8000bc2:	4841      	ldr	r0, [pc, #260]	; (8000cc8 <display7SEG+0x360>)
 8000bc4:	f001 f86f 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2110      	movs	r1, #16
 8000bcc:	483e      	ldr	r0, [pc, #248]	; (8000cc8 <display7SEG+0x360>)
 8000bce:	f001 f86a 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	2120      	movs	r1, #32
 8000bd6:	483c      	ldr	r0, [pc, #240]	; (8000cc8 <display7SEG+0x360>)
 8000bd8:	f001 f865 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, SET);
 8000bdc:	2201      	movs	r2, #1
 8000bde:	2140      	movs	r1, #64	; 0x40
 8000be0:	4839      	ldr	r0, [pc, #228]	; (8000cc8 <display7SEG+0x360>)
 8000be2:	f001 f860 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000be6:	e06b      	b.n	8000cc0 <display7SEG+0x358>
		case 8:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2101      	movs	r1, #1
 8000bec:	4836      	ldr	r0, [pc, #216]	; (8000cc8 <display7SEG+0x360>)
 8000bee:	f001 f85a 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2102      	movs	r1, #2
 8000bf6:	4834      	ldr	r0, [pc, #208]	; (8000cc8 <display7SEG+0x360>)
 8000bf8:	f001 f855 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	2104      	movs	r1, #4
 8000c00:	4831      	ldr	r0, [pc, #196]	; (8000cc8 <display7SEG+0x360>)
 8000c02:	f001 f850 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2108      	movs	r1, #8
 8000c0a:	482f      	ldr	r0, [pc, #188]	; (8000cc8 <display7SEG+0x360>)
 8000c0c:	f001 f84b 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2110      	movs	r1, #16
 8000c14:	482c      	ldr	r0, [pc, #176]	; (8000cc8 <display7SEG+0x360>)
 8000c16:	f001 f846 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2120      	movs	r1, #32
 8000c1e:	482a      	ldr	r0, [pc, #168]	; (8000cc8 <display7SEG+0x360>)
 8000c20:	f001 f841 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000c24:	2200      	movs	r2, #0
 8000c26:	2140      	movs	r1, #64	; 0x40
 8000c28:	4827      	ldr	r0, [pc, #156]	; (8000cc8 <display7SEG+0x360>)
 8000c2a:	f001 f83c 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000c2e:	e047      	b.n	8000cc0 <display7SEG+0x358>
		case 9:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2101      	movs	r1, #1
 8000c34:	4824      	ldr	r0, [pc, #144]	; (8000cc8 <display7SEG+0x360>)
 8000c36:	f001 f836 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2102      	movs	r1, #2
 8000c3e:	4822      	ldr	r0, [pc, #136]	; (8000cc8 <display7SEG+0x360>)
 8000c40:	f001 f831 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2104      	movs	r1, #4
 8000c48:	481f      	ldr	r0, [pc, #124]	; (8000cc8 <display7SEG+0x360>)
 8000c4a:	f001 f82c 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2108      	movs	r1, #8
 8000c52:	481d      	ldr	r0, [pc, #116]	; (8000cc8 <display7SEG+0x360>)
 8000c54:	f001 f827 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	2110      	movs	r1, #16
 8000c5c:	481a      	ldr	r0, [pc, #104]	; (8000cc8 <display7SEG+0x360>)
 8000c5e:	f001 f822 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2120      	movs	r1, #32
 8000c66:	4818      	ldr	r0, [pc, #96]	; (8000cc8 <display7SEG+0x360>)
 8000c68:	f001 f81d 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2140      	movs	r1, #64	; 0x40
 8000c70:	4815      	ldr	r0, [pc, #84]	; (8000cc8 <display7SEG+0x360>)
 8000c72:	f001 f818 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000c76:	e023      	b.n	8000cc0 <display7SEG+0x358>
		default:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, RESET);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2101      	movs	r1, #1
 8000c7c:	4812      	ldr	r0, [pc, #72]	; (8000cc8 <display7SEG+0x360>)
 8000c7e:	f001 f812 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2102      	movs	r1, #2
 8000c86:	4810      	ldr	r0, [pc, #64]	; (8000cc8 <display7SEG+0x360>)
 8000c88:	f001 f80d 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, RESET);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2104      	movs	r1, #4
 8000c90:	480d      	ldr	r0, [pc, #52]	; (8000cc8 <display7SEG+0x360>)
 8000c92:	f001 f808 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	2108      	movs	r1, #8
 8000c9a:	480b      	ldr	r0, [pc, #44]	; (8000cc8 <display7SEG+0x360>)
 8000c9c:	f001 f803 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	2110      	movs	r1, #16
 8000ca4:	4808      	ldr	r0, [pc, #32]	; (8000cc8 <display7SEG+0x360>)
 8000ca6:	f000 fffe 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, RESET);
 8000caa:	2200      	movs	r2, #0
 8000cac:	2120      	movs	r1, #32
 8000cae:	4806      	ldr	r0, [pc, #24]	; (8000cc8 <display7SEG+0x360>)
 8000cb0:	f000 fff9 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, RESET);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2140      	movs	r1, #64	; 0x40
 8000cb8:	4803      	ldr	r0, [pc, #12]	; (8000cc8 <display7SEG+0x360>)
 8000cba:	f000 fff4 	bl	8001ca6 <HAL_GPIO_WritePin>
			break;
 8000cbe:	bf00      	nop
	}
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40010800 	.word	0x40010800

08000ccc <toggleRed>:
	HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, SET);
	HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, SET);
	HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, SET);
}

void toggleRed(){
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 8000cd0:	2180      	movs	r1, #128	; 0x80
 8000cd2:	4811      	ldr	r0, [pc, #68]	; (8000d18 <toggleRed+0x4c>)
 8000cd4:	f000 ffff 	bl	8001cd6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin);
 8000cd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cdc:	480e      	ldr	r0, [pc, #56]	; (8000d18 <toggleRed+0x4c>)
 8000cde:	f000 fffa 	bl	8001cd6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce8:	480b      	ldr	r0, [pc, #44]	; (8000d18 <toggleRed+0x4c>)
 8000cea:	f000 ffdc 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, SET);
 8000cee:	2201      	movs	r2, #1
 8000cf0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cf4:	4808      	ldr	r0, [pc, #32]	; (8000d18 <toggleRed+0x4c>)
 8000cf6:	f000 ffd6 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d00:	4805      	ldr	r0, [pc, #20]	; (8000d18 <toggleRed+0x4c>)
 8000d02:	f000 ffd0 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000d06:	2201      	movs	r2, #1
 8000d08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d0c:	4802      	ldr	r0, [pc, #8]	; (8000d18 <toggleRed+0x4c>)
 8000d0e:	f000 ffca 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40010800 	.word	0x40010800

08000d1c <toggleAmber>:
void toggleAmber(){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin);
 8000d20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d24:	4810      	ldr	r0, [pc, #64]	; (8000d68 <toggleAmber+0x4c>)
 8000d26:	f000 ffd6 	bl	8001cd6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin);
 8000d2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d2e:	480e      	ldr	r0, [pc, #56]	; (8000d68 <toggleAmber+0x4c>)
 8000d30:	f000 ffd1 	bl	8001cd6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000d34:	2201      	movs	r2, #1
 8000d36:	2180      	movs	r1, #128	; 0x80
 8000d38:	480b      	ldr	r0, [pc, #44]	; (8000d68 <toggleAmber+0x4c>)
 8000d3a:	f000 ffb4 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000d3e:	2201      	movs	r2, #1
 8000d40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d44:	4808      	ldr	r0, [pc, #32]	; (8000d68 <toggleAmber+0x4c>)
 8000d46:	f000 ffae 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <toggleAmber+0x4c>)
 8000d52:	f000 ffa8 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d5c:	4802      	ldr	r0, [pc, #8]	; (8000d68 <toggleAmber+0x4c>)
 8000d5e:	f000 ffa2 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40010800 	.word	0x40010800

08000d6c <toggleGreen>:
void toggleGreen(){
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 8000d70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d74:	4810      	ldr	r0, [pc, #64]	; (8000db8 <toggleGreen+0x4c>)
 8000d76:	f000 ffae 	bl	8001cd6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
 8000d7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d7e:	480e      	ldr	r0, [pc, #56]	; (8000db8 <toggleGreen+0x4c>)
 8000d80:	f000 ffa9 	bl	8001cd6 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000d84:	2201      	movs	r2, #1
 8000d86:	2180      	movs	r1, #128	; 0x80
 8000d88:	480b      	ldr	r0, [pc, #44]	; (8000db8 <toggleGreen+0x4c>)
 8000d8a:	f000 ff8c 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000d8e:	2201      	movs	r2, #1
 8000d90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d94:	4808      	ldr	r0, [pc, #32]	; (8000db8 <toggleGreen+0x4c>)
 8000d96:	f000 ff86 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, SET);
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000da0:	4805      	ldr	r0, [pc, #20]	; (8000db8 <toggleGreen+0x4c>)
 8000da2:	f000 ff80 	bl	8001ca6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dac:	4802      	ldr	r0, [pc, #8]	; (8000db8 <toggleGreen+0x4c>)
 8000dae:	f000 ff7a 	bl	8001ca6 <HAL_GPIO_WritePin>
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40010800 	.word	0x40010800

08000dbc <resetCountValue>:
enum Color state1 = RED;
enum Color state2 = GREEN;



void resetCountValue(){
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
	cnt1 = redValue;
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <resetCountValue+0x28>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a08      	ldr	r2, [pc, #32]	; (8000de8 <resetCountValue+0x2c>)
 8000dc6:	6013      	str	r3, [r2, #0]
	cnt2 = greenValue;
 8000dc8:	4b08      	ldr	r3, [pc, #32]	; (8000dec <resetCountValue+0x30>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a08      	ldr	r2, [pc, #32]	; (8000df0 <resetCountValue+0x34>)
 8000dce:	6013      	str	r3, [r2, #0]
	state1 = RED;
 8000dd0:	4b08      	ldr	r3, [pc, #32]	; (8000df4 <resetCountValue+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	701a      	strb	r2, [r3, #0]
	state2 = GREEN;
 8000dd6:	4b08      	ldr	r3, [pc, #32]	; (8000df8 <resetCountValue+0x3c>)
 8000dd8:	2202      	movs	r2, #2
 8000dda:	701a      	strb	r2, [r3, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr
 8000de4:	200000d4 	.word	0x200000d4
 8000de8:	2000000c 	.word	0x2000000c
 8000dec:	200000c8 	.word	0x200000c8
 8000df0:	20000010 	.word	0x20000010
 8000df4:	2000006a 	.word	0x2000006a
 8000df8:	20000014 	.word	0x20000014

08000dfc <normalMode>:

void normalMode(){
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	cnt1--;
 8000e00:	4b41      	ldr	r3, [pc, #260]	; (8000f08 <normalMode+0x10c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	3b01      	subs	r3, #1
 8000e06:	4a40      	ldr	r2, [pc, #256]	; (8000f08 <normalMode+0x10c>)
 8000e08:	6013      	str	r3, [r2, #0]
	cnt2--;
 8000e0a:	4b40      	ldr	r3, [pc, #256]	; (8000f0c <normalMode+0x110>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	4a3e      	ldr	r2, [pc, #248]	; (8000f0c <normalMode+0x110>)
 8000e12:	6013      	str	r3, [r2, #0]
	switch (state1) {
 8000e14:	4b3e      	ldr	r3, [pc, #248]	; (8000f10 <normalMode+0x114>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b02      	cmp	r3, #2
 8000e1a:	d022      	beq.n	8000e62 <normalMode+0x66>
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	dc2e      	bgt.n	8000e7e <normalMode+0x82>
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d002      	beq.n	8000e2a <normalMode+0x2e>
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d00e      	beq.n	8000e46 <normalMode+0x4a>
				cnt1 = amberValue;
				state1 = AMBER;
			}
			break;
		default:
			break;
 8000e28:	e029      	b.n	8000e7e <normalMode+0x82>
			setRed1();
 8000e2a:	f7ff fcf5 	bl	8000818 <setRed1>
			if(cnt1 <= 0){
 8000e2e:	4b36      	ldr	r3, [pc, #216]	; (8000f08 <normalMode+0x10c>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	dc25      	bgt.n	8000e82 <normalMode+0x86>
				cnt1 = greenValue;
 8000e36:	4b37      	ldr	r3, [pc, #220]	; (8000f14 <normalMode+0x118>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a33      	ldr	r2, [pc, #204]	; (8000f08 <normalMode+0x10c>)
 8000e3c:	6013      	str	r3, [r2, #0]
				state1 = GREEN;
 8000e3e:	4b34      	ldr	r3, [pc, #208]	; (8000f10 <normalMode+0x114>)
 8000e40:	2202      	movs	r2, #2
 8000e42:	701a      	strb	r2, [r3, #0]
			break;
 8000e44:	e01d      	b.n	8000e82 <normalMode+0x86>
			setAmber1();
 8000e46:	f7ff fcff 	bl	8000848 <setAmber1>
			if(cnt1 <= 0){
 8000e4a:	4b2f      	ldr	r3, [pc, #188]	; (8000f08 <normalMode+0x10c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	dc19      	bgt.n	8000e86 <normalMode+0x8a>
				cnt1 = redValue;
 8000e52:	4b31      	ldr	r3, [pc, #196]	; (8000f18 <normalMode+0x11c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a2c      	ldr	r2, [pc, #176]	; (8000f08 <normalMode+0x10c>)
 8000e58:	6013      	str	r3, [r2, #0]
				state1 = RED;
 8000e5a:	4b2d      	ldr	r3, [pc, #180]	; (8000f10 <normalMode+0x114>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
			break;
 8000e60:	e011      	b.n	8000e86 <normalMode+0x8a>
			setGreen1();
 8000e62:	f7ff fd09 	bl	8000878 <setGreen1>
			if(cnt1 <= 0){
 8000e66:	4b28      	ldr	r3, [pc, #160]	; (8000f08 <normalMode+0x10c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	dc0d      	bgt.n	8000e8a <normalMode+0x8e>
				cnt1 = amberValue;
 8000e6e:	4b2b      	ldr	r3, [pc, #172]	; (8000f1c <normalMode+0x120>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a25      	ldr	r2, [pc, #148]	; (8000f08 <normalMode+0x10c>)
 8000e74:	6013      	str	r3, [r2, #0]
				state1 = AMBER;
 8000e76:	4b26      	ldr	r3, [pc, #152]	; (8000f10 <normalMode+0x114>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	701a      	strb	r2, [r3, #0]
			break;
 8000e7c:	e005      	b.n	8000e8a <normalMode+0x8e>
			break;
 8000e7e:	bf00      	nop
 8000e80:	e004      	b.n	8000e8c <normalMode+0x90>
			break;
 8000e82:	bf00      	nop
 8000e84:	e002      	b.n	8000e8c <normalMode+0x90>
			break;
 8000e86:	bf00      	nop
 8000e88:	e000      	b.n	8000e8c <normalMode+0x90>
			break;
 8000e8a:	bf00      	nop
	}
	switch (state2) {
 8000e8c:	4b24      	ldr	r3, [pc, #144]	; (8000f20 <normalMode+0x124>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d022      	beq.n	8000eda <normalMode+0xde>
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	dc2e      	bgt.n	8000ef6 <normalMode+0xfa>
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d002      	beq.n	8000ea2 <normalMode+0xa6>
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d00e      	beq.n	8000ebe <normalMode+0xc2>
				cnt2 = amberValue;
				state2 = AMBER;
			}
			break;
		default:
			break;
 8000ea0:	e029      	b.n	8000ef6 <normalMode+0xfa>
			setRed2();
 8000ea2:	f7ff fd19 	bl	80008d8 <setRed2>
			if(cnt2 <= 0){
 8000ea6:	4b19      	ldr	r3, [pc, #100]	; (8000f0c <normalMode+0x110>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	dc25      	bgt.n	8000efa <normalMode+0xfe>
				cnt2 = greenValue;
 8000eae:	4b19      	ldr	r3, [pc, #100]	; (8000f14 <normalMode+0x118>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a16      	ldr	r2, [pc, #88]	; (8000f0c <normalMode+0x110>)
 8000eb4:	6013      	str	r3, [r2, #0]
				state2 = GREEN;
 8000eb6:	4b1a      	ldr	r3, [pc, #104]	; (8000f20 <normalMode+0x124>)
 8000eb8:	2202      	movs	r2, #2
 8000eba:	701a      	strb	r2, [r3, #0]
			break;
 8000ebc:	e01d      	b.n	8000efa <normalMode+0xfe>
			setAmber2();
 8000ebe:	f7ff fd23 	bl	8000908 <setAmber2>
			if(cnt2 <= 0){
 8000ec2:	4b12      	ldr	r3, [pc, #72]	; (8000f0c <normalMode+0x110>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	dc19      	bgt.n	8000efe <normalMode+0x102>
				cnt2 = redValue;
 8000eca:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <normalMode+0x11c>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a0f      	ldr	r2, [pc, #60]	; (8000f0c <normalMode+0x110>)
 8000ed0:	6013      	str	r3, [r2, #0]
				state2 = RED;
 8000ed2:	4b13      	ldr	r3, [pc, #76]	; (8000f20 <normalMode+0x124>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	701a      	strb	r2, [r3, #0]
			break;
 8000ed8:	e011      	b.n	8000efe <normalMode+0x102>
			setGreen2();
 8000eda:	f7ff fd2d 	bl	8000938 <setGreen2>
			if(cnt2 <= 0){
 8000ede:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <normalMode+0x110>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	dc0d      	bgt.n	8000f02 <normalMode+0x106>
				cnt2 = amberValue;
 8000ee6:	4b0d      	ldr	r3, [pc, #52]	; (8000f1c <normalMode+0x120>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a08      	ldr	r2, [pc, #32]	; (8000f0c <normalMode+0x110>)
 8000eec:	6013      	str	r3, [r2, #0]
				state2 = AMBER;
 8000eee:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <normalMode+0x124>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	701a      	strb	r2, [r3, #0]
			break;
 8000ef4:	e005      	b.n	8000f02 <normalMode+0x106>
			break;
 8000ef6:	bf00      	nop
 8000ef8:	e004      	b.n	8000f04 <normalMode+0x108>
			break;
 8000efa:	bf00      	nop
 8000efc:	e002      	b.n	8000f04 <normalMode+0x108>
			break;
 8000efe:	bf00      	nop
 8000f00:	e000      	b.n	8000f04 <normalMode+0x108>
			break;
 8000f02:	bf00      	nop
	}
}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	2000000c 	.word	0x2000000c
 8000f0c:	20000010 	.word	0x20000010
 8000f10:	2000006a 	.word	0x2000006a
 8000f14:	200000c8 	.word	0x200000c8
 8000f18:	200000d4 	.word	0x200000d4
 8000f1c:	200000c4 	.word	0x200000c4
 8000f20:	20000014 	.word	0x20000014

08000f24 <get7SEG1Value>:

static int get7SEG1Value(){
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
	switch (mode) {
 8000f28:	4b10      	ldr	r3, [pc, #64]	; (8000f6c <get7SEG1Value+0x48>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	d816      	bhi.n	8000f60 <get7SEG1Value+0x3c>
 8000f32:	a201      	add	r2, pc, #4	; (adr r2, 8000f38 <get7SEG1Value+0x14>)
 8000f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f38:	08000f49 	.word	0x08000f49
 8000f3c:	08000f4f 	.word	0x08000f4f
 8000f40:	08000f55 	.word	0x08000f55
 8000f44:	08000f5b 	.word	0x08000f5b
		case 1:
			return cnt1;
 8000f48:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <get7SEG1Value+0x4c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	e00a      	b.n	8000f64 <get7SEG1Value+0x40>
			break;
		case 2:
			return redNew;
 8000f4e:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <get7SEG1Value+0x50>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	e007      	b.n	8000f64 <get7SEG1Value+0x40>
			break;
		case 3:
			return amberNew;
 8000f54:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <get7SEG1Value+0x54>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	e004      	b.n	8000f64 <get7SEG1Value+0x40>
			break;
		case 4:
			return greenNew;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <get7SEG1Value+0x58>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	e001      	b.n	8000f64 <get7SEG1Value+0x40>
			break;
		default:
			break;
 8000f60:	bf00      	nop
	}
	return 0;
 8000f62:	2300      	movs	r3, #0
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bc80      	pop	{r7}
 8000f6a:	4770      	bx	lr
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	2000000c 	.word	0x2000000c
 8000f74:	200000cc 	.word	0x200000cc
 8000f78:	200000d0 	.word	0x200000d0
 8000f7c:	200000c0 	.word	0x200000c0

08000f80 <get7SEG2Value>:
static int get7SEG2Value(){
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
	switch (mode) {
 8000f84:	4b10      	ldr	r3, [pc, #64]	; (8000fc8 <get7SEG2Value+0x48>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	3b01      	subs	r3, #1
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d816      	bhi.n	8000fbc <get7SEG2Value+0x3c>
 8000f8e:	a201      	add	r2, pc, #4	; (adr r2, 8000f94 <get7SEG2Value+0x14>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	08000fa5 	.word	0x08000fa5
 8000f98:	08000fab 	.word	0x08000fab
 8000f9c:	08000fb1 	.word	0x08000fb1
 8000fa0:	08000fb7 	.word	0x08000fb7
		case 1:
			return cnt2;
 8000fa4:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <get7SEG2Value+0x4c>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	e00a      	b.n	8000fc0 <get7SEG2Value+0x40>
			break;
		case 2:
			return redNew;
 8000faa:	4b09      	ldr	r3, [pc, #36]	; (8000fd0 <get7SEG2Value+0x50>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	e007      	b.n	8000fc0 <get7SEG2Value+0x40>
			break;
		case 3:
			return amberNew;
 8000fb0:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <get7SEG2Value+0x54>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	e004      	b.n	8000fc0 <get7SEG2Value+0x40>
			break;
		case 4:
			return greenNew;
 8000fb6:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <get7SEG2Value+0x58>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	e001      	b.n	8000fc0 <get7SEG2Value+0x40>
			break;
		default:
			break;
 8000fbc:	bf00      	nop
	}
	return 0;
 8000fbe:	2300      	movs	r3, #0
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr
 8000fc8:	20000000 	.word	0x20000000
 8000fcc:	20000010 	.word	0x20000010
 8000fd0:	200000cc 	.word	0x200000cc
 8000fd4:	200000d0 	.word	0x200000d0
 8000fd8:	200000c0 	.word	0x200000c0

08000fdc <ledDispMode>:

void ledDispMode(){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	switch (mode) {
 8000fe0:	4b23      	ldr	r3, [pc, #140]	; (8001070 <ledDispMode+0x94>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	3b01      	subs	r3, #1
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	d837      	bhi.n	800105a <ledDispMode+0x7e>
 8000fea:	a201      	add	r2, pc, #4	; (adr r2, 8000ff0 <ledDispMode+0x14>)
 8000fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff0:	08001001 	.word	0x08001001
 8000ff4:	08001019 	.word	0x08001019
 8000ff8:	0800102f 	.word	0x0800102f
 8000ffc:	08001045 	.word	0x08001045
		case 1:
			if(timer_flag[0] == 1){
 8001000:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <ledDispMode+0x98>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d12a      	bne.n	800105e <ledDispMode+0x82>
				setTimer(0, 1000);
 8001008:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800100c:	2000      	movs	r0, #0
 800100e:	f000 fac5 	bl	800159c <setTimer>
				normalMode();
 8001012:	f7ff fef3 	bl	8000dfc <normalMode>
			}
			break;
 8001016:	e022      	b.n	800105e <ledDispMode+0x82>
		case 2:
			if(timer_flag[0] == 1){
 8001018:	4b16      	ldr	r3, [pc, #88]	; (8001074 <ledDispMode+0x98>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d120      	bne.n	8001062 <ledDispMode+0x86>
				setTimer(0, 250);
 8001020:	21fa      	movs	r1, #250	; 0xfa
 8001022:	2000      	movs	r0, #0
 8001024:	f000 faba 	bl	800159c <setTimer>
				toggleRed();
 8001028:	f7ff fe50 	bl	8000ccc <toggleRed>
			}
			break;
 800102c:	e019      	b.n	8001062 <ledDispMode+0x86>
		case 3:
			if(timer_flag[0] == 1){
 800102e:	4b11      	ldr	r3, [pc, #68]	; (8001074 <ledDispMode+0x98>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d117      	bne.n	8001066 <ledDispMode+0x8a>
				setTimer(0, 250);
 8001036:	21fa      	movs	r1, #250	; 0xfa
 8001038:	2000      	movs	r0, #0
 800103a:	f000 faaf 	bl	800159c <setTimer>
				toggleAmber();
 800103e:	f7ff fe6d 	bl	8000d1c <toggleAmber>
			}
			break;
 8001042:	e010      	b.n	8001066 <ledDispMode+0x8a>
		case 4:
			if(timer_flag[0] == 1){
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <ledDispMode+0x98>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d10e      	bne.n	800106a <ledDispMode+0x8e>
				setTimer(0, 250);
 800104c:	21fa      	movs	r1, #250	; 0xfa
 800104e:	2000      	movs	r0, #0
 8001050:	f000 faa4 	bl	800159c <setTimer>
				toggleGreen();
 8001054:	f7ff fe8a 	bl	8000d6c <toggleGreen>
			}
			break;
 8001058:	e007      	b.n	800106a <ledDispMode+0x8e>
		default:
			break;
 800105a:	bf00      	nop
 800105c:	e006      	b.n	800106c <ledDispMode+0x90>
			break;
 800105e:	bf00      	nop
 8001060:	e004      	b.n	800106c <ledDispMode+0x90>
			break;
 8001062:	bf00      	nop
 8001064:	e002      	b.n	800106c <ledDispMode+0x90>
			break;
 8001066:	bf00      	nop
 8001068:	e000      	b.n	800106c <ledDispMode+0x90>
			break;
 800106a:	bf00      	nop
	}
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000000 	.word	0x20000000
 8001074:	20000070 	.word	0x20000070

08001078 <ledScanning>:

void ledScanning(){
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	static int sw_led = 0;
	switch (sw_led) {
 800107c:	4b74      	ldr	r3, [pc, #464]	; (8001250 <ledScanning+0x1d8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b04      	cmp	r3, #4
 8001082:	f200 80e2 	bhi.w	800124a <ledScanning+0x1d2>
 8001086:	a201      	add	r2, pc, #4	; (adr r2, 800108c <ledScanning+0x14>)
 8001088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108c:	080010a1 	.word	0x080010a1
 8001090:	080010f5 	.word	0x080010f5
 8001094:	08001153 	.word	0x08001153
 8001098:	080011a7 	.word	0x080011a7
 800109c:	08001205 	.word	0x08001205
		case 0:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	2110      	movs	r1, #16
 80010a4:	486b      	ldr	r0, [pc, #428]	; (8001254 <ledScanning+0x1dc>)
 80010a6:	f000 fdfe 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2120      	movs	r1, #32
 80010ae:	4869      	ldr	r0, [pc, #420]	; (8001254 <ledScanning+0x1dc>)
 80010b0:	f000 fdf9 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2140      	movs	r1, #64	; 0x40
 80010b8:	4866      	ldr	r0, [pc, #408]	; (8001254 <ledScanning+0x1dc>)
 80010ba:	f000 fdf4 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2180      	movs	r1, #128	; 0x80
 80010c2:	4864      	ldr	r0, [pc, #400]	; (8001254 <ledScanning+0x1dc>)
 80010c4:	f000 fdef 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 80010c8:	2200      	movs	r2, #0
 80010ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ce:	4861      	ldr	r0, [pc, #388]	; (8001254 <ledScanning+0x1dc>)
 80010d0:	f000 fde9 	bl	8001ca6 <HAL_GPIO_WritePin>
			display7SEG(get7SEG1Value() / 10);
 80010d4:	f7ff ff26 	bl	8000f24 <get7SEG1Value>
 80010d8:	4603      	mov	r3, r0
 80010da:	4a5f      	ldr	r2, [pc, #380]	; (8001258 <ledScanning+0x1e0>)
 80010dc:	fb82 1203 	smull	r1, r2, r2, r3
 80010e0:	1092      	asrs	r2, r2, #2
 80010e2:	17db      	asrs	r3, r3, #31
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fc3e 	bl	8000968 <display7SEG>
			sw_led = 1;
 80010ec:	4b58      	ldr	r3, [pc, #352]	; (8001250 <ledScanning+0x1d8>)
 80010ee:	2201      	movs	r2, #1
 80010f0:	601a      	str	r2, [r3, #0]
			break;
 80010f2:	e0ab      	b.n	800124c <ledScanning+0x1d4>
		case 1:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80010f4:	2200      	movs	r2, #0
 80010f6:	2110      	movs	r1, #16
 80010f8:	4856      	ldr	r0, [pc, #344]	; (8001254 <ledScanning+0x1dc>)
 80010fa:	f000 fdd4 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80010fe:	2201      	movs	r2, #1
 8001100:	2120      	movs	r1, #32
 8001102:	4854      	ldr	r0, [pc, #336]	; (8001254 <ledScanning+0x1dc>)
 8001104:	f000 fdcf 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2140      	movs	r1, #64	; 0x40
 800110c:	4851      	ldr	r0, [pc, #324]	; (8001254 <ledScanning+0x1dc>)
 800110e:	f000 fdca 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001112:	2200      	movs	r2, #0
 8001114:	2180      	movs	r1, #128	; 0x80
 8001116:	484f      	ldr	r0, [pc, #316]	; (8001254 <ledScanning+0x1dc>)
 8001118:	f000 fdc5 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001122:	484c      	ldr	r0, [pc, #304]	; (8001254 <ledScanning+0x1dc>)
 8001124:	f000 fdbf 	bl	8001ca6 <HAL_GPIO_WritePin>
			display7SEG(get7SEG1Value() % 10);
 8001128:	f7ff fefc 	bl	8000f24 <get7SEG1Value>
 800112c:	4601      	mov	r1, r0
 800112e:	4b4a      	ldr	r3, [pc, #296]	; (8001258 <ledScanning+0x1e0>)
 8001130:	fb83 2301 	smull	r2, r3, r3, r1
 8001134:	109a      	asrs	r2, r3, #2
 8001136:	17cb      	asrs	r3, r1, #31
 8001138:	1ad2      	subs	r2, r2, r3
 800113a:	4613      	mov	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	1aca      	subs	r2, r1, r3
 8001144:	4610      	mov	r0, r2
 8001146:	f7ff fc0f 	bl	8000968 <display7SEG>
			sw_led = 2;
 800114a:	4b41      	ldr	r3, [pc, #260]	; (8001250 <ledScanning+0x1d8>)
 800114c:	2202      	movs	r2, #2
 800114e:	601a      	str	r2, [r3, #0]
			break;
 8001150:	e07c      	b.n	800124c <ledScanning+0x1d4>
		case 2:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	2110      	movs	r1, #16
 8001156:	483f      	ldr	r0, [pc, #252]	; (8001254 <ledScanning+0x1dc>)
 8001158:	f000 fda5 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800115c:	2200      	movs	r2, #0
 800115e:	2120      	movs	r1, #32
 8001160:	483c      	ldr	r0, [pc, #240]	; (8001254 <ledScanning+0x1dc>)
 8001162:	f000 fda0 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001166:	2201      	movs	r2, #1
 8001168:	2140      	movs	r1, #64	; 0x40
 800116a:	483a      	ldr	r0, [pc, #232]	; (8001254 <ledScanning+0x1dc>)
 800116c:	f000 fd9b 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2180      	movs	r1, #128	; 0x80
 8001174:	4837      	ldr	r0, [pc, #220]	; (8001254 <ledScanning+0x1dc>)
 8001176:	f000 fd96 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001180:	4834      	ldr	r0, [pc, #208]	; (8001254 <ledScanning+0x1dc>)
 8001182:	f000 fd90 	bl	8001ca6 <HAL_GPIO_WritePin>
			display7SEG(get7SEG2Value() / 10);
 8001186:	f7ff fefb 	bl	8000f80 <get7SEG2Value>
 800118a:	4603      	mov	r3, r0
 800118c:	4a32      	ldr	r2, [pc, #200]	; (8001258 <ledScanning+0x1e0>)
 800118e:	fb82 1203 	smull	r1, r2, r2, r3
 8001192:	1092      	asrs	r2, r2, #2
 8001194:	17db      	asrs	r3, r3, #31
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fbe5 	bl	8000968 <display7SEG>
			sw_led = 3;
 800119e:	4b2c      	ldr	r3, [pc, #176]	; (8001250 <ledScanning+0x1d8>)
 80011a0:	2203      	movs	r2, #3
 80011a2:	601a      	str	r2, [r3, #0]
			break;
 80011a4:	e052      	b.n	800124c <ledScanning+0x1d4>
		case 3:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2110      	movs	r1, #16
 80011aa:	482a      	ldr	r0, [pc, #168]	; (8001254 <ledScanning+0x1dc>)
 80011ac:	f000 fd7b 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2120      	movs	r1, #32
 80011b4:	4827      	ldr	r0, [pc, #156]	; (8001254 <ledScanning+0x1dc>)
 80011b6:	f000 fd76 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2140      	movs	r1, #64	; 0x40
 80011be:	4825      	ldr	r0, [pc, #148]	; (8001254 <ledScanning+0x1dc>)
 80011c0:	f000 fd71 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	2180      	movs	r1, #128	; 0x80
 80011c8:	4822      	ldr	r0, [pc, #136]	; (8001254 <ledScanning+0x1dc>)
 80011ca:	f000 fd6c 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d4:	481f      	ldr	r0, [pc, #124]	; (8001254 <ledScanning+0x1dc>)
 80011d6:	f000 fd66 	bl	8001ca6 <HAL_GPIO_WritePin>
			display7SEG(get7SEG2Value() % 10);
 80011da:	f7ff fed1 	bl	8000f80 <get7SEG2Value>
 80011de:	4601      	mov	r1, r0
 80011e0:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <ledScanning+0x1e0>)
 80011e2:	fb83 2301 	smull	r2, r3, r3, r1
 80011e6:	109a      	asrs	r2, r3, #2
 80011e8:	17cb      	asrs	r3, r1, #31
 80011ea:	1ad2      	subs	r2, r2, r3
 80011ec:	4613      	mov	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	1aca      	subs	r2, r1, r3
 80011f6:	4610      	mov	r0, r2
 80011f8:	f7ff fbb6 	bl	8000968 <display7SEG>
			sw_led = 4;
 80011fc:	4b14      	ldr	r3, [pc, #80]	; (8001250 <ledScanning+0x1d8>)
 80011fe:	2204      	movs	r2, #4
 8001200:	601a      	str	r2, [r3, #0]
			break;
 8001202:	e023      	b.n	800124c <ledScanning+0x1d4>
		case 4:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	2110      	movs	r1, #16
 8001208:	4812      	ldr	r0, [pc, #72]	; (8001254 <ledScanning+0x1dc>)
 800120a:	f000 fd4c 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800120e:	2200      	movs	r2, #0
 8001210:	2120      	movs	r1, #32
 8001212:	4810      	ldr	r0, [pc, #64]	; (8001254 <ledScanning+0x1dc>)
 8001214:	f000 fd47 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	2140      	movs	r1, #64	; 0x40
 800121c:	480d      	ldr	r0, [pc, #52]	; (8001254 <ledScanning+0x1dc>)
 800121e:	f000 fd42 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	2180      	movs	r1, #128	; 0x80
 8001226:	480b      	ldr	r0, [pc, #44]	; (8001254 <ledScanning+0x1dc>)
 8001228:	f000 fd3d 	bl	8001ca6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, SET);
 800122c:	2201      	movs	r2, #1
 800122e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001232:	4808      	ldr	r0, [pc, #32]	; (8001254 <ledScanning+0x1dc>)
 8001234:	f000 fd37 	bl	8001ca6 <HAL_GPIO_WritePin>
			display7SEG(mode);
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <ledScanning+0x1e4>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff fb93 	bl	8000968 <display7SEG>
			sw_led = 0;
 8001242:	4b03      	ldr	r3, [pc, #12]	; (8001250 <ledScanning+0x1d8>)
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
			break;
 8001248:	e000      	b.n	800124c <ledScanning+0x1d4>
		default:
			break;
 800124a:	bf00      	nop
	}
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}
 8001250:	2000006c 	.word	0x2000006c
 8001254:	40010c00 	.word	0x40010c00
 8001258:	66666667 	.word	0x66666667
 800125c:	20000000 	.word	0x20000000

08001260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001264:	f000 fa1e 	bl	80016a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001268:	f000 f81a 	bl	80012a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800126c:	f000 f8a0 	bl	80013b0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001270:	f000 f852 	bl	8001318 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001274:	4809      	ldr	r0, [pc, #36]	; (800129c <main+0x3c>)
 8001276:	f001 f973 	bl	8002560 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  initButton();
 800127a:	f7ff f961 	bl	8000540 <initButton>
  initLedTime();
 800127e:	f7fe ff65 	bl	800014c <initLedTime>
  setTimer(0, 10);
 8001282:	210a      	movs	r1, #10
 8001284:	2000      	movs	r0, #0
 8001286:	f000 f989 	bl	800159c <setTimer>
  setTimer(1, 20);
 800128a:	2114      	movs	r1, #20
 800128c:	2001      	movs	r0, #1
 800128e:	f000 f985 	bl	800159c <setTimer>
  while (1)
  {
	 fsm_for_input_processing();
 8001292:	f7ff f835 	bl	8000300 <fsm_for_input_processing>
	 fsm_automatic_run();
 8001296:	f7ff f941 	bl	800051c <fsm_automatic_run>
	 fsm_for_input_processing();
 800129a:	e7fa      	b.n	8001292 <main+0x32>
 800129c:	200000d8 	.word	0x200000d8

080012a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b090      	sub	sp, #64	; 0x40
 80012a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a6:	f107 0318 	add.w	r3, r7, #24
 80012aa:	2228      	movs	r2, #40	; 0x28
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f001 fd06 	bl	8002cc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c2:	2302      	movs	r3, #2
 80012c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c6:	2301      	movs	r3, #1
 80012c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ca:	2310      	movs	r3, #16
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d2:	f107 0318 	add.w	r3, r7, #24
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 fd16 	bl	8001d08 <HAL_RCC_OscConfig>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80012e2:	f000 f8c7 	bl	8001474 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e6:	230f      	movs	r3, #15
 80012e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ee:	2300      	movs	r3, #0
 80012f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	2100      	movs	r1, #0
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 ff82 	bl	8002208 <HAL_RCC_ClockConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800130a:	f000 f8b3 	bl	8001474 <Error_Handler>
  }
}
 800130e:	bf00      	nop
 8001310:	3740      	adds	r7, #64	; 0x40
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131e:	f107 0308 	add.w	r3, r7, #8
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800132c:	463b      	mov	r3, r7
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001334:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <MX_TIM2_Init+0x94>)
 8001336:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800133a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800133c:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <MX_TIM2_Init+0x94>)
 800133e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001342:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_TIM2_Init+0x94>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_TIM2_Init+0x94>)
 800134c:	2209      	movs	r2, #9
 800134e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001350:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_TIM2_Init+0x94>)
 8001352:	2200      	movs	r2, #0
 8001354:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <MX_TIM2_Init+0x94>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800135c:	4813      	ldr	r0, [pc, #76]	; (80013ac <MX_TIM2_Init+0x94>)
 800135e:	f001 f8af 	bl	80024c0 <HAL_TIM_Base_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001368:	f000 f884 	bl	8001474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800136c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001370:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001372:	f107 0308 	add.w	r3, r7, #8
 8001376:	4619      	mov	r1, r3
 8001378:	480c      	ldr	r0, [pc, #48]	; (80013ac <MX_TIM2_Init+0x94>)
 800137a:	f001 fa2d 	bl	80027d8 <HAL_TIM_ConfigClockSource>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001384:	f000 f876 	bl	8001474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001388:	2300      	movs	r3, #0
 800138a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138c:	2300      	movs	r3, #0
 800138e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001390:	463b      	mov	r3, r7
 8001392:	4619      	mov	r1, r3
 8001394:	4805      	ldr	r0, [pc, #20]	; (80013ac <MX_TIM2_Init+0x94>)
 8001396:	f001 fc05 	bl	8002ba4 <HAL_TIMEx_MasterConfigSynchronization>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013a0:	f000 f868 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013a4:	bf00      	nop
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	200000d8 	.word	0x200000d8

080013b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b6:	f107 0308 	add.w	r3, r7, #8
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c4:	4b28      	ldr	r3, [pc, #160]	; (8001468 <MX_GPIO_Init+0xb8>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a27      	ldr	r2, [pc, #156]	; (8001468 <MX_GPIO_Init+0xb8>)
 80013ca:	f043 0304 	orr.w	r3, r3, #4
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b25      	ldr	r3, [pc, #148]	; (8001468 <MX_GPIO_Init+0xb8>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0304 	and.w	r3, r3, #4
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013dc:	4b22      	ldr	r3, [pc, #136]	; (8001468 <MX_GPIO_Init+0xb8>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a21      	ldr	r2, [pc, #132]	; (8001468 <MX_GPIO_Init+0xb8>)
 80013e2:	f043 0308 	orr.w	r3, r3, #8
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b1f      	ldr	r3, [pc, #124]	; (8001468 <MX_GPIO_Init+0xb8>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f003 0308 	and.w	r3, r3, #8
 80013f0:	603b      	str	r3, [r7, #0]
 80013f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 80013f4:	2200      	movs	r2, #0
 80013f6:	f641 71ff 	movw	r1, #8191	; 0x1fff
 80013fa:	481c      	ldr	r0, [pc, #112]	; (800146c <MX_GPIO_Init+0xbc>)
 80013fc:	f000 fc53 	bl	8001ca6 <HAL_GPIO_WritePin>
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin|LED_RED_1_Pin
                          |LED_AMBER_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin|LED_AMBER_2_Pin
                          |LED_GREEN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8001406:	481a      	ldr	r0, [pc, #104]	; (8001470 <MX_GPIO_Init+0xc0>)
 8001408:	f000 fc4d 	bl	8001ca6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SEG_0_Pin SEG_1_Pin SEG_2_Pin SEG_3_Pin
                           SEG_4_Pin SEG_5_Pin SEG_6_Pin LED_RED_1_Pin
                           LED_AMBER_1_Pin LED_GREEN_1_Pin LED_RED_2_Pin LED_AMBER_2_Pin
                           LED_GREEN_2_Pin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 800140c:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8001410:	60bb      	str	r3, [r7, #8]
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin|LED_RED_1_Pin
                          |LED_AMBER_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin|LED_AMBER_2_Pin
                          |LED_GREEN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001412:	2301      	movs	r3, #1
 8001414:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2302      	movs	r3, #2
 800141c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141e:	f107 0308 	add.w	r3, r7, #8
 8001422:	4619      	mov	r1, r3
 8001424:	4811      	ldr	r0, [pc, #68]	; (800146c <MX_GPIO_Init+0xbc>)
 8001426:	f000 faad 	bl	8001984 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 800142a:	2307      	movs	r3, #7
 800142c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001436:	f107 0308 	add.w	r3, r7, #8
 800143a:	4619      	mov	r1, r3
 800143c:	480c      	ldr	r0, [pc, #48]	; (8001470 <MX_GPIO_Init+0xc0>)
 800143e:	f000 faa1 	bl	8001984 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           MODE_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001442:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 8001446:	60bb      	str	r3, [r7, #8]
                          |MODE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2302      	movs	r3, #2
 8001452:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001454:	f107 0308 	add.w	r3, r7, #8
 8001458:	4619      	mov	r1, r3
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <MX_GPIO_Init+0xc0>)
 800145c:	f000 fa92 	bl	8001984 <HAL_GPIO_Init>

}
 8001460:	bf00      	nop
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40021000 	.word	0x40021000
 800146c:	40010800 	.word	0x40010800
 8001470:	40010c00 	.word	0x40010c00

08001474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001478:	b672      	cpsid	i
}
 800147a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800147c:	e7fe      	b.n	800147c <Error_Handler+0x8>
	...

08001480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <HAL_MspInit+0x5c>)
 8001488:	699b      	ldr	r3, [r3, #24]
 800148a:	4a14      	ldr	r2, [pc, #80]	; (80014dc <HAL_MspInit+0x5c>)
 800148c:	f043 0301 	orr.w	r3, r3, #1
 8001490:	6193      	str	r3, [r2, #24]
 8001492:	4b12      	ldr	r3, [pc, #72]	; (80014dc <HAL_MspInit+0x5c>)
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800149e:	4b0f      	ldr	r3, [pc, #60]	; (80014dc <HAL_MspInit+0x5c>)
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	4a0e      	ldr	r2, [pc, #56]	; (80014dc <HAL_MspInit+0x5c>)
 80014a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a8:	61d3      	str	r3, [r2, #28]
 80014aa:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <HAL_MspInit+0x5c>)
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b2:	607b      	str	r3, [r7, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80014b6:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <HAL_MspInit+0x60>)
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	4a04      	ldr	r2, [pc, #16]	; (80014e0 <HAL_MspInit+0x60>)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014d2:	bf00      	nop
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40010000 	.word	0x40010000

080014e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014f4:	d113      	bne.n	800151e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014f6:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <HAL_TIM_Base_MspInit+0x44>)
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	4a0b      	ldr	r2, [pc, #44]	; (8001528 <HAL_TIM_Base_MspInit+0x44>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	61d3      	str	r3, [r2, #28]
 8001502:	4b09      	ldr	r3, [pc, #36]	; (8001528 <HAL_TIM_Base_MspInit+0x44>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800150e:	2200      	movs	r2, #0
 8001510:	2100      	movs	r1, #0
 8001512:	201c      	movs	r0, #28
 8001514:	f000 f9ff 	bl	8001916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001518:	201c      	movs	r0, #28
 800151a:	f000 fa18 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800151e:	bf00      	nop
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40021000 	.word	0x40021000

0800152c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001530:	e7fe      	b.n	8001530 <NMI_Handler+0x4>

08001532 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001536:	e7fe      	b.n	8001536 <HardFault_Handler+0x4>

08001538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800153c:	e7fe      	b.n	800153c <MemManage_Handler+0x4>

0800153e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001542:	e7fe      	b.n	8001542 <BusFault_Handler+0x4>

08001544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001548:	e7fe      	b.n	8001548 <UsageFault_Handler+0x4>

0800154a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800154a:	b480      	push	{r7}
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr

08001556 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001556:	b480      	push	{r7}
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr

08001562 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001562:	b480      	push	{r7}
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr

0800156e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001572:	f000 f8dd 	bl	8001730 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001580:	4802      	ldr	r0, [pc, #8]	; (800158c <TIM2_IRQHandler+0x10>)
 8001582:	f001 f839 	bl	80025f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	200000d8 	.word	0x200000d8

08001590 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr

0800159c <setTimer>:

const int TIMER_CYCLE = 10;
int timer_flag[10] = {0};
int timer_counter[10] = {0};

void setTimer(int num, int duration){
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
	timer_flag[num] = 0;
 80015a6:	4a09      	ldr	r2, [pc, #36]	; (80015cc <setTimer+0x30>)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2100      	movs	r1, #0
 80015ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[num] = duration / TIMER_CYCLE;
 80015b0:	220a      	movs	r2, #10
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	fb93 f2f2 	sdiv	r2, r3, r2
 80015b8:	4905      	ldr	r1, [pc, #20]	; (80015d0 <setTimer+0x34>)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80015c0:	bf00      	nop
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	20000070 	.word	0x20000070
 80015d0:	20000098 	.word	0x20000098

080015d4 <timerRun>:

void timerRun(void){
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
	for(int i = 0; i < 10; i++){
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	e01c      	b.n	800161a <timerRun+0x46>
		if (timer_counter[i] > 0){
 80015e0:	4a12      	ldr	r2, [pc, #72]	; (800162c <timerRun+0x58>)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	dd13      	ble.n	8001614 <timerRun+0x40>
			timer_counter[i]--;
 80015ec:	4a0f      	ldr	r2, [pc, #60]	; (800162c <timerRun+0x58>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f4:	1e5a      	subs	r2, r3, #1
 80015f6:	490d      	ldr	r1, [pc, #52]	; (800162c <timerRun+0x58>)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 80015fe:	4a0b      	ldr	r2, [pc, #44]	; (800162c <timerRun+0x58>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001606:	2b00      	cmp	r3, #0
 8001608:	dc04      	bgt.n	8001614 <timerRun+0x40>
				timer_flag[i] = 1;
 800160a:	4a09      	ldr	r2, [pc, #36]	; (8001630 <timerRun+0x5c>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2101      	movs	r1, #1
 8001610:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < 10; i++){
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3301      	adds	r3, #1
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b09      	cmp	r3, #9
 800161e:	dddf      	ble.n	80015e0 <timerRun+0xc>
//		timer_counter[1]--;
//		if(timer_counter[1] <= 0){
//			timer_flag[1] = 1;
//		}
//	}
}
 8001620:	bf00      	nop
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	20000098 	.word	0x20000098
 8001630:	20000070 	.word	0x20000070

08001634 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001644:	d101      	bne.n	800164a <HAL_TIM_PeriodElapsedCallback+0x16>
		button_reading();
 8001646:	f7fe ffb7 	bl	80005b8 <button_reading>

	}
	timerRun();
 800164a:	f7ff ffc3 	bl	80015d4 <timerRun>
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
	...

08001658 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001658:	f7ff ff9a 	bl	8001590 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800165c:	480b      	ldr	r0, [pc, #44]	; (800168c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800165e:	490c      	ldr	r1, [pc, #48]	; (8001690 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001660:	4a0c      	ldr	r2, [pc, #48]	; (8001694 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001664:	e002      	b.n	800166c <LoopCopyDataInit>

08001666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800166a:	3304      	adds	r3, #4

0800166c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800166c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001670:	d3f9      	bcc.n	8001666 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001672:	4a09      	ldr	r2, [pc, #36]	; (8001698 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001674:	4c09      	ldr	r4, [pc, #36]	; (800169c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001678:	e001      	b.n	800167e <LoopFillZerobss>

0800167a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800167a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800167c:	3204      	adds	r2, #4

0800167e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001680:	d3fb      	bcc.n	800167a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001682:	f001 faf9 	bl	8002c78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001686:	f7ff fdeb 	bl	8001260 <main>
  bx lr
 800168a:	4770      	bx	lr
  ldr r0, =_sdata
 800168c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001690:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001694:	08002d14 	.word	0x08002d14
  ldr r2, =_sbss
 8001698:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 800169c:	20000124 	.word	0x20000124

080016a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <ADC1_2_IRQHandler>
	...

080016a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <HAL_Init+0x28>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a07      	ldr	r2, [pc, #28]	; (80016cc <HAL_Init+0x28>)
 80016ae:	f043 0310 	orr.w	r3, r3, #16
 80016b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b4:	2003      	movs	r0, #3
 80016b6:	f000 f923 	bl	8001900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ba:	200f      	movs	r0, #15
 80016bc:	f000 f808 	bl	80016d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016c0:	f7ff fede 	bl	8001480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40022000 	.word	0x40022000

080016d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016d8:	4b12      	ldr	r3, [pc, #72]	; (8001724 <HAL_InitTick+0x54>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4b12      	ldr	r3, [pc, #72]	; (8001728 <HAL_InitTick+0x58>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	4619      	mov	r1, r3
 80016e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 f93b 	bl	800196a <HAL_SYSTICK_Config>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e00e      	b.n	800171c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b0f      	cmp	r3, #15
 8001702:	d80a      	bhi.n	800171a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001704:	2200      	movs	r2, #0
 8001706:	6879      	ldr	r1, [r7, #4]
 8001708:	f04f 30ff 	mov.w	r0, #4294967295
 800170c:	f000 f903 	bl	8001916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001710:	4a06      	ldr	r2, [pc, #24]	; (800172c <HAL_InitTick+0x5c>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001716:	2300      	movs	r3, #0
 8001718:	e000      	b.n	800171c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
}
 800171c:	4618      	mov	r0, r3
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000018 	.word	0x20000018
 8001728:	20000020 	.word	0x20000020
 800172c:	2000001c 	.word	0x2000001c

08001730 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001734:	4b05      	ldr	r3, [pc, #20]	; (800174c <HAL_IncTick+0x1c>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	4b05      	ldr	r3, [pc, #20]	; (8001750 <HAL_IncTick+0x20>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4413      	add	r3, r2
 8001740:	4a03      	ldr	r2, [pc, #12]	; (8001750 <HAL_IncTick+0x20>)
 8001742:	6013      	str	r3, [r2, #0]
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr
 800174c:	20000020 	.word	0x20000020
 8001750:	20000120 	.word	0x20000120

08001754 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return uwTick;
 8001758:	4b02      	ldr	r3, [pc, #8]	; (8001764 <HAL_GetTick+0x10>)
 800175a:	681b      	ldr	r3, [r3, #0]
}
 800175c:	4618      	mov	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr
 8001764:	20000120 	.word	0x20000120

08001768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001784:	4013      	ands	r3, r2
 8001786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001790:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001794:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179a:	4a04      	ldr	r2, [pc, #16]	; (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	60d3      	str	r3, [r2, #12]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <__NVIC_GetPriorityGrouping+0x18>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	f003 0307 	and.w	r3, r3, #7
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	db0b      	blt.n	80017f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	f003 021f 	and.w	r2, r3, #31
 80017e4:	4906      	ldr	r1, [pc, #24]	; (8001800 <__NVIC_EnableIRQ+0x34>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	095b      	lsrs	r3, r3, #5
 80017ec:	2001      	movs	r0, #1
 80017ee:	fa00 f202 	lsl.w	r2, r0, r2
 80017f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr
 8001800:	e000e100 	.word	0xe000e100

08001804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	db0a      	blt.n	800182e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	b2da      	uxtb	r2, r3
 800181c:	490c      	ldr	r1, [pc, #48]	; (8001850 <__NVIC_SetPriority+0x4c>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	0112      	lsls	r2, r2, #4
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	440b      	add	r3, r1
 8001828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800182c:	e00a      	b.n	8001844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4908      	ldr	r1, [pc, #32]	; (8001854 <__NVIC_SetPriority+0x50>)
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	3b04      	subs	r3, #4
 800183c:	0112      	lsls	r2, r2, #4
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	440b      	add	r3, r1
 8001842:	761a      	strb	r2, [r3, #24]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	e000e100 	.word	0xe000e100
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001858:	b480      	push	{r7}
 800185a:	b089      	sub	sp, #36	; 0x24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f1c3 0307 	rsb	r3, r3, #7
 8001872:	2b04      	cmp	r3, #4
 8001874:	bf28      	it	cs
 8001876:	2304      	movcs	r3, #4
 8001878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3304      	adds	r3, #4
 800187e:	2b06      	cmp	r3, #6
 8001880:	d902      	bls.n	8001888 <NVIC_EncodePriority+0x30>
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3b03      	subs	r3, #3
 8001886:	e000      	b.n	800188a <NVIC_EncodePriority+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800188c:	f04f 32ff 	mov.w	r2, #4294967295
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43da      	mvns	r2, r3
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	401a      	ands	r2, r3
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	43d9      	mvns	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	4313      	orrs	r3, r2
         );
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3724      	adds	r7, #36	; 0x24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr

080018bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018cc:	d301      	bcc.n	80018d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ce:	2301      	movs	r3, #1
 80018d0:	e00f      	b.n	80018f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d2:	4a0a      	ldr	r2, [pc, #40]	; (80018fc <SysTick_Config+0x40>)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018da:	210f      	movs	r1, #15
 80018dc:	f04f 30ff 	mov.w	r0, #4294967295
 80018e0:	f7ff ff90 	bl	8001804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <SysTick_Config+0x40>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <SysTick_Config+0x40>)
 80018ec:	2207      	movs	r2, #7
 80018ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	e000e010 	.word	0xe000e010

08001900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ff2d 	bl	8001768 <__NVIC_SetPriorityGrouping>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001916:	b580      	push	{r7, lr}
 8001918:	b086      	sub	sp, #24
 800191a:	af00      	add	r7, sp, #0
 800191c:	4603      	mov	r3, r0
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607a      	str	r2, [r7, #4]
 8001922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001928:	f7ff ff42 	bl	80017b0 <__NVIC_GetPriorityGrouping>
 800192c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	68b9      	ldr	r1, [r7, #8]
 8001932:	6978      	ldr	r0, [r7, #20]
 8001934:	f7ff ff90 	bl	8001858 <NVIC_EncodePriority>
 8001938:	4602      	mov	r2, r0
 800193a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193e:	4611      	mov	r1, r2
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ff5f 	bl	8001804 <__NVIC_SetPriority>
}
 8001946:	bf00      	nop
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	4603      	mov	r3, r0
 8001956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ff35 	bl	80017cc <__NVIC_EnableIRQ>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff ffa2 	bl	80018bc <SysTick_Config>
 8001978:	4603      	mov	r3, r0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001984:	b480      	push	{r7}
 8001986:	b08b      	sub	sp, #44	; 0x2c
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800198e:	2300      	movs	r3, #0
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001992:	2300      	movs	r3, #0
 8001994:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001996:	e148      	b.n	8001c2a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001998:	2201      	movs	r2, #1
 800199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	69fa      	ldr	r2, [r7, #28]
 80019a8:	4013      	ands	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	f040 8137 	bne.w	8001c24 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	4aa3      	ldr	r2, [pc, #652]	; (8001c48 <HAL_GPIO_Init+0x2c4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d05e      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019c0:	4aa1      	ldr	r2, [pc, #644]	; (8001c48 <HAL_GPIO_Init+0x2c4>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d875      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019c6:	4aa1      	ldr	r2, [pc, #644]	; (8001c4c <HAL_GPIO_Init+0x2c8>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d058      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019cc:	4a9f      	ldr	r2, [pc, #636]	; (8001c4c <HAL_GPIO_Init+0x2c8>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d86f      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019d2:	4a9f      	ldr	r2, [pc, #636]	; (8001c50 <HAL_GPIO_Init+0x2cc>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d052      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019d8:	4a9d      	ldr	r2, [pc, #628]	; (8001c50 <HAL_GPIO_Init+0x2cc>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d869      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019de:	4a9d      	ldr	r2, [pc, #628]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d04c      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019e4:	4a9b      	ldr	r2, [pc, #620]	; (8001c54 <HAL_GPIO_Init+0x2d0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d863      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019ea:	4a9b      	ldr	r2, [pc, #620]	; (8001c58 <HAL_GPIO_Init+0x2d4>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d046      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
 80019f0:	4a99      	ldr	r2, [pc, #612]	; (8001c58 <HAL_GPIO_Init+0x2d4>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d85d      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019f6:	2b12      	cmp	r3, #18
 80019f8:	d82a      	bhi.n	8001a50 <HAL_GPIO_Init+0xcc>
 80019fa:	2b12      	cmp	r3, #18
 80019fc:	d859      	bhi.n	8001ab2 <HAL_GPIO_Init+0x12e>
 80019fe:	a201      	add	r2, pc, #4	; (adr r2, 8001a04 <HAL_GPIO_Init+0x80>)
 8001a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a04:	08001a7f 	.word	0x08001a7f
 8001a08:	08001a59 	.word	0x08001a59
 8001a0c:	08001a6b 	.word	0x08001a6b
 8001a10:	08001aad 	.word	0x08001aad
 8001a14:	08001ab3 	.word	0x08001ab3
 8001a18:	08001ab3 	.word	0x08001ab3
 8001a1c:	08001ab3 	.word	0x08001ab3
 8001a20:	08001ab3 	.word	0x08001ab3
 8001a24:	08001ab3 	.word	0x08001ab3
 8001a28:	08001ab3 	.word	0x08001ab3
 8001a2c:	08001ab3 	.word	0x08001ab3
 8001a30:	08001ab3 	.word	0x08001ab3
 8001a34:	08001ab3 	.word	0x08001ab3
 8001a38:	08001ab3 	.word	0x08001ab3
 8001a3c:	08001ab3 	.word	0x08001ab3
 8001a40:	08001ab3 	.word	0x08001ab3
 8001a44:	08001ab3 	.word	0x08001ab3
 8001a48:	08001a61 	.word	0x08001a61
 8001a4c:	08001a75 	.word	0x08001a75
 8001a50:	4a82      	ldr	r2, [pc, #520]	; (8001c5c <HAL_GPIO_Init+0x2d8>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d013      	beq.n	8001a7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a56:	e02c      	b.n	8001ab2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	623b      	str	r3, [r7, #32]
          break;
 8001a5e:	e029      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	3304      	adds	r3, #4
 8001a66:	623b      	str	r3, [r7, #32]
          break;
 8001a68:	e024      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	3308      	adds	r3, #8
 8001a70:	623b      	str	r3, [r7, #32]
          break;
 8001a72:	e01f      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	330c      	adds	r3, #12
 8001a7a:	623b      	str	r3, [r7, #32]
          break;
 8001a7c:	e01a      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a86:	2304      	movs	r3, #4
 8001a88:	623b      	str	r3, [r7, #32]
          break;
 8001a8a:	e013      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d105      	bne.n	8001aa0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a94:	2308      	movs	r3, #8
 8001a96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	69fa      	ldr	r2, [r7, #28]
 8001a9c:	611a      	str	r2, [r3, #16]
          break;
 8001a9e:	e009      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa0:	2308      	movs	r3, #8
 8001aa2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	69fa      	ldr	r2, [r7, #28]
 8001aa8:	615a      	str	r2, [r3, #20]
          break;
 8001aaa:	e003      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001aac:	2300      	movs	r3, #0
 8001aae:	623b      	str	r3, [r7, #32]
          break;
 8001ab0:	e000      	b.n	8001ab4 <HAL_GPIO_Init+0x130>
          break;
 8001ab2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	2bff      	cmp	r3, #255	; 0xff
 8001ab8:	d801      	bhi.n	8001abe <HAL_GPIO_Init+0x13a>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	e001      	b.n	8001ac2 <HAL_GPIO_Init+0x13e>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	2bff      	cmp	r3, #255	; 0xff
 8001ac8:	d802      	bhi.n	8001ad0 <HAL_GPIO_Init+0x14c>
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	e002      	b.n	8001ad6 <HAL_GPIO_Init+0x152>
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	3b08      	subs	r3, #8
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	210f      	movs	r1, #15
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	6a39      	ldr	r1, [r7, #32]
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	fa01 f303 	lsl.w	r3, r1, r3
 8001af0:	431a      	orrs	r2, r3
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 8090 	beq.w	8001c24 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b04:	4b56      	ldr	r3, [pc, #344]	; (8001c60 <HAL_GPIO_Init+0x2dc>)
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	4a55      	ldr	r2, [pc, #340]	; (8001c60 <HAL_GPIO_Init+0x2dc>)
 8001b0a:	f043 0301 	orr.w	r3, r3, #1
 8001b0e:	6193      	str	r3, [r2, #24]
 8001b10:	4b53      	ldr	r3, [pc, #332]	; (8001c60 <HAL_GPIO_Init+0x2dc>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b1c:	4a51      	ldr	r2, [pc, #324]	; (8001c64 <HAL_GPIO_Init+0x2e0>)
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b20:	089b      	lsrs	r3, r3, #2
 8001b22:	3302      	adds	r3, #2
 8001b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2c:	f003 0303 	and.w	r3, r3, #3
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	220f      	movs	r2, #15
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a49      	ldr	r2, [pc, #292]	; (8001c68 <HAL_GPIO_Init+0x2e4>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d00d      	beq.n	8001b64 <HAL_GPIO_Init+0x1e0>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a48      	ldr	r2, [pc, #288]	; (8001c6c <HAL_GPIO_Init+0x2e8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d007      	beq.n	8001b60 <HAL_GPIO_Init+0x1dc>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a47      	ldr	r2, [pc, #284]	; (8001c70 <HAL_GPIO_Init+0x2ec>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d101      	bne.n	8001b5c <HAL_GPIO_Init+0x1d8>
 8001b58:	2302      	movs	r3, #2
 8001b5a:	e004      	b.n	8001b66 <HAL_GPIO_Init+0x1e2>
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e002      	b.n	8001b66 <HAL_GPIO_Init+0x1e2>
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <HAL_GPIO_Init+0x1e2>
 8001b64:	2300      	movs	r3, #0
 8001b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b68:	f002 0203 	and.w	r2, r2, #3
 8001b6c:	0092      	lsls	r2, r2, #2
 8001b6e:	4093      	lsls	r3, r2
 8001b70:	68fa      	ldr	r2, [r7, #12]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b76:	493b      	ldr	r1, [pc, #236]	; (8001c64 <HAL_GPIO_Init+0x2e0>)
 8001b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7a:	089b      	lsrs	r3, r3, #2
 8001b7c:	3302      	adds	r3, #2
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d006      	beq.n	8001b9e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b90:	4b38      	ldr	r3, [pc, #224]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001b92:	689a      	ldr	r2, [r3, #8]
 8001b94:	4937      	ldr	r1, [pc, #220]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	608b      	str	r3, [r1, #8]
 8001b9c:	e006      	b.n	8001bac <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b9e:	4b35      	ldr	r3, [pc, #212]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001ba0:	689a      	ldr	r2, [r3, #8]
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	4933      	ldr	r1, [pc, #204]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001ba8:	4013      	ands	r3, r2
 8001baa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d006      	beq.n	8001bc6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bb8:	4b2e      	ldr	r3, [pc, #184]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001bba:	68da      	ldr	r2, [r3, #12]
 8001bbc:	492d      	ldr	r1, [pc, #180]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	60cb      	str	r3, [r1, #12]
 8001bc4:	e006      	b.n	8001bd4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bc6:	4b2b      	ldr	r3, [pc, #172]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001bc8:	68da      	ldr	r2, [r3, #12]
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	4929      	ldr	r1, [pc, #164]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d006      	beq.n	8001bee <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001be0:	4b24      	ldr	r3, [pc, #144]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001be2:	685a      	ldr	r2, [r3, #4]
 8001be4:	4923      	ldr	r1, [pc, #140]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	604b      	str	r3, [r1, #4]
 8001bec:	e006      	b.n	8001bfc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bee:	4b21      	ldr	r3, [pc, #132]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	491f      	ldr	r1, [pc, #124]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d006      	beq.n	8001c16 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c08:	4b1a      	ldr	r3, [pc, #104]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4919      	ldr	r1, [pc, #100]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	600b      	str	r3, [r1, #0]
 8001c14:	e006      	b.n	8001c24 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c16:	4b17      	ldr	r3, [pc, #92]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	4915      	ldr	r1, [pc, #84]	; (8001c74 <HAL_GPIO_Init+0x2f0>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c26:	3301      	adds	r3, #1
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c30:	fa22 f303 	lsr.w	r3, r2, r3
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	f47f aeaf 	bne.w	8001998 <HAL_GPIO_Init+0x14>
  }
}
 8001c3a:	bf00      	nop
 8001c3c:	bf00      	nop
 8001c3e:	372c      	adds	r7, #44	; 0x2c
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	10320000 	.word	0x10320000
 8001c4c:	10310000 	.word	0x10310000
 8001c50:	10220000 	.word	0x10220000
 8001c54:	10210000 	.word	0x10210000
 8001c58:	10120000 	.word	0x10120000
 8001c5c:	10110000 	.word	0x10110000
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40010000 	.word	0x40010000
 8001c68:	40010800 	.word	0x40010800
 8001c6c:	40010c00 	.word	0x40010c00
 8001c70:	40011000 	.word	0x40011000
 8001c74:	40010400 	.word	0x40010400

08001c78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	460b      	mov	r3, r1
 8001c82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	887b      	ldrh	r3, [r7, #2]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d002      	beq.n	8001c96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c90:	2301      	movs	r3, #1
 8001c92:	73fb      	strb	r3, [r7, #15]
 8001c94:	e001      	b.n	8001c9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c96:	2300      	movs	r3, #0
 8001c98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3714      	adds	r7, #20
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr

08001ca6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
 8001cae:	460b      	mov	r3, r1
 8001cb0:	807b      	strh	r3, [r7, #2]
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cb6:	787b      	ldrb	r3, [r7, #1]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d003      	beq.n	8001cc4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cbc:	887a      	ldrh	r2, [r7, #2]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cc2:	e003      	b.n	8001ccc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cc4:	887b      	ldrh	r3, [r7, #2]
 8001cc6:	041a      	lsls	r2, r3, #16
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	611a      	str	r2, [r3, #16]
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr

08001cd6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b085      	sub	sp, #20
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	460b      	mov	r3, r1
 8001ce0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ce8:	887a      	ldrh	r2, [r7, #2]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	4013      	ands	r3, r2
 8001cee:	041a      	lsls	r2, r3, #16
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	43d9      	mvns	r1, r3
 8001cf4:	887b      	ldrh	r3, [r7, #2]
 8001cf6:	400b      	ands	r3, r1
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	611a      	str	r2, [r3, #16]
}
 8001cfe:	bf00      	nop
 8001d00:	3714      	adds	r7, #20
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr

08001d08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e26c      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	f000 8087 	beq.w	8001e36 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d28:	4b92      	ldr	r3, [pc, #584]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 030c 	and.w	r3, r3, #12
 8001d30:	2b04      	cmp	r3, #4
 8001d32:	d00c      	beq.n	8001d4e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d34:	4b8f      	ldr	r3, [pc, #572]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 030c 	and.w	r3, r3, #12
 8001d3c:	2b08      	cmp	r3, #8
 8001d3e:	d112      	bne.n	8001d66 <HAL_RCC_OscConfig+0x5e>
 8001d40:	4b8c      	ldr	r3, [pc, #560]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d4c:	d10b      	bne.n	8001d66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d4e:	4b89      	ldr	r3, [pc, #548]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d06c      	beq.n	8001e34 <HAL_RCC_OscConfig+0x12c>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d168      	bne.n	8001e34 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e246      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d6e:	d106      	bne.n	8001d7e <HAL_RCC_OscConfig+0x76>
 8001d70:	4b80      	ldr	r3, [pc, #512]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a7f      	ldr	r2, [pc, #508]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d7a:	6013      	str	r3, [r2, #0]
 8001d7c:	e02e      	b.n	8001ddc <HAL_RCC_OscConfig+0xd4>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d10c      	bne.n	8001da0 <HAL_RCC_OscConfig+0x98>
 8001d86:	4b7b      	ldr	r3, [pc, #492]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a7a      	ldr	r2, [pc, #488]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	4b78      	ldr	r3, [pc, #480]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a77      	ldr	r2, [pc, #476]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001d98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d9c:	6013      	str	r3, [r2, #0]
 8001d9e:	e01d      	b.n	8001ddc <HAL_RCC_OscConfig+0xd4>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001da8:	d10c      	bne.n	8001dc4 <HAL_RCC_OscConfig+0xbc>
 8001daa:	4b72      	ldr	r3, [pc, #456]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a71      	ldr	r2, [pc, #452]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001db0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	4b6f      	ldr	r3, [pc, #444]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a6e      	ldr	r2, [pc, #440]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	e00b      	b.n	8001ddc <HAL_RCC_OscConfig+0xd4>
 8001dc4:	4b6b      	ldr	r3, [pc, #428]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a6a      	ldr	r2, [pc, #424]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001dca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dce:	6013      	str	r3, [r2, #0]
 8001dd0:	4b68      	ldr	r3, [pc, #416]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a67      	ldr	r2, [pc, #412]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001dd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dda:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d013      	beq.n	8001e0c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de4:	f7ff fcb6 	bl	8001754 <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dec:	f7ff fcb2 	bl	8001754 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b64      	cmp	r3, #100	; 0x64
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e1fa      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfe:	4b5d      	ldr	r3, [pc, #372]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d0f0      	beq.n	8001dec <HAL_RCC_OscConfig+0xe4>
 8001e0a:	e014      	b.n	8001e36 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0c:	f7ff fca2 	bl	8001754 <HAL_GetTick>
 8001e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e14:	f7ff fc9e 	bl	8001754 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b64      	cmp	r3, #100	; 0x64
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e1e6      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e26:	4b53      	ldr	r3, [pc, #332]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1f0      	bne.n	8001e14 <HAL_RCC_OscConfig+0x10c>
 8001e32:	e000      	b.n	8001e36 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d063      	beq.n	8001f0a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e42:	4b4c      	ldr	r3, [pc, #304]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 030c 	and.w	r3, r3, #12
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d00b      	beq.n	8001e66 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e4e:	4b49      	ldr	r3, [pc, #292]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f003 030c 	and.w	r3, r3, #12
 8001e56:	2b08      	cmp	r3, #8
 8001e58:	d11c      	bne.n	8001e94 <HAL_RCC_OscConfig+0x18c>
 8001e5a:	4b46      	ldr	r3, [pc, #280]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d116      	bne.n	8001e94 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e66:	4b43      	ldr	r3, [pc, #268]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d005      	beq.n	8001e7e <HAL_RCC_OscConfig+0x176>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d001      	beq.n	8001e7e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e1ba      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e7e:	4b3d      	ldr	r3, [pc, #244]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	4939      	ldr	r1, [pc, #228]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e92:	e03a      	b.n	8001f0a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	691b      	ldr	r3, [r3, #16]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d020      	beq.n	8001ede <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e9c:	4b36      	ldr	r3, [pc, #216]	; (8001f78 <HAL_RCC_OscConfig+0x270>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea2:	f7ff fc57 	bl	8001754 <HAL_GetTick>
 8001ea6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eaa:	f7ff fc53 	bl	8001754 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e19b      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ebc:	4b2d      	ldr	r3, [pc, #180]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d0f0      	beq.n	8001eaa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec8:	4b2a      	ldr	r3, [pc, #168]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	695b      	ldr	r3, [r3, #20]
 8001ed4:	00db      	lsls	r3, r3, #3
 8001ed6:	4927      	ldr	r1, [pc, #156]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	600b      	str	r3, [r1, #0]
 8001edc:	e015      	b.n	8001f0a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ede:	4b26      	ldr	r3, [pc, #152]	; (8001f78 <HAL_RCC_OscConfig+0x270>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff fc36 	bl	8001754 <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eec:	f7ff fc32 	bl	8001754 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e17a      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001efe:	4b1d      	ldr	r3, [pc, #116]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0308 	and.w	r3, r3, #8
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d03a      	beq.n	8001f8c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	699b      	ldr	r3, [r3, #24]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d019      	beq.n	8001f52 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f1e:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <HAL_RCC_OscConfig+0x274>)
 8001f20:	2201      	movs	r2, #1
 8001f22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f24:	f7ff fc16 	bl	8001754 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f2c:	f7ff fc12 	bl	8001754 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e15a      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f3e:	4b0d      	ldr	r3, [pc, #52]	; (8001f74 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d0f0      	beq.n	8001f2c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f4a:	2001      	movs	r0, #1
 8001f4c:	f000 fa9a 	bl	8002484 <RCC_Delay>
 8001f50:	e01c      	b.n	8001f8c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f52:	4b0a      	ldr	r3, [pc, #40]	; (8001f7c <HAL_RCC_OscConfig+0x274>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f58:	f7ff fbfc 	bl	8001754 <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f5e:	e00f      	b.n	8001f80 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f60:	f7ff fbf8 	bl	8001754 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d908      	bls.n	8001f80 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e140      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
 8001f72:	bf00      	nop
 8001f74:	40021000 	.word	0x40021000
 8001f78:	42420000 	.word	0x42420000
 8001f7c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f80:	4b9e      	ldr	r3, [pc, #632]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8001f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1e9      	bne.n	8001f60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f000 80a6 	beq.w	80020e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f9e:	4b97      	ldr	r3, [pc, #604]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10d      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001faa:	4b94      	ldr	r3, [pc, #592]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	4a93      	ldr	r2, [pc, #588]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8001fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb4:	61d3      	str	r3, [r2, #28]
 8001fb6:	4b91      	ldr	r3, [pc, #580]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc6:	4b8e      	ldr	r3, [pc, #568]	; (8002200 <HAL_RCC_OscConfig+0x4f8>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d118      	bne.n	8002004 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fd2:	4b8b      	ldr	r3, [pc, #556]	; (8002200 <HAL_RCC_OscConfig+0x4f8>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a8a      	ldr	r2, [pc, #552]	; (8002200 <HAL_RCC_OscConfig+0x4f8>)
 8001fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fde:	f7ff fbb9 	bl	8001754 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fe6:	f7ff fbb5 	bl	8001754 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b64      	cmp	r3, #100	; 0x64
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e0fd      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff8:	4b81      	ldr	r3, [pc, #516]	; (8002200 <HAL_RCC_OscConfig+0x4f8>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d106      	bne.n	800201a <HAL_RCC_OscConfig+0x312>
 800200c:	4b7b      	ldr	r3, [pc, #492]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	4a7a      	ldr	r2, [pc, #488]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002012:	f043 0301 	orr.w	r3, r3, #1
 8002016:	6213      	str	r3, [r2, #32]
 8002018:	e02d      	b.n	8002076 <HAL_RCC_OscConfig+0x36e>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10c      	bne.n	800203c <HAL_RCC_OscConfig+0x334>
 8002022:	4b76      	ldr	r3, [pc, #472]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	4a75      	ldr	r2, [pc, #468]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002028:	f023 0301 	bic.w	r3, r3, #1
 800202c:	6213      	str	r3, [r2, #32]
 800202e:	4b73      	ldr	r3, [pc, #460]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	4a72      	ldr	r2, [pc, #456]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002034:	f023 0304 	bic.w	r3, r3, #4
 8002038:	6213      	str	r3, [r2, #32]
 800203a:	e01c      	b.n	8002076 <HAL_RCC_OscConfig+0x36e>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	2b05      	cmp	r3, #5
 8002042:	d10c      	bne.n	800205e <HAL_RCC_OscConfig+0x356>
 8002044:	4b6d      	ldr	r3, [pc, #436]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	4a6c      	ldr	r2, [pc, #432]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 800204a:	f043 0304 	orr.w	r3, r3, #4
 800204e:	6213      	str	r3, [r2, #32]
 8002050:	4b6a      	ldr	r3, [pc, #424]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	4a69      	ldr	r2, [pc, #420]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	6213      	str	r3, [r2, #32]
 800205c:	e00b      	b.n	8002076 <HAL_RCC_OscConfig+0x36e>
 800205e:	4b67      	ldr	r3, [pc, #412]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	4a66      	ldr	r2, [pc, #408]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002064:	f023 0301 	bic.w	r3, r3, #1
 8002068:	6213      	str	r3, [r2, #32]
 800206a:	4b64      	ldr	r3, [pc, #400]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	4a63      	ldr	r2, [pc, #396]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002070:	f023 0304 	bic.w	r3, r3, #4
 8002074:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d015      	beq.n	80020aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207e:	f7ff fb69 	bl	8001754 <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002084:	e00a      	b.n	800209c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002086:	f7ff fb65 	bl	8001754 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	f241 3288 	movw	r2, #5000	; 0x1388
 8002094:	4293      	cmp	r3, r2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e0ab      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800209c:	4b57      	ldr	r3, [pc, #348]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d0ee      	beq.n	8002086 <HAL_RCC_OscConfig+0x37e>
 80020a8:	e014      	b.n	80020d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020aa:	f7ff fb53 	bl	8001754 <HAL_GetTick>
 80020ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b0:	e00a      	b.n	80020c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b2:	f7ff fb4f 	bl	8001754 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e095      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c8:	4b4c      	ldr	r3, [pc, #304]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1ee      	bne.n	80020b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020d4:	7dfb      	ldrb	r3, [r7, #23]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d105      	bne.n	80020e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020da:	4b48      	ldr	r3, [pc, #288]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	4a47      	ldr	r2, [pc, #284]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 80020e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 8081 	beq.w	80021f2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020f0:	4b42      	ldr	r3, [pc, #264]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f003 030c 	and.w	r3, r3, #12
 80020f8:	2b08      	cmp	r3, #8
 80020fa:	d061      	beq.n	80021c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	2b02      	cmp	r3, #2
 8002102:	d146      	bne.n	8002192 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002104:	4b3f      	ldr	r3, [pc, #252]	; (8002204 <HAL_RCC_OscConfig+0x4fc>)
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210a:	f7ff fb23 	bl	8001754 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002112:	f7ff fb1f 	bl	8001754 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e067      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002124:	4b35      	ldr	r3, [pc, #212]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1f0      	bne.n	8002112 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002138:	d108      	bne.n	800214c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800213a:	4b30      	ldr	r3, [pc, #192]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	492d      	ldr	r1, [pc, #180]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002148:	4313      	orrs	r3, r2
 800214a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800214c:	4b2b      	ldr	r3, [pc, #172]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a19      	ldr	r1, [r3, #32]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215c:	430b      	orrs	r3, r1
 800215e:	4927      	ldr	r1, [pc, #156]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002160:	4313      	orrs	r3, r2
 8002162:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <HAL_RCC_OscConfig+0x4fc>)
 8002166:	2201      	movs	r2, #1
 8002168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216a:	f7ff faf3 	bl	8001754 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002172:	f7ff faef 	bl	8001754 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e037      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002184:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0f0      	beq.n	8002172 <HAL_RCC_OscConfig+0x46a>
 8002190:	e02f      	b.n	80021f2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002192:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <HAL_RCC_OscConfig+0x4fc>)
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002198:	f7ff fadc 	bl	8001754 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a0:	f7ff fad8 	bl	8001754 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e020      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b2:	4b12      	ldr	r3, [pc, #72]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f0      	bne.n	80021a0 <HAL_RCC_OscConfig+0x498>
 80021be:	e018      	b.n	80021f2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	69db      	ldr	r3, [r3, #28]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d101      	bne.n	80021cc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e013      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021cc:	4b0b      	ldr	r3, [pc, #44]	; (80021fc <HAL_RCC_OscConfig+0x4f4>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d106      	bne.n	80021ee <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d001      	beq.n	80021f2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e000      	b.n	80021f4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3718      	adds	r7, #24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40021000 	.word	0x40021000
 8002200:	40007000 	.word	0x40007000
 8002204:	42420060 	.word	0x42420060

08002208 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e0d0      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800221c:	4b6a      	ldr	r3, [pc, #424]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	429a      	cmp	r2, r3
 8002228:	d910      	bls.n	800224c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222a:	4b67      	ldr	r3, [pc, #412]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f023 0207 	bic.w	r2, r3, #7
 8002232:	4965      	ldr	r1, [pc, #404]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	4313      	orrs	r3, r2
 8002238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800223a:	4b63      	ldr	r3, [pc, #396]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	429a      	cmp	r2, r3
 8002246:	d001      	beq.n	800224c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e0b8      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d020      	beq.n	800229a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002264:	4b59      	ldr	r3, [pc, #356]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	4a58      	ldr	r2, [pc, #352]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 800226a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800226e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0308 	and.w	r3, r3, #8
 8002278:	2b00      	cmp	r3, #0
 800227a:	d005      	beq.n	8002288 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800227c:	4b53      	ldr	r3, [pc, #332]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	4a52      	ldr	r2, [pc, #328]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002286:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002288:	4b50      	ldr	r3, [pc, #320]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	494d      	ldr	r1, [pc, #308]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	4313      	orrs	r3, r2
 8002298:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d040      	beq.n	8002328 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d107      	bne.n	80022be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ae:	4b47      	ldr	r3, [pc, #284]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d115      	bne.n	80022e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e07f      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d107      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022c6:	4b41      	ldr	r3, [pc, #260]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d109      	bne.n	80022e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e073      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d6:	4b3d      	ldr	r3, [pc, #244]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e06b      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022e6:	4b39      	ldr	r3, [pc, #228]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f023 0203 	bic.w	r2, r3, #3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	4936      	ldr	r1, [pc, #216]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022f8:	f7ff fa2c 	bl	8001754 <HAL_GetTick>
 80022fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022fe:	e00a      	b.n	8002316 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002300:	f7ff fa28 	bl	8001754 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	f241 3288 	movw	r2, #5000	; 0x1388
 800230e:	4293      	cmp	r3, r2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e053      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002316:	4b2d      	ldr	r3, [pc, #180]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f003 020c 	and.w	r2, r3, #12
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	429a      	cmp	r2, r3
 8002326:	d1eb      	bne.n	8002300 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002328:	4b27      	ldr	r3, [pc, #156]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	429a      	cmp	r2, r3
 8002334:	d210      	bcs.n	8002358 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002336:	4b24      	ldr	r3, [pc, #144]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 0207 	bic.w	r2, r3, #7
 800233e:	4922      	ldr	r1, [pc, #136]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	4313      	orrs	r3, r2
 8002344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002346:	4b20      	ldr	r3, [pc, #128]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e032      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	2b00      	cmp	r3, #0
 8002362:	d008      	beq.n	8002376 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002364:	4b19      	ldr	r3, [pc, #100]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	4916      	ldr	r1, [pc, #88]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	4313      	orrs	r3, r2
 8002374:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b00      	cmp	r3, #0
 8002380:	d009      	beq.n	8002396 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002382:	4b12      	ldr	r3, [pc, #72]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	490e      	ldr	r1, [pc, #56]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	4313      	orrs	r3, r2
 8002394:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002396:	f000 f821 	bl	80023dc <HAL_RCC_GetSysClockFreq>
 800239a:	4602      	mov	r2, r0
 800239c:	4b0b      	ldr	r3, [pc, #44]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	091b      	lsrs	r3, r3, #4
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	490a      	ldr	r1, [pc, #40]	; (80023d0 <HAL_RCC_ClockConfig+0x1c8>)
 80023a8:	5ccb      	ldrb	r3, [r1, r3]
 80023aa:	fa22 f303 	lsr.w	r3, r2, r3
 80023ae:	4a09      	ldr	r2, [pc, #36]	; (80023d4 <HAL_RCC_ClockConfig+0x1cc>)
 80023b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <HAL_RCC_ClockConfig+0x1d0>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff f98a 	bl	80016d0 <HAL_InitTick>

  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40022000 	.word	0x40022000
 80023cc:	40021000 	.word	0x40021000
 80023d0:	08002ce8 	.word	0x08002ce8
 80023d4:	20000018 	.word	0x20000018
 80023d8:	2000001c 	.word	0x2000001c

080023dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	2300      	movs	r3, #0
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
 80023ee:	2300      	movs	r3, #0
 80023f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023f6:	4b1e      	ldr	r3, [pc, #120]	; (8002470 <HAL_RCC_GetSysClockFreq+0x94>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f003 030c 	and.w	r3, r3, #12
 8002402:	2b04      	cmp	r3, #4
 8002404:	d002      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0x30>
 8002406:	2b08      	cmp	r3, #8
 8002408:	d003      	beq.n	8002412 <HAL_RCC_GetSysClockFreq+0x36>
 800240a:	e027      	b.n	800245c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800240c:	4b19      	ldr	r3, [pc, #100]	; (8002474 <HAL_RCC_GetSysClockFreq+0x98>)
 800240e:	613b      	str	r3, [r7, #16]
      break;
 8002410:	e027      	b.n	8002462 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	0c9b      	lsrs	r3, r3, #18
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	4a17      	ldr	r2, [pc, #92]	; (8002478 <HAL_RCC_GetSysClockFreq+0x9c>)
 800241c:	5cd3      	ldrb	r3, [r2, r3]
 800241e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d010      	beq.n	800244c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800242a:	4b11      	ldr	r3, [pc, #68]	; (8002470 <HAL_RCC_GetSysClockFreq+0x94>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	0c5b      	lsrs	r3, r3, #17
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	4a11      	ldr	r2, [pc, #68]	; (800247c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002436:	5cd3      	ldrb	r3, [r2, r3]
 8002438:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a0d      	ldr	r2, [pc, #52]	; (8002474 <HAL_RCC_GetSysClockFreq+0x98>)
 800243e:	fb02 f203 	mul.w	r2, r2, r3
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	fbb2 f3f3 	udiv	r3, r2, r3
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	e004      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a0c      	ldr	r2, [pc, #48]	; (8002480 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002450:	fb02 f303 	mul.w	r3, r2, r3
 8002454:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	613b      	str	r3, [r7, #16]
      break;
 800245a:	e002      	b.n	8002462 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <HAL_RCC_GetSysClockFreq+0x98>)
 800245e:	613b      	str	r3, [r7, #16]
      break;
 8002460:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002462:	693b      	ldr	r3, [r7, #16]
}
 8002464:	4618      	mov	r0, r3
 8002466:	371c      	adds	r7, #28
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40021000 	.word	0x40021000
 8002474:	007a1200 	.word	0x007a1200
 8002478:	08002cf8 	.word	0x08002cf8
 800247c:	08002d08 	.word	0x08002d08
 8002480:	003d0900 	.word	0x003d0900

08002484 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <RCC_Delay+0x34>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <RCC_Delay+0x38>)
 8002492:	fba2 2303 	umull	r2, r3, r2, r3
 8002496:	0a5b      	lsrs	r3, r3, #9
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	fb02 f303 	mul.w	r3, r2, r3
 800249e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024a0:	bf00      	nop
  }
  while (Delay --);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	1e5a      	subs	r2, r3, #1
 80024a6:	60fa      	str	r2, [r7, #12]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1f9      	bne.n	80024a0 <RCC_Delay+0x1c>
}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr
 80024b8:	20000018 	.word	0x20000018
 80024bc:	10624dd3 	.word	0x10624dd3

080024c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e041      	b.n	8002556 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d106      	bne.n	80024ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7fe fffc 	bl	80014e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2202      	movs	r2, #2
 80024f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3304      	adds	r3, #4
 80024fc:	4619      	mov	r1, r3
 80024fe:	4610      	mov	r0, r2
 8002500:	f000 fa56 	bl	80029b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800256e:	b2db      	uxtb	r3, r3
 8002570:	2b01      	cmp	r3, #1
 8002572:	d001      	beq.n	8002578 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e035      	b.n	80025e4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2202      	movs	r2, #2
 800257c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a16      	ldr	r2, [pc, #88]	; (80025f0 <HAL_TIM_Base_Start_IT+0x90>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d009      	beq.n	80025ae <HAL_TIM_Base_Start_IT+0x4e>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025a2:	d004      	beq.n	80025ae <HAL_TIM_Base_Start_IT+0x4e>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a12      	ldr	r2, [pc, #72]	; (80025f4 <HAL_TIM_Base_Start_IT+0x94>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d111      	bne.n	80025d2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 0307 	and.w	r3, r3, #7
 80025b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2b06      	cmp	r3, #6
 80025be:	d010      	beq.n	80025e2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f042 0201 	orr.w	r2, r2, #1
 80025ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025d0:	e007      	b.n	80025e2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f042 0201 	orr.w	r2, r2, #1
 80025e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	40012c00 	.word	0x40012c00
 80025f4:	40000400 	.word	0x40000400

080025f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d020      	beq.n	800265c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d01b      	beq.n	800265c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f06f 0202 	mvn.w	r2, #2
 800262c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f998 	bl	8002978 <HAL_TIM_IC_CaptureCallback>
 8002648:	e005      	b.n	8002656 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f98b 	bl	8002966 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 f99a 	bl	800298a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	2b00      	cmp	r3, #0
 8002664:	d020      	beq.n	80026a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	d01b      	beq.n	80026a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f06f 0204 	mvn.w	r2, #4
 8002678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2202      	movs	r2, #2
 800267e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800268a:	2b00      	cmp	r3, #0
 800268c:	d003      	beq.n	8002696 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f972 	bl	8002978 <HAL_TIM_IC_CaptureCallback>
 8002694:	e005      	b.n	80026a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 f965 	bl	8002966 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f000 f974 	bl	800298a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	f003 0308 	and.w	r3, r3, #8
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d020      	beq.n	80026f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f003 0308 	and.w	r3, r3, #8
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d01b      	beq.n	80026f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f06f 0208 	mvn.w	r2, #8
 80026c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2204      	movs	r2, #4
 80026ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	f003 0303 	and.w	r3, r3, #3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d003      	beq.n	80026e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f94c 	bl	8002978 <HAL_TIM_IC_CaptureCallback>
 80026e0:	e005      	b.n	80026ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f93f 	bl	8002966 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f000 f94e 	bl	800298a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	f003 0310 	and.w	r3, r3, #16
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d020      	beq.n	8002740 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f003 0310 	and.w	r3, r3, #16
 8002704:	2b00      	cmp	r3, #0
 8002706:	d01b      	beq.n	8002740 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f06f 0210 	mvn.w	r2, #16
 8002710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2208      	movs	r2, #8
 8002716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f926 	bl	8002978 <HAL_TIM_IC_CaptureCallback>
 800272c:	e005      	b.n	800273a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f919 	bl	8002966 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f928 	bl	800298a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00c      	beq.n	8002764 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d007      	beq.n	8002764 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f06f 0201 	mvn.w	r2, #1
 800275c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7fe ff68 	bl	8001634 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00c      	beq.n	8002788 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002774:	2b00      	cmp	r3, #0
 8002776:	d007      	beq.n	8002788 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 fa6f 	bl	8002c66 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00c      	beq.n	80027ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002798:	2b00      	cmp	r3, #0
 800279a:	d007      	beq.n	80027ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f8f8 	bl	800299c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f003 0320 	and.w	r3, r3, #32
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00c      	beq.n	80027d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f003 0320 	and.w	r3, r3, #32
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d007      	beq.n	80027d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f06f 0220 	mvn.w	r2, #32
 80027c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 fa42 	bl	8002c54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027d0:	bf00      	nop
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d101      	bne.n	80027f4 <HAL_TIM_ConfigClockSource+0x1c>
 80027f0:	2302      	movs	r3, #2
 80027f2:	e0b4      	b.n	800295e <HAL_TIM_ConfigClockSource+0x186>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2202      	movs	r2, #2
 8002800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002812:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800281a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800282c:	d03e      	beq.n	80028ac <HAL_TIM_ConfigClockSource+0xd4>
 800282e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002832:	f200 8087 	bhi.w	8002944 <HAL_TIM_ConfigClockSource+0x16c>
 8002836:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800283a:	f000 8086 	beq.w	800294a <HAL_TIM_ConfigClockSource+0x172>
 800283e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002842:	d87f      	bhi.n	8002944 <HAL_TIM_ConfigClockSource+0x16c>
 8002844:	2b70      	cmp	r3, #112	; 0x70
 8002846:	d01a      	beq.n	800287e <HAL_TIM_ConfigClockSource+0xa6>
 8002848:	2b70      	cmp	r3, #112	; 0x70
 800284a:	d87b      	bhi.n	8002944 <HAL_TIM_ConfigClockSource+0x16c>
 800284c:	2b60      	cmp	r3, #96	; 0x60
 800284e:	d050      	beq.n	80028f2 <HAL_TIM_ConfigClockSource+0x11a>
 8002850:	2b60      	cmp	r3, #96	; 0x60
 8002852:	d877      	bhi.n	8002944 <HAL_TIM_ConfigClockSource+0x16c>
 8002854:	2b50      	cmp	r3, #80	; 0x50
 8002856:	d03c      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0xfa>
 8002858:	2b50      	cmp	r3, #80	; 0x50
 800285a:	d873      	bhi.n	8002944 <HAL_TIM_ConfigClockSource+0x16c>
 800285c:	2b40      	cmp	r3, #64	; 0x40
 800285e:	d058      	beq.n	8002912 <HAL_TIM_ConfigClockSource+0x13a>
 8002860:	2b40      	cmp	r3, #64	; 0x40
 8002862:	d86f      	bhi.n	8002944 <HAL_TIM_ConfigClockSource+0x16c>
 8002864:	2b30      	cmp	r3, #48	; 0x30
 8002866:	d064      	beq.n	8002932 <HAL_TIM_ConfigClockSource+0x15a>
 8002868:	2b30      	cmp	r3, #48	; 0x30
 800286a:	d86b      	bhi.n	8002944 <HAL_TIM_ConfigClockSource+0x16c>
 800286c:	2b20      	cmp	r3, #32
 800286e:	d060      	beq.n	8002932 <HAL_TIM_ConfigClockSource+0x15a>
 8002870:	2b20      	cmp	r3, #32
 8002872:	d867      	bhi.n	8002944 <HAL_TIM_ConfigClockSource+0x16c>
 8002874:	2b00      	cmp	r3, #0
 8002876:	d05c      	beq.n	8002932 <HAL_TIM_ConfigClockSource+0x15a>
 8002878:	2b10      	cmp	r3, #16
 800287a:	d05a      	beq.n	8002932 <HAL_TIM_ConfigClockSource+0x15a>
 800287c:	e062      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6818      	ldr	r0, [r3, #0]
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	6899      	ldr	r1, [r3, #8]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f000 f96a 	bl	8002b66 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	609a      	str	r2, [r3, #8]
      break;
 80028aa:	e04f      	b.n	800294c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6818      	ldr	r0, [r3, #0]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	6899      	ldr	r1, [r3, #8]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	f000 f953 	bl	8002b66 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028ce:	609a      	str	r2, [r3, #8]
      break;
 80028d0:	e03c      	b.n	800294c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6818      	ldr	r0, [r3, #0]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	6859      	ldr	r1, [r3, #4]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	461a      	mov	r2, r3
 80028e0:	f000 f8ca 	bl	8002a78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2150      	movs	r1, #80	; 0x50
 80028ea:	4618      	mov	r0, r3
 80028ec:	f000 f921 	bl	8002b32 <TIM_ITRx_SetConfig>
      break;
 80028f0:	e02c      	b.n	800294c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	6859      	ldr	r1, [r3, #4]
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	461a      	mov	r2, r3
 8002900:	f000 f8e8 	bl	8002ad4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2160      	movs	r1, #96	; 0x60
 800290a:	4618      	mov	r0, r3
 800290c:	f000 f911 	bl	8002b32 <TIM_ITRx_SetConfig>
      break;
 8002910:	e01c      	b.n	800294c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6818      	ldr	r0, [r3, #0]
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	6859      	ldr	r1, [r3, #4]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	461a      	mov	r2, r3
 8002920:	f000 f8aa 	bl	8002a78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2140      	movs	r1, #64	; 0x40
 800292a:	4618      	mov	r0, r3
 800292c:	f000 f901 	bl	8002b32 <TIM_ITRx_SetConfig>
      break;
 8002930:	e00c      	b.n	800294c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4619      	mov	r1, r3
 800293c:	4610      	mov	r0, r2
 800293e:	f000 f8f8 	bl	8002b32 <TIM_ITRx_SetConfig>
      break;
 8002942:	e003      	b.n	800294c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	73fb      	strb	r3, [r7, #15]
      break;
 8002948:	e000      	b.n	800294c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800294a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800295c:	7bfb      	ldrb	r3, [r7, #15]
}
 800295e:	4618      	mov	r0, r3
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr

0800298a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr

0800299c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr
	...

080029b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a2b      	ldr	r2, [pc, #172]	; (8002a70 <TIM_Base_SetConfig+0xc0>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d007      	beq.n	80029d8 <TIM_Base_SetConfig+0x28>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ce:	d003      	beq.n	80029d8 <TIM_Base_SetConfig+0x28>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a28      	ldr	r2, [pc, #160]	; (8002a74 <TIM_Base_SetConfig+0xc4>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d108      	bne.n	80029ea <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a20      	ldr	r2, [pc, #128]	; (8002a70 <TIM_Base_SetConfig+0xc0>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d007      	beq.n	8002a02 <TIM_Base_SetConfig+0x52>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029f8:	d003      	beq.n	8002a02 <TIM_Base_SetConfig+0x52>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a1d      	ldr	r2, [pc, #116]	; (8002a74 <TIM_Base_SetConfig+0xc4>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d108      	bne.n	8002a14 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4a0d      	ldr	r2, [pc, #52]	; (8002a70 <TIM_Base_SetConfig+0xc0>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d103      	bne.n	8002a48 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	691a      	ldr	r2, [r3, #16]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d005      	beq.n	8002a66 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	f023 0201 	bic.w	r2, r3, #1
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	611a      	str	r2, [r3, #16]
  }
}
 8002a66:	bf00      	nop
 8002a68:	3714      	adds	r7, #20
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr
 8002a70:	40012c00 	.word	0x40012c00
 8002a74:	40000400 	.word	0x40000400

08002a78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b087      	sub	sp, #28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	f023 0201 	bic.w	r2, r3, #1
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002aa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	f023 030a 	bic.w	r3, r3, #10
 8002ab4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	621a      	str	r2, [r3, #32]
}
 8002aca:	bf00      	nop
 8002acc:	371c      	adds	r7, #28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr

08002ad4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b087      	sub	sp, #28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	f023 0210 	bic.w	r2, r3, #16
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002afe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	031b      	lsls	r3, r3, #12
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b10:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	011b      	lsls	r3, r3, #4
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	621a      	str	r2, [r3, #32]
}
 8002b28:	bf00      	nop
 8002b2a:	371c      	adds	r7, #28
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr

08002b32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b085      	sub	sp, #20
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
 8002b3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	f043 0307 	orr.w	r3, r3, #7
 8002b54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68fa      	ldr	r2, [r7, #12]
 8002b5a:	609a      	str	r2, [r3, #8]
}
 8002b5c:	bf00      	nop
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b087      	sub	sp, #28
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	60f8      	str	r0, [r7, #12]
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	607a      	str	r2, [r7, #4]
 8002b72:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b80:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	021a      	lsls	r2, r3, #8
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	609a      	str	r2, [r3, #8]
}
 8002b9a:	bf00      	nop
 8002b9c:	371c      	adds	r7, #28
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d101      	bne.n	8002bbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bb8:	2302      	movs	r3, #2
 8002bba:	e041      	b.n	8002c40 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002be2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a14      	ldr	r2, [pc, #80]	; (8002c4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d009      	beq.n	8002c14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c08:	d004      	beq.n	8002c14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a10      	ldr	r2, [pc, #64]	; (8002c50 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d10c      	bne.n	8002c2e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	40012c00 	.word	0x40012c00
 8002c50:	40000400 	.word	0x40000400

08002c54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr

08002c66 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr

08002c78 <__libc_init_array>:
 8002c78:	b570      	push	{r4, r5, r6, lr}
 8002c7a:	2600      	movs	r6, #0
 8002c7c:	4d0c      	ldr	r5, [pc, #48]	; (8002cb0 <__libc_init_array+0x38>)
 8002c7e:	4c0d      	ldr	r4, [pc, #52]	; (8002cb4 <__libc_init_array+0x3c>)
 8002c80:	1b64      	subs	r4, r4, r5
 8002c82:	10a4      	asrs	r4, r4, #2
 8002c84:	42a6      	cmp	r6, r4
 8002c86:	d109      	bne.n	8002c9c <__libc_init_array+0x24>
 8002c88:	f000 f822 	bl	8002cd0 <_init>
 8002c8c:	2600      	movs	r6, #0
 8002c8e:	4d0a      	ldr	r5, [pc, #40]	; (8002cb8 <__libc_init_array+0x40>)
 8002c90:	4c0a      	ldr	r4, [pc, #40]	; (8002cbc <__libc_init_array+0x44>)
 8002c92:	1b64      	subs	r4, r4, r5
 8002c94:	10a4      	asrs	r4, r4, #2
 8002c96:	42a6      	cmp	r6, r4
 8002c98:	d105      	bne.n	8002ca6 <__libc_init_array+0x2e>
 8002c9a:	bd70      	pop	{r4, r5, r6, pc}
 8002c9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ca0:	4798      	blx	r3
 8002ca2:	3601      	adds	r6, #1
 8002ca4:	e7ee      	b.n	8002c84 <__libc_init_array+0xc>
 8002ca6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002caa:	4798      	blx	r3
 8002cac:	3601      	adds	r6, #1
 8002cae:	e7f2      	b.n	8002c96 <__libc_init_array+0x1e>
 8002cb0:	08002d0c 	.word	0x08002d0c
 8002cb4:	08002d0c 	.word	0x08002d0c
 8002cb8:	08002d0c 	.word	0x08002d0c
 8002cbc:	08002d10 	.word	0x08002d10

08002cc0 <memset>:
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	4402      	add	r2, r0
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d100      	bne.n	8002cca <memset+0xa>
 8002cc8:	4770      	bx	lr
 8002cca:	f803 1b01 	strb.w	r1, [r3], #1
 8002cce:	e7f9      	b.n	8002cc4 <memset+0x4>

08002cd0 <_init>:
 8002cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd2:	bf00      	nop
 8002cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cd6:	bc08      	pop	{r3}
 8002cd8:	469e      	mov	lr, r3
 8002cda:	4770      	bx	lr

08002cdc <_fini>:
 8002cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cde:	bf00      	nop
 8002ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ce2:	bc08      	pop	{r3}
 8002ce4:	469e      	mov	lr, r3
 8002ce6:	4770      	bx	lr
