{
  "module_name": "vivid-core.h",
  "hash_id": "587f2711abf5ba92ff57e81862b51a5da950e27e16c9cb9ed9747fa55ff8f0d9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/test-drivers/vivid/vivid-core.h",
  "human_readable_source": " \n \n\n#ifndef _VIVID_CORE_H_\n#define _VIVID_CORE_H_\n\n#include <linux/fb.h>\n#include <linux/workqueue.h>\n#include <media/cec.h>\n#include <media/videobuf2-v4l2.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-dev.h>\n#include <media/v4l2-ctrls.h>\n#include <media/tpg/v4l2-tpg.h>\n#include \"vivid-rds-gen.h\"\n#include \"vivid-vbi-gen.h\"\n\n#define dprintk(dev, level, fmt, arg...) \\\n\tv4l2_dbg(level, vivid_debug, &dev->v4l2_dev, fmt, ## arg)\n\n \n#define MAX_INPUTS 16\n \n#define MAX_OUTPUTS 16\n \n#define MAX_ZOOM  4\n \n#define MAX_WIDTH  4096\n#define MAX_HEIGHT 2160\n \n#define MIN_WIDTH  16\n#define MIN_HEIGHT MIN_WIDTH\n \n#define PIXEL_ARRAY_DIV MIN_WIDTH\n \n#define PLANE0_DATA_OFFSET 128\n\n \n#define MIN_TV_FREQ (44U * 16U)\n#define MAX_TV_FREQ (958U * 16U)\n\n \n#define SDR_CAP_SAMPLES_PER_BUF 0x4000\n\n \n#define JIFFIES_PER_DAY (3600U * 24U * HZ)\n#define JIFFIES_RESYNC (JIFFIES_PER_DAY * (0xf0000000U / JIFFIES_PER_DAY))\n\nextern const struct v4l2_rect vivid_min_rect;\nextern const struct v4l2_rect vivid_max_rect;\nextern unsigned vivid_debug;\n\nstruct vivid_fmt {\n\tu32\tfourcc;           \n\tenum\ttgp_color_enc color_enc;\n\tbool\tcan_do_overlay;\n\tu8\tvdownsampling[TPG_MAX_PLANES];\n\tu32\talpha_mask;\n\tu8\tplanes;\n\tu8\tbuffers;\n\tu32\tdata_offset[TPG_MAX_PLANES];\n\tu32\tbit_depth[TPG_MAX_PLANES];\n};\n\nextern struct vivid_fmt vivid_formats[];\n\n \nstruct vivid_buffer {\n\t \n\tstruct vb2_v4l2_buffer vb;\n\tstruct list_head\tlist;\n};\n\nenum vivid_input {\n\tWEBCAM,\n\tTV,\n\tSVID,\n\tHDMI,\n};\n\nenum vivid_signal_mode {\n\tCURRENT_DV_TIMINGS,\n\tCURRENT_STD = CURRENT_DV_TIMINGS,\n\tNO_SIGNAL,\n\tNO_LOCK,\n\tOUT_OF_RANGE,\n\tSELECTED_DV_TIMINGS,\n\tSELECTED_STD = SELECTED_DV_TIMINGS,\n\tCYCLE_DV_TIMINGS,\n\tCYCLE_STD = CYCLE_DV_TIMINGS,\n\tCUSTOM_DV_TIMINGS,\n};\n\nenum vivid_colorspace {\n\tVIVID_CS_170M,\n\tVIVID_CS_709,\n\tVIVID_CS_SRGB,\n\tVIVID_CS_OPRGB,\n\tVIVID_CS_2020,\n\tVIVID_CS_DCI_P3,\n\tVIVID_CS_240M,\n\tVIVID_CS_SYS_M,\n\tVIVID_CS_SYS_BG,\n};\n\n#define VIVID_INVALID_SIGNAL(mode) \\\n\t((mode) == NO_SIGNAL || (mode) == NO_LOCK || (mode) == OUT_OF_RANGE)\n\nstruct vivid_cec_xfer {\n\tstruct cec_adapter\t*adap;\n\tu8\t\t\tmsg[CEC_MAX_MSG_SIZE];\n\tu32\t\t\tlen;\n\tu32\t\t\tsft;\n};\n\nstruct vivid_dev {\n\tunsigned\t\t\tinst;\n\tstruct v4l2_device\t\tv4l2_dev;\n#ifdef CONFIG_MEDIA_CONTROLLER\n\tstruct media_device\t\tmdev;\n\tstruct media_pad\t\tvid_cap_pad;\n\tstruct media_pad\t\tvid_out_pad;\n\tstruct media_pad\t\tvbi_cap_pad;\n\tstruct media_pad\t\tvbi_out_pad;\n\tstruct media_pad\t\tsdr_cap_pad;\n\tstruct media_pad\t\tmeta_cap_pad;\n\tstruct media_pad\t\tmeta_out_pad;\n\tstruct media_pad\t\ttouch_cap_pad;\n#endif\n\tstruct v4l2_ctrl_handler\tctrl_hdl_user_gen;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_user_vid;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_user_aud;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_streaming;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_sdtv_cap;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_loop_cap;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_fb;\n\tstruct video_device\t\tvid_cap_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_vid_cap;\n\tstruct video_device\t\tvid_out_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_vid_out;\n\tstruct video_device\t\tvbi_cap_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_vbi_cap;\n\tstruct video_device\t\tvbi_out_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_vbi_out;\n\tstruct video_device\t\tradio_rx_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_radio_rx;\n\tstruct video_device\t\tradio_tx_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_radio_tx;\n\tstruct video_device\t\tsdr_cap_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_sdr_cap;\n\tstruct video_device\t\tmeta_cap_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_meta_cap;\n\tstruct video_device\t\tmeta_out_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_meta_out;\n\tstruct video_device\t\ttouch_cap_dev;\n\tstruct v4l2_ctrl_handler\tctrl_hdl_touch_cap;\n\n\tspinlock_t\t\t\tslock;\n\tstruct mutex\t\t\tmutex;\n\n\t \n\tu32\t\t\t\tvid_cap_caps;\n\tu32\t\t\t\tvid_out_caps;\n\tu32\t\t\t\tvbi_cap_caps;\n\tu32\t\t\t\tvbi_out_caps;\n\tu32\t\t\t\tsdr_cap_caps;\n\tu32\t\t\t\tradio_rx_caps;\n\tu32\t\t\t\tradio_tx_caps;\n\tu32\t\t\t\tmeta_cap_caps;\n\tu32\t\t\t\tmeta_out_caps;\n\tu32\t\t\t\ttouch_cap_caps;\n\n\t \n\tbool\t\t\t\tmultiplanar;\n\tunsigned\t\t\tnum_inputs;\n\tunsigned int\t\t\tnum_hdmi_inputs;\n\tu8\t\t\t\tinput_type[MAX_INPUTS];\n\tu8\t\t\t\tinput_name_counter[MAX_INPUTS];\n\tunsigned\t\t\tnum_outputs;\n\tunsigned int\t\t\tnum_hdmi_outputs;\n\tu8\t\t\t\toutput_type[MAX_OUTPUTS];\n\tu8\t\t\t\toutput_name_counter[MAX_OUTPUTS];\n\tbool\t\t\t\thas_audio_inputs;\n\tbool\t\t\t\thas_audio_outputs;\n\tbool\t\t\t\thas_vid_cap;\n\tbool\t\t\t\thas_vid_out;\n\tbool\t\t\t\thas_vbi_cap;\n\tbool\t\t\t\thas_raw_vbi_cap;\n\tbool\t\t\t\thas_sliced_vbi_cap;\n\tbool\t\t\t\thas_vbi_out;\n\tbool\t\t\t\thas_raw_vbi_out;\n\tbool\t\t\t\thas_sliced_vbi_out;\n\tbool\t\t\t\thas_radio_rx;\n\tbool\t\t\t\thas_radio_tx;\n\tbool\t\t\t\thas_sdr_cap;\n\tbool\t\t\t\thas_fb;\n\tbool\t\t\t\thas_meta_cap;\n\tbool\t\t\t\thas_meta_out;\n\tbool\t\t\t\thas_tv_tuner;\n\tbool\t\t\t\thas_touch_cap;\n\n\tbool\t\t\t\tcan_loop_video;\n\n\t \n\tstruct v4l2_ctrl\t\t*brightness;\n\tstruct v4l2_ctrl\t\t*contrast;\n\tstruct v4l2_ctrl\t\t*saturation;\n\tstruct v4l2_ctrl\t\t*hue;\n\tstruct {\n\t\t \n\t\tstruct v4l2_ctrl\t*autogain;\n\t\tstruct v4l2_ctrl\t*gain;\n\t};\n\tstruct v4l2_ctrl\t\t*volume;\n\tstruct v4l2_ctrl\t\t*mute;\n\tstruct v4l2_ctrl\t\t*alpha;\n\tstruct v4l2_ctrl\t\t*button;\n\tstruct v4l2_ctrl\t\t*boolean;\n\tstruct v4l2_ctrl\t\t*int32;\n\tstruct v4l2_ctrl\t\t*int64;\n\tstruct v4l2_ctrl\t\t*menu;\n\tstruct v4l2_ctrl\t\t*string;\n\tstruct v4l2_ctrl\t\t*bitmask;\n\tstruct v4l2_ctrl\t\t*int_menu;\n\tstruct v4l2_ctrl\t\t*ro_int32;\n\tstruct v4l2_ctrl\t\t*pixel_array;\n\tstruct v4l2_ctrl\t\t*test_pattern;\n\tstruct v4l2_ctrl\t\t*colorspace;\n\tstruct v4l2_ctrl\t\t*rgb_range_cap;\n\tstruct v4l2_ctrl\t\t*real_rgb_range_cap;\n\tstruct {\n\t\t \n\t\tstruct v4l2_ctrl\t*ctrl_std_signal_mode;\n\t\tstruct v4l2_ctrl\t*ctrl_standard;\n\t};\n\tstruct {\n\t\t \n\t\tstruct v4l2_ctrl\t*ctrl_dv_timings_signal_mode;\n\t\tstruct v4l2_ctrl\t*ctrl_dv_timings;\n\t};\n\tstruct v4l2_ctrl\t\t*ctrl_display_present;\n\tstruct v4l2_ctrl\t\t*ctrl_has_crop_cap;\n\tstruct v4l2_ctrl\t\t*ctrl_has_compose_cap;\n\tstruct v4l2_ctrl\t\t*ctrl_has_scaler_cap;\n\tstruct v4l2_ctrl\t\t*ctrl_has_crop_out;\n\tstruct v4l2_ctrl\t\t*ctrl_has_compose_out;\n\tstruct v4l2_ctrl\t\t*ctrl_has_scaler_out;\n\tstruct v4l2_ctrl\t\t*ctrl_tx_mode;\n\tstruct v4l2_ctrl\t\t*ctrl_tx_rgb_range;\n\tstruct v4l2_ctrl\t\t*ctrl_tx_edid_present;\n\tstruct v4l2_ctrl\t\t*ctrl_tx_hotplug;\n\tstruct v4l2_ctrl\t\t*ctrl_tx_rxsense;\n\n\tstruct v4l2_ctrl\t\t*ctrl_rx_power_present;\n\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_pi;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_pty;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_mono_stereo;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_art_head;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_compressed;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_dyn_pty;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_ta;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_tp;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_ms;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_psname;\n\tstruct v4l2_ctrl\t\t*radio_tx_rds_radiotext;\n\n\tstruct v4l2_ctrl\t\t*radio_rx_rds_pty;\n\tstruct v4l2_ctrl\t\t*radio_rx_rds_ta;\n\tstruct v4l2_ctrl\t\t*radio_rx_rds_tp;\n\tstruct v4l2_ctrl\t\t*radio_rx_rds_ms;\n\tstruct v4l2_ctrl\t\t*radio_rx_rds_psname;\n\tstruct v4l2_ctrl\t\t*radio_rx_rds_radiotext;\n\n\tunsigned\t\t\tinput_brightness[MAX_INPUTS];\n\tunsigned\t\t\tosd_mode;\n\tunsigned\t\t\tbutton_pressed;\n\tbool\t\t\t\tsensor_hflip;\n\tbool\t\t\t\tsensor_vflip;\n\tbool\t\t\t\thflip;\n\tbool\t\t\t\tvflip;\n\tbool\t\t\t\tvbi_cap_interlaced;\n\tbool\t\t\t\tloop_video;\n\tbool\t\t\t\treduced_fps;\n\n\t \n\tunsigned long\t\t\tvideo_pbase;\n\tvoid\t\t\t\t*video_vbase;\n\tu32\t\t\t\tvideo_buffer_size;\n\tint\t\t\t\tdisplay_width;\n\tint\t\t\t\tdisplay_height;\n\tint\t\t\t\tdisplay_byte_stride;\n\tint\t\t\t\tbits_per_pixel;\n\tint\t\t\t\tbytes_per_pixel;\n\tstruct fb_info\t\t\tfb_info;\n\tstruct fb_var_screeninfo\tfb_defined;\n\tstruct fb_fix_screeninfo\tfb_fix;\n\n\t \n\tbool\t\t\t\tdisconnect_error;\n\tbool\t\t\t\tqueue_setup_error;\n\tbool\t\t\t\tbuf_prepare_error;\n\tbool\t\t\t\tstart_streaming_error;\n\tbool\t\t\t\tdqbuf_error;\n\tbool\t\t\t\treq_validate_error;\n\tbool\t\t\t\tseq_wrap;\n\tu64\t\t\t\ttime_wrap;\n\tu64\t\t\t\ttime_wrap_offset;\n\tunsigned\t\t\tperc_dropped_buffers;\n\tenum vivid_signal_mode\t\tstd_signal_mode[MAX_INPUTS];\n\tunsigned int\t\t\tquery_std_last[MAX_INPUTS];\n\tv4l2_std_id\t\t\tquery_std[MAX_INPUTS];\n\tenum tpg_video_aspect\t\tstd_aspect_ratio[MAX_INPUTS];\n\n\tenum vivid_signal_mode\t\tdv_timings_signal_mode[MAX_INPUTS];\n\tchar\t\t\t\t**query_dv_timings_qmenu;\n\tchar\t\t\t\t*query_dv_timings_qmenu_strings;\n\tunsigned\t\t\tquery_dv_timings_size;\n\tunsigned int\t\t\tquery_dv_timings_last[MAX_INPUTS];\n\tunsigned int\t\t\tquery_dv_timings[MAX_INPUTS];\n\tenum tpg_video_aspect\t\tdv_timings_aspect_ratio[MAX_INPUTS];\n\n\t \n\tunsigned\t\t\tinput;\n\tv4l2_std_id\t\t\tstd_cap[MAX_INPUTS];\n\tstruct v4l2_dv_timings\t\tdv_timings_cap[MAX_INPUTS];\n\tint\t\t\t\tdv_timings_cap_sel[MAX_INPUTS];\n\tu32\t\t\t\tservice_set_cap;\n\tstruct vivid_vbi_gen_data\tvbi_gen;\n\tu8\t\t\t\t*edid;\n\tunsigned\t\t\tedid_blocks;\n\tunsigned\t\t\tedid_max_blocks;\n\tunsigned\t\t\twebcam_size_idx;\n\tunsigned\t\t\twebcam_ival_idx;\n\tunsigned\t\t\ttv_freq;\n\tunsigned\t\t\ttv_audmode;\n\tunsigned\t\t\ttv_field_cap;\n\tunsigned\t\t\ttv_audio_input;\n\n\tu32\t\t\t\tpower_present;\n\n\t \n\tunsigned\t\t\toutput;\n\tv4l2_std_id\t\t\tstd_out;\n\tstruct v4l2_dv_timings\t\tdv_timings_out;\n\tu32\t\t\t\tcolorspace_out;\n\tu32\t\t\t\tycbcr_enc_out;\n\tu32\t\t\t\thsv_enc_out;\n\tu32\t\t\t\tquantization_out;\n\tu32\t\t\t\txfer_func_out;\n\tu32\t\t\t\tservice_set_out;\n\tunsigned\t\t\tbytesperline_out[TPG_MAX_PLANES];\n\tunsigned\t\t\ttv_field_out;\n\tunsigned\t\t\ttv_audio_output;\n\tbool\t\t\t\tvbi_out_have_wss;\n\tu8\t\t\t\tvbi_out_wss[2];\n\tbool\t\t\t\tvbi_out_have_cc[2];\n\tu8\t\t\t\tvbi_out_cc[2][2];\n\tbool\t\t\t\tdvi_d_out;\n\tu8\t\t\t\t*scaled_line;\n\tu8\t\t\t\t*blended_line;\n\tunsigned\t\t\tcur_scaled_line;\n\tbool\t\t\t\tdisplay_present[MAX_OUTPUTS];\n\n\t \n\tvoid\t\t\t\t*fb_vbase_out;\n\tbool\t\t\t\toverlay_out_enabled;\n\tint\t\t\t\toverlay_out_top, overlay_out_left;\n\tunsigned\t\t\tfbuf_out_flags;\n\tu32\t\t\t\tchromakey_out;\n\tu8\t\t\t\tglobal_alpha_out;\n\n\t \n\tstruct tpg_data\t\t\ttpg;\n\tunsigned\t\t\tms_vid_cap;\n\tbool\t\t\t\tmust_blank[VIDEO_MAX_FRAME];\n\n\tconst struct vivid_fmt\t\t*fmt_cap;\n\tstruct v4l2_fract\t\ttimeperframe_vid_cap;\n\tenum v4l2_field\t\t\tfield_cap;\n\tstruct v4l2_rect\t\tsrc_rect;\n\tstruct v4l2_rect\t\tfmt_cap_rect;\n\tstruct v4l2_rect\t\tcrop_cap;\n\tstruct v4l2_rect\t\tcompose_cap;\n\tstruct v4l2_rect\t\tcrop_bounds_cap;\n\tstruct vb2_queue\t\tvb_vid_cap_q;\n\tstruct list_head\t\tvid_cap_active;\n\tstruct vb2_queue\t\tvb_vbi_cap_q;\n\tstruct list_head\t\tvbi_cap_active;\n\tstruct vb2_queue\t\tvb_meta_cap_q;\n\tstruct list_head\t\tmeta_cap_active;\n\tstruct vb2_queue\t\tvb_touch_cap_q;\n\tstruct list_head\t\ttouch_cap_active;\n\n\t \n\tstruct task_struct\t\t*kthread_vid_cap;\n\tunsigned long\t\t\tjiffies_vid_cap;\n\tu64\t\t\t\tcap_stream_start;\n\tu64\t\t\t\tcap_frame_period;\n\tu64\t\t\t\tcap_frame_eof_offset;\n\tu32\t\t\t\tcap_seq_offset;\n\tu32\t\t\t\tcap_seq_count;\n\tbool\t\t\t\tcap_seq_resync;\n\tu32\t\t\t\tvid_cap_seq_start;\n\tu32\t\t\t\tvid_cap_seq_count;\n\tbool\t\t\t\tvid_cap_streaming;\n\tu32\t\t\t\tvbi_cap_seq_start;\n\tu32\t\t\t\tvbi_cap_seq_count;\n\tbool\t\t\t\tvbi_cap_streaming;\n\tu32\t\t\t\tmeta_cap_seq_start;\n\tu32\t\t\t\tmeta_cap_seq_count;\n\tbool\t\t\t\tmeta_cap_streaming;\n\n\t \n\tstruct task_struct\t\t*kthread_touch_cap;\n\tunsigned long\t\t\tjiffies_touch_cap;\n\tu64\t\t\t\ttouch_cap_stream_start;\n\tu32\t\t\t\ttouch_cap_seq_offset;\n\tbool\t\t\t\ttouch_cap_seq_resync;\n\tu32\t\t\t\ttouch_cap_seq_start;\n\tu32\t\t\t\ttouch_cap_seq_count;\n\tu32\t\t\t\ttouch_cap_with_seq_wrap_count;\n\tbool\t\t\t\ttouch_cap_streaming;\n\tstruct v4l2_fract\t\ttimeperframe_tch_cap;\n\tstruct v4l2_pix_format\t\ttch_format;\n\tint\t\t\t\ttch_pat_random;\n\n\t \n\tconst struct vivid_fmt\t\t*fmt_out;\n\tstruct v4l2_fract\t\ttimeperframe_vid_out;\n\tenum v4l2_field\t\t\tfield_out;\n\tstruct v4l2_rect\t\tsink_rect;\n\tstruct v4l2_rect\t\tfmt_out_rect;\n\tstruct v4l2_rect\t\tcrop_out;\n\tstruct v4l2_rect\t\tcompose_out;\n\tstruct v4l2_rect\t\tcompose_bounds_out;\n\tstruct vb2_queue\t\tvb_vid_out_q;\n\tstruct list_head\t\tvid_out_active;\n\tstruct vb2_queue\t\tvb_vbi_out_q;\n\tstruct list_head\t\tvbi_out_active;\n\tstruct vb2_queue\t\tvb_meta_out_q;\n\tstruct list_head\t\tmeta_out_active;\n\n\t \n\n\t \n\tstruct v4l2_rect\t\tloop_vid_copy;\n\t \n\tstruct v4l2_rect\t\tloop_vid_out;\n\t \n\tstruct v4l2_rect\t\tloop_vid_cap;\n\t \n\tstruct v4l2_rect\t\tloop_fb_copy;\n\t \n\tstruct v4l2_rect\t\tloop_vid_overlay;\n\t \n\tstruct v4l2_rect\t\tloop_vid_overlay_cap;\n\n\t \n\tstruct task_struct\t\t*kthread_vid_out;\n\tunsigned long\t\t\tjiffies_vid_out;\n\tu32\t\t\t\tout_seq_offset;\n\tu32\t\t\t\tout_seq_count;\n\tbool\t\t\t\tout_seq_resync;\n\tu32\t\t\t\tvid_out_seq_start;\n\tu32\t\t\t\tvid_out_seq_count;\n\tbool\t\t\t\tvid_out_streaming;\n\tu32\t\t\t\tvbi_out_seq_start;\n\tu32\t\t\t\tvbi_out_seq_count;\n\tbool\t\t\t\tvbi_out_streaming;\n\tbool\t\t\t\tstream_sliced_vbi_out;\n\tu32\t\t\t\tmeta_out_seq_start;\n\tu32\t\t\t\tmeta_out_seq_count;\n\tbool\t\t\t\tmeta_out_streaming;\n\n\t \n\tstruct vb2_queue\t\tvb_sdr_cap_q;\n\tstruct list_head\t\tsdr_cap_active;\n\tu32\t\t\t\tsdr_pixelformat;  \n\tunsigned\t\t\tsdr_buffersize;\n\tunsigned\t\t\tsdr_adc_freq;\n\tunsigned\t\t\tsdr_fm_freq;\n\tunsigned\t\t\tsdr_fm_deviation;\n\tint\t\t\t\tsdr_fixp_src_phase;\n\tint\t\t\t\tsdr_fixp_mod_phase;\n\n\tbool\t\t\t\ttstamp_src_is_soe;\n\tbool\t\t\t\thas_crop_cap;\n\tbool\t\t\t\thas_compose_cap;\n\tbool\t\t\t\thas_scaler_cap;\n\tbool\t\t\t\thas_crop_out;\n\tbool\t\t\t\thas_compose_out;\n\tbool\t\t\t\thas_scaler_out;\n\n\t \n\tstruct task_struct\t\t*kthread_sdr_cap;\n\tunsigned long\t\t\tjiffies_sdr_cap;\n\tu32\t\t\t\tsdr_cap_seq_offset;\n\tu32\t\t\t\tsdr_cap_seq_start;\n\tu32\t\t\t\tsdr_cap_seq_count;\n\tu32\t\t\t\tsdr_cap_with_seq_wrap_count;\n\tbool\t\t\t\tsdr_cap_seq_resync;\n\n\t \n\tstruct vivid_rds_gen\t\trds_gen;\n\n\t \n\tunsigned\t\t\tradio_rx_freq;\n\tunsigned\t\t\tradio_rx_audmode;\n\tint\t\t\t\tradio_rx_sig_qual;\n\tunsigned\t\t\tradio_rx_hw_seek_mode;\n\tbool\t\t\t\tradio_rx_hw_seek_prog_lim;\n\tbool\t\t\t\tradio_rx_rds_controls;\n\tbool\t\t\t\tradio_rx_rds_enabled;\n\tunsigned\t\t\tradio_rx_rds_use_alternates;\n\tunsigned\t\t\tradio_rx_rds_last_block;\n\tstruct v4l2_fh\t\t\t*radio_rx_rds_owner;\n\n\t \n\tunsigned\t\t\tradio_tx_freq;\n\tunsigned\t\t\tradio_tx_subchans;\n\tbool\t\t\t\tradio_tx_rds_controls;\n\tunsigned\t\t\tradio_tx_rds_last_block;\n\tstruct v4l2_fh\t\t\t*radio_tx_rds_owner;\n\n\t \n\tbool\t\t\t\tradio_rds_loop;\n\tktime_t\t\t\t\tradio_rds_init_time;\n\n\t \n\tstruct cec_adapter\t\t*cec_rx_adap;\n\tstruct cec_adapter\t\t*cec_tx_adap[MAX_OUTPUTS];\n\tu8\t\t\t\tcec_output2bus_map[MAX_OUTPUTS];\n\tstruct task_struct\t\t*kthread_cec;\n\twait_queue_head_t\t\tkthread_waitq_cec;\n\tstruct vivid_cec_xfer\txfers[MAX_OUTPUTS];\n\tspinlock_t\t\t\tcec_xfers_slock;  \n\tu32\t\t\t\tcec_sft;  \n\tu8\t\t\t\tlast_initiator;\n\n\t \n\tchar\t\t\t\tosd[14];\n\tunsigned long\t\t\tosd_jiffies;\n\n\tbool\t\t\t\tmeta_pts;\n\tbool\t\t\t\tmeta_scr;\n};\n\nstatic inline bool vivid_is_webcam(const struct vivid_dev *dev)\n{\n\treturn dev->input_type[dev->input] == WEBCAM;\n}\n\nstatic inline bool vivid_is_tv_cap(const struct vivid_dev *dev)\n{\n\treturn dev->input_type[dev->input] == TV;\n}\n\nstatic inline bool vivid_is_svid_cap(const struct vivid_dev *dev)\n{\n\treturn dev->input_type[dev->input] == SVID;\n}\n\nstatic inline bool vivid_is_hdmi_cap(const struct vivid_dev *dev)\n{\n\treturn dev->input_type[dev->input] == HDMI;\n}\n\nstatic inline bool vivid_is_sdtv_cap(const struct vivid_dev *dev)\n{\n\treturn vivid_is_tv_cap(dev) || vivid_is_svid_cap(dev);\n}\n\nstatic inline bool vivid_is_svid_out(const struct vivid_dev *dev)\n{\n\treturn dev->output_type[dev->output] == SVID;\n}\n\nstatic inline bool vivid_is_hdmi_out(const struct vivid_dev *dev)\n{\n\treturn dev->output_type[dev->output] == HDMI;\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}