--
-- VHDL Architecture Cursor.Vitesse_CNT.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 09:15:53 10.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

LIBRARY Cursor;

ARCHITECTURE struct OF Vitesse_CNT IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL cOut    : std_uLogic;
    SIGNAL cOut1   : std_uLogic;
    SIGNAL cOut2   : std_uLogic;
    SIGNAL cOut3   : std_uLogic;
    SIGNAL cOut4   : std_uLogic;
    SIGNAL cOut5   : std_uLogic;
    SIGNAL cOut6   : std_uLogic;
    SIGNAL cOut7   : std_uLogic;
    SIGNAL cOut8   : std_uLogic;
    SIGNAL logic_1 : std_uLogic;


    -- Component Declarations
    COMPONENT CnT_DCnt
    PORT (
        cIn      : IN     std_ulogic ;
        clck     : IN     std_ulogic ;
        cnt_dcnt : IN     std_ulogic ;
        en       : IN     std_ulogic ;
        rst      : IN     std_ulogic ;
        Cout     : OUT    std_uLogic ;
        value    : OUT    std_ulogic 
    );
    END COMPONENT;
    COMPONENT logic0
    PORT (
        logic_0 : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : CnT_DCnt USE ENTITY Cursor.CnT_DCnt;
    FOR ALL : logic0 USE ENTITY gates.logic0;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_0 : CnT_DCnt
        PORT MAP (
            cIn      => cOut2,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            cOut     => cOut3,
            value    => consigne_vitesse(3)
        );
    U_1 : CnT_DCnt
        PORT MAP (
            cIn      => cOut3,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            Cout     => cOut4,
            value    => consigne_vitesse(4)
        );
    U_2 : CnT_DCnt
        PORT MAP (
            cIn      => cOut4,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            cOut     => cOut5,
            value    => consigne_vitesse(5)
        );
    U_3 : CnT_DCnt
        PORT MAP (
            cIn      => cOut5,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            cOut     => cOut6,
            value    => consigne_vitesse(6)
        );
    U_4 : CnT_DCnt
        PORT MAP (
            cIn      => cOut6,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            cOut     => cOut7,
            value    => consigne_vitesse(7)
        );
    U_5 : CnT_DCnt
        PORT MAP (
            cIn      => cOut7,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            cOut     => cOut8,
            value    => consigne_vitesse(8)
        );
    U_6 : CnT_DCnt
        PORT MAP (
            cIn      => cOut8,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            Cout     => OPEN,
            value    => consigne_vitesse(9)
        );
    U_7 : CnT_DCnt
        PORT MAP (
            cIn      => cOut1,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            cOut     => cOut2,
            value    => consigne_vitesse(2)
        );
    U_8 : CnT_DCnt
        PORT MAP (
            cIn      => cOut,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            cOut     => cOut1,
            value    => consigne_vitesse(1)
        );
    U_9 : CnT_DCnt
        PORT MAP (
            cIn      => logic_1,
            clck     => clock,
            cnt_dcnt => decel,
            en       => start_0,
            rst      => reset,
            cOut     => cOut,
            value    => consigne_vitesse(0)
        );
    U_10 : logic0
        PORT MAP (
            logic_0 => logic_1
        );

END struct;
