-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Fri Mar 26 18:42:44 2021
-- Host        : DESKTOP-R8BVPM7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/george/Documents/Workspace/Xilinx/qm-hdmi/qm-hdmi.srcs/sources_1/bd/design_1/ip/design_1_Rom_t_0_0/design_1_Rom_t_0_0_sim_netlist.vhdl
-- Design      : design_1_Rom_t_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tlfgg676-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Rom_t_0_0_Rom_t is
  port (
    rom_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rom_o_reg_0 : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rom_o_0_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Rom_t_0_0_Rom_t : entity is "Rom_t";
end design_1_Rom_t_0_0_Rom_t;

architecture STRUCTURE of design_1_Rom_t_0_0_Rom_t is
  signal rom_o_0_sn_1 : STD_LOGIC;
  signal rom_o_reg_n_28 : STD_LOGIC;
  signal rom_o_reg_n_29 : STD_LOGIC;
  signal rom_o_reg_n_30 : STD_LOGIC;
  signal rom_o_reg_n_31 : STD_LOGIC;
  signal rom_o_reg_n_32 : STD_LOGIC;
  signal rom_o_reg_n_33 : STD_LOGIC;
  signal rom_o_reg_n_34 : STD_LOGIC;
  signal rom_o_reg_n_35 : STD_LOGIC;
  signal NLW_rom_o_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_o_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_o_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_o_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_o_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_o_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_o_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rom_o_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rom_o_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_o_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_o_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rom_o_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rom_o[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rom_o[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rom_o[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rom_o[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rom_o[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rom_o[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rom_o[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rom_o[7]_INST_0\ : label is "soft_lutpair3";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rom_o_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rom_o_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rom_o_reg : label is "MLO";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rom_o_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rom_o_reg : label is "U0/rom_o";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rom_o_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rom_o_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rom_o_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rom_o_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of rom_o_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of rom_o_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of rom_o_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of rom_o_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of rom_o_reg : label is 7;
begin
  rom_o_0_sn_1 <= rom_o_0_sp_1;
\rom_o[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_o_reg_n_35,
      I1 => rom_o_0_sn_1,
      O => rom_o(0)
    );
\rom_o[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_o_reg_n_34,
      I1 => rom_o_0_sn_1,
      O => rom_o(1)
    );
\rom_o[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_o_reg_n_33,
      I1 => rom_o_0_sn_1,
      O => rom_o(2)
    );
\rom_o[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_o_reg_n_32,
      I1 => rom_o_0_sn_1,
      O => rom_o(3)
    );
\rom_o[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_o_reg_n_31,
      I1 => rom_o_0_sn_1,
      O => rom_o(4)
    );
\rom_o[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_o_reg_n_30,
      I1 => rom_o_0_sn_1,
      O => rom_o(5)
    );
\rom_o[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_o_reg_n_29,
      I1 => rom_o_0_sn_1,
      O => rom_o(6)
    );
\rom_o[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_o_reg_n_28,
      I1 => rom_o_0_sn_1,
      O => rom_o(7)
    );
rom_o_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D8D8DED8D8D8D86E00000000DC7600DC76000000007EE7E7FFE7E7F39999C37E",
      INIT_01 => X"88F8888800000010387CFE7C3810000000006EDBD8DFDBDB6E00000000006ED8",
      INIT_02 => X"0022243E223C00788080807800202038203E008080E080F800080808083E0088",
      INIT_03 => X"AA55AA55AA55AA5588228822882288228822882200202038203E00F880808080",
      INIT_04 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFBBEEBBEEBBEEBBEEBBEEBBEEAA55AA55",
      INIT_05 => X"F0F0F0F0F0F0F0F0F0F0F0F0000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_06 => X"083E002050508888003E20202020008898A8C8880F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_07 => X"0C0600000000007E007E0C18306000000000007E007E30180C06000000080808",
      INIT_08 => X"000080E0F0FCFEFCF0E080000000020E3E7EFE7E3E0E0200000000C060FE38FE",
      INIT_09 => X"180CFE0C180000000000183C7E1818181818180000001818181818187E3C1800",
      INIT_0A => X"280000000000183C7E1818187E3C1800000000003060FE603000000000000000",
      INIT_0B => X"0000006C6C6C6E7CC0000000000000003060FE663606060000000000286CFE6C",
      INIT_0C => X"0000000014363600000018180018183C3C3C1800000000000000000000000000",
      INIT_0D => X"620000000000107CD61C3870D67C100000006CFE6C6C6CFE6C00000000000000",
      INIT_0E => X"0000000000000000180C1C1C000076CCCCFE7238386C38000000C66630180C66",
      INIT_0F => X"6C38FE386C000000000030180C0C0C0C0C18300000000C183030303030180C00",
      INIT_10 => X"0000000000180C0C0C000000000000000000000018187E181800000000000000",
      INIT_11 => X"000000C06030180C06000000000018180000000000000000000000000000FE00",
      INIT_12 => X"6030180CC6C67C0000007E18181818181878180000007CC6C6C6D6C6C6C67C00",
      INIT_13 => X"C0C0FE0000000C0C0CFECC6C3C1C0C0000007CC606063C0606C67C000000FEC6",
      INIT_14 => X"00003030303030180CC6FE0000007CC6C6C6FCC0C0C67C0000007CC60606FCC0",
      INIT_15 => X"0C00000C0C00000000007CC606067EC6C6C67C0000007CC6C6C67CC6C6C67C00",
      INIT_16 => X"0000000000000C183060C06030180C0000180C0C0C00000C0C0000000000000C",
      INIT_17 => X"000018180018180CC6C67C0000006030180C060C183060000000000000FE00FE",
      INIT_18 => X"66667C666666FC000000C6C6C6FEC6C6C66C380000007EC0DCDEDEDEC6C67C00",
      INIT_19 => X"6066FE000000F86C66666666666CF80000003C66C0C0C0C0C0663C000000FC66",
      INIT_1A => X"00007CC6C6CEC0C0C6C67C000000F06060607C606066FE000000FE6660607C60",
      INIT_1B => X"D818181818183C0000003C181818181818183C000000C6C6C6C6FEC6C6C6C600",
      INIT_1C => X"EEC6C6000000FE66626060606060F0000000C6C6CCD8F0F0D8CCC600000070D8",
      INIT_1D => X"00007CC6C6C6C6C6C6C67C000000C6CECEDEF6E6E6C6C6000000C6C6D6D6D6FE",
      INIT_1E => X"6C787C666666FC0000067CD6C6C6C6C6C6C67C000000F06060607C666666FC00",
      INIT_1F => X"C6C6C60000003C1818181818185A7E0000007CC6060C3860C0C67C000000E666",
      INIT_20 => X"0000C6C6EEFED6D6D6C6C600000010386CC6C6C6C6C6C60000007CC6C6C6C6C6",
      INIT_21 => X"C26030188CC6FE0000003C1818183C66666666000000C6C66C3838386CC6C600",
      INIT_22 => X"0C0C7C00000000060C183060C000000000007C606060606060607C000000FEC6",
      INIT_23 => X"FF00000000000000000000000000000000000000663C180000007C0C0C0C0C0C",
      INIT_24 => X"6666667C6060E000000076DCCC7C0C780000000000000000000000000C181C1C",
      INIT_25 => X"0000000000007ECCCCCCCC7C0C0C1C0000007CC6C0C0C67C000000000000FC66",
      INIT_26 => X"7CC6067EC6C6CE7600000000000078303030FC3030361C0000007CC6C0FEC67C",
      INIT_27 => X"0C0C1C000C0C000000003C1818181838001818000000E6666666766C6060E000",
      INIT_28 => X"000000000000183430303030303070000000E6666C786C666060E00078CCCC0C",
      INIT_29 => X"00007CC6C6C6C67C0000000000006666666666DC000000000000C6C6D6D6FE6C",
      INIT_2A => X"606066DC000000001E0C0C7CCCCCCC7600000000F060607C666666DC00000000",
      INIT_2B => X"0000000000001C36303030FC3030300000007CC61C70C67C000000000000F060",
      INIT_2C => X"00006CFED6D6C6C600000000000010386CC6C6C600000000000076CCCCCCCCCC",
      INIT_2D => X"30188CFE000000007CC60676CEC6C6C6000000000000C66C38386CC600000000",
      INIT_2E => X"1818700000001818181818181818180000000E181818701818180E000000FE62",
      INIT_2F => X"00003C18183C666666006666000000000000000000DC76000000701818180E18",
      INIT_30 => X"FEC6C67C00386C380000C6C6FEC6C66C380030180000C6C6FEC6C66C38001830",
      INIT_31 => X"00386C380000C6C6FEC6C66C38006C6C0000C6C6FEC6C66C3800DC760000C6C6",
      INIT_32 => X"38CC183C66C6C0C0C0663C000000DED8D8D8FED8D8D8D87E0000C6C6FEC6C67C",
      INIT_33 => X"607C6066FE006C380000FE66607C6066FE0030180000FE66607C6066FE000C18",
      INIT_34 => X"3C00301800003C18181818183C000C180000FE66607C6066FE006C6C0000FE66",
      INIT_35 => X"00003C18181818183C00666600003C18181818183C00663C00003C1818181818",
      INIT_36 => X"C6C6C6C67C0018300000C6C6CEDEF6E6C600DC760000F86C6666F666666CF800",
      INIT_37 => X"7C00DC7600007CC6C6C6C6C67C006C3800007CC6C6C6C6C67C00301800007CC6",
      INIT_38 => X"000000006C38386C0000000000007CC6C6C6C6C67C006C6C00007CC6C6C6C6C6",
      INIT_39 => X"C6C6C6C6C600301800007CC6C6C6C6C6C60018300000FCC6E6F6D6DECEC67E00",
      INIT_3A => X"6600180C00007CC6C6C6C6C6C6006C6C00007CC6C6C6C6C6C6006C3800007CC6",
      INIT_3B => X"0080DCD6C6C6CCC6C6C67C000000F0607C6666667C60F00000003C18183C6666",
      INIT_3C => X"D6D0D0D67C100000183C3C3C181800181800000000FE82000000000000000000",
      INIT_3D => X"3C66660000003C6260F860F860623C0000006CF66660F060606C38000000107C",
      INIT_3E => X"7CC6C60C7CC6C67C60C6C67C00007CC6067CC0C67C00386C000018183C187E18",
      INIT_3F => X"00007E003E6C6C3C00007E8199A5A1A1A599817E00007CC61C70C67C00386C00",
      INIT_40 => X"000000000000000606067E000000000000000000366CD86C3600000000000000",
      INIT_41 => X"0000000000000000000000FF00007E81A5A5B9A5A5B9817E0000000000007E00",
      INIT_42 => X"00007C30186C380000007E0018187E18180000000000000000000000386C3800",
      INIT_43 => X"000000000000FEC662380CC6FE00386C000000000000386C186C380000000000",
      INIT_44 => X"00000000001818000000000000001B1B1B1B7BDBDBDB7F00C0C0F6CCCCCCCCCC",
      INIT_45 => X"00007C00386C6C380000000000007830307030000000FE6230188CFE00386C00",
      INIT_46 => X"0000000000006EDFD9D8D8DFDBDB6E0000000000D86C366CD800000000000000",
      INIT_47 => X"7CC6C660303000303000000000003C1818183C666600666600006CDAD8DEDA6C",
      INIT_48 => X"00001F0000000000000000000000181818181818000000000000000000FF0000",
      INIT_49 => X"181818181818181818181800000000000000000000001F181818181800000000",
      INIT_4A => X"1818181818181F18181818181818181818181F00000000001818181818181818",
      INIT_4B => X"0000FF0000000000000000000000F81818181818000000000000F80000000000",
      INIT_4C => X"18181818181818181818F80000000000000000000000FF181818181800000000",
      INIT_4D => X"181818181818FF1818181818181818181818FF0000000000181818181818F818",
      INIT_4E => X"003F303F0000000000000000007C6C6C6C6C6C6C00000000FF00000000000000",
      INIT_4F => X"6C6C6C6C6C6C6C6C6C6C6C7C0000000000000000007F606F6C6C6C6C00000000",
      INIT_50 => X"6C6C6C6C6C6F606F6C6C6C6C6C6C6C6C6C6F607F000000006C6C6C6C6C6C6C6C",
      INIT_51 => X"00FF00FF000000000000000000FC0CEC6C6C6C6C0000000000FC0CFC00000000",
      INIT_52 => X"6C6C6C6C6C6C6C6C6CEC0CFC000000000000000000FF00EF6C6C6C6C00000000",
      INIT_53 => X"6C6C6C6C6CEF00EF6C6C6C6C6C6C6C6C6CEF00FF000000006C6C6C6C6CEC0CEC",
      INIT_54 => X"CC7C0C7800CC7830000076DCCC7C0C7800603018000076DCCC7C0C7800183060",
      INIT_55 => X"00386C38000076DCCC7C0C78006C6C00000076DCCC7C0C7800DC7600000076DC",
      INIT_56 => X"386C187CC6C0C0C67C00000000007EDBD87F1BDB7E000000000076DCCC7C0C78",
      INIT_57 => X"C0FEC67C006C381000007CC6C0FEC67C0030180C00007CC6C0FEC67C000C1830",
      INIT_58 => X"0030180C00003C18181818380018306000007CC6C0FEC67C006C6C0000007CC6",
      INIT_59 => X"00003C1818181838006C6C0000003C181818183800663C1800003C1818181838",
      INIT_5A => X"C6C6C67C0018306000006666666666DC00DC760000007CC6C6C6C67E0C783078",
      INIT_5B => X"00DC760000007CC6C6C6C67C006C381000007CC6C6C6C67C0030180C00007CC6",
      INIT_5C => X"0000001818007E001818000000007CC6C6C6C67C006C6C0000007CC6C6C6C67C",
      INIT_5D => X"CCCCCCCC0030180C000076CCCCCCCCCC003060C00000FCE6F6DECE7E00000000",
      INIT_5E => X"0030180C000076CCCCCCCCCC00CCCC00000076CCCCCCCCCC00CC7830000076CC",
      INIT_5F => X"7CC60676CEC6C6C600C6C600F06060786C6C6C786060F0007CC60676CEC6C6C6",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addr(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_rom_o_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rom_o_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => rom_o_reg_0,
      CLKBWRCLK => '0',
      DBITERR => NLW_rom_o_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000011111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => NLW_rom_o_reg_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7) => rom_o_reg_n_28,
      DOADO(6) => rom_o_reg_n_29,
      DOADO(5) => rom_o_reg_n_30,
      DOADO(4) => rom_o_reg_n_31,
      DOADO(3) => rom_o_reg_n_32,
      DOADO(2) => rom_o_reg_n_33,
      DOADO(1) => rom_o_reg_n_34,
      DOADO(0) => rom_o_reg_n_35,
      DOBDO(31 downto 0) => NLW_rom_o_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_rom_o_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rom_o_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rom_o_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_rom_o_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rom_o_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rom_o_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rom_o_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Rom_t_0_0 is
  port (
    rom_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ck : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_Rom_t_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_Rom_t_0_0 : entity is "design_1_Rom_t_0_0,Rom_t,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_Rom_t_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_Rom_t_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of design_1_Rom_t_0_0 : entity is "Rom_t,Vivado 2019.1";
end design_1_Rom_t_0_0;

architecture STRUCTURE of design_1_Rom_t_0_0 is
  signal \rom_o[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal rom_o_reg_i_1_n_0 : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \rom_o[7]_INST_0_i_1\ : label is "MLO";
  attribute x_interface_info : string;
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.design_1_Rom_t_0_0_Rom_t
     port map (
      addr(11 downto 0) => addr(11 downto 0),
      rom_o(7 downto 0) => rom_o(7 downto 0),
      rom_o_0_sp_1 => \rom_o[7]_INST_0_i_1_n_0\,
      rom_o_reg_0 => ck
    );
\rom_o[7]_INST_0_i_1\: unisim.vcomponents.FDCE
     port map (
      C => rom_o_reg_i_1_n_0,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \rom_o[7]_INST_0_i_1_n_0\
    );
rom_o_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ck,
      O => rom_o_reg_i_1_n_0
    );
end STRUCTURE;
