
---------- Begin Simulation Statistics ----------
final_tick                               572575375994500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29401                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878484                       # Number of bytes of host memory used
host_op_rate                                    66085                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   340.12                       # Real time elapsed on the host
host_tick_rate                               23705239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008063                       # Number of seconds simulated
sim_ticks                                  8062740750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        97428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        197449                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35129                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40226                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28158                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35129                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6971                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45724                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329204                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1559608                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469008                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16031910                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.402029                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.638018                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11366012     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       674040      4.20%     75.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       825670      5.15%     80.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       258631      1.61%     81.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       561536      3.50%     85.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259673      1.62%     86.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       332617      2.07%     89.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194123      1.21%     90.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1559608      9.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16031910                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.612546                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.612546                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12225718                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108578                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           755043                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2500102                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6086                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        606487                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786173                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367923                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45724                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084072                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14975956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473726                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12172                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002836                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1111514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33284                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.649515                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16093556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.448101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.936425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12617604     78.40%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103519      0.64%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           214369      1.33%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170682      1.06%     81.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176518      1.10%     82.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           140882      0.88%     83.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           218531      1.36%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72479      0.45%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378972     14.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16093556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989689                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173352                       # number of floating regfile writes
system.switch_cpus.idleCycles                   31905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          840                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37005                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.433614                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10300215                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367923                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          394819                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789696                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418984                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042344                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7932292                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4653                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23117691                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3931831                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6086                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3942028                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27560                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       569629                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138609                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167375                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28939987                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920989                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605806                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17532016                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.421416                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963982                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21273485                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345037                       # number of integer regfile writes
system.switch_cpus.ipc                       0.620137                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.620137                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41141      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237402     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2694      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47745      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5477007     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002307     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759896      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94615      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7173987     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273457      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23122349                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22500818                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44064089                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445012                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671233                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1039961                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044976                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             411      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121508     11.68%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261473     25.14%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89980      8.65%     45.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11678      1.12%     46.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       498102     47.90%     94.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56809      5.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1620351                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19314559                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936414                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23122349                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          438                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       270636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16093556                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.436746                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.384458                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10713162     66.57%     66.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       681497      4.23%     70.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       711650      4.42%     75.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       640743      3.98%     79.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       888658      5.52%     84.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       698374      4.34%     89.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       774286      4.81%     93.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478383      2.97%     96.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       506803      3.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16093556                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.433903                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084072                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        25964                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        98227                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10607946                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16125461                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4402150                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         146215                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1030043                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2857020                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         14447                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938120                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064689                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906232                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2822402                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4755980                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6086                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7832755                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515346                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040390                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168327                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3740368                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37351959                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954173                       # The number of ROB writes
system.switch_cpus.timesIdled                     330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        74710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          74710                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              71489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29019                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68409                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28532                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28532                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         71489                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       297470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       297470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 297470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8258560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8258560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8258560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100021                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100021    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100021                       # Request fanout histogram
system.membus.reqLayer2.occupancy           331898500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          552778500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8062740750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          169438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31659                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82680                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9655744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9688512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          121674                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1857216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           236409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.316020                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.464922                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 161699     68.40%     68.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  74710     31.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             236409                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          150728500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           35                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14679                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14714                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           35                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14679                       # number of overall hits
system.l2.overall_hits::total                   14714                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          359                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        99657                       # number of demand (read+write) misses
system.l2.demand_misses::total                 100021                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          359                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        99657                       # number of overall misses
system.l2.overall_misses::total                100021                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10118708500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10146795500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28087000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10118708500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10146795500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114735                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.911168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.871615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.871757                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.911168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.871615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.871757                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78236.768802                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101535.351255                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101446.651203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78236.768802                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101535.351255                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101446.651203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29019                       # number of writebacks
system.l2.writebacks::total                     29019                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        99657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            100016                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        99657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           100016                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24497000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9122138500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9146635500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24497000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9122138500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9146635500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.911168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.871615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871713                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.911168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.871615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.871713                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68236.768802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91535.351255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91451.722724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68236.768802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91535.351255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91451.722724                       # average overall mshr miss latency
system.l2.replacements                         121674                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        50464                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         50464                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3127                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        28531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28532                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2794294500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2794294500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.901226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.901229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97938.891031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97935.458433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2508984500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2508984500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.901226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.901197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87938.891031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87938.891031                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28087000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28087000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.911168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78236.768802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77803.324100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24497000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24497000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.911168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68236.768802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68236.768802                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        71126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           71128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7324414000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7324414000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.860277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102978.010854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102975.115285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        71126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        71126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6613154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6613154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.860277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92978.010854                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92978.010854                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2016.437178                       # Cycle average of tags in use
system.l2.tags.total_refs                      170247                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    121674                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.399206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     241.717546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.026014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.119599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.919322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1766.654696                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.118026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.862624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984588                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    580054                       # Number of tag accesses
system.l2.tags.data_accesses                   580054                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6378048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6401344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1857216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1857216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        99657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              100021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29019                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2849651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    791052100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             793941440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2849651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2865527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230345494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230345494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230345494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2849651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    791052100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024286934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     99641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000148210250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1733                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1733                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              201107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100016                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29019                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3128062500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  500000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5003062500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31280.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50030.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15245                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   54428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.895104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.151694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    75.629827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76435     83.24%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9997     10.89%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3735      4.07%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1079      1.18%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          355      0.39%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          131      0.14%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.659550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.151538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.232969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1197     69.07%     69.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          517     29.83%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.98%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1733                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.728794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.694635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.091785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1166     67.28%     67.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      1.38%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              402     23.20%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              129      7.44%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1733                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6400000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1855424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6401024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1857216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    793.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8062573500                       # Total gap between requests
system.mem_ctrls.avgGap                      62483.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6377024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1855424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2849651.342194030061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 790925095.787062168121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230123236.940242677927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        99657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29019                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9715000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4993347500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 193603447500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27061.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50105.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6671609.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            337829100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            179533860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           372615180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           78487920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     636152400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3627273090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         41520480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5273412030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.047078                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     78857750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    269100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7714772750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            317894220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            168938220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           341384820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72845100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     636152400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3616698450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         50390880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5204304090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.475807                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    101800750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    269100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7691829750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8062730500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083669                       # number of overall hits
system.cpu.icache.overall_hits::total         1083681                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29915000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29915000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29915000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29915000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084072                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084086                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084072                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084086                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74230.769231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73864.197531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74230.769231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73864.197531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29058500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29058500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29058500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29058500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73752.538071                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73752.538071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73752.538071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73752.538071                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083681                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29915000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29915000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74230.769231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73864.197531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29058500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29058500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73752.538071                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73752.538071                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.801724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168568                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9282671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9282674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9297161                       # number of overall hits
system.cpu.dcache.overall_hits::total         9297164                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       168080                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       170952                       # number of overall misses
system.cpu.dcache.overall_misses::total        170955                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14800108697                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14800108697                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14800108697                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14800108697                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9450751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9450757                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9468113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9468119                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017785                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017785                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018056                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88053.954647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88052.383031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86574.644912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86573.125659                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1948238                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28024                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.520340                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36532                       # number of writebacks
system.cpu.dcache.writebacks::total             36532                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        55030                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55030                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        55030                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55030                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114336                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10334556697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10334556697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10449930697                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10449930697                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91415.804485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91415.804485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91396.679060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91396.679060                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7062756                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7062758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11892094500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11892094500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7199154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7199158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87186.721946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87185.443548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55005                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55005                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7458556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7458556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91636.332363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91636.332363                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31682                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31683                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2908014197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2908014197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91787.582760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91784.685699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2876000697                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2876000697                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90848.807436                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90848.807436                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14490                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14490                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.165419                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.165419                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    115374000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    115374000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89715.396579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89715.396579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575375994500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014303                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8700045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.777523                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19050577                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19050577                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572599685142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 906896                       # Number of bytes of host memory used
host_op_rate                                    88417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1007.23                       # Real time elapsed on the host
host_tick_rate                               24134614                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024309                       # Number of seconds simulated
sim_ticks                                 24309147500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       316926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        634121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       554386                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        16048                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       578777                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442819                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       554386                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       111567                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          622122                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27900                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5896                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2650536                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2443821                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        16323                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4684734                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1814684                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48210469                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.381007                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.627508                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34439837     71.44%     71.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1966551      4.08%     75.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2346875      4.87%     80.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       935980      1.94%     82.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1601159      3.32%     85.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       739335      1.53%     87.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       940412      1.95%     89.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       555586      1.15%     90.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4684734      9.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48210469                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.620610                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.620610                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36842477                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69049101                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2277853                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7462716                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          32172                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1840654                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22205757                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5179                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684490                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1748                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              622122                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3134645                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45163527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31851537                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          361                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1863                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           64344                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012796                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3257843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       470719                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.655135                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     48455872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.442262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.920553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37913447     78.24%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           304899      0.63%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           606584      1.25%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           748752      1.55%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           530130      1.09%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           424151      0.88%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           652516      1.35%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           237795      0.49%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7037598     14.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     48455872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102060311                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711968                       # number of floating regfile writes
system.switch_cpus.idleCycles                  162423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        25252                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           526018                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.413487                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29295125                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684490                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1106260                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22234258                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           41                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          549                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841910                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68676855                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22610635                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        51210                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68721328                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11647234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          32172                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11675366                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        76558                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1586567                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          765                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       469389                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512412                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          765                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85785768                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68146466                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609808                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52312839                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.401663                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68278131                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63412841                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6233836                       # number of integer regfile writes
system.switch_cpus.ipc                       0.617052                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.617052                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134558      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12202498     17.74%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14870      0.02%     17.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           398      0.00%     17.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281587      0.41%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          840      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143218      0.21%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5192      0.01%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5424      0.01%     18.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           79      0.00%     18.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241519     22.16%     40.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145332     16.21%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2349293      3.42%     60.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311587      0.45%     61.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20273725     29.48%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374585      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68772539                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64047291                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125487408                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61085879                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61891315                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2905798                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042252                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           20248      0.70%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            725      0.02%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              2      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340973     11.73%     12.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       724561     24.94%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         242252      8.34%     45.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35066      1.21%     46.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1380274     47.50%     94.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       161332      5.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7496488                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     63424274                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7060587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8884139                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68665244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68772539                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2097853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4935                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10645                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1292447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     48455872                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.419282                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.371751                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32355048     66.77%     66.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2155418      4.45%     71.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2089180      4.31%     75.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1904144      3.93%     79.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2643944      5.46%     84.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2109460      4.35%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2284884      4.72%     93.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1416403      2.92%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1497391      3.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     48455872                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.414540                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3134953                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   432                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        73316                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       285667                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22234258                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31013095                       # number of misc regfile reads
system.switch_cpus.numCycles                 48618295                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14475019                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         629637                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3119128                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7914240                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        115508                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199582307                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68868952                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63909407                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8423195                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13722592                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          32172                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      22406127                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2178929                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102317428                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63511759                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          231                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           38                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11256651                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111719737                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137033167                       # The number of ROB writes
system.switch_cpus.timesIdled                    1803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       351045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       246804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         246807                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24309147500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             233842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        87601                       # Transaction distribution
system.membus.trans_dist::CleanEvict           229322                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83354                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        233842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       951317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       951317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 951317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25907008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25907008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25907008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            317198                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  317198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              317198                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1043839000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1745263000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24309147500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24309147500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24309147500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24309147500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       193415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2936                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          542482                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3169                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256632                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       390592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29051072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29441664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          387790                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5606592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           739068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 492253     66.60%     66.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 246812     33.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             739068                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          459912500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522165997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4753500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24309147500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1115                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        32965                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34080                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1115                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        32965                       # number of overall hits
system.l2.overall_hits::total                   34080                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2052                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       315144                       # number of demand (read+write) misses
system.l2.demand_misses::total                 317196                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2052                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       315144                       # number of overall misses
system.l2.overall_misses::total                317196                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    169027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31330849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31499876500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    169027000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31330849500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31499876500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348109                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351276                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348109                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351276                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.647932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.905303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.647932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.905303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902982                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82371.832359                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99417.566255                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99307.294228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82371.832359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99417.566255                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99307.294228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               87601                       # number of writebacks
system.l2.writebacks::total                     87601                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       315144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            317196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       315144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           317196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    148507000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  28179409500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28327916500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    148507000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  28179409500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28327916500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.647932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.905303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.647932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.905303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.902982                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72371.832359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89417.566255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89307.294228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72371.832359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89417.566255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89307.294228                       # average overall mshr miss latency
system.l2.replacements                         387788                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       105814                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           105814                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       105814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       105814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2934                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2934                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2934                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2934                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       175941                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        175941                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         8123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8123                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        83354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               83354                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8209813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8209813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.911202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.911202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98493.329654                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98493.329654                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        83354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7376273000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7376273000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.911202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.911202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88493.329654                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88493.329654                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    169027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.647932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.647932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82371.832359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82371.832359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    148507000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148507000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.647932                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.647932                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72371.832359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72371.832359                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        24842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       231790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          231790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  23121036500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23121036500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.903200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.903200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99749.930972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99749.930972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       231790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       231790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20803136500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20803136500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.903200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.903200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89749.930972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89749.930972                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24309147500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      533831                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    389836                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.369373                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     285.228377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.442787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1754.328836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.139272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.856606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1792426                       # Number of tag accesses
system.l2.tags.data_accesses                  1792426                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24309147500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       131328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     20169216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20300544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       131328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        131328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5606464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5606464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       315144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              317196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        87601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5402411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    829696558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             835098968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5402411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5402411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230631864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230631864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230631864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5402411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    829696558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1065730832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     87601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    315060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000569002750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5270                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5270                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              640267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82458                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      317196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      87601                       # Number of write requests accepted
system.mem_ctrls.readBursts                    317196                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    87601                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     84                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5223                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9252290500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1585560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15198140500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29176.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47926.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    69605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   64873                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                317196                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                87601                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   77323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       270247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.845475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.055171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.864287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       225392     83.40%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27235     10.08%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11025      4.08%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2889      1.07%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1068      0.40%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          382      0.14%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          210      0.08%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          152      0.06%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1894      0.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       270247                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.186907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.674030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    122.406608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5227     99.18%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23      0.44%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.04%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.624858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.591703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3826     72.60%     72.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.52%     74.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              970     18.41%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              329      6.24%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.91%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5270                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20295168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5607232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20300544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5606464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       834.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    835.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24309242000                       # Total gap between requests
system.mem_ctrls.avgGap                      60052.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       131328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     20163840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5607232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5402410.759159695357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 829475406.325952053070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230663457.038137614727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       315144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        87601                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     64013250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15134127250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 591295009500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31195.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48022.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6749865.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            985062960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            523569585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1164148440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          237692700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1918906080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10729380180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        299445120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15858205065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.355459                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    687974250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    811720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22809453250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            944500620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            502017780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1100031240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          219647160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1918906080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10705118130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        319876320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15710097330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.262784                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    742072000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    811720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22755355500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32371878000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4214660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4214672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4214660                       # number of overall hits
system.cpu.icache.overall_hits::total         4214672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4056                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4058                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4056                       # number of overall misses
system.cpu.icache.overall_misses::total          4058                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    242493500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    242493500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    242493500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    242493500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4218716                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4218730                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4218716                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4218730                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000962                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000962                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59786.365878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59756.899951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59786.365878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59756.899951                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          948                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3052                       # number of writebacks
system.cpu.icache.writebacks::total              3052                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          493                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          493                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          493                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          493                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    214683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    214683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    214683000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    214683000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000845                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000845                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000845                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000845                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60253.438114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60253.438114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60253.438114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60253.438114                       # average overall mshr miss latency
system.cpu.icache.replacements                   3052                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4214660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4214672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4056                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4058                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    242493500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    242493500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4218716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4218730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59786.365878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59756.899951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          493                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          493                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    214683000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    214683000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000845                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000845                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60253.438114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60253.438114                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4218237                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3565                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1183.236185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.019266                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8441025                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8441025                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35473632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35473635                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35531363                       # number of overall hits
system.cpu.dcache.overall_hits::total        35531366                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       873579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         873582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       885040                       # number of overall misses
system.cpu.dcache.overall_misses::total        885043                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  71415495827                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71415495827                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  71415495827                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71415495827                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36347211                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36347217                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36416403                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36416409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024034                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024034                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81750.472284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81750.191541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80691.828422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80691.554904                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7444304                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            106140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.136650                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       142346                       # number of writebacks
system.cpu.dcache.writebacks::total            142346                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       416258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       416258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       416258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       416258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462447                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42204473828                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42204473828                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  42663977828                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42663977828                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 92286.323672                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92286.323672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 92257.010702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92257.010702                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27015776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27015778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       750338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        750340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  59978714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59978714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27766114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27766118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79935.594359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79935.381294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       416152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       416152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30892942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30892942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 92442.358447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92442.358447                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11436781827                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11436781827                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92800.138160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92799.385169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11311531828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11311531828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91862.848321                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91862.848321                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        57731                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         57731                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11461                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        11461                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.165641                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.165641                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    459504000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    459504000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89641.825985                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89641.825985                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572599685142000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.057776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35993816                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462448                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.833218                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.057774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73295266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73295266                       # Number of data accesses

---------- End Simulation Statistics   ----------
