; SMT-LIBv2 description generated by Yosys 0.37+90 (git sha1 16ff3e0a3, clang 15.0.0 -fPIC -Os)
; yosys-smt2-module BranchAddressGenBug
(declare-sort |BranchAddressGenBug_s| 0)
(declare-fun |BranchAddressGenBug_is| (|BranchAddressGenBug_s|) Bool)
(declare-fun |BranchAddressGenBug#0| (|BranchAddressGenBug_s|) (_ BitVec 32)) ; \sourceReg1
; yosys-smt2-input sourceReg1 32
; yosys-smt2-wire sourceReg1 32
; yosys-smt2-witness {"offset": 0, "path": ["\\sourceReg1"], "smtname": "sourceReg1", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenBug_n sourceReg1| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (|BranchAddressGenBug#0| state))
(declare-fun |BranchAddressGenBug#1| (|BranchAddressGenBug_s|) (_ BitVec 32)) ; \programCounter
; yosys-smt2-input programCounter 32
; yosys-smt2-wire programCounter 32
; yosys-smt2-witness {"offset": 0, "path": ["\\programCounter"], "smtname": "programCounter", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenBug_n programCounter| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (|BranchAddressGenBug#1| state))
(declare-fun |BranchAddressGenBug#2| (|BranchAddressGenBug_s|) (_ BitVec 32)) ; \iTypeImmd
(define-fun |BranchAddressGenBug#3| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (bvadd (|BranchAddressGenBug#2| state) (|BranchAddressGenBug#0| state))) ; \jalr
; yosys-smt2-output jalr 32
; yosys-smt2-wire jalr 32
(define-fun |BranchAddressGenBug_n jalr| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (|BranchAddressGenBug#3| state))
(declare-fun |BranchAddressGenBug#4| (|BranchAddressGenBug_s|) (_ BitVec 32)) ; \jTypeImmd
(define-fun |BranchAddressGenBug#5| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (bvadd (|BranchAddressGenBug#4| state) (|BranchAddressGenBug#1| state))) ; $add$BranchAddressGenBug.sv:34$11_Y
(define-fun |BranchAddressGenBug#6| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (bvadd (|BranchAddressGenBug#5| state) #b00000000000000000000000000000001)) ; \jal
; yosys-smt2-output jal 32
; yosys-smt2-wire jal 32
(define-fun |BranchAddressGenBug_n jal| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (|BranchAddressGenBug#6| state))
; yosys-smt2-input jTypeImmd 32
; yosys-smt2-wire jTypeImmd 32
; yosys-smt2-witness {"offset": 0, "path": ["\\jTypeImmd"], "smtname": "jTypeImmd", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenBug_n jTypeImmd| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (|BranchAddressGenBug#4| state))
; yosys-smt2-input iTypeImmd 32
; yosys-smt2-wire iTypeImmd 32
; yosys-smt2-witness {"offset": 0, "path": ["\\iTypeImmd"], "smtname": "iTypeImmd", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenBug_n iTypeImmd| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (|BranchAddressGenBug#2| state))
(declare-fun |BranchAddressGenBug#7| (|BranchAddressGenBug_s|) (_ BitVec 32)) ; \bTypeImmd
(define-fun |BranchAddressGenBug#8| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (bvadd (|BranchAddressGenBug#7| state) (|BranchAddressGenBug#1| state))) ; \branch
; yosys-smt2-output branch 32
; yosys-smt2-wire branch 32
(define-fun |BranchAddressGenBug_n branch| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (|BranchAddressGenBug#8| state))
; yosys-smt2-input bTypeImmd 32
; yosys-smt2-wire bTypeImmd 32
; yosys-smt2-witness {"offset": 0, "path": ["\\bTypeImmd"], "smtname": "bTypeImmd", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenBug_n bTypeImmd| ((state |BranchAddressGenBug_s|)) (_ BitVec 32) (|BranchAddressGenBug#7| state))
(define-fun |BranchAddressGenBug_a| ((state |BranchAddressGenBug_s|)) Bool true)
(define-fun |BranchAddressGenBug_u| ((state |BranchAddressGenBug_s|)) Bool true)
(define-fun |BranchAddressGenBug_i| ((state |BranchAddressGenBug_s|)) Bool true)
(define-fun |BranchAddressGenBug_h| ((state |BranchAddressGenBug_s|)) Bool true)
(define-fun |BranchAddressGenBug_t| ((state |BranchAddressGenBug_s|) (next_state |BranchAddressGenBug_s|)) Bool true) ; end of module BranchAddressGenBug
; yosys-smt2-module BranchAddressGenFormalBug
(declare-sort |BranchAddressGenFormalBug_s| 0)
(declare-fun |BranchAddressGenFormalBug_is| (|BranchAddressGenFormalBug_s|) Bool)
(declare-fun |BranchAddressGenFormalBug#0| (|BranchAddressGenFormalBug_s|) (_ BitVec 32)) ; \sourceReg1
; yosys-smt2-input sourceReg1 32
; yosys-smt2-wire sourceReg1 32
; yosys-smt2-witness {"offset": 0, "path": ["\\sourceReg1"], "smtname": "sourceReg1", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenFormalBug_n sourceReg1| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (|BranchAddressGenFormalBug#0| state))
(declare-fun |BranchAddressGenFormalBug#1| (|BranchAddressGenFormalBug_s|) (_ BitVec 32)) ; \programCounter
; yosys-smt2-input programCounter 32
; yosys-smt2-wire programCounter 32
; yosys-smt2-witness {"offset": 0, "path": ["\\programCounter"], "smtname": "programCounter", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenFormalBug_n programCounter| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (|BranchAddressGenFormalBug#1| state))
; yosys-smt2-cell BranchAddressGenBug BranchAddressGenBug
; yosys-smt2-witness {"path": ["\\BranchAddressGenBug"], "smtname": "BranchAddressGenBug", "type": "cell"}
(declare-fun |BranchAddressGenFormalBug#2| (|BranchAddressGenFormalBug_s|) (_ BitVec 32)) ; \jalr
(declare-fun |BranchAddressGenFormalBug#3| (|BranchAddressGenFormalBug_s|) (_ BitVec 32)) ; \jal
(declare-fun |BranchAddressGenFormalBug#4| (|BranchAddressGenFormalBug_s|) (_ BitVec 32)) ; \branch
(declare-fun |BranchAddressGenFormalBug_h BranchAddressGenBug| (|BranchAddressGenFormalBug_s|) |BranchAddressGenBug_s|)
; yosys-smt2-output jalr 32
; yosys-smt2-wire jalr 32
(define-fun |BranchAddressGenFormalBug_n jalr| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (|BranchAddressGenFormalBug#2| state))
; yosys-smt2-output jal 32
; yosys-smt2-wire jal 32
(define-fun |BranchAddressGenFormalBug_n jal| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (|BranchAddressGenFormalBug#3| state))
(declare-fun |BranchAddressGenFormalBug#5| (|BranchAddressGenFormalBug_s|) (_ BitVec 32)) ; \jTypeImmd
; yosys-smt2-input jTypeImmd 32
; yosys-smt2-wire jTypeImmd 32
; yosys-smt2-witness {"offset": 0, "path": ["\\jTypeImmd"], "smtname": "jTypeImmd", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenFormalBug_n jTypeImmd| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (|BranchAddressGenFormalBug#5| state))
(declare-fun |BranchAddressGenFormalBug#6| (|BranchAddressGenFormalBug_s|) (_ BitVec 32)) ; \iTypeImmd
; yosys-smt2-input iTypeImmd 32
; yosys-smt2-wire iTypeImmd 32
; yosys-smt2-witness {"offset": 0, "path": ["\\iTypeImmd"], "smtname": "iTypeImmd", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenFormalBug_n iTypeImmd| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (|BranchAddressGenFormalBug#6| state))
; yosys-smt2-output branch 32
; yosys-smt2-wire branch 32
(define-fun |BranchAddressGenFormalBug_n branch| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (|BranchAddressGenFormalBug#4| state))
(declare-fun |BranchAddressGenFormalBug#7| (|BranchAddressGenFormalBug_s|) (_ BitVec 32)) ; \bTypeImmd
; yosys-smt2-input bTypeImmd 32
; yosys-smt2-wire bTypeImmd 32
; yosys-smt2-witness {"offset": 0, "path": ["\\bTypeImmd"], "smtname": "bTypeImmd", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |BranchAddressGenFormalBug_n bTypeImmd| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (|BranchAddressGenFormalBug#7| state))
(define-fun |BranchAddressGenFormalBug#8| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (bvadd (|BranchAddressGenFormalBug#0| state) (|BranchAddressGenFormalBug#6| state))) ; $add$BranchAddressGenFormalBug.sv:56$9_Y
(define-fun |BranchAddressGenFormalBug#9| ((state |BranchAddressGenFormalBug_s|)) Bool (= (|BranchAddressGenFormalBug#2| state) (|BranchAddressGenFormalBug#8| state))) ; $eq$BranchAddressGenFormalBug.sv:56$10_Y
; yosys-smt2-assert 0 $assert$BranchAddressGenFormalBug.sv:53$8 BranchAddressGenFormalBug.sv:53.50-56.43
(define-fun |BranchAddressGenFormalBug_a 0| ((state |BranchAddressGenFormalBug_s|)) Bool (or (|BranchAddressGenFormalBug#9| state) (not true))) ; $assert$BranchAddressGenFormalBug.sv:53$8
(define-fun |BranchAddressGenFormalBug#10| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (bvadd (|BranchAddressGenFormalBug#1| state) (|BranchAddressGenFormalBug#7| state))) ; $add$BranchAddressGenFormalBug.sv:53$6_Y
(define-fun |BranchAddressGenFormalBug#11| ((state |BranchAddressGenFormalBug_s|)) Bool (= (|BranchAddressGenFormalBug#4| state) (|BranchAddressGenFormalBug#10| state))) ; $eq$BranchAddressGenFormalBug.sv:53$7_Y
; yosys-smt2-assert 1 $assert$BranchAddressGenFormalBug.sv:50$5 BranchAddressGenFormalBug.sv:50.46-53.49
(define-fun |BranchAddressGenFormalBug_a 1| ((state |BranchAddressGenFormalBug_s|)) Bool (or (|BranchAddressGenFormalBug#11| state) (not true))) ; $assert$BranchAddressGenFormalBug.sv:50$5
(define-fun |BranchAddressGenFormalBug#12| ((state |BranchAddressGenFormalBug_s|)) (_ BitVec 32) (bvadd (|BranchAddressGenFormalBug#1| state) (|BranchAddressGenFormalBug#5| state))) ; $add$BranchAddressGenFormalBug.sv:50$3_Y
(define-fun |BranchAddressGenFormalBug#13| ((state |BranchAddressGenFormalBug_s|)) Bool (= (|BranchAddressGenFormalBug#3| state) (|BranchAddressGenFormalBug#12| state))) ; $eq$BranchAddressGenFormalBug.sv:50$4_Y
; yosys-smt2-assert 2 $assert$BranchAddressGenFormalBug.sv:48$2 BranchAddressGenFormalBug.sv:48.18-50.45
(define-fun |BranchAddressGenFormalBug_a 2| ((state |BranchAddressGenFormalBug_s|)) Bool (or (|BranchAddressGenFormalBug#13| state) (not true))) ; $assert$BranchAddressGenFormalBug.sv:48$2
(define-fun |BranchAddressGenFormalBug_a| ((state |BranchAddressGenFormalBug_s|)) Bool (and
  (|BranchAddressGenFormalBug_a 0| state)
  (|BranchAddressGenFormalBug_a 1| state)
  (|BranchAddressGenFormalBug_a 2| state)
  (|BranchAddressGenBug_a| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))
))
(define-fun |BranchAddressGenFormalBug_u| ((state |BranchAddressGenFormalBug_s|)) Bool 
  (|BranchAddressGenBug_u| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))
)
(define-fun |BranchAddressGenFormalBug_i| ((state |BranchAddressGenFormalBug_s|)) Bool 
  (|BranchAddressGenBug_i| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))
)
(define-fun |BranchAddressGenFormalBug_h| ((state |BranchAddressGenFormalBug_s|)) Bool (and
  (= (|BranchAddressGenFormalBug_is| state) (|BranchAddressGenBug_is| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state)))
  (= (|BranchAddressGenFormalBug#0| state) (|BranchAddressGenBug_n sourceReg1| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))) ; BranchAddressGenBug.sourceReg1
  (= (|BranchAddressGenFormalBug#1| state) (|BranchAddressGenBug_n programCounter| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))) ; BranchAddressGenBug.programCounter
  (= (|BranchAddressGenFormalBug#2| state) (|BranchAddressGenBug_n jalr| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))) ; BranchAddressGenBug.jalr
  (= (|BranchAddressGenFormalBug#3| state) (|BranchAddressGenBug_n jal| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))) ; BranchAddressGenBug.jal
  (= (|BranchAddressGenFormalBug#5| state) (|BranchAddressGenBug_n jTypeImmd| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))) ; BranchAddressGenBug.jTypeImmd
  (= (|BranchAddressGenFormalBug#6| state) (|BranchAddressGenBug_n iTypeImmd| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))) ; BranchAddressGenBug.iTypeImmd
  (= (|BranchAddressGenFormalBug#4| state) (|BranchAddressGenBug_n branch| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))) ; BranchAddressGenBug.branch
  (= (|BranchAddressGenFormalBug#7| state) (|BranchAddressGenBug_n bTypeImmd| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))) ; BranchAddressGenBug.bTypeImmd
  (|BranchAddressGenBug_h| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state))
))
(define-fun |BranchAddressGenFormalBug_t| ((state |BranchAddressGenFormalBug_s|) (next_state |BranchAddressGenFormalBug_s|)) Bool 
  (|BranchAddressGenBug_t| (|BranchAddressGenFormalBug_h BranchAddressGenBug| state) (|BranchAddressGenFormalBug_h BranchAddressGenBug| next_state))
) ; end of module BranchAddressGenFormalBug
; yosys-smt2-topmod BranchAddressGenFormalBug
; end of yosys output
