<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd')">ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.12</td>
<td class="s6 cl rt"><a href="mod1246.html#Line" > 69.83</a></td>
<td class="s4 cl rt"><a href="mod1246.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod1246.html#Toggle" >  4.29</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1246.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1246.html#inst_tag_74745"  onclick="showContent('inst_tag_74745')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd</a></td>
<td class="s3 cl rt"> 35.12</td>
<td class="s6 cl rt"><a href="mod1246.html#Line" > 69.83</a></td>
<td class="s4 cl rt"><a href="mod1246.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod1246.html#Toggle" >  4.29</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1246.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd'>
<hr>
<a name="inst_tag_74745"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_74745" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.12</td>
<td class="s6 cl rt"><a href="mod1246.html#Line" > 69.83</a></td>
<td class="s4 cl rt"><a href="mod1246.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod1246.html#Toggle" >  4.29</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1246.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.12</td>
<td class="s6 cl rt"> 69.83</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  4.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  4.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod4.html#inst_tag_17" >vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1246.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>116</td><td>81</td><td>69.83</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1257</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1264</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1271</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>1277</td><td>42</td><td>7</td><td>16.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1362</td><td>51</td><td>51</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1421</td><td>17</td><td>17</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1256                        int unsigned i;
1257       1/1              for (i = 0; i &lt; 8; i++)
1258       1/1                ctrl_inst_decoder[i] = (i == t_icntr) | fbist_mode;
1259                      end
1260                        
1261                    always_comb //instance decoder for capture
1262                      begin
1263                        int unsigned i;
1264       1/1              for (i = 0; i &lt; 8; i++)
1265       1/1                capt_inst_decoder[i] = (i == icntr_p0_r) | fbist_mode;
1266                      end
1267                    
1268                    always_comb //instance decoder for bist error
1269                      begin
1270                        int unsigned i;
1271       1/1              for (i = 0; i &lt; 8; i++)
1272       1/1                err_inst_decoder_nxt[i] = (i == icntr_p1_r) | fbist_mode;
1273                      end
1274                    
1275                    always_comb begin // Operation Decoder
1276                        // NOP operation
1277       1/1              t_me_nxt = ~1'd0;
1278       1/1              t_we_nxt = ~1'd0;
1279       1/1              capt_en0_nxt = 1'd0;
1280       1/1              inv_row_lsb_nxt = 1'b0;
1281       1/1              tdw2bits_nxt = t_data;
1282       1/1              tdc2bits_nxt = t_data;
1283       1/1              if (int_wr_sel) begin
1284       <font color = "red">0/1     ==>          case (opcode)</font>
1285                                WT : begin // WT:010110
1286       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1287       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1288                                end // WT:010110
1289                                RME0 : begin // RME0:010010
1290       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1291                                end // RME0:010010
1292                                WSHR : begin // WSHR:001100
1293       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1294       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1295                                end // WSHR:001100
1296                                WWN : begin // WWN:010101
1297       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1298       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1299                                end // WWN:010101
1300                                W : begin // W:000010
1301       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1302       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1303                                end // W:000010
1304                                RWN : begin // RWN:001011
1305       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1306       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1307                                end // RWN:001011
1308                                RW : begin // RW:001001
1309       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1310       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1311                                end // RW:001001
1312                                RI : begin // RI:001000
1313       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1314                                end // RI:001000
1315                                UNSET_USERPINS : begin // UNSET_USERPINS:111111
1316                                end // UNSET_USERPINS:111111
1317                                RSH : begin // RSH:000100
1318       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1319       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1320                                end // RSH:000100
1321                                WDEC : begin // WDEC:100011
1322       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1323       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1324       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1325                                end // WDEC:100011
1326                                WSHC : begin // WSHC:000011
1327       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1328       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1329                                end // WSHC:000011
1330                                RDEC : begin // RDEC:001101
1331       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1332       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1333       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1334                                end // RDEC:001101
1335                                RSHR : begin // RSHR:000111
1336       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1337       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1338                                end // RSHR:000111
1339                                RSHC : begin // RSHC:000101
1340       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1341       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1342                                end // RSHC:000101
1343                                R : begin // R:000001
1344       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1345       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1346       <font color = "red">0/1     ==>                          tdw2bits_nxt = ~t_data;</font>
1347                                end // R:000001
1348                                WME0 : begin // WME0:001010
1349       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1350                                end // WME0:001010
1351                                RP : begin // RP:010001
1352       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1353       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1354                                end // RP:010001
1355                                default: begin end
1356                            endcase // opcode
1357                        end
                        MISSING_ELSE
1358                    end // Operation Decoder
1359                    
1360                    always_ff @(posedge tclk_sms or negedge rst_sms)
1361                      begin
1362       1/1              if (!rst_sms)
1363                          begin
1364       1/1                  icntr_p0_r             &lt;=  3'b0;
1365       1/1                  icntr_p1_r             &lt;=  3'b0;
1366       1/1                  err_inst_decoder_r        &lt;=  8'd0;
1367       1/1                  capt_en0_r  &lt;=  1'd0;
1368       1/1                  t_piped0_data_r        &lt;=  2'd0;
1369       1/1                  tdc2bits_r                &lt;=  2'd0;
1370       1/1                  int_me_11 &lt;=  1'b1;
1371       1/1                  int_me_21 &lt;=  1'b1;
1372       1/1                  int_me_31 &lt;=  1'b1;
1373       1/1                  int_me_41 &lt;=  1'b1;
1374       1/1                  int_me_51 &lt;=  1'b1;
1375       1/1                  int_me_61 &lt;=  1'b1;
1376       1/1                  int_me_71 &lt;=  1'b1;
1377       1/1                  int_me_81 &lt;=  1'b1;
1378       1/1                  int_we_11 &lt;=  1'b1;
1379       1/1                  int_we_21 &lt;=  1'b1;
1380       1/1                  int_we_31 &lt;=  1'b1;
1381       1/1                  int_we_41 &lt;=  1'b1;
1382       1/1                  int_we_51 &lt;=  1'b1;
1383       1/1                  int_we_61 &lt;=  1'b1;
1384       1/1                  int_we_71 &lt;=  1'b1;
1385       1/1                  int_we_81 &lt;=  1'b1;
1386       1/1                  int_di1 &lt;=  2'd0;
1387       1/1                  int_addr_sh1 &lt;=  6'd0;
1388       1/1                  int_row_lsb1 &lt;=  1'b0;
1389                          end
1390                        else
1391                          begin
1392       1/1                  icntr_p0_r                &lt;=  t_icntr;
1393       1/1                  icntr_p1_r             &lt;=  icntr_p0_r;
1394       1/1                  err_inst_decoder_r        &lt;=  err_inst_decoder_nxt;
1395       1/1                  capt_en0_r   &lt;=  capt_en0_nxt;
1396       1/1                  t_piped0_data_r            &lt;=  t_piped0_data_nxt;
1397       1/1                  tdc2bits_r                 &lt;=  int_tdc2bits;
1398       1/1                  int_me_11 &lt;=  int_me_10;
1399       1/1                  int_me_21 &lt;=  int_me_20;
1400       1/1                  int_me_31 &lt;=  int_me_30;
1401       1/1                  int_me_41 &lt;=  int_me_40;
1402       1/1                  int_me_51 &lt;=  int_me_50;
1403       1/1                  int_me_61 &lt;=  int_me_60;
1404       1/1                  int_me_71 &lt;=  int_me_70;
1405       1/1                  int_me_81 &lt;=  int_me_80;
1406       1/1                  int_we_11 &lt;=  int_we_10;
1407       1/1                  int_we_21 &lt;=  int_we_20;
1408       1/1                  int_we_31 &lt;=  int_we_30;
1409       1/1                  int_we_41 &lt;=  int_we_40;
1410       1/1                  int_we_51 &lt;=  int_we_50;
1411       1/1                  int_we_61 &lt;=  int_we_60;
1412       1/1                  int_we_71 &lt;=  int_we_70;
1413       1/1                  int_we_81 &lt;=  int_we_80;
1414       1/1                  int_di1        &lt;=  int_di0;
1415       1/1                  int_addr_sh1              &lt;=  int_addr_sh0;
1416       1/1                  int_row_lsb1  &lt;=  int_row_lsb0;
1417                          end
1418                      end
1419                    
1420                    always_ff @(posedge tclk_sms or negedge rst_sms) begin
1421       1/1              if (!rst_sms) begin
1422       1/1                  capt_en_1_r &lt;=  1'd0;
1423       1/1                  capt_en_2_r &lt;=  1'd0;
1424       1/1                  capt_en_3_r &lt;=  1'd0;
1425       1/1                  capt_en_4_r &lt;=  1'd0;
1426       1/1                  capt_en_5_r &lt;=  1'd0;
1427       1/1                  capt_en_6_r &lt;=  1'd0;
1428       1/1                  capt_en_7_r &lt;=  1'd0;
1429       1/1                  capt_en_8_r &lt;=  1'd0;
1430                        end
1431                        else begin
1432       1/1                  capt_en_1_r &lt;=  capt_en_1_pre;
1433       1/1                  capt_en_2_r &lt;=  capt_en_2_pre;
1434       1/1                  capt_en_3_r &lt;=  capt_en_3_pre;
1435       1/1                  capt_en_4_r &lt;=  capt_en_4_pre;
1436       1/1                  capt_en_5_r &lt;=  capt_en_5_pre;
1437       1/1                  capt_en_6_r &lt;=  capt_en_6_pre;
1438       1/1                  capt_en_7_r &lt;=  capt_en_7_pre;
1439       1/1                  capt_en_8_r &lt;=  capt_en_8_pre;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1246.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1190
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; addr_mode))) ? 2'b0 : (addr_mode ? t_addr[6:5] : t_addr[1:0]))
             ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1190
 SUB-EXPRESSION (addr_mode ? t_addr[6:5] : t_addr[1:0])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1191
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; (!addr_mode)))) ? 5'b0 : (addr_mode ? t_addr[4:0] : t_addr[6:2]))
             --------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1191
 SUB-EXPRESSION (addr_mode ? t_addr[4:0] : t_addr[6:2])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1192
 EXPRESSION ((addr_type == 2'b11) ? t_addr[2:0] : ((addr_type == 2'b10) ? (addr_mode ? t_addr[7:5] : t_addr[4:2]) : t_addr[9:7]))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1192
 SUB-EXPRESSION ((addr_type == 2'b10) ? (addr_mode ? t_addr[7:5] : t_addr[4:2]) : t_addr[9:7])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1192
 SUB-EXPRESSION (addr_mode ? t_addr[7:5] : t_addr[4:2])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1246.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">140</td>
<td class="rt">6</td>
<td class="rt">4.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">70</td>
<td class="rt">3</td>
<td class="rt">4.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">70</td>
<td class="rt">3</td>
<td class="rt">4.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">140</td>
<td class="rt">6</td>
<td class="rt">4.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">70</td>
<td class="rt">3</td>
<td class="rt">4.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">70</td>
<td class="rt">3</td>
<td class="rt">4.29  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>opcode[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_addr[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_type[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_wrp_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_data_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fbist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_inst_decoder[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_inst_decoder[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr_sh_bus[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1246.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">34</td>
<td class="rt">8</td>
<td class="rt">23.53 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1190</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1191</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">1192</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">1283</td>
<td class="rt">20</td>
<td class="rt">1</td>
<td class="rt">5.00  </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1362</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1421</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1190       assign col_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & addr_mode))  ? 2'b00 : (addr_mode ? t_addr[6:5] : t_addr[1:0]);
                                                                                          <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                  <font color = "red">==></font>   
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1191       assign row_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & !addr_mode)) ? 5'b00000 : (addr_mode ? t_addr[4:0] : t_addr[6:2]);
                                                                                          <font color = "red">-1-</font>                     <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                     <font color = "red">==></font>   
                                                                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1192       assign t_icntr  = (addr_type == 2'b11) ? t_addr[2:0] : (addr_type == 2'b10) ? (addr_mode ? t_addr[7:5] : t_addr[4:2]) : t_addr[9:7];
                                                  <font color = "red">-1-</font>                                  <font color = "red">-2-</font>          <font color = "red">-3-</font>      
                                                  <font color = "red">==></font>                                               <font color = "red">==></font>   
                                                                                       <font color = "green">==></font>          <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1283           if (int_wr_sel) begin
               <font color = "red">-1-</font>  
1284               case (opcode)
                   <font color = "red">-2-</font>  
1285                   WT : begin // WT:010110
1286                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1287                               t_we_nxt = 1'b0;
1288                   end // WT:010110
1289                   RME0 : begin // RME0:010010
1290                               capt_en0_nxt = 1'b1;
           <font color = "red">                        ==></font>
1291                   end // RME0:010010
1292                   WSHR : begin // WSHR:001100
1293                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1294                               t_we_nxt = 1'b0;
1295                   end // WSHR:001100
1296                   WWN : begin // WWN:010101
1297                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1298                               t_we_nxt = 1'b0;
1299                   end // WWN:010101
1300                   W : begin // W:000010
1301                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1302                               t_we_nxt = 1'b0;
1303                   end // W:000010
1304                   RWN : begin // RWN:001011
1305                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1306                               t_we_nxt = 1'b0;
1307                   end // RWN:001011
1308                   RW : begin // RW:001001
1309                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1310                               t_we_nxt = 1'b0;
1311                   end // RW:001001
1312                   RI : begin // RI:001000
1313                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1314                   end // RI:001000
1315                   UNSET_USERPINS : begin // UNSET_USERPINS:111111
           <font color = "red">            ==></font>
1316                   end // UNSET_USERPINS:111111
1317                   RSH : begin // RSH:000100
1318                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1319                               capt_en0_nxt = 1'b1;
1320                   end // RSH:000100
1321                   WDEC : begin // WDEC:100011
1322                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1323                               t_we_nxt = 1'b0;
1324                               inv_row_lsb_nxt = 1'b1;
1325                   end // WDEC:100011
1326                   WSHC : begin // WSHC:000011
1327                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1328                               t_we_nxt = 1'b0;
1329                   end // WSHC:000011
1330                   RDEC : begin // RDEC:001101
1331                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1332                               capt_en0_nxt = 1'b1;
1333                               inv_row_lsb_nxt = 1'b1;
1334                   end // RDEC:001101
1335                   RSHR : begin // RSHR:000111
1336                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1337                               capt_en0_nxt = 1'b1;
1338                   end // RSHR:000111
1339                   RSHC : begin // RSHC:000101
1340                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1341                               capt_en0_nxt = 1'b1;
1342                   end // RSHC:000101
1343                   R : begin // R:000001
1344                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1345                               capt_en0_nxt = 1'b1;
1346                               tdw2bits_nxt = ~t_data;
1347                   end // R:000001
1348                   WME0 : begin // WME0:001010
1349                               t_we_nxt = 1'b0;
           <font color = "red">                        ==></font>
1350                   end // WME0:001010
1351                   RP : begin // RP:010001
1352                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1353                               capt_en0_nxt = 1'b1;
1354                   end // RP:010001
1355                   default: begin end
           <font color = "red">            ==></font>
1356               endcase // opcode
1357           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WT </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>W </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RW </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RI </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UNSET_USERPINS </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSH </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>R </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RP </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1362           if (!rst_sms)
               <font color = "green">-1-</font>  
1363             begin
1364               icntr_p0_r             <=  3'b0;
           <font color = "green">        ==></font>
1365               icntr_p1_r             <=  3'b0;
1366               err_inst_decoder_r        <=  8'd0;
1367               capt_en0_r  <=  1'd0;
1368               t_piped0_data_r        <=  2'd0;
1369               tdc2bits_r                <=  2'd0;
1370               int_me_11 <=  1'b1;
1371               int_me_21 <=  1'b1;
1372               int_me_31 <=  1'b1;
1373               int_me_41 <=  1'b1;
1374               int_me_51 <=  1'b1;
1375               int_me_61 <=  1'b1;
1376               int_me_71 <=  1'b1;
1377               int_me_81 <=  1'b1;
1378               int_we_11 <=  1'b1;
1379               int_we_21 <=  1'b1;
1380               int_we_31 <=  1'b1;
1381               int_we_41 <=  1'b1;
1382               int_we_51 <=  1'b1;
1383               int_we_61 <=  1'b1;
1384               int_we_71 <=  1'b1;
1385               int_we_81 <=  1'b1;
1386               int_di1 <=  2'd0;
1387               int_addr_sh1 <=  6'd0;
1388               int_row_lsb1 <=  1'b0;
1389             end
1390           else
1391             begin
1392               icntr_p0_r                <=  t_icntr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1421           if (!rst_sms) begin
               <font color = "green">-1-</font>  
1422               capt_en_1_r <=  1'd0;
           <font color = "green">        ==></font>
1423               capt_en_2_r <=  1'd0;
1424               capt_en_3_r <=  1'd0;
1425               capt_en_4_r <=  1'd0;
1426               capt_en_5_r <=  1'd0;
1427               capt_en_6_r <=  1'd0;
1428               capt_en_7_r <=  1'd0;
1429               capt_en_8_r <=  1'd0;
1430           end
1431           else begin
1432               capt_en_1_r <=  capt_en_1_pre;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_74745">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_cmd">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
