{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [19.3203, 10.2122, 9.74696, 14.1541, 0.85639]
  , "total":
  [81753, 166556, 384, 13, 275]
  , "name":"Kernel System"
  , "max_resources":
  [854400, 1708800, 2713, 1518, 42720]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [66800, 133600, 182, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [2676, 4743, 18, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 3 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."
        }
        , {
          "type":"brief"
          , "text":"For 3 global loads and 4 global stores."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [0, 67, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"scan_blelloch"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [2.48347, 1.51135, 1.10083, 5.3815, 0.395257]
      , "total_kernel_resources":
      [8733, 18811.3, 146, 6, 209]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"text"
          , "text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality."
        }
        , {
          "type":"brief"
          , "text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1079, 2555.29, 0, 0, 10]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"prefix_sum.cl:15 (tmp)"
          , "type":"resource"
          , "data":
          [132, 1024, 64, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"prefix_sum.cl"
                , "line":15
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Potentially inefficient configuration"
              , "Requested size":"16384 bytes"
              , "Implemented size":"98304 bytes"
              , "Memory Usage":"64 RAMs"
              , "Number of banks":"4 (banked on bits 2, 3)"
              , "Bank width":"32 bits"
              , "Bank depth":"1024 words"
              , "Number of replicates":"1"
              , "Number of private copies":"6"
              , "Clock":"Running memory at 2x clock to support more concurrent ports"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 16384 bytes, implemented size 98304 bytes, <b>stallable</b>, 6 reads and 5 writes. "
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 8 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor."
                }
                , {
                  "type":"text"
                  , "text":"Banked on bits 2, 3 into 4 separate banks."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Potentially inefficient configuration,\n16384B requested,\n98304B implemented."
            }
          ]
        }
        , {
          "name":"scan_blelloch.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [727, 1311, 6, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [727, 1311, 6, 0, 0]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"prefix_sum.cl:28"
                  , "type":"resource"
                  , "data":
                  [662, 2321, 15, 0, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":28
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2050, 15, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [107, 270, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"scan_blelloch.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [686, 941, 12, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [686, 941, 12, 0, 16]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [46, 38, 11, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"prefix_sum.cl:30"
                  , "type":"resource"
                  , "data":
                  [46, 38, 11, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":30
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"prefix_sum.cl:30"
                  , "type":"resource"
                  , "data":
                  [10, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":30
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [10, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:33"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":33
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:35"
                  , "type":"resource"
                  , "data":
                  [82, 199, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":35
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [82, 199, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:36"
                  , "type":"resource"
                  , "data":
                  [82, 199, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":36
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [82, 199, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:37"
                  , "type":"resource"
                  , "data":
                  [689, 708, 0, 0, 12]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":37
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [550, 438, 0, 0, 8]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [107, 270, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"scan_blelloch.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [120, 123, 7, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [120, 123, 7, 0, 1]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"prefix_sum.cl:69"
                  , "type":"resource"
                  , "data":
                  [9, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":69
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.simple.barrier"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [9, 9, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:72"
                  , "type":"resource"
                  , "data":
                  [670, 2349, 0, 0, 35]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":72
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [279, 221, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [391, 2128, 0, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:74"
                  , "type":"resource"
                  , "data":
                  [19, 33, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":74
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.wg.limiter.exit"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 33, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"scan_blelloch.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1021, 1634, 12, 0, 26]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1021, 1634, 12, 0, 26]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [46, 38, 10, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"prefix_sum.cl:53"
                  , "type":"resource"
                  , "data":
                  [46, 38, 10, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":53
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 9]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"prefix_sum.cl:53"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":53
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:58"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":58
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:60"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":60
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [32, 0, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:61"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":61
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [32, 0, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:63"
                  , "type":"resource"
                  , "data":
                  [275, 219, 0, 0, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":63
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [275, 219, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:64"
                  , "type":"resource"
                  , "data":
                  [414, 489, 0, 0, 8]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":64
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [275, 219, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [107, 270, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:65"
                  , "type":"resource"
                  , "data":
                  [107, 270, 0, 0, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":65
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [107, 270, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"scan_blelloch.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [213, 210, 9, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [213, 210, 9, 0, 10]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"prefix_sum.cl:45"
                  , "type":"resource"
                  , "data":
                  [11, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":45
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:46"
                  , "type":"resource"
                  , "data":
                  [669, 2349, 0, 0, 35]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":46
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [279, 221, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [390, 2128, 0, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:47"
                  , "type":"resource"
                  , "data":
                  [324, 1589, 0, 0, 31]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":47
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [21, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [302, 1588, 0, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:48"
                  , "type":"resource"
                  , "data":
                  [462, 194, 0, 0, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":48
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [462, 194, 0, 0, 4]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"prefix_sum.cl"
                              , "line":"15"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:51"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":51
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"update_pref_sum"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.08026, 0.569288, 0.54629, 1.32694, 0.461133]
      , "total_kernel_resources":
      [3544, 9335, 36, 7, 66]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"text"
          , "text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality."
        }
        , {
          "type":"brief"
          , "text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1338, 2411, 0, 0, 10]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"update_pref_sum.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [191, 487, 2, 0, 18]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [191, 487, 2, 0, 18]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"prefix_sum.cl:83"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":83
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:88"
                  , "type":"resource"
                  , "data":
                  [537, 202, 4, 7, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":88
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Unsigned Integer Divide"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [537, 202, 4, 7, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:92"
                  , "type":"resource"
                  , "data":
                  [3, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":92
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"prefix_sum.cl:96"
                  , "type":"resource"
                  , "data":
                  [1432, 6228, 30, 0, 31]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl"
                        , "line":96
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1008, 4100, 30, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [391, 2128, 0, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
