// Seed: 4252249064
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  logic id_3[1 'b0 -  1 'b0 : 1];
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    output wire id_5,
    output wand id_6
);
  tri0 id_8 = -1'b0;
  xnor primCall (id_5, id_0, id_2, id_4, id_8, id_1);
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_0 #(
    parameter id_2 = 32'd71
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    .id_15(id_13),
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  assign module_2 = -1 & id_6 == id_6[1] ? id_13 : -1'b0;
  timeunit 1ps;
  logic [!  id_2 : -1] id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_16
  );
endmodule
