
;; Function __cpowl (__cpowl, funcdef_no=3, decl_uid=2085, cgraph_uid=3, symbol_order=3)


;; Generating RTL for gimple basic block 2
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:XF 99 [ x ])
        (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [1 x+0 S16 A128])) s_cpowl.c:26 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:XF 100 [ x+16 ])
        (mem/c:XF (plus:DI (reg/f:DI 81 virtual-incoming-args)
                (const_int 16 [0x10])) [1 x+16 S16 A128])) s_cpowl.c:26 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:XF 101 [ c ])
        (mem/c:XF (plus:DI (reg/f:DI 81 virtual-incoming-args)
                (const_int 32 [0x20])) [1 c+0 S16 A128])) s_cpowl.c:26 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:XF 102 [ c+16 ])
        (mem/c:XF (plus:DI (reg/f:DI 81 virtual-incoming-args)
                (const_int 48 [0x30])) [1 c+16 S16 A128])) s_cpowl.c:26 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [0  S16 A8])
        (reg/v:XF 100 [ x+16 ])) s_cpowl.c:27 -1
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 10 9 11 2 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [0  S16 A8])
        (reg/v:XF 99 [ x ])) s_cpowl.c:27 -1
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(call_insn 11 10 12 2 (set (reg:XC 8 st)
        (call (mem:QI (symbol_ref:DI ("__clogl") [flags 0x41]  <function_decl 0x2b81ff323870 __clogl>) [0 __clogl S1 A8])
            (const_int 32 [0x20]))) s_cpowl.c:27 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__clogl") [flags 0x41]  <function_decl 0x2b81ff323870 __clogl>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 12 11 13 2 (clobber (reg:XC 103)) s_cpowl.c:27 -1
     (nil))
(insn 13 12 14 2 (set (subreg:XF (reg:XC 103) 0)
        (reg:XF 8 st)) s_cpowl.c:27 -1
     (nil))
(insn 14 13 15 2 (set (subreg:XF (reg:XC 103) 16)
        (reg:XF 9 st(1) [+16 ])) s_cpowl.c:27 -1
     (nil))
(insn 15 14 16 2 (set (reg:XF 87 [ D.3295 ])
        (subreg:XF (reg:XC 103) 0)) s_cpowl.c:27 -1
     (nil))
(insn 16 15 17 2 (set (reg:XF 88 [ D.3295+16 ])
        (subreg:XF (reg:XC 103) 16)) s_cpowl.c:27 -1
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) s_cpowl.c:27 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 18 17 19 2 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [0  S16 A128])
        (reg/v:XF 102 [ c+16 ])) s_cpowl.c:27 -1
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 19 18 20 2 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [0  S16 A128])
        (reg/v:XF 101 [ c ])) s_cpowl.c:27 -1
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 20 19 21 2 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [0  S16 A128])
        (reg:XF 88 [ D.3295+16 ])) s_cpowl.c:27 -1
     (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
        (nil)))
(insn 21 20 22 2 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [0  S16 A128])
        (reg:XF 87 [ D.3295 ])) s_cpowl.c:27 -1
     (expr_list:REG_ARGS_SIZE (const_int 64 [0x40])
        (nil)))
(call_insn/u 22 21 23 2 (set (reg:XC 8 st)
        (call (mem:QI (symbol_ref:DI ("__mulxc3") [flags 0x41]  <function_decl 0x2b81ff2bee58 __mulxc3>) [0 __mulxc3 S1 A8])
            (const_int 64 [0x40]))) s_cpowl.c:27 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__mulxc3") [flags 0x41]  <function_decl 0x2b81ff2bee58 __mulxc3>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 23 22 24 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) s_cpowl.c:27 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 24 23 25 2 (clobber (reg:XC 104)) s_cpowl.c:27 -1
     (nil))
(insn 25 24 26 2 (set (subreg:XF (reg:XC 104) 0)
        (reg:XF 8 st)) s_cpowl.c:27 -1
     (nil))
(insn 26 25 27 2 (set (subreg:XF (reg:XC 104) 16)
        (reg:XF 9 st(1) [+16 ])) s_cpowl.c:27 -1
     (nil))
(insn 27 26 28 2 (set (reg:XF 89 [ D.3295 ])
        (subreg:XF (reg:XC 104) 0)) s_cpowl.c:27 -1
     (nil))
(insn 28 27 29 2 (set (reg:XF 90 [ D.3295+16 ])
        (subreg:XF (reg:XC 104) 16)) s_cpowl.c:27 -1
     (nil))
(insn 29 28 30 2 (set (mem:XF (reg/f:DI 81 virtual-incoming-args) [0  S16 A128])
        (reg:XF 89 [ D.3295 ])) s_cpowl.c:27 -1
     (nil))
(insn 30 29 31 2 (set (mem:XF (plus:DI (reg/f:DI 81 virtual-incoming-args)
                (const_int 16 [0x10])) [0  S16 A128])
        (reg:XF 90 [ D.3295+16 ])) s_cpowl.c:27 -1
     (nil))
(call_insn/j 31 30 32 2 (set (reg:XC 8 st)
        (call (mem:QI (symbol_ref:DI ("__cexpl") [flags 0x41]  <function_decl 0x2b81ff323360 __cexpl>) [0 __cexpl S1 A8])
            (const_int 32 [0x20]))) s_cpowl.c:27 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__cexpl") [flags 0x41]  <function_decl 0x2b81ff323360 __cexpl>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:XC (use (mem:XC (reg/f:DI 81 virtual-incoming-args) [0  S32 A128]))
        (nil)))
(barrier 32 31 0)
