

================================================================
== Synthesis Summary Report of 'axi_stream_counter'
================================================================
+ General Information: 
    * Date:           Sun Jun 12 13:07:56 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        axi_stream_counter
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |        Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    |        & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ axi_stream_counter  |     -|  4.75|        1|  10.000|         -|        2|     -|        no|     -|   -|  34 (~0%)|  66 (~0%)|    -|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+----------------+---------------+-------+--------+--------+
| Interface      | Register Mode | TDATA | TREADY | TVALID |
+----------------+---------------+-------+--------+--------+
| counter_output | both          | 32    | 1      | 1      |
+----------------+---------------+-------+--------+--------+

* REGISTER
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+----------+
| Argument       | Direction | Datatype |
+----------------+-----------+----------+
| counter_output | out       | int*     |
| return         | out       | int      |
+----------------+-----------+----------+

* SW-to-HW Mapping
+----------------+----------------+-----------+
| Argument       | HW Interface   | HW Type   |
+----------------+----------------+-----------+
| counter_output | counter_output | interface |
| return         | ap_return      | port      |
+----------------+----------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| + axi_stream_counter                | 0   |        |          |     |        |         |
|   counter_output_TDATA_int_regslice | -   |        | add_ln5  | add | fabric | 0       |
+-------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+-------------------------------------------------+
| Type      | Options                                              | Location                                        |
+-----------+------------------------------------------------------+-------------------------------------------------+
| interface | axis register register_mode=both port=counter_output | DIRECTIVE in axi_stream_counter, counter_output |
+-----------+------------------------------------------------------+-------------------------------------------------+


