{
  "sha": "7722d40a9c412d26c30db8af5005b36de5618737",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NzcyMmQ0MGE5YzQxMmQyNmMzMGRiOGFmNTAwNWIzNmRlNTYxODczNw==",
  "commit": {
    "author": {
      "name": "Jim Wilson",
      "email": "jimw@sifive.com",
      "date": "2019-11-13T00:13:00Z"
    },
    "committer": {
      "name": "Jim Wilson",
      "email": "jimw@sifive.com",
      "date": "2019-11-13T00:13:00Z"
    },
    "message": "RISC-V: Support the INSN_CLASS.*F.* classes for .insn directive.\n\nWe have to enable the f extension through -march or ELF attribute if we use the\nFPR in .insn directive.  The behavior is same as the riscv_opcodes.\n\n\t2019-11-12  Nelson Chu  <nelson.chu@sifive.com>\n\topcodes/\n\t* riscv-opc.c (riscv_insn_types): Replace the INSN_CLASS_I with\n\tINSN_CLASS_F and the INSN_CLASS_C with INSN_CLASS_F_AND_C if we\n\tuse the floating point register (FPR).\n\n\tgas/\n\t* testsuite/gas/riscv/insn.d: Add the f extension to -march option.\n\nChange-Id: I4f59d04c82673ef84c56ecd2659ad8ce164dd626",
    "tree": {
      "sha": "37bc13ff53e7dc1bc0ef1040b7ef5e5a625c5b58",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/37bc13ff53e7dc1bc0ef1040b7ef5e5a625c5b58"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/7722d40a9c412d26c30db8af5005b36de5618737",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/7722d40a9c412d26c30db8af5005b36de5618737",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/7722d40a9c412d26c30db8af5005b36de5618737",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/7722d40a9c412d26c30db8af5005b36de5618737/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "31175a0d7167ab7f98878076be02dc4330b825bb",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/31175a0d7167ab7f98878076be02dc4330b825bb",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/31175a0d7167ab7f98878076be02dc4330b825bb"
    }
  ],
  "stats": {
    "total": 132,
    "additions": 71,
    "deletions": 61
  },
  "files": [
    {
      "sha": "00943667addeb88f457bbd77901bc90c5c86c8ac",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7722d40a9c412d26c30db8af5005b36de5618737/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7722d40a9c412d26c30db8af5005b36de5618737/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=7722d40a9c412d26c30db8af5005b36de5618737",
      "patch": "@@ -1,3 +1,7 @@\n+2019-11-12  Nelson Chu  <nelson.chu@sifive.com>\n+\n+\t* testsuite/gas/riscv/insn.d: Add the f extension to -march option.\n+\n 2019-11-12  Mihail Ionescu  <mihail.ionescu@arm.com>\n \n \t* config/tc-arm.c (do_vfp_nsyn_push): Move in order to enable it for"
    },
    {
      "sha": "8f0badfce14bcdb8e3ca2d380ebcb11de1d2f453",
      "filename": "gas/testsuite/gas/riscv/insn.d",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7722d40a9c412d26c30db8af5005b36de5618737/gas/testsuite/gas/riscv/insn.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7722d40a9c412d26c30db8af5005b36de5618737/gas/testsuite/gas/riscv/insn.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/insn.d?ref=7722d40a9c412d26c30db8af5005b36de5618737",
      "patch": "@@ -1,4 +1,4 @@\n-#as: -march=rv32ic\n+#as: -march=rv32ifc\n #objdump: -dr\n \n .*:[ \t]+file format .*"
    },
    {
      "sha": "c6ba9de3df713c2fb1272cc426186ae6619fe64b",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7722d40a9c412d26c30db8af5005b36de5618737/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7722d40a9c412d26c30db8af5005b36de5618737/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=7722d40a9c412d26c30db8af5005b36de5618737",
      "patch": "@@ -1,3 +1,9 @@\n+2019-11-12  Nelson Chu  <nelson.chu@sifive.com>\n+\n+\t* riscv-opc.c (riscv_insn_types): Replace the INSN_CLASS_I with\n+\tINSN_CLASS_F and the INSN_CLASS_C with INSN_CLASS_F_AND_C if we\n+\tuse the floating point register (FPR).\n+\n 2019-11-12  Mihail Ionescu  <mihail.ionescu@arm.com>\n \n \t* opcodes/arm-dis.c (mve_opcodes): Enable VMOV imm to vec with"
    },
    {
      "sha": "dbbf99c74fe0b4ddaa8c74ea01350fab5311a836",
      "filename": "opcodes/riscv-opc.c",
      "status": "modified",
      "additions": 60,
      "deletions": 60,
      "changes": 120,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7722d40a9c412d26c30db8af5005b36de5618737/opcodes/riscv-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7722d40a9c412d26c30db8af5005b36de5618737/opcodes/riscv-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/riscv-opc.c?ref=7722d40a9c412d26c30db8af5005b36de5618737",
      "patch": "@@ -787,96 +787,96 @@ const struct riscv_opcode riscv_insn_types[] =\n {\n /* name, xlen, isa,          operands, match, mask,    match_func, pinfo.  */\n {\"r\",       0, INSN_CLASS_I,  \"O4,F3,F7,d,s,t\",     0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F7,D,s,t\",     0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F7,d,S,t\",     0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F7,D,S,t\",     0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F7,d,s,T\",     0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F7,D,s,T\",     0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F7,d,S,T\",     0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F7,D,S,T\",     0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F7,D,s,t\",     0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F7,d,S,t\",     0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F7,D,S,t\",     0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F7,d,s,T\",     0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F7,D,s,T\",     0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F7,d,S,T\",     0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F7,D,S,T\",     0,    0,  match_opcode, 0 },\n \n {\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,d,s,t,r\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,D,s,t,r\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,d,S,t,r\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,D,S,t,r\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,d,s,T,r\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,D,s,T,r\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,d,S,T,r\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,D,S,T,r\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,d,s,t,R\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,D,s,t,R\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,d,S,t,R\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,D,S,t,R\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,d,s,T,R\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,D,s,T,R\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,d,S,T,R\",   0,    0,  match_opcode, 0 },\n-{\"r\",       0, INSN_CLASS_I,  \"O4,F3,F2,D,S,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,D,s,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,d,S,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,D,S,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,d,s,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,D,s,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,d,S,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,D,S,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,d,s,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,D,s,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,d,S,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,D,S,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,d,s,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,D,s,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,d,S,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r\",       0, INSN_CLASS_F,  \"O4,F3,F2,D,S,T,R\",   0,    0,  match_opcode, 0 },\n \n {\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,d,s,t,r\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,D,s,t,r\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,d,S,t,r\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,D,S,t,r\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,d,s,T,r\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,D,s,T,r\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,d,S,T,r\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,D,S,T,r\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,d,s,t,R\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,D,s,t,R\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,d,S,t,R\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,D,S,t,R\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,d,s,T,R\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,D,s,T,R\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,d,S,T,R\",   0,    0,  match_opcode, 0 },\n-{\"r4\",      0, INSN_CLASS_I,  \"O4,F3,F2,D,S,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,D,s,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,d,S,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,D,S,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,d,s,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,D,s,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,d,S,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,D,S,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,d,s,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,D,s,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,d,S,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,D,S,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,d,s,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,D,s,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,d,S,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, INSN_CLASS_F,  \"O4,F3,F2,D,S,T,R\",   0,    0,  match_opcode, 0 },\n \n {\"i\",       0, INSN_CLASS_I,  \"O4,F3,d,s,j\",        0,    0,  match_opcode, 0 },\n-{\"i\",       0, INSN_CLASS_I,  \"O4,F3,D,s,j\",        0,    0,  match_opcode, 0 },\n-{\"i\",       0, INSN_CLASS_I,  \"O4,F3,d,S,j\",        0,    0,  match_opcode, 0 },\n-{\"i\",       0, INSN_CLASS_I,  \"O4,F3,D,S,j\",        0,    0,  match_opcode, 0 },\n+{\"i\",       0, INSN_CLASS_F,  \"O4,F3,D,s,j\",        0,    0,  match_opcode, 0 },\n+{\"i\",       0, INSN_CLASS_F,  \"O4,F3,d,S,j\",        0,    0,  match_opcode, 0 },\n+{\"i\",       0, INSN_CLASS_F,  \"O4,F3,D,S,j\",        0,    0,  match_opcode, 0 },\n \n {\"i\",       0, INSN_CLASS_I,  \"O4,F3,d,o(s)\",       0,    0,  match_opcode, 0 },\n-{\"i\",       0, INSN_CLASS_I,  \"O4,F3,D,o(s)\",       0,    0,  match_opcode, 0 },\n+{\"i\",       0, INSN_CLASS_F,  \"O4,F3,D,o(s)\",       0,    0,  match_opcode, 0 },\n \n {\"s\",       0, INSN_CLASS_I,  \"O4,F3,t,q(s)\",       0,    0,  match_opcode, 0 },\n-{\"s\",       0, INSN_CLASS_I,  \"O4,F3,T,q(s)\",       0,    0,  match_opcode, 0 },\n+{\"s\",       0, INSN_CLASS_F,  \"O4,F3,T,q(s)\",       0,    0,  match_opcode, 0 },\n \n {\"sb\",      0, INSN_CLASS_I,  \"O4,F3,s,t,p\",        0,    0,  match_opcode, 0 },\n-{\"sb\",      0, INSN_CLASS_I,  \"O4,F3,S,t,p\",        0,    0,  match_opcode, 0 },\n-{\"sb\",      0, INSN_CLASS_I,  \"O4,F3,s,T,p\",        0,    0,  match_opcode, 0 },\n-{\"sb\",      0, INSN_CLASS_I,  \"O4,F3,S,T,p\",        0,    0,  match_opcode, 0 },\n+{\"sb\",      0, INSN_CLASS_F,  \"O4,F3,S,t,p\",        0,    0,  match_opcode, 0 },\n+{\"sb\",      0, INSN_CLASS_F,  \"O4,F3,s,T,p\",        0,    0,  match_opcode, 0 },\n+{\"sb\",      0, INSN_CLASS_F,  \"O4,F3,S,T,p\",        0,    0,  match_opcode, 0 },\n \n {\"b\",      0, INSN_CLASS_I,  \"O4,F3,s,t,p\",        0,    0,  match_opcode, 0 },\n-{\"b\",      0, INSN_CLASS_I,  \"O4,F3,S,t,p\",        0,    0,  match_opcode, 0 },\n-{\"b\",      0, INSN_CLASS_I,  \"O4,F3,s,T,p\",        0,    0,  match_opcode, 0 },\n-{\"b\",      0, INSN_CLASS_I,  \"O4,F3,S,T,p\",        0,    0,  match_opcode, 0 },\n+{\"b\",      0, INSN_CLASS_F,  \"O4,F3,S,t,p\",        0,    0,  match_opcode, 0 },\n+{\"b\",      0, INSN_CLASS_F,  \"O4,F3,s,T,p\",        0,    0,  match_opcode, 0 },\n+{\"b\",      0, INSN_CLASS_F,  \"O4,F3,S,T,p\",        0,    0,  match_opcode, 0 },\n \n {\"u\",       0, INSN_CLASS_I,  \"O4,d,u\",             0,    0,  match_opcode, 0 },\n-{\"u\",       0, INSN_CLASS_I,  \"O4,D,u\",             0,    0,  match_opcode, 0 },\n+{\"u\",       0, INSN_CLASS_F,  \"O4,D,u\",             0,    0,  match_opcode, 0 },\n \n {\"uj\",      0, INSN_CLASS_I,  \"O4,d,a\",             0,    0,  match_opcode, 0 },\n-{\"uj\",      0, INSN_CLASS_I,  \"O4,D,a\",             0,    0,  match_opcode, 0 },\n+{\"uj\",      0, INSN_CLASS_F,  \"O4,D,a\",             0,    0,  match_opcode, 0 },\n \n {\"j\",      0, INSN_CLASS_I,  \"O4,d,a\",             0,    0,  match_opcode, 0 },\n-{\"j\",      0, INSN_CLASS_I,  \"O4,D,a\",             0,    0,  match_opcode, 0 },\n+{\"j\",      0, INSN_CLASS_F,  \"O4,D,a\",             0,    0,  match_opcode, 0 },\n \n {\"cr\",      0, INSN_CLASS_C,  \"O2,CF4,d,CV\",        0,    0,  match_opcode, 0 },\n-{\"cr\",      0, INSN_CLASS_C,  \"O2,CF4,D,CV\",        0,    0,  match_opcode, 0 },\n-{\"cr\",      0, INSN_CLASS_C,  \"O2,CF4,d,CT\",        0,    0,  match_opcode, 0 },\n-{\"cr\",      0, INSN_CLASS_C,  \"O2,CF4,D,CT\",        0,    0,  match_opcode, 0 },\n+{\"cr\",      0, INSN_CLASS_F_AND_C,  \"O2,CF4,D,CV\",        0,    0,  match_opcode, 0 },\n+{\"cr\",      0, INSN_CLASS_F_AND_C,  \"O2,CF4,d,CT\",        0,    0,  match_opcode, 0 },\n+{\"cr\",      0, INSN_CLASS_F_AND_C,  \"O2,CF4,D,CT\",        0,    0,  match_opcode, 0 },\n \n {\"ci\",      0, INSN_CLASS_C,  \"O2,CF3,d,Co\",        0,    0,  match_opcode, 0 },\n-{\"ci\",      0, INSN_CLASS_C,  \"O2,CF3,D,Co\",        0,    0,  match_opcode, 0 },\n+{\"ci\",      0, INSN_CLASS_F_AND_C,  \"O2,CF3,D,Co\",        0,    0,  match_opcode, 0 },\n \n {\"ciw\",     0, INSN_CLASS_C,  \"O2,CF3,Ct,C8\",       0,    0,  match_opcode, 0 },\n-{\"ciw\",     0, INSN_CLASS_C,  \"O2,CF3,CD,C8\",       0,    0,  match_opcode, 0 },\n+{\"ciw\",     0, INSN_CLASS_F_AND_C,  \"O2,CF3,CD,C8\",       0,    0,  match_opcode, 0 },\n \n {\"ca\",      0, INSN_CLASS_C,  \"O2,CF6,CF2,Cs,Ct\",   0,    0,  match_opcode, 0 },\n-{\"ca\",      0, INSN_CLASS_C,  \"O2,CF6,CF2,CS,Ct\",   0,    0,  match_opcode, 0 },\n-{\"ca\",      0, INSN_CLASS_C,  \"O2,CF6,CF2,Cs,CD\",   0,    0,  match_opcode, 0 },\n-{\"ca\",      0, INSN_CLASS_C,  \"O2,CF6,CF2,CS,CD\",   0,    0,  match_opcode, 0 },\n+{\"ca\",      0, INSN_CLASS_F_AND_C,  \"O2,CF6,CF2,CS,Ct\",   0,    0,  match_opcode, 0 },\n+{\"ca\",      0, INSN_CLASS_F_AND_C,  \"O2,CF6,CF2,Cs,CD\",   0,    0,  match_opcode, 0 },\n+{\"ca\",      0, INSN_CLASS_F_AND_C,  \"O2,CF6,CF2,CS,CD\",   0,    0,  match_opcode, 0 },\n \n {\"cb\",      0, INSN_CLASS_C,  \"O2,CF3,Cs,Cp\",       0,    0,  match_opcode, 0 },\n-{\"cb\",      0, INSN_CLASS_C,  \"O2,CF3,CS,Cp\",       0,    0,  match_opcode, 0 },\n+{\"cb\",      0, INSN_CLASS_F_AND_C,  \"O2,CF3,CS,Cp\",       0,    0,  match_opcode, 0 },\n \n {\"cj\",      0, INSN_CLASS_C,  \"O2,CF3,Ca\",          0,    0,  match_opcode, 0 },\n /* Terminate the list.  */"
    }
  ]
}