#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 22 17:35:04 2019
# Process ID: 3862
# Current directory: /home/nick/fpga_implementations/cache
# Command line: vivado
# Log file: /home/nick/fpga_implementations/cache/vivado.log
# Journal file: /home/nick/fpga_implementations/cache/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /home/nick/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/nick/.Xilinx/Vivado/init.tcl'
start_gui
create_project managed_ip_project /home/nick/fpga_implementations/vivado_ips/managed_ip_project -part xc7vx485tffg1157-1 -ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6551.387 ; gain = 193.742 ; free physical = 12476 ; free virtual = 16254
set_property target_simulator XSim [current_project]
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM -dir /home/nick/fpga_implementations/vivado_ips
set_property -dict [list CONFIG.Component_Name {RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {5096} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips RAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM' to 'RAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/nick/fpga_implementations/vivado_ips/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
generate_target all [get_files  /home/nick/fpga_implementations/vivado_ips/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files /home/nick/fpga_implementations/vivado_ips/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nick/fpga_implementations/vivado_ips/RAM/RAM.xci]
launch_runs -jobs 2 RAM_synth_1
[Fri Nov 22 17:47:22 2019] Launched RAM_synth_1...
Run output will be captured here: /home/nick/fpga_implementations/vivado_ips/managed_ip_project/managed_ip_project.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files /home/nick/fpga_implementations/vivado_ips/RAM/RAM.xci] -directory /home/nick/fpga_implementations/vivado_ips/ip_user_files/sim_scripts -ip_user_files_dir /home/nick/fpga_implementations/vivado_ips/ip_user_files -ipstatic_source_dir /home/nick/fpga_implementations/vivado_ips/ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nick/fpga_implementations/vivado_ips/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=/home/nick/fpga_implementations/vivado_ips/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {ies=/home/nick/fpga_implementations/vivado_ips/managed_ip_project/managed_ip_project.cache/compile_simlib/ies} {xcelium=/home/nick/fpga_implementations/vivado_ips/managed_ip_project/managed_ip_project.cache/compile_simlib/xcelium} {vcs=/home/nick/fpga_implementations/vivado_ips/managed_ip_project/managed_ip_project.cache/compile_simlib/vcs} {riviera=/home/nick/fpga_implementations/vivado_ips/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 17:47:59 2019...
