XSG_core_config	xps:xsg	hw_sys	ROACH:sx95t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	adc0_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	200
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
gbe0/txs/ss/bram	xps:bram	arith_type	Unsigned
gbe0/txs/ss/bram	xps:bram	addr_width	13
gbe0/txs/ss/bram	xps:bram	data_width	128
gbe0/txs/ss/bram	xps:bram	reg_prim_output	off
gbe0/txs/ss/bram	xps:bram	reg_core_output	off
gbe0/txs/ss/bram	xps:bram	optimization	Minimum_Area
gbe0/txs/ss/bram	xps:bram	data_bin_pt	0
gbe0/txs/ss/bram	xps:bram	init_vals	[0:2^10-1]
gbe0/txs/ss/bram	xps:bram	sample_rate	1
dest_ip	xps:sw_reg	io_dir	From\_Processor
dest_ip	xps:sw_reg	io_delay	0
dest_ip	xps:sw_reg	sample_period	1
dest_ip	xps:sw_reg	names	reg
dest_ip	xps:sw_reg	bitwidths	32
dest_ip	xps:sw_reg	bin_pts	0
dest_ip	xps:sw_reg	arith_types	0
dest_ip	xps:sw_reg	sim_port	on
dest_ip	xps:sw_reg	show_format	off
dest_port	xps:sw_reg	io_dir	From\_Processor
dest_port	xps:sw_reg	io_delay	0
dest_port	xps:sw_reg	sample_period	1
dest_port	xps:sw_reg	names	reg
dest_port	xps:sw_reg	bitwidths	16
dest_port	xps:sw_reg	bin_pts	0
dest_port	xps:sw_reg	arith_types	0
dest_port	xps:sw_reg	sim_port	on
dest_port	xps:sw_reg	show_format	off
dvalid_cnt	xps:sw_reg	io_dir	To\_Processor
dvalid_cnt	xps:sw_reg	io_delay	0
dvalid_cnt	xps:sw_reg	sample_period	1
dvalid_cnt	xps:sw_reg	names	reg
dvalid_cnt	xps:sw_reg	bitwidths	32
dvalid_cnt	xps:sw_reg	bin_pts	0
dvalid_cnt	xps:sw_reg	arith_types	0
dvalid_cnt	xps:sw_reg	sim_port	on
dvalid_cnt	xps:sw_reg	show_format	off
gbe0/rxbadctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxbadctr	xps:sw_reg	io_delay	1
gbe0/rxbadctr	xps:sw_reg	sample_period	1
gbe0/rxbadctr	xps:sw_reg	names	reg
gbe0/rxbadctr	xps:sw_reg	bitwidths	32
gbe0/rxbadctr	xps:sw_reg	bin_pts	0
gbe0/rxbadctr	xps:sw_reg	arith_types	0
gbe0/rxbadctr	xps:sw_reg	sim_port	off
gbe0/rxbadctr	xps:sw_reg	show_format	on
gbe0/rxctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxctr	xps:sw_reg	io_delay	1
gbe0/rxctr	xps:sw_reg	sample_period	1
gbe0/rxctr	xps:sw_reg	names	reg
gbe0/rxctr	xps:sw_reg	bitwidths	32
gbe0/rxctr	xps:sw_reg	bin_pts	0
gbe0/rxctr	xps:sw_reg	arith_types	0
gbe0/rxctr	xps:sw_reg	sim_port	off
gbe0/rxctr	xps:sw_reg	show_format	on
gbe0/rxeofctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxeofctr	xps:sw_reg	io_delay	1
gbe0/rxeofctr	xps:sw_reg	sample_period	1
gbe0/rxeofctr	xps:sw_reg	names	reg
gbe0/rxeofctr	xps:sw_reg	bitwidths	32
gbe0/rxeofctr	xps:sw_reg	bin_pts	0
gbe0/rxeofctr	xps:sw_reg	arith_types	0
gbe0/rxeofctr	xps:sw_reg	sim_port	off
gbe0/rxeofctr	xps:sw_reg	show_format	on
gbe0/rxofctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxofctr	xps:sw_reg	io_delay	1
gbe0/rxofctr	xps:sw_reg	sample_period	1
gbe0/rxofctr	xps:sw_reg	names	reg
gbe0/rxofctr	xps:sw_reg	bitwidths	32
gbe0/rxofctr	xps:sw_reg	bin_pts	0
gbe0/rxofctr	xps:sw_reg	arith_types	0
gbe0/rxofctr	xps:sw_reg	sim_port	off
gbe0/rxofctr	xps:sw_reg	show_format	on
gbe0/rxvldctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxvldctr	xps:sw_reg	io_delay	1
gbe0/rxvldctr	xps:sw_reg	sample_period	1
gbe0/rxvldctr	xps:sw_reg	names	reg
gbe0/rxvldctr	xps:sw_reg	bitwidths	32
gbe0/rxvldctr	xps:sw_reg	bin_pts	0
gbe0/rxvldctr	xps:sw_reg	arith_types	0
gbe0/rxvldctr	xps:sw_reg	sim_port	off
gbe0/rxvldctr	xps:sw_reg	show_format	on
gbe0/txctr	xps:sw_reg	io_dir	To\_Processor
gbe0/txctr	xps:sw_reg	io_delay	1
gbe0/txctr	xps:sw_reg	sample_period	1
gbe0/txctr	xps:sw_reg	names	reg
gbe0/txctr	xps:sw_reg	bitwidths	32
gbe0/txctr	xps:sw_reg	bin_pts	0
gbe0/txctr	xps:sw_reg	arith_types	0
gbe0/txctr	xps:sw_reg	sim_port	off
gbe0/txctr	xps:sw_reg	show_format	on
gbe0/txfullctr	xps:sw_reg	io_dir	To\_Processor
gbe0/txfullctr	xps:sw_reg	io_delay	1
gbe0/txfullctr	xps:sw_reg	sample_period	1
gbe0/txfullctr	xps:sw_reg	names	reg
gbe0/txfullctr	xps:sw_reg	bitwidths	32
gbe0/txfullctr	xps:sw_reg	bin_pts	0
gbe0/txfullctr	xps:sw_reg	arith_types	0
gbe0/txfullctr	xps:sw_reg	sim_port	off
gbe0/txfullctr	xps:sw_reg	show_format	on
gbe0/txofctr	xps:sw_reg	io_dir	To\_Processor
gbe0/txofctr	xps:sw_reg	io_delay	1
gbe0/txofctr	xps:sw_reg	sample_period	1
gbe0/txofctr	xps:sw_reg	names	reg
gbe0/txofctr	xps:sw_reg	bitwidths	32
gbe0/txofctr	xps:sw_reg	bin_pts	0
gbe0/txofctr	xps:sw_reg	arith_types	0
gbe0/txofctr	xps:sw_reg	sim_port	off
gbe0/txofctr	xps:sw_reg	show_format	on
gbe0/txs/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
gbe0/txs/ss/ctrl	xps:sw_reg	io_delay	0
gbe0/txs/ss/ctrl	xps:sw_reg	sample_period	1
gbe0/txs/ss/ctrl	xps:sw_reg	names	reg
gbe0/txs/ss/ctrl	xps:sw_reg	bitwidths	32
gbe0/txs/ss/ctrl	xps:sw_reg	bin_pts	0
gbe0/txs/ss/ctrl	xps:sw_reg	arith_types	0
gbe0/txs/ss/ctrl	xps:sw_reg	sim_port	on
gbe0/txs/ss/ctrl	xps:sw_reg	show_format	on
gbe0/txs/ss/status	xps:sw_reg	io_dir	To\_Processor
gbe0/txs/ss/status	xps:sw_reg	io_delay	0
gbe0/txs/ss/status	xps:sw_reg	sample_period	1
gbe0/txs/ss/status	xps:sw_reg	names	reg
gbe0/txs/ss/status	xps:sw_reg	bitwidths	32
gbe0/txs/ss/status	xps:sw_reg	bin_pts	0
gbe0/txs/ss/status	xps:sw_reg	arith_types	0
gbe0/txs/ss/status	xps:sw_reg	sim_port	on
gbe0/txs/ss/status	xps:sw_reg	show_format	on
gbe0/txvldctr	xps:sw_reg	io_dir	To\_Processor
gbe0/txvldctr	xps:sw_reg	io_delay	1
gbe0/txvldctr	xps:sw_reg	sample_period	1
gbe0/txvldctr	xps:sw_reg	names	reg
gbe0/txvldctr	xps:sw_reg	bitwidths	32
gbe0/txvldctr	xps:sw_reg	bin_pts	0
gbe0/txvldctr	xps:sw_reg	arith_types	0
gbe0/txvldctr	xps:sw_reg	sim_port	off
gbe0/txvldctr	xps:sw_reg	show_format	on
gbe0_linkup	xps:sw_reg	io_dir	To\_Processor
gbe0_linkup	xps:sw_reg	io_delay	0
gbe0_linkup	xps:sw_reg	sample_period	1
gbe0_linkup	xps:sw_reg	names	reg
gbe0_linkup	xps:sw_reg	bitwidths	1
gbe0_linkup	xps:sw_reg	bin_pts	0
gbe0_linkup	xps:sw_reg	arith_types	2
gbe0_linkup	xps:sw_reg	sim_port	on
gbe0_linkup	xps:sw_reg	show_format	off
pkt_sim/enable	xps:sw_reg	io_dir	From\_Processor
pkt_sim/enable	xps:sw_reg	io_delay	0
pkt_sim/enable	xps:sw_reg	sample_period	1
pkt_sim/enable	xps:sw_reg	names	reg
pkt_sim/enable	xps:sw_reg	bitwidths	32
pkt_sim/enable	xps:sw_reg	bin_pts	0
pkt_sim/enable	xps:sw_reg	arith_types	0
pkt_sim/enable	xps:sw_reg	sim_port	on
pkt_sim/enable	xps:sw_reg	show_format	on
pkt_sim/payload_len	xps:sw_reg	io_dir	From\_Processor
pkt_sim/payload_len	xps:sw_reg	io_delay	0
pkt_sim/payload_len	xps:sw_reg	sample_period	1
pkt_sim/payload_len	xps:sw_reg	names	reg
pkt_sim/payload_len	xps:sw_reg	bitwidths	32
pkt_sim/payload_len	xps:sw_reg	bin_pts	0
pkt_sim/payload_len	xps:sw_reg	arith_types	0
pkt_sim/payload_len	xps:sw_reg	sim_port	on
pkt_sim/payload_len	xps:sw_reg	show_format	on
pkt_sim/period	xps:sw_reg	io_dir	From\_Processor
pkt_sim/period	xps:sw_reg	io_delay	0
pkt_sim/period	xps:sw_reg	sample_period	1
pkt_sim/period	xps:sw_reg	names	reg
pkt_sim/period	xps:sw_reg	bitwidths	32
pkt_sim/period	xps:sw_reg	bin_pts	0
pkt_sim/period	xps:sw_reg	arith_types	0
pkt_sim/period	xps:sw_reg	sim_port	on
pkt_sim/period	xps:sw_reg	show_format	on
pps_cnt	xps:sw_reg	io_dir	To\_Processor
pps_cnt	xps:sw_reg	io_delay	0
pps_cnt	xps:sw_reg	sample_period	1
pps_cnt	xps:sw_reg	names	reg
pps_cnt	xps:sw_reg	bitwidths	32
pps_cnt	xps:sw_reg	bin_pts	0
pps_cnt	xps:sw_reg	arith_types	0
pps_cnt	xps:sw_reg	sim_port	on
pps_cnt	xps:sw_reg	show_format	off
rst	xps:sw_reg	io_dir	From\_Processor
rst	xps:sw_reg	io_delay	0
rst	xps:sw_reg	sample_period	1
rst	xps:sw_reg	names	reg
rst	xps:sw_reg	bitwidths	32
rst	xps:sw_reg	bin_pts	0
rst	xps:sw_reg	arith_types	0
rst	xps:sw_reg	sim_port	on
rst	xps:sw_reg	show_format	off
gbe0	xps:tengbe_v2	flavour	sfp+
gbe0	xps:tengbe_v2	slot	0
gbe0	xps:tengbe_v2	port_r1	0
gbe0	xps:tengbe_v2	port_r2_cx4	0
gbe0	xps:tengbe_v2	port_r2_sfpp	0
gbe0	xps:tengbe_v2	rx_dist_ram	off
gbe0	xps:tengbe_v2	large_frames	off
gbe0	xps:tengbe_v2	show_param	on
gbe0	xps:tengbe_v2	pre_emph_r2	0.74
gbe0	xps:tengbe_v2	pre_emph	3
gbe0	xps:tengbe_v2	post_emph_r2	0.18
gbe0	xps:tengbe_v2	rxeqmix_r2	7
gbe0	xps:tengbe_v2	swing_r2	940
gbe0	xps:tengbe_v2	swing	800
gbe0	xps:tengbe_v2	fab_en	on
gbe0	xps:tengbe_v2	fab_mac	20015998304256
gbe0	xps:tengbe_v2	fab_ip	3232236820
gbe0	xps:tengbe_v2	fab_udp	10000
gbe0	xps:tengbe_v2	fab_gate	1
gbe0	xps:tengbe_v2	cpu_rx_en	on
gbe0	xps:tengbe_v2	cpu_tx_en	on
gbe0	xps:tengbe_v2	ttl	255
gbe0	xps:tengbe_v2	promisc_mode	off
gbe0	xps:tengbe_v2	debug_ctr_width	32
gbe0	xps:tengbe_v2	txctr	on
gbe0	xps:tengbe_v2	txerrctr	off
gbe0	xps:tengbe_v2	txerrctr_len	100
gbe0	xps:tengbe_v2	txofctr	on
gbe0	xps:tengbe_v2	txfullctr	on
gbe0	xps:tengbe_v2	txvldctr	on
gbe0	xps:tengbe_v2	txsnaplen	8192
gbe0	xps:tengbe_v2	rxctr	on
gbe0	xps:tengbe_v2	rxerrctr	off
gbe0	xps:tengbe_v2	rxerrctr_len	100
gbe0	xps:tengbe_v2	rxofctr	on
gbe0	xps:tengbe_v2	rxbadctr	on
gbe0	xps:tengbe_v2	rxvldctr	on
gbe0	xps:tengbe_v2	rxeofctr	on
gbe0	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
XSG_core_config	xps:xsg	hw_sys	ROACH:sx95t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	adc0_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	200
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
gbe0/txs	casper:bitsnap	io_names	[link_up\_led_tx\_tx_full\_tx_over\_valid\_eof\_data\_ip]
gbe0/txs	casper:bitsnap	io_widths	[1\_1\_1\_1\_1\_1\_64\_32]
gbe0/txs	casper:bitsnap	io_bps	[0\_0\_0\_0\_0\_0\_0\_0]
gbe0/txs	casper:bitsnap	io_types	[2\_2\_2\_2\_2\_2\_0\_0]
gbe0/txs	casper:bitsnap	show_format	on
gbe0/txs	casper:bitsnap	snap_storage	bram
gbe0/txs	casper:bitsnap	snap_dram_dimm	2
gbe0/txs	casper:bitsnap	snap_dram_clock	250
gbe0/txs	casper:bitsnap	snap_nsamples	13
gbe0/txs	casper:bitsnap	snap_data_width	128
gbe0/txs	casper:bitsnap	snap_offset	off
gbe0/txs	casper:bitsnap	snap_circap	off
gbe0/txs	casper:bitsnap	snap_value	off
gbe0/txs	casper:bitsnap	snap_use_dsp48	on
gbe0/txs	casper:bitsnap	snap_delay	5
gbe0/txs	casper:bitsnap	extra_names	[notused]
gbe0/txs	casper:bitsnap	extra_widths	32
gbe0/txs	casper:bitsnap	extra_bps	0
gbe0/txs	casper:bitsnap	extra_types	0
gbe0/txs/ss	casper:snapshot	storage	bram
gbe0/txs/ss	casper:snapshot	dram_dimm	2
gbe0/txs/ss	casper:snapshot	dram_clock	250
gbe0/txs/ss	casper:snapshot	nsamples	13
gbe0/txs/ss	casper:snapshot	data_width	128
gbe0/txs/ss	casper:snapshot	offset	off
gbe0/txs/ss	casper:snapshot	circap	off
gbe0/txs/ss	casper:snapshot	value	off
gbe0/txs/ss	casper:snapshot	use_dsp48	on
77777	77777	tags	casper:bitsnap,casper:snapshot,xps:bram,xps:sw_reg,xps:tengbe_v2,xps:xsg
77777	77777	system	adc_hi_snapshot_gbe_4
77777	77777	builddate	26-Nov-2024\_10:43:17
77777	77777	blk	adc_hi_snapshot_gbe_4/gbe0
77777	77777	hw_subsys	sx95t
77777	77777	hw_sys	ROACH
77777	77777	myclksrc	adc0_clk
77777	77777	myname	adc_hi_snapshot_gbe_4/XSG_core_config
