


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ; OSasm.s: low-level OS commands, written in assembly   
                                           */
    3 00000000         ; Runs on LM4F120/TM4C123/MSP432
    4 00000000         ; Lab 3 starter file
    5 00000000         ; March 2, 2016
    6 00000000         
    7 00000000         
    8 00000000         
    9 00000000         
   10 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   11 00000000                 THUMB
   12 00000000                 REQUIRE8
   13 00000000                 PRESERVE8
   14 00000000         
   15 00000000                 EXTERN           RunPt       ; currently running
                                                             thread
   16 00000000                 EXPORT           StartOS
   17 00000000                 EXPORT           SysTick_Handler
   18 00000000                 IMPORT           Scheduler
   19 00000000         
   20 00000000         
   21 00000000         ;Switch threads
   22 00000000         ;First steps -> Save context of current thread
   23 00000000         ;Second steps -> Load saved context of old thread and ki
                       ckoff
   24 00000000         ;SP = system stack pointer, sp = thread stack pointer
   25 00000000         SysTick_Handler                      ; 1) Saves R0-R3,R1
                                                            2,LR,PC,PSR -> Auto
                                                            matically pushed on
                                                            to stack by process
                                                            or, SP points to R0
                                                             at "top of stack"
   26 00000000 B672            CPSID            I           ; 2) Prevent interr
                                                            upt during switch, 
                                                            make this sequence 
                                                            atomic
   27 00000002 E92D 0FF0       PUSH             {R4-R11}    ; 3) Save remaining
                                                             registers, R4-R11,
                                                             SP moves to R4
   28 00000006 480F            LDR              R0, =RunPt  ; 4) R0 = pointer t
                                                            o RunPt (pointer to
                                                             pointer?), old thr
                                                            ead
   29 00000008 6801            LDR              R1, [R0]    ;    R1 = RunPt
   30 0000000A F8C1 D000       STR              SP, [R1]    ; 5) Save SP into T
                                                            CB
   31 0000000E         ;LDR R1, [R1,#4]      ; 6) R1 = RunPt->next
   32 0000000E         ;STR R1, [R0]      ;    RuntPt = R1
   33 0000000E B501            PUSH             {R0,LR}     ; Push LR because t
                                                            he following BL cal
                                                            l will use that reg
                                                            ister (don't want t
                                                            o kill the 0xFFFFFF
                                                            F9 that's there for
                                                             ISR), push R0 to k
                                                            eep stack push/pops



ARM Macro Assembler    Page 2 


                                                             even
   34 00000010 F7FF FFFE       BL               Scheduler   ; Call external C f
                                                            unction, RunPt = Ru
                                                            nPt->next
   35 00000014 E8BD 4001       POP              {R0,LR}     ; Pop LR (restore 0
                                                            xFFFFFFF9 so ISR ca
                                                            n properly finish),
                                                             pop R0 to keep sta
                                                            ck push/pops even
   36 00000018 6801            LDR              R1, [R0]    ; Load new value of
                                                             RunPtr to R1 (new 
                                                            thread) (R1 now poi
                                                            nts to new thread)
   37 0000001A F8D1 D000       LDR              SP, [R1]    ; 7) new thread SP;
                                                             SP = RuntPt->sp
   38 0000001E E8BD 0FF0       POP              {R4-R11}    ; 8) Restore regs R
                                                            4-R11
   39 00000022 B662            CPSIE            I           ; 9) tasks run with
                                                             interrupts enabled
                                                            
   40 00000024 4770            BX               LR          ; 10) restore R0-R3
                                                            ,R12,LR,PC,PSR
   41 00000026         
   42 00000026         StartOS
   43 00000026 4807            LDR              R0, =RunPt  ; Load address of R
                                                            unPt into R0
   44 00000028 6802            LDR              R2, [R0]    ; Load value at R0 
                                                            to R2, R2 now equal
                                                            s address that RunP
                                                            t was pointing to. 
                                                            In this case that w
                                                            ould be the stack p
                                                            ointer of the first
                                                             TCB.
   45 0000002A F8D2 D000       LDR              SP, [R2]    ; System Stack Poin
                                                            ter now points to s
                                                            tack of first TCB
   46 0000002E E8BD 0FF0       POP              {R4-R11}    ; Restore registers
                                                             R4-R11 from stack
   47 00000032 BC0F            POP              {R0-R3}     ; Restore registers
                                                             R0-R3 from stack
   48 00000034 F85D CB04       POP              {R12}       ; Restore R12 from 
                                                            stack
   49 00000038 B001            ADD              SP,SP,#4    ; Skip over LR from
                                                             initial stack, not
                                                             relevant to initia
                                                            l thread run
   50 0000003A F85D EB04       POP              {LR}        ; Pop what used to 
                                                            be PC into LR, PC v
                                                            alue is start of th
                                                            read program
   51 0000003E B001            ADD              SP,SP,#4    ; Skip over PSR (Pr
                                                            ocess Status Regist
                                                            er), process never 
                                                            ran, so PSR is of n
                                                            o significance
   52 00000040 B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            



ARM Macro Assembler    Page 3 


   53 00000042 4770            BX               LR          ; start first threa
                                                            d
   54 00000044         
   55 00000044                 ALIGN
   56 00000044                 END
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4 --apcs=interw
ork --depend=.\objects\osasm.d -o.\objects\osasm.o -I.\RTE\_Target -I"C:\Users\
Mike D\AppData\Local\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include" -I"C:\Users\
Mike D\AppData\Local\Arm\Packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123" --pr
edefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 535" --predefine="_
RTE_ SETA 1" --predefine="TM4C123GH6PM SETA 1" --predefine="_RTE_ SETA 1" --lis
t=.\listings\osasm.lst osasm.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 10 in file osasm.s
   Uses
      None
Comment: .text unused
StartOS 00000026

Symbol: StartOS
   Definitions
      At line 42 in file osasm.s
   Uses
      At line 16 in file osasm.s
Comment: StartOS used once
SysTick_Handler 00000000

Symbol: SysTick_Handler
   Definitions
      At line 25 in file osasm.s
   Uses
      At line 17 in file osasm.s
Comment: SysTick_Handler used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

RunPt 00000000

Symbol: RunPt
   Definitions
      At line 15 in file osasm.s
   Uses
      At line 28 in file osasm.s
      At line 43 in file osasm.s

Scheduler 00000000

Symbol: Scheduler
   Definitions
      At line 18 in file osasm.s
   Uses
      At line 34 in file osasm.s
Comment: Scheduler used once
2 symbols
341 symbols in table
