{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-379,-161",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port pcie1_mgt -pg 1 -lvl 3 -x 750 -y 60 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace inst axi_clock_converter -pg 1 -lvl 1 -x 200 -y 180 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir m_axi_aclk right -pinY m_axi_aclk 20R -pinDir m_axi_aresetn right -pinY m_axi_aresetn 60R
preplace inst pcie_bridge -pg 1 -lvl 2 -x 560 -y 60 -swap {32 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 0 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 63 65 62 60 61 57 59 64 58 66 67 68 69} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 120L -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir pcie_mgt right -pinY pcie_mgt 0R -pinDir sys_clk left -pinY sys_clk 300L -pinDir sys_clk_gt left -pinY sys_clk_gt 320L -pinDir sys_rst_n left -pinY sys_rst_n 240L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 20R -pinDir user_lnk_up right -pinY user_lnk_up 40R -pinDir axi_aclk left -pinY axi_aclk 140L -pinDir axi_aresetn left -pinY axi_aresetn 180L -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 60R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 160L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 80R -pinDir msi_enable right -pinY msi_enable 100R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 120R -pinDir interrupt_out right -pinY interrupt_out 140R
preplace inst util_ds_buf -pg 1 -lvl 1 -x 200 -y 360 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst axi4_lite_plug -pg 1 -lvl 1 -x 200 -y 60 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk right -pinY clk 20R
preplace netloc one_dout 1 0 2 NJ 300 NJ
preplace netloc pcie_bridge_axi_aclk 1 0 1 NJ 200
preplace netloc pcie_bridge_axi_aclk1 1 1 1 380 80n
preplace netloc pcie_bridge_axi_aresetn 1 1 1 N 240
preplace netloc resetn_in_1 1 0 1 NJ 220
preplace netloc util_ds_buf_IBUF_DS_ODIV2 1 1 1 N 360
preplace netloc util_ds_buf_IBUF_OUT 1 1 1 N 380
preplace netloc Conn1 1 0 1 NJ 360
preplace netloc axi4_lite_plug_AXI 1 1 1 N 60
preplace netloc axi_clock_converter_M_AXI 1 1 1 N 180
preplace netloc axi_crossbar_0_M00_AXI 1 0 1 NJ 180
preplace netloc pcie_bridge_pcie_mgt 1 2 1 N 60
levelinfo -pg 1 0 200 560 750
pagesize -pg 1 -db -bbox -sgen -130 0 880 440
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-376,-138",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port S_AXI_LITE -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port pcie1_mgt -pg 1 -lvl 3 -x 700 -y 130 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 3 -x 700 -y 190 -defaultsOSRD
preplace port port-id_sys_clk1 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_sys_clk_gt -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace inst axi_clock_converter -pg 1 -lvl 1 -x 190 -y 90 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 510 -y 220 -defaultsOSRD
preplace netloc one_dout 1 0 2 NJ 250 NJ
preplace netloc pcie_bridge_axi_aclk 1 0 1 NJ 70
preplace netloc pcie_bridge_axi_aclk1 1 0 3 20 380 NJ 380 680
preplace netloc pcie_bridge_axi_aresetn 1 0 3 30 370 NJ 370 670
preplace netloc resetn_in_1 1 0 1 NJ 90
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 0 2 NJ 210 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 0 2 NJ 230 NJ
preplace netloc axi4_lite_plug_0_AXI 1 0 2 NJ 190 NJ
preplace netloc axi_clock_converter_M_AXI 1 1 1 350 90n
preplace netloc axi_crossbar_0_M00_AXI 1 0 1 NJ 50
preplace netloc pcie_bridge_pcie_mgt 1 2 1 NJ 130
levelinfo -pg 1 0 190 510 700
pagesize -pg 1 -db -bbox -sgen -120 0 820 390
"
}
0
