xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../SSP/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../SSP/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
