abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 416993950
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit result/c5315_1_0_2443_47.5.blif
time = 9276208 us
--------------- round 2 ---------------
seed = 2183531645
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit result/c5315_2_0_2432_47.5.blif
time = 17713147 us
--------------- round 3 ---------------
seed = 3345388266
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit result/c5315_3_0_2429_47.5.blif
time = 26046889 us
--------------- round 4 ---------------
seed = 1854462191
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit result/c5315_4_0_2426_47.5.blif
time = 34364443 us
--------------- round 5 ---------------
seed = 4055152874
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit result/c5315_5_0_2424_47.5.blif
time = 42674525 us
--------------- round 6 ---------------
seed = 430643414
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit result/c5315_6_0_2421_47.5.blif
time = 50984882 us
--------------- round 7 ---------------
seed = 1643847459
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 957
output circuit result/c5315_7_0_2419_47.5.blif
time = 59306319 us
--------------- round 8 ---------------
seed = 3586760647
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit result/c5315_8_0_2417_47.5.blif
time = 67666331 us
--------------- round 9 ---------------
seed = 3195467323
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit result/c5315_9_0_2415_47.5.blif
time = 75962482 us
--------------- round 10 ---------------
seed = 771013925
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit result/c5315_10_0_2413_47.5.blif
time = 84255566 us
--------------- round 11 ---------------
seed = 3617051669
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2412
delay = 47.5
#gates = 955
output circuit result/c5315_11_0_2412_47.5.blif
time = 92564849 us
--------------- round 12 ---------------
seed = 1577301268
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2410
delay = 47.5
#gates = 954
output circuit result/c5315_12_0_2410_47.5.blif
time = 100870489 us
--------------- round 13 ---------------
seed = 3830749955
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2408
delay = 47.5
#gates = 953
output circuit result/c5315_13_0_2408_47.5.blif
time = 109118687 us
--------------- round 14 ---------------
seed = 3800091351
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2406
delay = 47.5
#gates = 952
output circuit result/c5315_14_0_2406_47.5.blif
time = 117403418 us
--------------- round 15 ---------------
seed = 1698207387
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2404
delay = 47.5
#gates = 951
output circuit result/c5315_15_0_2404_47.5.blif
time = 125663752 us
--------------- round 16 ---------------
seed = 2389793912
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 950
output circuit result/c5315_16_0_2402_47.5.blif
time = 133906672 us
--------------- round 17 ---------------
seed = 4087953352
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 949
output circuit result/c5315_17_0_2400_47.5.blif
time = 142132442 us
--------------- round 18 ---------------
seed = 4257046312
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit result/c5315_18_0_2399_47.5.blif
time = 150353155 us
--------------- round 19 ---------------
seed = 389617041
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2398
delay = 47.4
#gates = 948
output circuit result/c5315_19_0_2398_47.4.blif
time = 158508142 us
--------------- round 20 ---------------
seed = 1639042653
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2396
delay = 47.4
#gates = 947
output circuit result/c5315_20_0_2396_47.4.blif
time = 166670288 us
--------------- round 21 ---------------
seed = 892261978
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2394
delay = 47.4
#gates = 946
output circuit result/c5315_21_0_2394_47.4.blif
time = 174849519 us
--------------- round 22 ---------------
seed = 2013870931
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2392
delay = 47.4
#gates = 945
output circuit result/c5315_22_0_2392_47.4.blif
time = 183004956 us
--------------- round 23 ---------------
seed = 3481631080
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2390
delay = 47.4
#gates = 944
output circuit result/c5315_23_0_2390_47.4.blif
time = 191159439 us
--------------- round 24 ---------------
seed = 1145720447
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2388
delay = 47.4
#gates = 943
output circuit result/c5315_24_0_2388_47.4.blif
time = 199284402 us
--------------- round 25 ---------------
seed = 3717256288
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2386
delay = 47.4
#gates = 942
output circuit result/c5315_25_0_2386_47.4.blif
time = 207398881 us
--------------- round 26 ---------------
seed = 2736940898
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 941
output circuit result/c5315_26_0_2384_47.4.blif
time = 215475207 us
--------------- round 27 ---------------
seed = 2561358084
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit result/c5315_27_0_2383_47.4.blif
time = 223556443 us
--------------- round 28 ---------------
seed = 2731087687
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit result/c5315_28_0_2381_47.4.blif
time = 231631330 us
--------------- round 29 ---------------
seed = 1178009084
[112877] is replaced by [116403] with estimated error 0.00093
error = 0.00093
area = 2371
delay = 47.4
#gates = 935
output circuit result/c5315_29_0.00093_2371_47.4.blif
time = 239678098 us
--------------- round 30 ---------------
seed = 2595503531
[112894] is replaced by [116408] with estimated error 0.00172
error = 0.00172
area = 2362
delay = 47.4
#gates = 932
output circuit result/c5315_30_0.00172_2362_47.4.blif
time = 247698705 us
--------------- round 31 ---------------
seed = 3070192479
7703 is replaced by zero with estimated error 0.00419
error = 0.00419
area = 2351
delay = 47.4
#gates = 928
output circuit result/c5315_31_0.00419_2351_47.4.blif
time = 255614883 us
--------------- round 32 ---------------
seed = 1278604608
[112878] is replaced by [117801] with inverter with estimated error 0.00548
error = 0.00548
area = 2346
delay = 47.4
#gates = 927
output circuit result/c5315_32_0.00548_2346_47.4.blif
time = 263426228 us
--------------- round 33 ---------------
seed = 4034116450
7503 is replaced by zero with estimated error 0.00562
error = 0.00562
area = 2343
delay = 47.4
#gates = 926
output circuit result/c5315_33_0.00562_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 271222540 us
--------------- round 34 ---------------
seed = 3223952556
[116404] is replaced by zero with estimated error 0.00631
error = 0.00631
area = 2336
delay = 47.4
#gates = 923
output circuit result/c5315_34_0.00631_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 278961858 us
--------------- round 35 ---------------
seed = 3548842418
6641 is replaced by zero with estimated error 0.00652
error = 0.00652
area = 2335
delay = 47.4
#gates = 922
output circuit result/c5315_35_0.00652_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 286592717 us
--------------- round 36 ---------------
seed = 263052375
6648 is replaced by zero with estimated error 0.00661
error = 0.00661
area = 2334
delay = 47.4
#gates = 921
output circuit result/c5315_36_0.00661_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 294209676 us
--------------- round 37 ---------------
seed = 1774435696
7504 is replaced by zero with estimated error 0.00731
error = 0.00731
area = 2331
delay = 47.4
#gates = 920
output circuit result/c5315_37_0.00731_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 301859624 us
--------------- round 38 ---------------
seed = 3737618037
[116409] is replaced by zero with estimated error 0.00785
error = 0.00785
area = 2324
delay = 47.4
#gates = 917
output circuit result/c5315_38_0.00785_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 309434731 us
--------------- round 39 ---------------
seed = 3873182455
6646 is replaced by zero with estimated error 0.00796
error = 0.00796
area = 2323
delay = 47.4
#gates = 916
output circuit result/c5315_39_0.00796_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 316886142 us
--------------- round 40 ---------------
seed = 1937295748
6643 is replaced by zero with estimated error 0.00833
error = 0.00833
area = 2322
delay = 47.4
#gates = 915
output circuit result/c5315_40_0.00833_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 324328487 us
--------------- round 41 ---------------
seed = 1934605054
[116200] is replaced by [112799] with estimated error 0.01035
error = 0.01035
area = 2315
delay = 47.4
#gates = 913
output circuit result/c5315_41_0.01035_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 331805795 us
--------------- round 42 ---------------
seed = 2671917155
[117017] is replaced by [115618] with estimated error 0.01125
error = 0.01125
area = 2313
delay = 47.4
#gates = 912
output circuit result/c5315_42_0.01125_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 339245149 us
--------------- round 43 ---------------
seed = 1807784237
[115754] is replaced by [112774] with estimated error 0.01182
error = 0.01182
area = 2312
delay = 47.4
#gates = 911
output circuit result/c5315_43_0.01182_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 346677593 us
--------------- round 44 ---------------
seed = 3538402092
[115759] is replaced by [112774] with estimated error 0.01191
error = 0.01191
area = 2310
delay = 47.4
#gates = 910
output circuit result/c5315_44_0.01191_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 354092263 us
--------------- round 45 ---------------
seed = 277613740
[112870] is replaced by [116417] with estimated error 0.01399
error = 0.01399
area = 2306
delay = 47.4
#gates = 909
output circuit result/c5315_45_0.01399_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 361544252 us
--------------- round 46 ---------------
seed = 2487983970
[117021] is replaced by [116417] with estimated error 0.01501
error = 0.01501
area = 2304
delay = 47.4
#gates = 908
output circuit result/c5315_46_0.01501_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 368961465 us
--------------- round 47 ---------------
seed = 2949376432
[116642] is replaced by one with estimated error 0.01507
error = 0.01507
area = 2302
delay = 47.4
#gates = 907
output circuit result/c5315_47_0.01507_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 376349645 us
--------------- round 48 ---------------
seed = 3670456343
[116221] is replaced by [116366] with estimated error 0.04638
error = 0.04638
area = 2298
delay = 47.4
#gates = 905
output circuit result/c5315_48_0.04638_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 383707194 us
--------------- round 49 ---------------
seed = 1620997590
[113112] is replaced by [115724] with estimated error 0.04591
error = 0.04591
area = 2297
delay = 47.4
#gates = 904
output circuit result/c5315_49_0.04591_2297_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 390986184 us
--------------- round 50 ---------------
seed = 1906286853
[113117] is replaced by [90009] with inverter with estimated error 0.04739
error = 0.04739
area = 2275
delay = 47.4
#gates = 896
output circuit result/c5315_50_0.04739_2275_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 398241966 us
--------------- round 51 ---------------
seed = 341661487
[116605] is replaced by [90009] with estimated error 0.04674
error = 0.04674
area = 2274
delay = 47.4
#gates = 895
output circuit result/c5315_51_0.04674_2274_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 405409513 us
--------------- round 52 ---------------
seed = 4090197157
n1277 is replaced by [116289] with estimated error 0.04517
error = 0.04517
area = 2273
delay = 47.4
#gates = 894
output circuit result/c5315_52_0.04517_2273_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 412557035 us
--------------- round 53 ---------------
seed = 2682466780
[116248] is replaced by one with estimated error 0.04969
error = 0.04969
area = 2267
delay = 47.4
#gates = 891
output circuit result/c5315_53_0.04969_2267_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 419691569 us
--------------- round 54 ---------------
seed = 1400985512
[112832] is replaced by [112773] with estimated error 0.04845
error = 0.04845
area = 2265
delay = 47.4
#gates = 890
output circuit result/c5315_54_0.04845_2265_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 426809003 us
--------------- round 55 ---------------
seed = 3726479076
[116240] is replaced by [116022] with estimated error 0.04994
error = 0.04994
area = 2264
delay = 47.4
#gates = 889
output circuit result/c5315_55_0.04994_2264_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 433891407 us
--------------- round 56 ---------------
seed = 211467612
exceed error bound
