<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p767" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_767{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_767{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_767{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_767{left:70px;bottom:720px;letter-spacing:-0.09px;}
#t5_767{left:156px;bottom:720px;letter-spacing:-0.1px;}
#t6_767{left:70px;bottom:696px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#t7_767{left:225px;bottom:703px;}
#t8_767{left:240px;bottom:696px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t9_767{left:70px;bottom:679px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#ta_767{left:120px;bottom:686px;}
#tb_767{left:135px;bottom:679px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tc_767{left:461px;bottom:686px;}
#td_767{left:476px;bottom:679px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_767{left:70px;bottom:662px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_767{left:70px;bottom:638px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tg_767{left:70px;bottom:621px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#th_767{left:70px;bottom:604px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_767{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_767{left:70px;bottom:561px;}
#tk_767{left:96px;bottom:564px;letter-spacing:-0.19px;}
#tl_767{left:149px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_767{left:96px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tn_767{left:96px;bottom:531px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#to_767{left:70px;bottom:504px;}
#tp_767{left:96px;bottom:508px;letter-spacing:-0.19px;}
#tq_767{left:169px;bottom:508px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_767{left:96px;bottom:491px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_767{left:96px;bottom:474px;letter-spacing:-0.16px;}
#tt_767{left:70px;bottom:450px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_767{left:70px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_767{left:70px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_767{left:70px;bottom:392px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#tx_767{left:235px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#ty_767{left:330px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tz_767{left:75px;bottom:1063px;letter-spacing:-0.15px;}
#t10_767{left:156px;bottom:1063px;letter-spacing:-0.17px;word-spacing:0.08px;}
#t11_767{left:373px;bottom:1063px;letter-spacing:-0.12px;}
#t12_767{left:439px;bottom:1063px;letter-spacing:-0.12px;}
#t13_767{left:75px;bottom:1039px;letter-spacing:-0.16px;}
#t14_767{left:157px;bottom:1039px;letter-spacing:-0.15px;}
#t15_767{left:373px;bottom:1039px;letter-spacing:-0.12px;}
#t16_767{left:439px;bottom:1039px;letter-spacing:-0.11px;}
#t17_767{left:75px;bottom:1014px;letter-spacing:-0.11px;}
#t18_767{left:75px;bottom:998px;letter-spacing:-0.1px;}
#t19_767{left:156px;bottom:1014px;letter-spacing:-0.15px;}
#t1a_767{left:373px;bottom:1014px;letter-spacing:-0.12px;}
#t1b_767{left:439px;bottom:1014px;letter-spacing:-0.11px;}
#t1c_767{left:156px;bottom:990px;letter-spacing:-0.14px;}
#t1d_767{left:373px;bottom:990px;letter-spacing:-0.12px;}
#t1e_767{left:439px;bottom:990px;letter-spacing:-0.11px;}
#t1f_767{left:156px;bottom:965px;letter-spacing:-0.15px;}
#t1g_767{left:373px;bottom:965px;letter-spacing:-0.12px;}
#t1h_767{left:439px;bottom:965px;letter-spacing:-0.11px;}
#t1i_767{left:156px;bottom:941px;letter-spacing:-0.15px;}
#t1j_767{left:373px;bottom:941px;letter-spacing:-0.12px;}
#t1k_767{left:439px;bottom:941px;letter-spacing:-0.12px;}
#t1l_767{left:156px;bottom:917px;letter-spacing:-0.15px;}
#t1m_767{left:373px;bottom:917px;letter-spacing:-0.12px;}
#t1n_767{left:439px;bottom:917px;letter-spacing:-0.11px;}
#t1o_767{left:156px;bottom:892px;letter-spacing:-0.15px;}
#t1p_767{left:373px;bottom:892px;letter-spacing:-0.12px;}
#t1q_767{left:439px;bottom:892px;letter-spacing:-0.12px;}
#t1r_767{left:156px;bottom:868px;letter-spacing:-0.14px;}
#t1s_767{left:373px;bottom:868px;letter-spacing:-0.12px;}
#t1t_767{left:439px;bottom:868px;letter-spacing:-0.13px;}
#t1u_767{left:156px;bottom:843px;letter-spacing:-0.15px;}
#t1v_767{left:373px;bottom:843px;letter-spacing:-0.12px;}
#t1w_767{left:439px;bottom:843px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_767{left:156px;bottom:819px;letter-spacing:-0.15px;}
#t1y_767{left:373px;bottom:819px;letter-spacing:-0.12px;}
#t1z_767{left:439px;bottom:819px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_767{left:156px;bottom:794px;letter-spacing:-0.15px;}
#t21_767{left:373px;bottom:794px;letter-spacing:-0.13px;}
#t22_767{left:439px;bottom:794px;letter-spacing:-0.12px;}
#t23_767{left:156px;bottom:770px;letter-spacing:-0.13px;}
#t24_767{left:373px;bottom:770px;letter-spacing:-0.12px;}
#t25_767{left:439px;bottom:770px;letter-spacing:-0.14px;}

.s1_767{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_767{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_767{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_767{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_767{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_767{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_767{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_767{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_767{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sa_767{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts767" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg767Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg767" style="-webkit-user-select: none;"><object width="935" height="1210" data="767/767.svg" type="image/svg+xml" id="pdf767" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_767" class="t s1_767">Vol. 3B </span><span id="t2_767" class="t s1_767">20-53 </span>
<span id="t3_767" class="t s2_767">PERFORMANCE MONITORING </span>
<span id="t4_767" class="t s3_767">20.3.6.5 </span><span id="t5_767" class="t s3_767">Performance Monitoring and Intel® TSX </span>
<span id="t6_767" class="t s4_767">Chapter 16 of the Intel </span>
<span id="t7_767" class="t s5_767">® </span>
<span id="t8_767" class="t s4_767">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, describes the details </span>
<span id="t9_767" class="t s4_767">of Intel </span>
<span id="ta_767" class="t s5_767">® </span>
<span id="tb_767" class="t s4_767">Transactional Synchronization Extensions (Intel </span>
<span id="tc_767" class="t s5_767">® </span>
<span id="td_767" class="t s4_767">TSX). This section describes performance monitoring </span>
<span id="te_767" class="t s4_767">support for Intel TSX. </span>
<span id="tf_767" class="t s4_767">If a processor supports Intel TSX, the core PMU enhances its IA32_PERFEVTSELx MSR with two additional bit fields </span>
<span id="tg_767" class="t s4_767">for event filtering. Support for Intel TSX is indicated by either (a) CPUID.(EAX=7, ECX=0):RTM[bit 11]=1, or (b) if </span>
<span id="th_767" class="t s4_767">CPUID.07H.EBX.HLE [bit 4] = 1. The TSX-enhanced layout of IA32_PERFEVTSELx is shown in Figure 20-34. The </span>
<span id="ti_767" class="t s4_767">two additional bit fields are: </span>
<span id="tj_767" class="t s6_767">• </span><span id="tk_767" class="t s7_767">IN_TX </span><span id="tl_767" class="t s4_767">(bit 32): When set, the counter will only include counts that occurred inside a transactional region, </span>
<span id="tm_767" class="t s4_767">regardless of whether that region was aborted or committed. This bit may only be set if the processor supports </span>
<span id="tn_767" class="t s4_767">HLE or RTM. </span>
<span id="to_767" class="t s6_767">• </span><span id="tp_767" class="t s7_767">IN_TXCP </span><span id="tq_767" class="t s4_767">(bit 33): When set, the counter will not include counts that occurred inside of an aborted transac- </span>
<span id="tr_767" class="t s4_767">tional region. This bit may only be set if the processor supports HLE or RTM. This bit may only be set for </span>
<span id="ts_767" class="t s4_767">IA32_PERFEVTSEL2. </span>
<span id="tt_767" class="t s4_767">When the IA32_PERFEVTSELx MSR is programmed with both IN_TX=0 and IN_TXCP=0 on a processor that </span>
<span id="tu_767" class="t s4_767">supports Intel TSX, the result in a counter may include detectable conditions associated with a transaction code </span>
<span id="tv_767" class="t s4_767">region for its aborted execution (if any) and completed execution. </span>
<span id="tw_767" class="t s4_767">In the initial implementation, software may need to take pre-caution when using the IN_TXCP bit. See Table 2-29. </span>
<span id="tx_767" class="t s8_767">Table 20-30. </span><span id="ty_767" class="t s8_767">MSR_OFFCORE_RSP_x Supplier Info Field Definition </span>
<span id="tz_767" class="t s9_767">Subtype </span><span id="t10_767" class="t s9_767">Bit Name </span><span id="t11_767" class="t s9_767">Offset </span><span id="t12_767" class="t s9_767">Description </span>
<span id="t13_767" class="t sa_767">Common </span><span id="t14_767" class="t sa_767">Any </span><span id="t15_767" class="t sa_767">16 </span><span id="t16_767" class="t sa_767">Catch all value for any response types. </span>
<span id="t17_767" class="t sa_767">Supplier </span>
<span id="t18_767" class="t sa_767">Info </span>
<span id="t19_767" class="t sa_767">NO_SUPP </span><span id="t1a_767" class="t sa_767">17 </span><span id="t1b_767" class="t sa_767">No Supplier Information available. </span>
<span id="t1c_767" class="t sa_767">L3_HITM </span><span id="t1d_767" class="t sa_767">18 </span><span id="t1e_767" class="t sa_767">M-state initial lookup stat in L3. </span>
<span id="t1f_767" class="t sa_767">L3_HITE </span><span id="t1g_767" class="t sa_767">19 </span><span id="t1h_767" class="t sa_767">E-state </span>
<span id="t1i_767" class="t sa_767">L3_HITS </span><span id="t1j_767" class="t sa_767">20 </span><span id="t1k_767" class="t sa_767">S-state </span>
<span id="t1l_767" class="t sa_767">L3_HITF </span><span id="t1m_767" class="t sa_767">21 </span><span id="t1n_767" class="t sa_767">F-state </span>
<span id="t1o_767" class="t sa_767">LOCAL </span><span id="t1p_767" class="t sa_767">22 </span><span id="t1q_767" class="t sa_767">Local DRAM Controller. </span>
<span id="t1r_767" class="t sa_767">Reserved </span><span id="t1s_767" class="t sa_767">26:23 </span><span id="t1t_767" class="t sa_767">Reserved </span>
<span id="t1u_767" class="t sa_767">L3_MISS_REMOTE_HOP0 </span><span id="t1v_767" class="t sa_767">27 </span><span id="t1w_767" class="t sa_767">Hop 0 Remote supplier. </span>
<span id="t1x_767" class="t sa_767">L3_MISS_REMOTE_HOP1 </span><span id="t1y_767" class="t sa_767">28 </span><span id="t1z_767" class="t sa_767">Hop 1 Remote supplier. </span>
<span id="t20_767" class="t sa_767">L3_MISS_REMOTE_HOP2P </span><span id="t21_767" class="t sa_767">29 </span><span id="t22_767" class="t sa_767">Hop 2 or more Remote supplier. </span>
<span id="t23_767" class="t sa_767">Reserved </span><span id="t24_767" class="t sa_767">30 </span><span id="t25_767" class="t sa_767">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
