module top
#(parameter param223 = ({({((8'hac) ? (8'h9f) : (8'hbe))} ~^ (~((7'h40) || (8'ha2))))} ? ({(^((8'hac) ? (8'hae) : (8'hbb)))} ? ({(~^(8'hac))} ~^ (~&((8'hb2) >> (8'hb6)))) : (~{{(8'h9c)}, ((7'h40) ? (8'ha7) : (8'hb6))})) : (~&(&({(8'hb2)} & ((8'hbd) ^ (8'hb3)))))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h31d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire4;
  input wire [(5'h12):(1'h0)] wire3;
  input wire signed [(5'h11):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire222;
  wire [(3'h6):(1'h0)] wire221;
  wire [(4'hc):(1'h0)] wire220;
  wire signed [(3'h7):(1'h0)] wire216;
  wire signed [(2'h3):(1'h0)] wire215;
  wire signed [(3'h4):(1'h0)] wire214;
  wire signed [(5'h13):(1'h0)] wire213;
  wire [(4'he):(1'h0)] wire212;
  wire signed [(4'hc):(1'h0)] wire200;
  wire [(4'ha):(1'h0)] wire199;
  wire [(4'hf):(1'h0)] wire182;
  wire signed [(4'h8):(1'h0)] wire181;
  wire signed [(5'h12):(1'h0)] wire180;
  wire signed [(3'h5):(1'h0)] wire179;
  wire signed [(3'h5):(1'h0)] wire178;
  wire signed [(2'h3):(1'h0)] wire151;
  wire signed [(5'h13):(1'h0)] wire5;
  reg signed [(5'h15):(1'h0)] reg219 = (1'h0);
  reg [(5'h14):(1'h0)] reg218 = (1'h0);
  reg [(4'hf):(1'h0)] reg217 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg211 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg210 = (1'h0);
  reg [(5'h13):(1'h0)] reg209 = (1'h0);
  reg [(4'hc):(1'h0)] reg208 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg207 = (1'h0);
  reg [(3'h4):(1'h0)] reg206 = (1'h0);
  reg [(5'h14):(1'h0)] reg205 = (1'h0);
  reg [(4'he):(1'h0)] reg204 = (1'h0);
  reg [(5'h12):(1'h0)] reg203 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg202 = (1'h0);
  reg [(4'hf):(1'h0)] reg201 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg198 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg197 = (1'h0);
  reg [(4'hb):(1'h0)] reg196 = (1'h0);
  reg [(4'hf):(1'h0)] reg195 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg194 = (1'h0);
  reg [(4'h8):(1'h0)] reg193 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg192 = (1'h0);
  reg [(4'h9):(1'h0)] reg191 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg190 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg189 = (1'h0);
  reg [(4'h8):(1'h0)] reg188 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg187 = (1'h0);
  reg [(4'h8):(1'h0)] reg186 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg185 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg184 = (1'h0);
  reg [(4'hc):(1'h0)] reg183 = (1'h0);
  reg [(2'h2):(1'h0)] reg177 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg176 = (1'h0);
  reg [(3'h7):(1'h0)] reg175 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg174 = (1'h0);
  reg [(4'ha):(1'h0)] reg173 = (1'h0);
  reg [(5'h13):(1'h0)] reg172 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg171 = (1'h0);
  reg [(4'hf):(1'h0)] reg170 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg169 = (1'h0);
  reg [(2'h2):(1'h0)] reg168 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg167 = (1'h0);
  reg [(3'h6):(1'h0)] reg166 = (1'h0);
  reg [(4'hf):(1'h0)] reg165 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg164 = (1'h0);
  reg [(4'ha):(1'h0)] reg163 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg162 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg161 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg160 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg159 = (1'h0);
  reg [(4'hb):(1'h0)] reg158 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg157 = (1'h0);
  reg [(2'h3):(1'h0)] reg156 = (1'h0);
  reg [(2'h2):(1'h0)] reg155 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg154 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg153 = (1'h0);
  assign y = {wire222,
                 wire221,
                 wire220,
                 wire216,
                 wire215,
                 wire214,
                 wire213,
                 wire212,
                 wire200,
                 wire199,
                 wire182,
                 wire181,
                 wire180,
                 wire179,
                 wire178,
                 wire151,
                 wire5,
                 reg219,
                 reg218,
                 reg217,
                 reg211,
                 reg210,
                 reg209,
                 reg208,
                 reg207,
                 reg206,
                 reg205,
                 reg204,
                 reg203,
                 reg202,
                 reg201,
                 reg198,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 (1'h0)};
  assign wire5 = wire4[(3'h5):(2'h2)];
  module6 #() modinst152 (wire151, clk, wire0, wire5, wire2, wire3);
  always
    @(posedge clk) begin
      if ((8'hbb))
        begin
          reg153 <= (($unsigned(wire1) > wire4) ?
              ($signed(((wire151 >>> (8'hb2)) ?
                      (wire5 ? wire1 : wire0) : wire2[(4'h9):(3'h6)])) ?
                  ($unsigned((+wire0)) + {$unsigned(wire4)}) : wire151) : wire5[(4'hd):(4'hc)]);
          if ((-($signed($unsigned((&wire3))) ?
              $unsigned($unsigned($unsigned(wire0))) : (~|$unsigned($signed(wire5))))))
            begin
              reg154 <= wire1;
              reg155 <= $unsigned($unsigned((&{(wire0 ? (8'hae) : reg153)})));
            end
          else
            begin
              reg154 <= wire3[(3'h6):(3'h4)];
              reg155 <= wire4[(3'h4):(2'h2)];
              reg156 <= (wire1[(4'hd):(2'h2)] * reg155);
              reg157 <= ($unsigned((wire1 | wire4)) ?
                  (($signed((~|wire151)) > reg156[(2'h3):(1'h1)]) ?
                      ($signed($signed(wire0)) ?
                          wire5[(4'h8):(1'h0)] : {(-(7'h44)),
                              $unsigned(wire3)}) : wire4[(3'h6):(1'h1)]) : wire3[(4'hf):(3'h7)]);
              reg158 <= ($signed($unsigned((wire0 <= (8'ha5)))) - (&$unsigned((wire5 >> wire1[(4'hc):(2'h2)]))));
            end
        end
      else
        begin
          reg153 <= reg155[(2'h2):(1'h0)];
          reg154 <= $signed((+(8'hb0)));
        end
      if ($unsigned(reg158[(3'h5):(3'h5)]))
        begin
          if ($unsigned(reg157[(3'h7):(2'h3)]))
            begin
              reg159 <= (wire3 <<< ((!(-$unsigned(reg156))) & (reg158[(3'h6):(2'h2)] ?
                  ((^wire1) ? $signed(reg153) : $unsigned(wire5)) : (~^{wire0,
                      reg157}))));
              reg160 <= wire4[(3'h6):(1'h1)];
              reg161 <= (reg156[(1'h1):(1'h0)] ?
                  {$unsigned($unsigned(wire3[(4'ha):(4'h8)])),
                      (($unsigned(wire4) ?
                          $unsigned(reg155) : $signed((8'ha4))) >= (~^(+wire3)))} : $signed($signed($signed($unsigned(reg153)))));
              reg162 <= reg157[(4'h8):(3'h7)];
              reg163 <= ((~&{wire0, reg160}) ?
                  $signed($signed(reg161)) : reg160[(4'h8):(4'h8)]);
            end
          else
            begin
              reg159 <= (reg157 ?
                  $unsigned($signed(reg157)) : reg157[(1'h1):(1'h0)]);
              reg160 <= wire4[(1'h0):(1'h0)];
            end
          reg164 <= wire2[(3'h6):(3'h5)];
          reg165 <= wire4;
          reg166 <= ((+wire3[(3'h5):(1'h1)]) - wire0[(3'h4):(3'h4)]);
          reg167 <= ($signed(reg158) * (~|(($unsigned(reg158) - ((8'hb4) ?
              reg166 : reg160)) == ({reg163} ?
              $signed(reg161) : $signed(wire5)))));
        end
      else
        begin
          reg159 <= (($signed($unsigned((wire2 ?
                  reg163 : reg160))) | $signed({$unsigned(reg159)})) ?
              reg160[(4'he):(1'h1)] : reg163[(4'h9):(2'h3)]);
          if ((~|reg157))
            begin
              reg160 <= $unsigned((($signed($signed((8'haf))) > ((wire5 ?
                      reg165 : reg157) && (reg159 ? reg166 : reg164))) ?
                  (^~((reg166 ?
                      wire2 : (8'ha8)) << reg154[(3'h7):(3'h6)])) : (^(!wire1[(1'h0):(1'h0)]))));
              reg161 <= $signed(((!{(reg160 > reg156), (+wire151)}) ?
                  $unsigned($signed((wire1 ? reg165 : reg162))) : (({reg158,
                      reg156} ^~ $unsigned(reg163)) ^~ $unsigned((reg158 ?
                      reg159 : wire151)))));
            end
          else
            begin
              reg160 <= (-$signed($signed($signed((reg154 << (8'ha9))))));
              reg161 <= {wire0[(5'h12):(4'h8)]};
              reg162 <= (reg159[(3'h5):(2'h2)] ? reg165 : {$signed(reg167)});
              reg163 <= wire1;
              reg164 <= $unsigned((($signed(((8'hbe) != (8'hab))) <<< ((wire5 ?
                      reg166 : wire4) ?
                  reg161 : $unsigned(reg167))) ~^ reg153));
            end
          reg165 <= wire3[(2'h2):(1'h1)];
          reg166 <= $unsigned(reg160);
        end
      if ((~{reg155, reg163[(1'h0):(1'h0)]}))
        begin
          reg168 <= (~^($unsigned($unsigned((wire4 ? reg165 : reg155))) ?
              (-(((7'h44) ?
                  wire151 : reg163) & reg167[(1'h1):(1'h0)])) : (+(^~reg160[(4'hf):(4'h8)]))));
          reg169 <= reg162;
          reg170 <= (~&(((-(reg153 < (8'hb1))) == $unsigned(reg156[(2'h3):(1'h1)])) ?
              ($signed(reg169[(2'h3):(1'h1)]) && (~^$unsigned(wire3))) : reg162[(2'h3):(2'h2)]));
        end
      else
        begin
          if (wire3[(2'h2):(1'h1)])
            begin
              reg168 <= $unsigned({{$unsigned((reg163 - reg162)),
                      ((wire4 ? reg159 : reg162) <<< reg156[(1'h0):(1'h0)])},
                  reg165});
              reg169 <= wire0;
              reg170 <= (wire2 >> {(|{reg161[(2'h3):(2'h3)]}), reg168});
            end
          else
            begin
              reg168 <= reg153[(2'h2):(1'h1)];
              reg169 <= ({wire3,
                      (reg160[(3'h4):(3'h4)] ?
                          ((reg157 ^~ reg167) ^ reg153) : (&(reg154 & reg160)))} ?
                  ($unsigned((((8'hb8) ?
                          reg159 : reg170) | (reg159 << (8'ha3)))) ?
                      reg161[(1'h0):(1'h0)] : $signed({reg157[(1'h0):(1'h0)]})) : $signed(reg155[(1'h1):(1'h0)]));
              reg170 <= (-$unsigned($unsigned(wire4[(1'h1):(1'h1)])));
            end
          reg171 <= reg162[(2'h2):(2'h2)];
          if ((~(((8'ha9) ?
              wire1[(3'h5):(2'h3)] : $unsigned($signed(reg157))) ^ $signed($signed({reg156,
              reg157})))))
            begin
              reg172 <= (|$unsigned($unsigned($unsigned($signed((8'hb1))))));
              reg173 <= (({($unsigned((8'had)) ?
                      (+wire2) : reg158[(3'h4):(1'h0)])} == reg153) >= $unsigned(reg160));
              reg174 <= $signed(wire2);
            end
          else
            begin
              reg172 <= ((wire4[(1'h1):(1'h0)] ?
                      (~&$signed((~|reg159))) : (reg156[(1'h0):(1'h0)] <= $unsigned(reg156))) ?
                  ((((reg170 || wire5) ? (reg161 || wire0) : (~^reg158)) ?
                      {(8'ha5),
                          ((8'hb3) + reg159)} : reg162) != $unsigned(reg162)) : reg155);
              reg173 <= $signed((~$unsigned($unsigned($unsigned((8'ha6))))));
              reg174 <= reg167;
              reg175 <= wire2[(4'hb):(4'ha)];
            end
          reg176 <= {$unsigned(wire1)};
          reg177 <= wire5;
        end
    end
  assign wire178 = reg154[(4'h9):(4'h8)];
  assign wire179 = reg153[(1'h0):(1'h0)];
  assign wire180 = ({$unsigned($unsigned((&(8'ha0))))} ?
                       ($signed($signed({reg165})) << wire5[(5'h11):(4'he)]) : $signed(({$signed(reg172),
                           $signed(wire5)} <= reg171[(4'hd):(3'h5)])));
  assign wire181 = wire178[(2'h2):(2'h2)];
  assign wire182 = ((reg176[(4'h9):(3'h7)] ?
                           $signed($signed((|reg160))) : (~&{reg169[(4'hd):(4'hc)],
                               (reg163 ? reg165 : reg167)})) ?
                       (reg173[(3'h5):(2'h2)] * (|((8'hb4) ?
                           $unsigned(wire180) : $signed(reg156)))) : $signed(($unsigned(reg156) | $unsigned($unsigned(wire178)))));
  always
    @(posedge clk) begin
      reg183 <= (~|$signed($unsigned({{wire151, reg154}})));
      reg184 <= ((~&(|$unsigned((wire181 != (8'haf))))) * wire178);
      if ({reg163[(3'h7):(3'h4)],
          $unsigned((((reg174 ? reg167 : wire181) ?
                  (|(8'hb8)) : (reg167 ? reg155 : wire2)) ?
              ((~reg154) ? reg159 : reg183) : $signed({reg174})))})
        begin
          if (reg162[(2'h3):(2'h2)])
            begin
              reg185 <= (reg159[(3'h6):(2'h3)] <= reg166[(2'h3):(1'h1)]);
              reg186 <= (reg162 ?
                  (+{{reg183}, (+$unsigned((8'hbf)))}) : wire182);
            end
          else
            begin
              reg185 <= ((reg159[(3'h4):(2'h2)] ~^ ((reg170[(4'h9):(4'h9)] ~^ (reg167 ?
                      reg176 : (8'hb9))) ?
                  (wire151 ?
                      reg186[(3'h6):(3'h4)] : (reg185 || (8'haa))) : (^$unsigned(reg175)))) - $unsigned((~($unsigned(reg161) ?
                  {reg159, (8'hbe)} : $unsigned(reg168)))));
              reg186 <= (8'h9d);
              reg187 <= (~&(^(($unsigned(reg167) ? wire0 : (wire0 ^ wire3)) ?
                  wire4[(2'h2):(1'h1)] : (~(wire181 & reg186)))));
              reg188 <= reg164;
            end
        end
      else
        begin
          reg185 <= {$unsigned(wire5[(4'hb):(1'h1)])};
          if ((|($signed((&(~reg167))) ?
              $signed(($signed(reg165) ?
                  (8'haa) : $unsigned(wire1))) : ({(wire0 == wire0)} <<< {$unsigned(wire182),
                  ((7'h40) ^~ reg159)}))))
            begin
              reg186 <= $signed($signed((!$signed($unsigned(reg168)))));
              reg187 <= $signed($unsigned(reg175[(3'h5):(3'h4)]));
            end
          else
            begin
              reg186 <= ($signed(reg168) ?
                  ({reg175[(1'h0):(1'h0)], wire2[(1'h1):(1'h1)]} ?
                      $unsigned(reg177) : reg166) : (7'h42));
              reg187 <= $signed(($signed($signed((reg172 ?
                  reg184 : reg185))) - $unsigned($signed(wire180[(4'hd):(3'h5)]))));
              reg188 <= reg165[(2'h3):(2'h2)];
              reg189 <= ((-{reg158, reg187[(4'he):(3'h7)]}) ?
                  ($unsigned($signed((reg154 <= reg161))) != (7'h43)) : wire179[(1'h1):(1'h0)]);
              reg190 <= ($unsigned({(|reg172),
                  (~^{reg160})}) ^ wire181[(1'h1):(1'h1)]);
            end
          if ($signed((!(|$signed((~^reg153))))))
            begin
              reg191 <= $signed($unsigned($unsigned(((wire178 & wire2) ?
                  reg184[(5'h11):(4'h8)] : (reg156 ? reg170 : reg162)))));
            end
          else
            begin
              reg191 <= (^~(!(8'hb9)));
              reg192 <= (((|(~^$signed(reg184))) ?
                      $unsigned((8'ha7)) : wire180) ?
                  reg165[(4'hd):(4'hb)] : $signed((~&wire179)));
              reg193 <= ($unsigned($signed({(reg183 >= reg166),
                      ((8'ha2) ? wire180 : wire179)})) ?
                  $unsigned(reg157) : reg166);
              reg194 <= ((&reg166) ? $signed(reg157) : wire179[(2'h3):(2'h3)]);
            end
          if (({(($unsigned(wire180) ? (wire178 ? reg187 : reg173) : {reg172}) ?
                  (~$unsigned(reg169)) : $unsigned(reg193[(2'h2):(1'h0)])),
              {(-(reg166 ? (8'hab) : reg164)),
                  reg193[(3'h6):(2'h3)]}} == (~{reg177, wire178})))
            begin
              reg195 <= {(^reg192[(1'h1):(1'h1)])};
              reg196 <= $signed(reg171[(4'h8):(1'h1)]);
            end
          else
            begin
              reg195 <= {$unsigned({({(8'ha8)} ?
                          (reg184 ? (8'hb3) : reg153) : $signed(wire182))}),
                  (reg185[(5'h10):(4'h8)] - reg192)};
              reg196 <= ($signed(reg188) + (reg167 ^~ $signed(((+(8'ha8)) ^~ ((8'ha2) ?
                  wire179 : reg153)))));
              reg197 <= (~|({$unsigned(((8'hb9) && (8'hae)))} ?
                  wire5 : ($unsigned((!reg188)) ?
                      $signed({reg192,
                          wire182}) : $signed(reg186[(3'h5):(2'h2)]))));
            end
        end
      reg198 <= {reg176[(3'h5):(3'h5)]};
    end
  assign wire199 = ((&$signed((&wire179[(1'h0):(1'h0)]))) < ((!$signed((~reg174))) ?
                       $unsigned((^(wire2 ~^ wire0))) : reg162));
  assign wire200 = $signed($signed((~^($signed(wire180) ?
                       (^~reg153) : reg185))));
  always
    @(posedge clk) begin
      if (wire181[(3'h5):(1'h1)])
        begin
          reg201 <= (8'hb4);
          reg202 <= (^~reg190);
          reg203 <= {(reg175 == ((~&$unsigned((8'hbc))) ?
                  $signed({reg169}) : (wire2[(1'h0):(1'h0)] ^~ {wire179,
                      reg164}))),
              (~|$unsigned($unsigned($unsigned(wire2))))};
          reg204 <= ((&wire4) ?
              (|$unsigned(((wire179 ? wire2 : (8'ha7)) ?
                  $unsigned(reg192) : $unsigned(reg153)))) : (!($unsigned((wire179 + reg170)) ?
                  (~&(reg155 ^ reg164)) : ($unsigned((8'h9c)) >= (^wire2)))));
          reg205 <= ((-$unsigned(reg172[(3'h7):(3'h4)])) ?
              wire182 : (~^({wire5} * (-{reg177, reg174}))));
        end
      else
        begin
          reg201 <= {(|(+(reg202[(3'h7):(1'h1)] ?
                  reg172 : ((8'ha1) >= reg166)))),
              ($unsigned(reg190[(5'h12):(4'hf)]) ?
                  (~wire4[(3'h4):(2'h2)]) : reg174)};
          if ($signed($signed((8'hb7))))
            begin
              reg202 <= wire3[(3'h4):(2'h3)];
            end
          else
            begin
              reg202 <= ($signed(($unsigned($unsigned(reg185)) ?
                      {$unsigned(reg185)} : $signed($signed(wire1)))) ?
                  $unsigned($signed(reg192)) : reg189[(3'h4):(1'h1)]);
            end
          if ($signed($unsigned(wire4)))
            begin
              reg203 <= reg187[(4'hc):(4'ha)];
              reg204 <= ((^$signed(reg192)) ?
                  ((+$unsigned((wire0 ^~ reg174))) << $signed($unsigned(reg197[(3'h4):(1'h0)]))) : reg183);
              reg205 <= (!{($unsigned((reg196 | reg201)) ?
                      (^~reg195[(4'hb):(1'h1)]) : $unsigned($unsigned(wire181)))});
              reg206 <= {reg192[(3'h4):(2'h3)]};
              reg207 <= reg160;
            end
          else
            begin
              reg203 <= wire1[(4'ha):(3'h7)];
              reg204 <= wire0;
              reg205 <= ((((&$unsigned(reg166)) | (^(reg185 * reg172))) ?
                      (({reg198} != reg157) ?
                          (-reg196[(3'h6):(2'h2)]) : (~^$unsigned(reg191))) : (((reg158 ?
                              wire182 : reg184) ?
                          wire4[(1'h1):(1'h1)] : $unsigned(reg206)) >= ((+wire151) ?
                          (8'hb3) : $unsigned(reg190)))) ?
                  {(~&((|reg155) ?
                          reg172[(2'h2):(1'h0)] : reg192[(4'hc):(4'hc)]))} : reg161);
            end
          if (reg154)
            begin
              reg208 <= $signed((^(((reg177 != (8'ha1)) ?
                  (reg166 ~^ reg192) : reg159[(2'h2):(1'h1)]) > reg186)));
              reg209 <= $unsigned({reg164[(1'h0):(1'h0)]});
              reg210 <= reg206[(1'h1):(1'h1)];
              reg211 <= reg155;
            end
          else
            begin
              reg208 <= (8'haf);
              reg209 <= $unsigned(reg198);
              reg210 <= (reg164[(3'h5):(2'h3)] ?
                  (reg175 != $unsigned((reg165[(4'h8):(2'h2)] ^~ (-reg163)))) : (($unsigned((8'ha5)) ?
                      {(reg209 << wire5),
                          (reg201 ~^ reg209)} : $unsigned((-reg168))) == ((8'ha8) ?
                      $unsigned((!reg171)) : reg193)));
            end
        end
    end
  assign wire212 = wire2;
  assign wire213 = ($unsigned(wire1[(1'h0):(1'h0)]) << reg158[(4'hb):(3'h6)]);
  assign wire214 = ($unsigned(($unsigned($unsigned((7'h41))) ?
                       reg163 : $unsigned((wire200 >> reg176)))) + (-reg163[(1'h0):(1'h0)]));
  assign wire215 = (reg155[(2'h2):(2'h2)] ?
                       $signed($unsigned(reg154)) : (~|reg165[(3'h6):(3'h5)]));
  assign wire216 = wire180[(4'h8):(3'h7)];
  always
    @(posedge clk) begin
      reg217 <= (8'ha5);
      reg218 <= ((^{reg204[(4'he):(4'ha)],
          ($unsigned((8'hb0)) ?
              ((8'ha4) <= wire200) : $signed(wire212))}) + wire1);
      reg219 <= $signed((~|$signed($signed($signed(wire1)))));
    end
  assign wire220 = $unsigned($unsigned((reg154 ?
                       (~^(reg217 ?
                           (8'ha4) : wire3)) : $signed($signed(reg204)))));
  assign wire221 = reg167;
  assign wire222 = {{{wire213[(4'hc):(1'h1)]}}};
endmodule

module module6  (y, clk, wire7, wire8, wire9, wire10);
  output wire [(32'hd8):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire7;
  input wire signed [(4'he):(1'h0)] wire8;
  input wire signed [(5'h11):(1'h0)] wire9;
  input wire [(5'h12):(1'h0)] wire10;
  wire [(3'h7):(1'h0)] wire150;
  wire signed [(4'hf):(1'h0)] wire146;
  wire [(5'h11):(1'h0)] wire145;
  wire [(5'h15):(1'h0)] wire108;
  wire signed [(5'h15):(1'h0)] wire11;
  wire [(5'h13):(1'h0)] wire12;
  wire [(4'h8):(1'h0)] wire67;
  wire signed [(4'hc):(1'h0)] wire110;
  wire [(4'he):(1'h0)] wire111;
  wire [(3'h5):(1'h0)] wire112;
  wire signed [(5'h14):(1'h0)] wire143;
  reg [(5'h12):(1'h0)] reg149 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg148 = (1'h0);
  reg [(3'h5):(1'h0)] reg147 = (1'h0);
  reg [(5'h14):(1'h0)] reg13 = (1'h0);
  assign y = {wire150,
                 wire146,
                 wire145,
                 wire108,
                 wire11,
                 wire12,
                 wire67,
                 wire110,
                 wire111,
                 wire112,
                 wire143,
                 reg149,
                 reg148,
                 reg147,
                 reg13,
                 (1'h0)};
  assign wire11 = ({wire7, wire8} ^ wire8[(1'h0):(1'h0)]);
  assign wire12 = (+wire7);
  always
    @(posedge clk) begin
      reg13 <= $unsigned(((+(wire10[(3'h4):(2'h3)] & $signed(wire12))) ?
          $unsigned({wire11[(4'hf):(2'h2)],
              {(8'hb0)}}) : $unsigned((^~(wire9 > wire8)))));
    end
  module14 #() modinst68 (wire67, clk, wire7, reg13, wire12, wire9);
  module69 #() modinst109 (.y(wire108), .wire72(wire12), .wire73(wire8), .wire71(wire10), .wire70(wire11), .wire74(wire67), .clk(clk));
  assign wire110 = ((~&wire10) == wire12[(3'h5):(3'h4)]);
  assign wire111 = (~&($unsigned({wire8[(4'ha):(3'h6)]}) ?
                       $unsigned(($signed(wire11) ^~ (reg13 ?
                           (8'hac) : wire10))) : $signed(wire9)));
  assign wire112 = wire111[(2'h2):(1'h1)];
  module113 #() modinst144 (wire143, clk, wire12, wire112, wire10, wire110, wire67);
  assign wire145 = ($unsigned((wire11 ?
                           {(8'hb0),
                               (wire8 ? wire7 : wire111)} : {$signed((7'h41)),
                               (wire108 < (8'h9f))})) ?
                       wire143[(4'h9):(3'h4)] : {((^$signed(wire7)) << wire12[(3'h7):(3'h4)])});
  assign wire146 = (!(wire143[(5'h13):(4'hc)] ?
                       $unsigned(((reg13 ? wire9 : wire67) ?
                           (wire67 ?
                               (8'hbf) : wire145) : $signed(reg13))) : ((8'hae) ?
                           wire9 : wire111[(3'h4):(1'h0)])));
  always
    @(posedge clk) begin
      reg147 <= (((wire145[(4'hd):(4'hb)] <<< ((7'h43) == wire9[(1'h0):(1'h0)])) & $signed($unsigned($signed(wire11)))) >>> {(((wire67 >>> wire146) * (wire143 ?
                  wire8 : wire7)) ?
              $signed($signed(wire8)) : wire143[(5'h12):(1'h0)])});
      reg148 <= (wire10 ? wire146 : $unsigned((~&wire112)));
      reg149 <= $signed({($signed(reg148[(4'ha):(4'h9)]) == wire112)});
    end
  assign wire150 = wire145;
endmodule

module module113
#(parameter param141 = (((~((^(7'h40)) >> ((8'h9e) || (8'haf)))) ? (!(((8'hbb) ? (8'haf) : (8'ha6)) ? ((8'ha2) ? (8'hae) : (8'hb5)) : ((8'hb9) && (8'haa)))) : ({((7'h40) ? (8'hb9) : (8'ha6))} ? ((~|(8'hb8)) ? ((8'hba) || (8'ha8)) : {(7'h40)}) : ((-(8'ha8)) ? ((8'hbe) ^~ (8'ha9)) : ((8'hb4) ? (8'ha5) : (8'hb5))))) ~^ (((((8'h9f) ^~ (8'ha2)) | ((8'hae) < (8'ha1))) ? ((~^(8'had)) - (~&(8'ha9))) : (((8'hb3) ? (8'ha5) : (8'hba)) ? ((7'h43) ? (8'hbe) : (8'haf)) : (^(8'hba)))) == (~|({(8'hb2), (8'ha5)} << {(8'hb3)})))), 
parameter param142 = param141)
(y, clk, wire118, wire117, wire116, wire115, wire114);
  output wire [(32'h108):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire118;
  input wire signed [(3'h5):(1'h0)] wire117;
  input wire signed [(4'hb):(1'h0)] wire116;
  input wire signed [(3'h4):(1'h0)] wire115;
  input wire [(4'h8):(1'h0)] wire114;
  wire [(3'h6):(1'h0)] wire140;
  wire signed [(5'h14):(1'h0)] wire139;
  wire [(3'h4):(1'h0)] wire138;
  wire signed [(2'h2):(1'h0)] wire132;
  wire signed [(4'he):(1'h0)] wire131;
  wire [(4'h9):(1'h0)] wire130;
  wire [(5'h14):(1'h0)] wire128;
  wire [(3'h6):(1'h0)] wire127;
  reg signed [(5'h12):(1'h0)] reg137 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg136 = (1'h0);
  reg [(5'h11):(1'h0)] reg135 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg134 = (1'h0);
  reg [(3'h4):(1'h0)] reg133 = (1'h0);
  reg [(5'h12):(1'h0)] reg129 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg126 = (1'h0);
  reg [(3'h6):(1'h0)] reg125 = (1'h0);
  reg [(5'h12):(1'h0)] reg124 = (1'h0);
  reg [(2'h3):(1'h0)] reg123 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg122 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg121 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg120 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg119 = (1'h0);
  assign y = {wire140,
                 wire139,
                 wire138,
                 wire132,
                 wire131,
                 wire130,
                 wire128,
                 wire127,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg129,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ({wire115, wire115})
        begin
          if (wire115)
            begin
              reg119 <= ((!$unsigned({(wire117 ? wire114 : (7'h42)),
                      (wire114 ~^ wire114)})) ?
                  (wire114 ?
                      {wire116[(1'h1):(1'h1)], wire114} : ($signed((wire118 ?
                              wire117 : (7'h40))) ?
                          $signed((wire117 != (8'hb9))) : $signed($unsigned(wire116)))) : (|wire117[(1'h0):(1'h0)]));
              reg120 <= $signed($unsigned((wire117 ?
                  $unsigned($unsigned(wire115)) : ($unsigned(wire116) ?
                      $signed(wire117) : (wire118 - (8'h9d))))));
            end
          else
            begin
              reg119 <= (wire118 * wire117);
              reg120 <= wire117;
            end
          reg121 <= $signed((&wire116[(4'ha):(3'h4)]));
          if ({(^(^(~&(wire116 ? wire117 : wire118))))})
            begin
              reg122 <= $signed(((reg121 ?
                  reg120[(3'h6):(1'h0)] : (~&(wire114 ^ wire116))) >= (&(~wire114))));
            end
          else
            begin
              reg122 <= wire115;
              reg123 <= $signed((wire116[(3'h6):(3'h5)] <= $signed($unsigned((reg121 ?
                  reg120 : reg122)))));
            end
          reg124 <= (8'haa);
          reg125 <= ($signed((~|$signed((^~reg121)))) ?
              reg124 : (^reg124[(4'hb):(4'h9)]));
        end
      else
        begin
          reg119 <= wire115[(3'h4):(1'h1)];
          reg120 <= $signed(($unsigned((((7'h41) ?
              wire116 : reg122) - {reg120})) ~^ {reg119}));
        end
      reg126 <= (8'haf);
    end
  assign wire127 = reg124[(1'h0):(1'h0)];
  assign wire128 = $signed((wire118 ~^ $unsigned(reg121)));
  always
    @(posedge clk) begin
      reg129 <= ($signed(wire116) >= (-reg119[(2'h3):(1'h0)]));
    end
  assign wire130 = wire127[(1'h0):(1'h0)];
  assign wire131 = (wire114 ~^ ((reg123 > wire115[(1'h1):(1'h0)]) >= ((^(~wire115)) + wire130)));
  assign wire132 = ((&($unsigned((wire128 - wire115)) ?
                       wire116 : $unsigned(reg122[(2'h3):(1'h0)]))) != (reg120[(2'h3):(1'h1)] ^ wire117));
  always
    @(posedge clk) begin
      reg133 <= wire117[(2'h2):(1'h0)];
      reg134 <= (!wire130);
      reg135 <= (+$unsigned((wire127 < {reg123[(2'h3):(1'h1)]})));
      reg136 <= ($signed((reg124 ?
          ({wire118} << $unsigned(wire117)) : $signed((reg135 ^~ reg120)))) && ((((wire132 <<< reg135) ?
                  (wire132 ? wire127 : reg125) : reg122[(1'h0):(1'h0)]) ?
              wire114[(3'h5):(2'h2)] : ($signed((8'hbe)) ?
                  (wire115 - wire132) : $signed(wire114))) ?
          (wire127 ?
              {((8'hb4) ? wire115 : (8'hb4)),
                  $signed(reg119)} : $unsigned(reg125[(2'h2):(1'h1)])) : ((reg133[(1'h0):(1'h0)] << wire115) ?
              $signed(reg122[(4'h9):(2'h2)]) : wire130[(3'h5):(1'h1)])));
      reg137 <= $unsigned(wire131[(4'ha):(3'h5)]);
    end
  assign wire138 = $unsigned((-(8'ha2)));
  assign wire139 = reg124;
  assign wire140 = (8'h9e);
endmodule

module module69
#(parameter param107 = (((~|((~(8'h9c)) ? ((8'hb5) ? (8'hb5) : (8'hbe)) : {(8'hb8), (8'ha9)})) ^~ ((((8'hbb) >>> (8'ha2)) & (~&(8'hb3))) ? (((8'h9f) ? (8'ha9) : (8'h9d)) ? {(7'h43), (8'hbd)} : ((8'hb1) ? (8'hb7) : (8'hbb))) : ((|(8'ha3)) ? {(8'hb0), (8'hb8)} : (^~(8'h9f))))) ? ((^(|((8'h9d) ? (8'ha7) : (8'hac)))) <<< (({(8'h9e), (8'h9e)} ^~ (!(8'h9e))) ? {(-(8'ha2)), {(8'hbc), (8'ha7)}} : (((8'hb9) << (8'ha1)) & (!(8'hb0))))) : (({((7'h44) ? (8'hb2) : (7'h44))} > (^~(+(8'ha2)))) - {(-((8'ha2) <<< (7'h41)))})))
(y, clk, wire74, wire73, wire72, wire71, wire70);
  output wire [(32'h171):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire74;
  input wire signed [(4'he):(1'h0)] wire73;
  input wire signed [(5'h13):(1'h0)] wire72;
  input wire signed [(5'h12):(1'h0)] wire71;
  input wire signed [(3'h4):(1'h0)] wire70;
  wire signed [(3'h7):(1'h0)] wire106;
  wire [(2'h2):(1'h0)] wire105;
  wire signed [(4'ha):(1'h0)] wire104;
  wire signed [(3'h6):(1'h0)] wire103;
  wire signed [(3'h7):(1'h0)] wire102;
  wire signed [(3'h6):(1'h0)] wire94;
  wire [(2'h3):(1'h0)] wire93;
  wire [(5'h11):(1'h0)] wire92;
  wire signed [(5'h12):(1'h0)] wire91;
  wire [(4'hc):(1'h0)] wire90;
  wire [(3'h5):(1'h0)] wire89;
  wire [(3'h7):(1'h0)] wire86;
  wire [(5'h15):(1'h0)] wire85;
  wire signed [(4'he):(1'h0)] wire84;
  wire signed [(3'h4):(1'h0)] wire83;
  wire signed [(4'hf):(1'h0)] wire82;
  wire [(4'he):(1'h0)] wire80;
  wire signed [(4'hc):(1'h0)] wire76;
  wire [(4'ha):(1'h0)] wire75;
  reg signed [(3'h4):(1'h0)] reg101 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg100 = (1'h0);
  reg [(5'h13):(1'h0)] reg99 = (1'h0);
  reg [(4'ha):(1'h0)] reg98 = (1'h0);
  reg [(4'he):(1'h0)] reg97 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg96 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg95 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg88 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg87 = (1'h0);
  reg [(5'h13):(1'h0)] reg81 = (1'h0);
  reg [(5'h14):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg78 = (1'h0);
  reg [(4'h8):(1'h0)] reg77 = (1'h0);
  assign y = {wire106,
                 wire105,
                 wire104,
                 wire103,
                 wire102,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire86,
                 wire85,
                 wire84,
                 wire83,
                 wire82,
                 wire80,
                 wire76,
                 wire75,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg88,
                 reg87,
                 reg81,
                 reg79,
                 reg78,
                 reg77,
                 (1'h0)};
  assign wire75 = $unsigned(((8'ha1) ?
                      ($unsigned(wire74[(3'h4):(1'h0)]) == (!(-wire70))) : ($signed($signed(wire70)) ?
                          (wire71 == wire72) : (8'hab))));
  assign wire76 = wire75;
  always
    @(posedge clk) begin
      reg77 <= (wire76 << ($signed(({(7'h41)} ?
          wire71[(5'h10):(4'hf)] : {wire76, wire72})) | wire76[(1'h0):(1'h0)]));
      reg78 <= {$unsigned($signed(((wire71 ? wire74 : wire72) ?
              {wire74, wire76} : ((8'ha2) == wire70))))};
      reg79 <= (((^~((wire75 >>> wire74) ?
              (8'hb5) : $signed(reg77))) > (|(8'ha5))) ?
          (reg78 < (wire73 ?
              wire71[(4'he):(4'hd)] : (~(wire72 ?
                  wire70 : reg78)))) : (+$unsigned(((reg77 * wire76) && (!wire72)))));
    end
  assign wire80 = (-wire71);
  always
    @(posedge clk) begin
      reg81 <= (wire72[(2'h2):(1'h1)] >> wire73);
    end
  assign wire82 = $signed(reg78[(4'he):(2'h3)]);
  assign wire83 = (wire82[(1'h0):(1'h0)] ?
                      $unsigned(wire72) : ((~((wire76 >> wire75) ?
                              $signed(wire71) : (reg79 <= reg79))) ?
                          ((wire75 ? $signed(wire74) : {wire75}) ?
                              ($signed(reg78) ?
                                  reg77 : $unsigned(wire73)) : wire80[(1'h1):(1'h0)]) : (^~(~|wire70))));
  assign wire84 = reg77[(1'h1):(1'h1)];
  assign wire85 = $unsigned($signed($unsigned(reg79)));
  assign wire86 = {(~&(+(8'h9e)))};
  always
    @(posedge clk) begin
      reg87 <= {$signed(wire85[(3'h5):(1'h1)]),
          {(-reg78[(2'h3):(1'h0)]), ((8'ha4) ? wire73 : (~^wire71))}};
      reg88 <= $unsigned((reg77 * {$signed((reg79 & wire80))}));
    end
  assign wire89 = $signed((wire70 ?
                      $unsigned((~$signed(reg78))) : wire70[(3'h4):(3'h4)]));
  assign wire90 = $unsigned($unsigned(wire86));
  assign wire91 = $unsigned(reg78[(5'h13):(2'h3)]);
  assign wire92 = (+((|wire72) ?
                      $unsigned(wire72) : ((~$unsigned(wire85)) <<< $signed(reg87[(5'h11):(2'h3)]))));
  assign wire93 = reg77;
  assign wire94 = $signed((reg77 == wire80[(4'ha):(2'h2)]));
  always
    @(posedge clk) begin
      if (wire76)
        begin
          reg95 <= wire71;
          reg96 <= ({$unsigned((wire85[(5'h13):(3'h5)] < (reg77 + wire71)))} ^~ $signed(wire82));
        end
      else
        begin
          reg95 <= ($unsigned((~|$signed(((8'ha5) ?
              wire76 : wire72)))) < {{{$signed((7'h41))}, wire83}, reg81});
          reg96 <= ((({(wire84 ? reg87 : wire89)} >= $unsigned((+wire84))) ?
              $signed(reg96) : (((reg78 ? (8'hb9) : wire71) ?
                      (wire92 >> (8'hb5)) : $signed(wire71)) ?
                  wire74 : reg87[(4'hc):(3'h4)])) & wire86);
          reg97 <= wire70;
          reg98 <= $signed(((+$unsigned((~^wire70))) == (!$signed((~&wire74)))));
        end
      reg99 <= {$signed(wire83[(1'h0):(1'h0)]), (8'haf)};
      reg100 <= (8'ha9);
      reg101 <= (((({wire72, reg99} >= {(8'hb0)}) <<< reg78) ?
          $signed((wire83[(2'h3):(2'h2)] ?
              wire85 : $unsigned(wire70))) : wire86) ^~ (|reg87));
    end
  assign wire102 = ((+($unsigned((wire80 < reg100)) ?
                       wire76 : (wire94 ?
                           $unsigned(wire83) : (reg79 << wire80)))) - (!$signed(wire89[(1'h1):(1'h1)])));
  assign wire103 = reg100;
  assign wire104 = (|((8'hbf) != $signed(wire92)));
  assign wire105 = (+wire74);
  assign wire106 = ($unsigned(($unsigned(wire74) ?
                           (~^(wire82 ? wire76 : (8'ha5))) : (7'h43))) ?
                       reg97 : (^~reg87[(3'h4):(3'h4)]));
endmodule

module module14
#(parameter param66 = ({(((-(8'hba)) == ((8'hb9) ? (8'ha7) : (7'h41))) ? (((8'hbc) ^~ (8'ha7)) >= ((8'hbc) ? (7'h42) : (7'h43))) : ((~&(7'h44)) * ((7'h41) <= (8'hb7)))), (+(~&(+(8'ha8))))} ? {(({(8'haf)} ? ((8'hb5) ? (8'hb4) : (8'hb5)) : (~(8'ha6))) ? (-((8'hb8) ? (8'had) : (8'hba))) : ((8'ha5) | (-(8'had))))} : ((8'hba) >> {(&{(8'ha9), (8'hbd)})})))
(y, clk, wire18, wire17, wire16, wire15);
  output wire [(32'h204):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire18;
  input wire signed [(5'h14):(1'h0)] wire17;
  input wire signed [(2'h2):(1'h0)] wire16;
  input wire [(4'hc):(1'h0)] wire15;
  wire signed [(5'h11):(1'h0)] wire65;
  wire signed [(3'h4):(1'h0)] wire64;
  wire signed [(4'h9):(1'h0)] wire55;
  wire signed [(4'hc):(1'h0)] wire54;
  wire [(5'h13):(1'h0)] wire53;
  wire [(4'hd):(1'h0)] wire52;
  wire [(5'h15):(1'h0)] wire51;
  wire [(5'h15):(1'h0)] wire50;
  wire signed [(3'h5):(1'h0)] wire49;
  wire signed [(4'hd):(1'h0)] wire48;
  wire signed [(4'ha):(1'h0)] wire47;
  wire signed [(4'he):(1'h0)] wire46;
  wire [(4'hf):(1'h0)] wire45;
  wire [(4'hc):(1'h0)] wire44;
  wire signed [(2'h3):(1'h0)] wire43;
  wire signed [(2'h2):(1'h0)] wire42;
  wire signed [(4'ha):(1'h0)] wire41;
  wire [(2'h3):(1'h0)] wire40;
  wire signed [(3'h4):(1'h0)] wire39;
  wire signed [(2'h2):(1'h0)] wire20;
  wire [(3'h6):(1'h0)] wire19;
  reg [(2'h3):(1'h0)] reg63 = (1'h0);
  reg [(4'he):(1'h0)] reg62 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg61 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg60 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg59 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg58 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg57 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg56 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg38 = (1'h0);
  reg [(2'h3):(1'h0)] reg37 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg36 = (1'h0);
  reg [(3'h5):(1'h0)] reg35 = (1'h0);
  reg [(5'h13):(1'h0)] reg34 = (1'h0);
  reg [(2'h2):(1'h0)] reg33 = (1'h0);
  reg [(5'h12):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg31 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg30 = (1'h0);
  reg [(5'h11):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg28 = (1'h0);
  reg [(4'he):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg26 = (1'h0);
  reg [(5'h13):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg22 = (1'h0);
  reg [(4'hc):(1'h0)] reg21 = (1'h0);
  assign y = {wire65,
                 wire64,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire20,
                 wire19,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 (1'h0)};
  assign wire19 = ($signed((wire15[(3'h4):(1'h1)] == (+(wire15 < wire17)))) ?
                      {$unsigned((8'hb9))} : ($signed((-(|wire17))) > (^~(wire16[(1'h0):(1'h0)] ?
                          (wire16 + (8'ha0)) : wire16[(2'h2):(1'h1)]))));
  assign wire20 = wire16;
  always
    @(posedge clk) begin
      reg21 <= (7'h40);
      reg22 <= (-({reg21[(3'h5):(2'h2)]} >= {((~wire19) ?
              (reg21 ^~ wire15) : ((8'haf) | wire18))}));
      reg23 <= $signed($signed((+($signed(wire18) ^ (7'h40)))));
      if ((8'hb3))
        begin
          if ($signed(({{wire19[(2'h2):(1'h0)]}} ?
              {$unsigned((wire15 ? (8'hb7) : wire17)),
                  ((wire20 << reg21) ?
                      {reg23, (8'h9d)} : (^wire17))} : (-(|(reg23 >> reg22))))))
            begin
              reg24 <= ($signed($unsigned(({wire20} > (-reg23)))) & reg21);
              reg25 <= ((+(-(reg22[(5'h10):(4'hf)] ~^ (reg24 ?
                      wire16 : (8'hb9))))) ?
                  reg24[(3'h4):(1'h1)] : wire16);
              reg26 <= wire16[(2'h2):(1'h1)];
              reg27 <= reg21;
            end
          else
            begin
              reg24 <= wire20[(1'h1):(1'h0)];
              reg25 <= $unsigned(reg22[(5'h13):(4'hd)]);
              reg26 <= (($signed(wire18[(4'ha):(4'h9)]) <<< reg23[(1'h0):(1'h0)]) ?
                  (+reg22) : (!{(wire16[(2'h2):(1'h0)] > (-(8'haf))),
                      (~wire17)}));
              reg27 <= reg23;
            end
          if ((+($unsigned((&(reg22 >> wire20))) <= ($unsigned((~&wire16)) ?
              (&(wire17 ^~ (8'ha3))) : reg21[(3'h6):(3'h5)]))))
            begin
              reg28 <= reg25[(3'h5):(2'h3)];
              reg29 <= (~(~reg28[(4'hc):(4'hc)]));
              reg30 <= (reg26[(3'h6):(2'h3)] ?
                  $unsigned($signed((~&(wire19 & reg24)))) : (&(reg25[(4'h8):(3'h5)] << wire18)));
              reg31 <= reg28;
            end
          else
            begin
              reg28 <= wire17;
              reg29 <= wire15[(3'h5):(2'h3)];
              reg30 <= ((($unsigned(wire16[(2'h2):(1'h0)]) || (&(reg25 > reg24))) ?
                  reg28 : (^~$unsigned((wire18 ? wire18 : reg21)))) >>> reg31);
              reg31 <= $signed((reg27[(3'h6):(3'h6)] ? wire18 : reg28));
            end
          if (reg29)
            begin
              reg32 <= $signed(wire16[(1'h1):(1'h1)]);
              reg33 <= reg25;
              reg34 <= $signed({$unsigned((((8'hab) ? wire15 : wire16) ?
                      reg31 : $unsigned(reg21)))});
              reg35 <= reg21;
              reg36 <= wire19;
            end
          else
            begin
              reg32 <= $unsigned($unsigned(wire18[(4'ha):(1'h0)]));
              reg33 <= {reg36,
                  ($signed(reg36[(4'ha):(4'ha)]) ?
                      reg29[(2'h2):(1'h1)] : (&(+$unsigned(reg35))))};
            end
          reg37 <= (~|reg32[(5'h12):(3'h5)]);
        end
      else
        begin
          reg24 <= {$unsigned((((reg35 ?
                  reg29 : (7'h43)) - reg35) >>> {reg23[(4'h9):(3'h6)],
                  (reg34 ? reg26 : wire20)}))};
          if ((reg25[(2'h2):(1'h0)] - $signed(reg33)))
            begin
              reg25 <= reg23[(3'h6):(3'h6)];
              reg26 <= $unsigned($unsigned(((reg29 + (|reg36)) ?
                  (!reg36[(2'h2):(1'h0)]) : {reg33})));
            end
          else
            begin
              reg25 <= $signed((^(8'haf)));
              reg26 <= wire17[(2'h2):(1'h0)];
              reg27 <= ((reg36[(3'h5):(2'h2)] ?
                      ($signed({(8'hbf),
                          wire16}) >> $unsigned(reg21[(3'h7):(3'h7)])) : reg34) ?
                  (^((reg25 ?
                      (reg22 ?
                          wire17 : (8'ha7)) : $unsigned(reg35)) << $signed((|reg33)))) : (wire19 ?
                      ($signed((reg27 ? reg36 : reg21)) ?
                          reg22 : reg30) : $signed($signed(((8'hac) ?
                          reg27 : (8'hb1))))));
            end
          reg28 <= (reg26[(3'h7):(3'h4)] != $signed(wire15[(3'h7):(3'h5)]));
          if (($signed($signed(reg21)) ? $unsigned(reg23) : $signed(reg21)))
            begin
              reg29 <= reg33[(2'h2):(1'h1)];
            end
          else
            begin
              reg29 <= $signed((~^$signed((reg27 != (|reg37)))));
              reg30 <= wire18;
            end
        end
      reg38 <= (8'hbd);
    end
  assign wire39 = $unsigned((reg25[(4'hd):(3'h5)] & reg28[(4'ha):(1'h0)]));
  assign wire40 = (&$signed($unsigned(wire39)));
  assign wire41 = $signed((wire17[(3'h5):(2'h3)] & ({(-reg38)} ?
                      ((!reg38) ?
                          $unsigned((8'h9f)) : $signed(wire20)) : (reg32[(4'hf):(1'h0)] ?
                          ((8'hab) <= wire20) : (reg26 >= (8'haa))))));
  assign wire42 = $unsigned(((({(8'hb4)} ?
                          (reg32 & reg33) : reg33) || reg31[(4'hf):(4'hf)]) ?
                      reg28[(4'hf):(4'hf)] : (wire18[(4'ha):(4'h8)] ?
                          reg36 : $unsigned($unsigned(reg21)))));
  assign wire43 = reg33;
  assign wire44 = (wire43 ?
                      $unsigned({({wire19, wire15} ?
                              $unsigned(reg24) : (!(8'ha3))),
                          $unsigned(reg29)}) : (wire20 ?
                          $signed((~{reg37,
                              reg28})) : (~^((reg33 ^ reg37) & $signed(reg34)))));
  assign wire45 = $unsigned((8'hbd));
  assign wire46 = reg33[(1'h0):(1'h0)];
  assign wire47 = (reg30 != $signed((^({wire39, reg33} ?
                      reg38[(3'h5):(1'h0)] : ((8'hbc) | reg35)))));
  assign wire48 = ((-wire18) ?
                      ($unsigned($unsigned((wire39 ? (8'ha6) : reg32))) ?
                          $signed(wire47[(3'h5):(2'h3)]) : $unsigned(((wire47 != (7'h42)) >>> wire47))) : reg30[(1'h0):(1'h0)]);
  assign wire49 = ((^~reg29[(1'h1):(1'h1)]) ?
                      wire15[(4'h9):(1'h1)] : reg37[(2'h2):(2'h2)]);
  assign wire50 = $unsigned($unsigned({$signed({reg21}), $signed((^~reg34))}));
  assign wire51 = ($unsigned((8'ha1)) ^~ (($unsigned({wire44,
                          wire39}) <= wire48) ?
                      (~({wire41} ?
                          reg24[(3'h6):(2'h3)] : (wire48 ?
                              wire50 : reg35))) : wire43[(2'h3):(1'h0)]));
  assign wire52 = $signed({($signed(wire16) & wire16[(2'h2):(1'h0)]),
                      wire40[(1'h0):(1'h0)]});
  assign wire53 = $signed(reg27[(4'ha):(4'h9)]);
  assign wire54 = $signed($unsigned(reg33));
  assign wire55 = (((((reg36 < wire54) ? (^~wire46) : (reg21 << reg34)) ?
                          (((8'hba) ?
                              wire15 : reg34) << wire53) : ($unsigned(reg37) ?
                              (+reg35) : $unsigned((8'h9d)))) != ({wire46[(4'h9):(2'h3)],
                              (8'ha8)} ?
                          (~reg24[(1'h1):(1'h1)]) : (+(reg36 ^ wire43)))) ?
                      reg30 : $unsigned(((8'h9d) || wire42)));
  always
    @(posedge clk) begin
      reg56 <= wire49;
      reg57 <= $signed({$signed(((wire48 ^~ wire43) ?
              (reg33 ? (8'ha2) : wire40) : reg34))});
      if (reg34)
        begin
          if (reg36)
            begin
              reg58 <= reg35[(1'h1):(1'h1)];
              reg59 <= ($signed({((^wire48) ?
                          wire16[(2'h2):(1'h1)] : ((8'hac) & wire20))}) ?
                  $signed(reg24[(3'h7):(3'h7)]) : {(wire18[(4'hc):(4'h8)] ?
                          ((~|wire19) && (wire44 ~^ wire19)) : wire49[(1'h1):(1'h1)])});
              reg60 <= reg57[(4'ha):(3'h6)];
              reg61 <= $unsigned((reg30 ~^ (~|((+reg24) >> (!reg36)))));
            end
          else
            begin
              reg58 <= $signed($signed(wire41[(3'h5):(1'h1)]));
            end
          reg62 <= reg36;
        end
      else
        begin
          reg58 <= ({$signed(wire51[(4'hc):(4'ha)]), reg26} ?
              (reg58 ?
                  (-$signed((wire53 & wire18))) : $unsigned((reg26[(5'h10):(2'h2)] >>> $unsigned((8'h9d))))) : (({$signed(wire53),
                  {reg26}} - reg38[(2'h2):(2'h2)]) ^~ reg35));
          reg59 <= reg23[(5'h10):(4'hb)];
          if (wire44)
            begin
              reg60 <= reg24;
              reg61 <= wire53[(4'ha):(4'ha)];
              reg62 <= ((((wire19 ?
                      ((7'h40) ?
                          reg61 : wire40) : wire48[(3'h4):(1'h0)]) & (8'hb3)) ^ $unsigned($unsigned(wire16[(1'h1):(1'h0)]))) ?
                  $signed({($signed(reg36) << wire17[(4'h9):(4'h9)]),
                      reg30[(1'h1):(1'h1)]}) : $unsigned($signed($signed((~&wire16)))));
            end
          else
            begin
              reg60 <= {wire20[(2'h2):(1'h0)]};
              reg61 <= wire18;
              reg62 <= {$signed(((-((8'ha0) ?
                      reg33 : wire54)) || (|wire46[(4'hb):(2'h2)]))),
                  (reg21 ?
                      (wire51 && (wire54[(2'h2):(2'h2)] ?
                          (wire42 ? reg21 : wire55) : (wire47 ?
                              reg56 : wire19))) : wire43)};
              reg63 <= reg37[(1'h0):(1'h0)];
            end
        end
    end
  assign wire64 = ($signed((reg33[(2'h2):(1'h1)] ~^ wire16)) ?
                      reg32 : (!{$unsigned({wire55, reg21}),
                          (-(reg30 ? reg27 : reg27))}));
  assign wire65 = (~&reg56);
endmodule
