# Computer Architecture Notes

---

## Session 1 - 06.10.24

- **ADC/DAC**: Analog-to-Digital Converter / Digital-to-Analog Converter
- **Pulse Code Modulation (PCM)**
- **CODEC**: Coder-Decoder / Encoder-Decoder
- **DFA, NFA, Turing Machine** (Automata)

$$
f(x) = \frac{\pi}{x^3}
$$

  - Breaks at \( x = 3 \).
  - Discrete function.

- **Herbert's Conformance**: 27 Problems.

### Polynomial Roots Problem
- For a polynomial
  $$
  f(x) = a_n x^n + a_{n-1} x^{n-1} + \ldots + K = 0
  $$
  - Question: Are roots integer?
  - Methods:
    1. **Brute Force** → **Dove Tail**
       - This method is not classified as an algorithm.
    - **No Solution Exists**: Proven by Turing using Turing Machine.

---

## Session 2

- **Von Neumann Architecture** → General Purpose Machine
  - Program = Combination of operands and operations.
  - Shared memory for program and data.

### Flynn's Classification

| Instruction Stream | Data Stream |           |
|--------------------|-------------|-----------|
|                    | Single      | Multiple  |
| Single             | **SISD**    | **SIMD**  |
| Multiple           | **MISD**    | **MIMD**  |

- **SISD**: Single Instruction, Single Data
- **SIMD**: Single Instruction, Multiple Data
- **MISD**: Multiple Instructions, Single Data
  - Not widely used.
  - Simultaneous execution of multiple instructions on a single data stream.
- **MIMD**: Multiple Instructions, Multiple Data

- **Von Neumann Machine** is typically classified as **SISD**.
- Example: **ILLIAC IV** (SIMD architecture)

### Additional Notes
- **Pipelining**: Commonly used in SIMD and MIMD but not widely in MISD.
- **Vector Processors**: Used in SIMD for parallel data processing.
  - **Break Tactic**: 4 architectures each for SIMD and MIMD.
  - **Applications**: Various applications in vector processing.

### Sequential Logic Circuits

- **(Sync) Use Clock**
- **Example**:
  - Combinational logic: \( x'j'z + x'y \cdot z' + x'y'z \)

- **Flip-Flops**
  - Types:
    - **RS Flip-Flop**
    - **D Flip-Flop**
    - **T Flip-Flop**
    - **JK Flip-Flop**
    - **Master-Slave Flip-Flop**


- #### D Flip-Flop
``` mermaid
%% D Flip-Flop Diagram
flowchart LR
    x_t --> FF --> x_t+1
    clk  --> FF
```

- #### D Flip-Flop
``` mermaid
%% D Flip-Flop Diagram
flowchart LR
    x_t --> FF --> x_t+1
    clk --> FF
```


---

### SIMD Examples

- Sony PS2 Emulation Engine
- IBM Blue Gene/L Supercomputers
- Intel AVX (Advanced Vector Extensions)
- Hitachi SuperH (SH-4)

---

### Pipelined Examples

- CDC 6600
- Intel Core i7
- SPARC (Scalable Processor Architecture)
- IBM zSeries pipelines

---

### MIMD Examples

- Oracle SPARC M7
- Snapdragon 865
- IBM RS/6000 (Power Architecture)
- NEC SX-9

---

### Appications of Vector Processors

- Financial Modeling
- Genomics and Bioinformatics
- Cryptography
- Big data analysis


## Session 3
DMA (Direct Memory Access) - Side talk

### Memory:

#### Memory cell using D flipflop:

``` mermaid
flowchart LR
    %% Define Inputs
    X[Input x_t] --> A1(AND)
    Enable[Control: Enable] --> A1
    Write[Control: Write] --> A1
    
    %% D Flip-Flop
    A1 -->|Output| DFF[D Flip-Flop]
    Clock[Clock Signal] --> DFF

    %% Second AND Gate
    Read[Control: Read] --> A2(AND)
    Enable --> A2
    DFF -->|Output| A2

    %% Outputs
    A2 -->|Output 2| Output2[Output X_t+1]


```

#### 4x4 memory:

``` mermaid
flowchart LR
    %% Define Line Styles
    classDef redline stroke:#ff0000,stroke-width:2px; %% Red
    classDef greenline stroke:#00ff00,stroke-width:2px; %% Green
    classDef blueline stroke:#0000ff,stroke-width:2px; %% Blue

    %% Define Inputs
    A0[Input A0] --> D2_4[2x4 Decoder]
    A1[Input A1] --> D2_4

    %% Memory Cells in a 4x4 Grid
    subgraph memory44
    direction BT
      subgraph OrGates[OR Gates]
          Or0[OR]
          Or1[OR]
          Or2[OR]
          Or3[OR]
      end

      subgraph Grid0[addr 0]
          MemCell00[MC]
          MemCell01[MC]
          MemCell02[MC]
          MemCell03[MC]
      end

      subgraph Grid1[addr 1]
          MemCell10[MC]
          MemCell11[MC]
          MemCell12[MC]
          MemCell13[MC]
      end

      subgraph Grid2[addr 2]
          MemCell20[MC]
          MemCell21[MC]
          MemCell22[MC]
          MemCell23[MC]
      end

      subgraph Grid3[addr 3]
          MemCell30[MC]
          MemCell31[MC]
          MemCell32[MC]
          MemCell33[MC]
      end

      subgraph dataInputs[D_in]
        d0
        d1
        d2
        d3
      end

      A1 ---> A2
      d0 --> MemCell10
      d0 --> MemCell20
      d0 --> MemCell30

      d1 --> MemCell01
      d1 --> MemCell11
      d1 --> MemCell21
      d1 --> MemCell31

      d2 --> MemCell02
      d2 --> MemCell12
      d2 --> MemCell22
      d2 --> MemCell32

      d3 --> MemCell03
      d3 --> MemCell13
      d3 --> MemCell23
      d3 --> MemCell33

      MemCell00 --> Or0
      MemCell10 --> Or0
      MemCell20 --> Or0
      MemCell30 --> Or0

      MemCell01 --> Or1
      MemCell11 --> Or1
      MemCell21 --> Or1
      MemCell31 --> Or1
      
      MemCell02 --> Or2
      MemCell12 --> Or2
      MemCell22 --> Or2
      MemCell32 --> Or2

      MemCell03 --> Or3
      MemCell13 --> Or3
      MemCell23 --> Or3
      MemCell33 --> Or3

      Or0 --> d0
      Or1 --> d1
      Or2 --> d2
      Or3 --> d3
    end

    
    %% Decoder Outputs
    D2_4 -->|Decode 0| Grid0
    D2_4 -->|Decode 1| Grid1
    D2_4 -->|Decode 2| Grid2
    D2_4 -->|Decode 3| Grid3

    read --> memory44
    write --> memory44

```


## Session 4:

RAM is dumb memory
ALU regiesters are intelligent memory

**CISC**
**RISC**
``` mermaid
flowchart TB
    %% Main Box
    subgraph MainBox[" "]
        direction LR

        %% Section 1: 1 bit for Addressing
        A1["15 - addressing bit"]:::sectionStyle

        %% Section 2: Code/Operation Bits (12-14)
        A2["12:14 - code/operation"]:::sectionStyle

        %% Section 3: Address of 12 bits (0-11)
        A3["0:11 - Addressing bits"]:::sectionStyle
    end

    %% Styling for Sections
    classDef sectionStyle fill:#f9f,stroke:#333,stroke-width:2px;

    %% Connect Sections
    A1 --- A2 --- A3

```


