Release 9.2.01i Map J.37
Xilinx Mapping Report File for Design 'secd_fep_trenz'

Design Information
------------------
Command Line   : C:\Xilinx92i\bin\nt\map.exe -p 3S1000FT256-5 -o map.ncd -pr b
-k 4 -cm area -c 100 secd_fep_trenz.ngd secd_fep_trenz.pcf 
Target Device  : xc3s1000
Target Package : ft256
Target Speed   : -5
Mapper Version : spartan3 -- $Revision: 1.36 $
Mapped Date    : Sun Jul 29 20:59:25 2007

Design Summary
--------------
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Total Number Slice Registers:     1,126 out of  15,360    7%
    Number used as Flip Flops:                 1,117
    Number used as Latches:                        9
  Number of 4 input LUTs:           4,113 out of  15,360   26%
Logic Distribution:
  Number of occupied Slices:                        2,438 out of   7,680   31%
    Number of Slices containing only related logic:   2,438 out of   2,438  100%
    Number of Slices containing unrelated logic:          0 out of   2,438    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,238 out of  15,360   27%
  Number used as logic:              4,113
  Number used as a route-thru:         125
  Number of bonded IOBs:               88 out of     173   50%
    IOB Flip Flops:                    37
  Number of Block RAMs:               23 out of      24   95%
  Number of MULT18X18s:                3 out of      24   12%
  Number of GCLKs:                     6 out of       8   75%
  Number of DCMs:                      2 out of       4   50%

Total equivalent gate count for design:  1,570,073
Additional JTAG gate count for IOBs:  4,224
Peak Memory Usage:  160 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network cf_oe has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 10
   more times for the following (max. 5 shown):
   cf_pdiag,
   cf_irq,
   cf_dasp,
   cf_wait,
   iois16
   To see the details of these warning messages, please use the -detail switch.
WARNING:MapLib:864 - The following Virtex Blockram(s) is/are being retargeted to
   Virtex2 Blockram(s). This will waste 75% of Virtex2 Blockram capacity. To
   obtain better utilization, Please re-run memory generator to retarget to
   Virtex2 Blockram modules:
   RAMB4_S8 symbol "my_keyboard/my_ps2_keyboard_interface/my_key_map/ROM"
   (output signal=my_keyboard/my_ps2_keyboard_interface/ascii<7>)
WARNING:Pack:266 - The function generator
   make_secd.my_secd_system/my_datapath/data_bus_1_mux0001111 failed to merge
   with F5 multiplexer
   make_secd.my_secd_system/my_datapath/data_bus_1_mux0001170_SW0_f5.  There is
   a conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator my_cpu/Mmux_left_ctrl_mux0014_61
   failed to merge with F5 multiplexer my_cpu/Mmux_left_ctrl_mux0014_5_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:863 - The following Virtex BUFG(s) is/are being retargeted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFG symbol "cpu_clk_BUFG" (output signal=cpu_clk),
   BUFG symbol "make_secd.my_secd_system/phi_next_BUFG" (output
   signal=make_secd.my_secd_system/phi_next),
   BUFG symbol "my_clock_synthesis/cpu_clk_bufg_inst" (output signal=cpu_clk1),
   BUFG symbol "my_clock_synthesis/feedback_bufg_inst" (output
   signal=my_clock_synthesis/clkfb_in),
   BUFG symbol "my_clock_synthesis/vdu_clk_bufg_inst" (output signal=vdu_clk1),
   BUFG symbol "vdu_clk_BUFG" (output signal=vdu_clk)
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.
INFO:LIT:66 - BUFGMUX chain detected. Two or more BUFMGUXs are connected in
   series. Because non-standard routing resources must be used to connect the
   BUFGMUXs, this chain can result in: 1) skew between the clocks derived from
   outputs of different stages of this chain, and/or 2) skew between the
   resulting clock and clocks that use other BUFGMUX paths.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   my_clock_synthesis/vdu_clk_dcm/my_clock_synthesis/vdu_clk_dcm, consult the
   device Interactive Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
   1 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "my_vdu/vdu_char_rom/dp" is unused and has been removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| aud_out<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| aud_out<2>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| aud_out<3>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| aud_out<4>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| cf_cs0                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| cf_cs1                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| cf_iord                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| cf_iowr                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| cf_we                              | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| fpga_b<0>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_b<1>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_b<2>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_cts                           | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| fpga_g<0>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_g<1>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_g<2>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_r<0>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_r<1>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_r<2>                          | IOB     | OUTPUT    | LVCMOS25    | 24       | SLOW |          |          |       |
| fpga_rts                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| fpga_rxd                           | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| fpga_txd                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| hsync_b                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| joy_down                           | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| joy_fire                           | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| joy_left                           | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| joy_right                          | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| joy_up                             | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| lcd_d<0>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| lcd_d<1>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| lcd_d<2>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| lcd_d<3>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| lcd_e                              | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| lcd_rs                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| lcd_rw                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| led<0>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| led<1>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| led<2>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| led<3>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| mm_led                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ps2_clk1                           | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ps2_data1                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_a<0>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<1>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<2>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<3>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<4>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<5>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<6>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<7>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<8>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<9>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<10>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<11>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<12>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<13>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<14>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<15>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<16>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<17>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<18>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<19>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_a<20>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_bhen                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_blen                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_cen                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_io<0>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<1>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<2>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<3>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<4>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<5>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<6>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<7>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<8>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<9>                          | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<10>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<11>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<12>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<13>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<14>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_io<15>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1    |          | IFD   |
| ram_oen                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ram_wen                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| reset_sw                           | IOB     | INPUT     | LVCMOS25    |          |      |          | PULLUP   |       |
| utmi_clkout                        | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| utmi_databus16_8                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| vsync_b                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.


----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.
